Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading splitter info files (read 1 spinfo file, 1 splitter)
Reading declaration files ...tick: 1 of 1 splitters successful
(read 1 decls file)
Processing trace data; reading 1 dtrace file:

No return from procedure observed 1 time.  Unmatched entries are ignored!
Unterminated calls:
  ..tick() : 1 invocation
End of report for procedures not returned from.  Unmatched entries are ignored!

===========================================================================
..tick():::ENTER
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
M_AXI_AWLEN one of { -1, 0, 8 }
M_AXI_AWSIZE one of { -1, 0, 2 }
M_AXI_AWBURST one of { -1, 0, 1 }
M_AXI_AWCACHE one of { -1, 0, 3 }
M_AXI_AWVALID one of { -1, 0, 1 }
M_AXI_WSTRB one of { -1, 0, 15 }
M_AXI_WLAST one of { -1, 0, 1 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARID one of { -1, 0 }
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RDATA >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
AW_STATE one of { -1, 0, 1 }
AR_STATE one of { -1, 0, 1 }
B_STATE one of { 0, 1 }
R_STATE one of { -1, 0, 1 }
AW_ILLEGAL_REQ one of { -1, 0, 1 }
AR_ILLEGAL_REQ one of { -1, 0, 1 }
W_DATA_TO_SERVE one of { -1, 0, 1 }
W_B_TO_SERVE one of { -1, 0, 1 }
W_CH_EN one of { -1, 0, 1 }
AW_CH_EN one of { -1, 0, 1 }
AR_CH_EN one of { -1, 0, 1 }
AW_CH_DIS one of { -1, 0, 1 }
AR_CH_DIS one of { -1, 0, 1 }
AW_EN_RST one of { 0, 1 }
AR_EN_RST one of { 0, 1 }
AW_HIGH_ADDR != 0
AR_HIGH_ADDR != 0
AW_ADDR_VALID_FLAG one of { -1, 0, 1 }
AR_ADDR_VALID_FLAG one of { -1, 0, 1 }
shadow_AW_ADDR_VALID one of { 0, 65535 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_TRANS_FIL_PTR one of { 0, 1, 15 }
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 }
shadow_M_AXI_AWLEN_INT one of { 0, 8, 255 }
shadow_M_AXI_AWADDR_INT >= 0
shadow_AW_HIGH_ADDR >= 0
shadow_AW_STATE one of { 0, 1 }
shadow_B_STATE one of { 0, 1 }
shadow_W_DATA_TO_SERVE one of { 0, 1 }
shadow_W_B_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
shadow_AW_CH_EN one of { 0, 1 }
shadow_AW_CH_DIS one of { 0, 1 }
shadow_AW_ADDR_VALID_FLAG one of { 0, 1 }
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= M_AXI_AWBURST
ARESETN >= M_AXI_AWVALID
ARESETN >= M_AXI_WLAST
ARESETN >= M_AXI_WVALID
ARESETN >= M_AXI_BVALID
ARESETN >= M_AXI_ARID
ARESETN >= M_AXI_ARBURST
ARESETN >= M_AXI_ARVALID
ARESETN >= M_AXI_RLAST
ARESETN >= M_AXI_RVALID
ARESETN >= AW_STATE
ARESETN >= AR_STATE
ARESETN >= B_STATE
ARESETN >= R_STATE
ARESETN >= AW_ILLEGAL_REQ
ARESETN >= AR_ILLEGAL_REQ
ARESETN >= W_DATA_TO_SERVE
ARESETN >= W_B_TO_SERVE
ARESETN >= W_CH_EN
ARESETN >= AW_CH_DIS
ARESETN >= AR_CH_DIS
ARESETN >= AW_EN_RST
ARESETN >= AR_EN_RST
ARESETN != AW_HIGH_ADDR
ARESETN != AR_HIGH_ADDR
ARESETN >= AW_ADDR_VALID_FLAG
ARESETN >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR >= M_AXI_ARID
S_AXI_CTRL_AWADDR >= B_STATE
S_AXI_CTRL_AWADDR >= AW_ILLEGAL_REQ
S_AXI_CTRL_AWADDR != AW_CH_EN
S_AXI_CTRL_AWADDR >= AW_CH_DIS
S_AXI_CTRL_AWADDR >= AW_EN_RST
S_AXI_CTRL_AWADDR >= AR_EN_RST
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID >= M_AXI_ARID
S_AXI_CTRL_AWVALID != AW_HIGH_ADDR
S_AXI_CTRL_AWVALID != AR_HIGH_ADDR
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY >= M_AXI_ARID
S_AXI_CTRL_AWREADY != AW_HIGH_ADDR
S_AXI_CTRL_AWREADY != AR_HIGH_ADDR
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= M_AXI_AWBURST
S_AXI_CTRL_WDATA >= M_AXI_AWVALID
S_AXI_CTRL_WDATA >= M_AXI_WLAST
S_AXI_CTRL_WDATA >= M_AXI_WVALID
S_AXI_CTRL_WDATA >= M_AXI_BVALID
S_AXI_CTRL_WDATA >= M_AXI_ARID
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARLEN
S_AXI_CTRL_WDATA >= M_AXI_ARSIZE
S_AXI_CTRL_WDATA >= M_AXI_ARBURST
S_AXI_CTRL_WDATA >= M_AXI_ARCACHE
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WDATA >= AW_STATE
S_AXI_CTRL_WDATA >= AR_STATE
S_AXI_CTRL_WDATA >= B_STATE
S_AXI_CTRL_WDATA >= R_STATE
S_AXI_CTRL_WDATA >= AW_ILLEGAL_REQ
S_AXI_CTRL_WDATA >= AR_ILLEGAL_REQ
S_AXI_CTRL_WDATA >= W_DATA_TO_SERVE
S_AXI_CTRL_WDATA >= W_B_TO_SERVE
S_AXI_CTRL_WDATA >= W_CH_EN
S_AXI_CTRL_WDATA >= AW_CH_DIS
S_AXI_CTRL_WDATA >= AR_CH_DIS
S_AXI_CTRL_WDATA >= AW_EN_RST
S_AXI_CTRL_WDATA >= AR_EN_RST
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA >= AR_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA >= AW_ADDR_VALID_FLAG
S_AXI_CTRL_WDATA >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= M_AXI_AWLEN
S_AXI_CTRL_WSTRB >= M_AXI_AWSIZE
S_AXI_CTRL_WSTRB >= M_AXI_AWBURST
S_AXI_CTRL_WSTRB >= M_AXI_AWCACHE
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WDATA
S_AXI_CTRL_WSTRB >= M_AXI_WSTRB
S_AXI_CTRL_WSTRB >= M_AXI_WLAST
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARID
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARCACHE
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB >= AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AW_STATE
S_AXI_CTRL_WSTRB >= AR_STATE
S_AXI_CTRL_WSTRB >= B_STATE
S_AXI_CTRL_WSTRB >= R_STATE
S_AXI_CTRL_WSTRB >= AW_ILLEGAL_REQ
S_AXI_CTRL_WSTRB >= AR_ILLEGAL_REQ
S_AXI_CTRL_WSTRB >= W_DATA_TO_SERVE
S_AXI_CTRL_WSTRB >= W_B_TO_SERVE
S_AXI_CTRL_WSTRB >= W_CH_EN
S_AXI_CTRL_WSTRB != AW_CH_EN
S_AXI_CTRL_WSTRB != AR_CH_EN
S_AXI_CTRL_WSTRB >= AW_CH_DIS
S_AXI_CTRL_WSTRB >= AR_CH_DIS
S_AXI_CTRL_WSTRB >= AW_EN_RST
S_AXI_CTRL_WSTRB >= AR_EN_RST
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB != AR_HIGH_ADDR
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID_FLAG
S_AXI_CTRL_WSTRB >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARID
S_AXI_CTRL_WVALID != AW_HIGH_ADDR
S_AXI_CTRL_WVALID != AR_HIGH_ADDR
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID >= M_AXI_ARID
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= AW_HIGH_ADDR
S_AXI_CTRL_BVALID <= AR_HIGH_ADDR
M_AXI_AWADDR >= M_AXI_AWLEN
M_AXI_AWADDR >= M_AXI_AWSIZE
M_AXI_AWADDR >= M_AXI_AWBURST
M_AXI_AWADDR >= M_AXI_AWCACHE
M_AXI_AWADDR >= M_AXI_AWVALID
M_AXI_AWADDR >= M_AXI_WDATA
M_AXI_AWADDR >= M_AXI_WSTRB
M_AXI_AWADDR >= M_AXI_WLAST
M_AXI_AWADDR >= M_AXI_ARID
M_AXI_AWADDR >= W_CH_EN
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWCACHE
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WDATA
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN >= M_AXI_ARID
M_AXI_AWLEN >= W_CH_EN
M_AXI_AWLEN <= AW_HIGH_ADDR
M_AXI_AWLEN <= AR_HIGH_ADDR
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE <= M_AXI_AWCACHE
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE >= M_AXI_ARID
M_AXI_AWSIZE >= W_CH_EN
M_AXI_AWSIZE <= AW_HIGH_ADDR
M_AXI_AWSIZE <= AR_HIGH_ADDR
M_AXI_AWBURST <= M_AXI_AWCACHE
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST >= M_AXI_WLAST
M_AXI_AWBURST <= M_AXI_BREADY
M_AXI_AWBURST >= M_AXI_ARID
M_AXI_AWBURST <= M_AXI_RREADY
M_AXI_AWBURST <= AW_ILL_TRANS_FIL_PTR
M_AXI_AWBURST <= AR_ILL_TRANS_FIL_PTR
M_AXI_AWBURST <= AR_ILL_TRANS_SRV_PTR
M_AXI_AWBURST >= W_CH_EN
M_AXI_AWBURST <= AW_CH_EN
M_AXI_AWBURST <= AW_ADDR_VALID
M_AXI_AWBURST <= AW_HIGH_ADDR
M_AXI_AWBURST <= AR_HIGH_ADDR
M_AXI_AWBURST <= AW_ADDR_VALID_FLAG
M_AXI_AWCACHE >= M_AXI_AWVALID
M_AXI_AWCACHE >= M_AXI_WLAST
M_AXI_AWCACHE >= M_AXI_ARID
M_AXI_AWCACHE >= W_CH_EN
M_AXI_AWCACHE <= AW_HIGH_ADDR
M_AXI_AWCACHE <= AR_HIGH_ADDR
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID >= M_AXI_ARID
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= AW_ILL_TRANS_FIL_PTR
M_AXI_AWVALID <= AR_ILL_TRANS_FIL_PTR
M_AXI_AWVALID <= AR_ILL_TRANS_SRV_PTR
M_AXI_AWVALID <= AW_STATE
M_AXI_AWVALID <= W_DATA_TO_SERVE
M_AXI_AWVALID <= W_B_TO_SERVE
M_AXI_AWVALID <= W_CH_EN
M_AXI_AWVALID <= AW_CH_EN
M_AXI_AWVALID <= AW_ADDR_VALID
M_AXI_AWVALID <= AW_HIGH_ADDR
M_AXI_AWVALID <= AR_HIGH_ADDR
M_AXI_AWVALID <= AW_ADDR_VALID_FLAG
M_AXI_WDATA <= M_AXI_WSTRB
M_AXI_WDATA >= M_AXI_WLAST
M_AXI_WDATA >= M_AXI_ARID
M_AXI_WDATA <= AW_HIGH_ADDR
M_AXI_WDATA <= AR_HIGH_ADDR
M_AXI_WSTRB >= M_AXI_WLAST
M_AXI_WSTRB >= M_AXI_ARID
M_AXI_WSTRB >= W_CH_EN
M_AXI_WSTRB <= AW_HIGH_ADDR
M_AXI_WSTRB <= AR_HIGH_ADDR
M_AXI_WLAST <= M_AXI_WVALID
M_AXI_WLAST <= M_AXI_BREADY
M_AXI_WLAST >= M_AXI_ARID
M_AXI_WLAST <= M_AXI_RREADY
M_AXI_WLAST <= AW_ILL_TRANS_FIL_PTR
M_AXI_WLAST <= AR_ILL_TRANS_FIL_PTR
M_AXI_WLAST <= AR_ILL_TRANS_SRV_PTR
M_AXI_WLAST <= W_DATA_TO_SERVE
M_AXI_WLAST <= W_B_TO_SERVE
M_AXI_WLAST <= W_CH_EN
M_AXI_WLAST <= AW_CH_EN
M_AXI_WLAST <= AW_ADDR_VALID
M_AXI_WLAST <= AW_HIGH_ADDR
M_AXI_WLAST <= AR_HIGH_ADDR
M_AXI_WLAST <= AW_ADDR_VALID_FLAG
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID >= M_AXI_ARID
M_AXI_WVALID != AW_HIGH_ADDR
M_AXI_WVALID != AR_HIGH_ADDR
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID >= M_AXI_ARID
M_AXI_BVALID != AW_HIGH_ADDR
M_AXI_BVALID != AR_HIGH_ADDR
M_AXI_BREADY >= M_AXI_ARID
M_AXI_BREADY >= M_AXI_ARBURST
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= AW_STATE
M_AXI_BREADY >= AR_STATE
M_AXI_BREADY != B_STATE
M_AXI_BREADY >= R_STATE
M_AXI_BREADY >= AW_ILLEGAL_REQ
M_AXI_BREADY >= AR_ILLEGAL_REQ
M_AXI_BREADY >= W_DATA_TO_SERVE
M_AXI_BREADY >= W_CH_EN
M_AXI_BREADY >= AW_CH_EN
M_AXI_BREADY >= AR_CH_EN
M_AXI_BREADY >= AW_EN_RST
M_AXI_BREADY >= AR_EN_RST
M_AXI_BREADY != AW_HIGH_ADDR
M_AXI_BREADY != AR_HIGH_ADDR
M_AXI_BREADY >= AW_ADDR_VALID_FLAG
M_AXI_BREADY >= AR_ADDR_VALID_FLAG
M_AXI_ARID <= M_AXI_ARADDR
M_AXI_ARID <= M_AXI_ARLEN
M_AXI_ARID <= M_AXI_ARSIZE
M_AXI_ARID <= M_AXI_ARBURST
M_AXI_ARID <= M_AXI_ARCACHE
M_AXI_ARID <= M_AXI_ARVALID
M_AXI_ARID <= M_AXI_RDATA
M_AXI_ARID <= M_AXI_RLAST
M_AXI_ARID <= M_AXI_RVALID
M_AXI_ARID <= M_AXI_RREADY
M_AXI_ARID <= AW_ILL_TRANS_FIL_PTR
M_AXI_ARID <= AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_ARID <= AW_ILL_TRANS_SRV_PTR
M_AXI_ARID <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARID <= AR_ILL_TRANS_SRV_PTR
M_AXI_ARID <= AW_STATE
M_AXI_ARID <= AR_STATE
M_AXI_ARID <= B_STATE
M_AXI_ARID <= R_STATE
M_AXI_ARID <= AW_ILLEGAL_REQ
M_AXI_ARID <= AR_ILLEGAL_REQ
M_AXI_ARID <= W_DATA_TO_SERVE
M_AXI_ARID <= W_B_TO_SERVE
M_AXI_ARID <= W_CH_EN
M_AXI_ARID <= AW_CH_EN
M_AXI_ARID <= AR_CH_EN
M_AXI_ARID <= AW_CH_DIS
M_AXI_ARID <= AR_CH_DIS
M_AXI_ARID <= AW_EN_RST
M_AXI_ARID <= AR_EN_RST
M_AXI_ARID <= AW_ADDR_VALID
M_AXI_ARID <= AR_ADDR_VALID
M_AXI_ARID % AW_HIGH_ADDR == 0
M_AXI_ARID <= AW_HIGH_ADDR
M_AXI_ARID % AR_HIGH_ADDR == 0
M_AXI_ARID <= AR_HIGH_ADDR
M_AXI_ARID <= AW_ADDR_VALID_FLAG
M_AXI_ARID <= AR_ADDR_VALID_FLAG
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARBURST
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR >= M_AXI_ARVALID
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN <= AW_HIGH_ADDR
M_AXI_ARLEN <= AR_HIGH_ADDR
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= AW_HIGH_ADDR
M_AXI_ARSIZE <= AR_HIGH_ADDR
M_AXI_ARBURST <= M_AXI_ARCACHE
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_RREADY
M_AXI_ARBURST <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARBURST <= AW_CH_EN
M_AXI_ARBURST <= AR_CH_EN
M_AXI_ARBURST <= AW_ADDR_VALID
M_AXI_ARBURST <= AR_ADDR_VALID
M_AXI_ARBURST <= AW_HIGH_ADDR
M_AXI_ARBURST <= AR_HIGH_ADDR
M_AXI_ARBURST <= AW_ADDR_VALID_FLAG
M_AXI_ARBURST <= AR_ADDR_VALID_FLAG
M_AXI_ARCACHE >= M_AXI_ARVALID
M_AXI_ARCACHE <= AW_HIGH_ADDR
M_AXI_ARCACHE <= AR_HIGH_ADDR
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARVALID <= AR_STATE
M_AXI_ARVALID <= AW_CH_EN
M_AXI_ARVALID <= AR_CH_EN
M_AXI_ARVALID <= AW_ADDR_VALID
M_AXI_ARVALID <= AR_ADDR_VALID
M_AXI_ARVALID <= AW_HIGH_ADDR
M_AXI_ARVALID <= AR_HIGH_ADDR
M_AXI_ARVALID <= AW_ADDR_VALID_FLAG
M_AXI_ARVALID <= AR_ADDR_VALID_FLAG
M_AXI_RDATA != AW_HIGH_ADDR
M_AXI_RDATA != AR_HIGH_ADDR
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST != AW_HIGH_ADDR
M_AXI_RLAST != AR_HIGH_ADDR
M_AXI_RVALID != AW_HIGH_ADDR
M_AXI_RVALID != AR_HIGH_ADDR
M_AXI_RREADY >= AW_STATE
M_AXI_RREADY >= AR_STATE
M_AXI_RREADY >= AW_ILLEGAL_REQ
M_AXI_RREADY >= AR_ILLEGAL_REQ
M_AXI_RREADY >= W_DATA_TO_SERVE
M_AXI_RREADY >= W_B_TO_SERVE
M_AXI_RREADY >= W_CH_EN
M_AXI_RREADY >= AR_CH_EN
M_AXI_RREADY <= AW_HIGH_ADDR
M_AXI_RREADY <= AR_HIGH_ADDR
M_AXI_RREADY >= AR_ADDR_VALID_FLAG
AW_ILL_TRANS_FIL_PTR >= AW_ILL_DATA_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR >= AW_ILL_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR >= AW_STATE
AW_ILL_TRANS_FIL_PTR >= AW_ILLEGAL_REQ
AW_ILL_TRANS_FIL_PTR >= W_DATA_TO_SERVE
AW_ILL_TRANS_FIL_PTR >= W_B_TO_SERVE
AW_ILL_TRANS_FIL_PTR >= W_CH_EN
AW_ILL_TRANS_FIL_PTR >= AW_CH_DIS
AW_ILL_TRANS_FIL_PTR <= AW_HIGH_ADDR
AW_ILL_TRANS_FIL_PTR <= AR_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR >= AW_ILL_TRANS_SRV_PTR
AW_ILL_DATA_TRANS_SRV_PTR <= AW_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR <= AR_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR <= AW_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR >= AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR >= AW_STATE
AR_ILL_TRANS_FIL_PTR >= AR_STATE
AR_ILL_TRANS_FIL_PTR >= R_STATE
AR_ILL_TRANS_FIL_PTR >= AW_ILLEGAL_REQ
AR_ILL_TRANS_FIL_PTR >= AR_ILLEGAL_REQ
AR_ILL_TRANS_FIL_PTR >= W_DATA_TO_SERVE
AR_ILL_TRANS_FIL_PTR >= W_B_TO_SERVE
AR_ILL_TRANS_FIL_PTR >= W_CH_EN
AR_ILL_TRANS_FIL_PTR >= AW_CH_DIS
AR_ILL_TRANS_FIL_PTR >= AR_CH_DIS
AR_ILL_TRANS_FIL_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR >= AW_STATE
AR_ILL_TRANS_SRV_PTR >= AW_ILLEGAL_REQ
AR_ILL_TRANS_SRV_PTR >= W_DATA_TO_SERVE
AR_ILL_TRANS_SRV_PTR >= W_B_TO_SERVE
AR_ILL_TRANS_SRV_PTR >= W_CH_EN
AR_ILL_TRANS_SRV_PTR >= AW_CH_DIS
AR_ILL_TRANS_SRV_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR <= AR_HIGH_ADDR
AW_STATE >= AW_ILLEGAL_REQ
AW_STATE <= W_DATA_TO_SERVE
AW_STATE <= W_B_TO_SERVE
AW_STATE <= AW_HIGH_ADDR
AW_STATE <= AR_HIGH_ADDR
AR_STATE >= AR_ILLEGAL_REQ
AR_STATE <= AW_HIGH_ADDR
AR_STATE <= AR_HIGH_ADDR
B_STATE != AW_HIGH_ADDR
B_STATE != AR_HIGH_ADDR
R_STATE <= AR_CH_DIS
R_STATE <= AW_HIGH_ADDR
R_STATE <= AR_HIGH_ADDR
AW_ILLEGAL_REQ <= W_DATA_TO_SERVE
AW_ILLEGAL_REQ <= W_B_TO_SERVE
AW_ILLEGAL_REQ <= AR_CH_DIS
AW_ILLEGAL_REQ <= AW_HIGH_ADDR
AW_ILLEGAL_REQ <= AR_HIGH_ADDR
AR_ILLEGAL_REQ <= AW_HIGH_ADDR
AR_ILLEGAL_REQ <= AR_HIGH_ADDR
W_DATA_TO_SERVE <= W_B_TO_SERVE
W_DATA_TO_SERVE >= W_CH_EN
W_DATA_TO_SERVE <= AW_HIGH_ADDR
W_DATA_TO_SERVE <= AR_HIGH_ADDR
W_B_TO_SERVE >= W_CH_EN
W_B_TO_SERVE <= AW_HIGH_ADDR
W_B_TO_SERVE <= AR_HIGH_ADDR
W_CH_EN <= AW_CH_EN
W_CH_EN <= AW_ADDR_VALID
W_CH_EN <= AW_HIGH_ADDR
W_CH_EN <= AR_HIGH_ADDR
W_CH_EN <= AW_ADDR_VALID_FLAG
AW_CH_EN <= AW_HIGH_ADDR
AW_CH_EN <= AR_HIGH_ADDR
AW_CH_EN >= AW_ADDR_VALID_FLAG
AW_CH_EN >= AR_ADDR_VALID_FLAG
AR_CH_EN <= AW_HIGH_ADDR
AR_CH_EN <= AR_HIGH_ADDR
AR_CH_EN >= AR_ADDR_VALID_FLAG
AW_CH_DIS <= AW_HIGH_ADDR
AW_CH_DIS <= AR_HIGH_ADDR
AR_CH_DIS <= AW_HIGH_ADDR
AR_CH_DIS <= AR_HIGH_ADDR
AW_EN_RST != AW_HIGH_ADDR
AW_EN_RST != AR_HIGH_ADDR
AR_EN_RST != AW_HIGH_ADDR
AR_EN_RST != AR_HIGH_ADDR
AW_ADDR_VALID <= AW_HIGH_ADDR
AW_ADDR_VALID <= AR_HIGH_ADDR
AW_ADDR_VALID >= AW_ADDR_VALID_FLAG
AW_ADDR_VALID >= AR_ADDR_VALID_FLAG
AR_ADDR_VALID <= AW_HIGH_ADDR
AR_ADDR_VALID <= AR_HIGH_ADDR
AR_ADDR_VALID >= AR_ADDR_VALID_FLAG
AW_HIGH_ADDR >= AW_ADDR_VALID_FLAG
AW_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AR_HIGH_ADDR >= AW_ADDR_VALID_FLAG
AR_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AW_ADDR_VALID_FLAG >= AR_ADDR_VALID_FLAG
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWLEN_INT
shadow_AW_ADDR_VALID >= shadow_AW_STATE
shadow_AW_ADDR_VALID >= shadow_AW_CH_EN
shadow_AW_ADDR_VALID >= shadow_AW_CH_DIS
shadow_AW_ADDR_VALID >= shadow_AW_ADDR_VALID_FLAG
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_HIGH_ADDR
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_AW_STATE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_W_DATA_TO_SERVE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_AW_CH_DIS
shadow_M_AXI_AWQOS_INT >= shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWCACHE_INT >= shadow_AW_STATE
shadow_M_AXI_AWCACHE_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWCACHE_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWCACHE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWSIZE_INT >= shadow_AW_STATE
shadow_M_AXI_AWSIZE_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWSIZE_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWSIZE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWLEN_INT <= shadow_M_AXI_AWADDR_INT
shadow_M_AXI_AWLEN_INT <= shadow_AW_HIGH_ADDR
shadow_M_AXI_AWLEN_INT >= shadow_AW_STATE
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWADDR_INT >= shadow_AW_STATE
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_EN
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_DIS
shadow_AW_HIGH_ADDR >= shadow_AW_STATE
shadow_AW_HIGH_ADDR >= shadow_AW_CH_EN
shadow_AW_HIGH_ADDR >= shadow_AW_CH_DIS
shadow_AW_HIGH_ADDR >= shadow_AW_ADDR_VALID_FLAG
shadow_AW_STATE <= shadow_W_DATA_TO_SERVE
shadow_AW_STATE <= shadow_W_B_TO_SERVE
shadow_AW_STATE <= shadow_W_CH_EN
shadow_AW_STATE <= shadow_AW_CH_EN
shadow_AW_STATE >= shadow_AW_CH_DIS
shadow_AW_STATE <= shadow_AW_ADDR_VALID_FLAG
shadow_W_DATA_TO_SERVE <= shadow_W_B_TO_SERVE
shadow_W_DATA_TO_SERVE <= shadow_W_CH_EN
shadow_W_DATA_TO_SERVE >= shadow_AW_CH_DIS
shadow_W_B_TO_SERVE >= shadow_AW_CH_DIS
shadow_W_CH_EN >= shadow_AW_CH_EN
shadow_W_CH_EN >= shadow_AW_CH_DIS
shadow_AW_CH_EN >= shadow_AW_CH_DIS
shadow_AW_CH_EN <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_CH_DIS <= shadow_AW_ADDR_VALID_FLAG
===========================================================================
..tick():::EXIT
shadow_AW_STATE == shadow_AW_CH_EN
shadow_W_DATA_TO_SERVE == orig(shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_AW_ADDR_VALID <= orig(shadow_AW_ADDR_VALID))
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_AW_ADDR_VALID_FLAG <= orig(shadow_AW_ADDR_VALID))
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_AW_ADDR_VALID_FLAG <= orig(shadow_AW_HIGH_ADDR))
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_AW_ILL_TRANS_FIL_PTR >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_AW_STATE == shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_M_AXI_AWADDR_INT >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_M_AXI_AWCACHE_INT >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_M_AXI_AWLEN_INT >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_M_AXI_AWSIZE_INT >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_W_B_TO_SERVE >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_W_CH_EN >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  <==>  (shadow_W_DATA_TO_SERVE >= shadow_AW_ADDR_VALID_FLAG)
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (ARESETN one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AR_ADDR_VALID_FLAG one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AR_CH_DIS one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AR_CH_EN one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AR_EN_RST one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AR_ILLEGAL_REQ one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AR_STATE one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AW_ADDR_VALID_FLAG one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AW_CH_DIS one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AW_CH_EN one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AW_EN_RST one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AW_ILLEGAL_REQ one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (AW_STATE one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (B_STATE one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_ARBURST one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_ARCACHE one of { -1, 0, 3 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_ARID one of { -1, 0 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_ARLEN one of { -1, 0, 8 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_ARSIZE one of { -1, 0, 2 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_ARVALID one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_AWBURST one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_AWCACHE one of { -1, 0, 3 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_AWLEN one of { -1, 0, 8 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_AWSIZE one of { -1, 0, 2 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_AWVALID one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_BREADY one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_BVALID one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_RLAST one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_RREADY one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_RVALID one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_WLAST one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_WSTRB one of { -1, 0, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (M_AXI_WVALID one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (R_STATE one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (S_AXI_CTRL_AWREADY one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (S_AXI_CTRL_AWVALID one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (S_AXI_CTRL_BVALID one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (S_AXI_CTRL_WSTRB one of { 0, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (S_AXI_CTRL_WVALID one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (W_B_TO_SERVE one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (W_CH_EN one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (W_DATA_TO_SERVE one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(ARESETN) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AR_ADDR_VALID_FLAG) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AR_CH_DIS) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AR_CH_EN) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AR_EN_RST) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AR_ILLEGAL_REQ) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AR_STATE) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AW_ADDR_VALID_FLAG) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AW_CH_DIS) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AW_CH_EN) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AW_EN_RST) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AW_ILLEGAL_REQ) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(AW_STATE) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(B_STATE) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_ARBURST) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_ARCACHE) one of { -1, 0, 3 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_ARID) one of { -1, 0 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_ARLEN) one of { -1, 0, 8 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_ARSIZE) one of { -1, 0, 2 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_ARVALID) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_AWBURST) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_AWCACHE) one of { -1, 0, 3 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_AWLEN) one of { -1, 0, 8 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_AWSIZE) one of { -1, 0, 2 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_AWVALID) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_BREADY) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_BVALID) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_RLAST) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_RREADY) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_RVALID) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_WLAST) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_WSTRB) one of { -1, 0, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(M_AXI_WVALID) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(R_STATE) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(S_AXI_CTRL_AWREADY) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(S_AXI_CTRL_AWVALID) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(S_AXI_CTRL_BVALID) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(S_AXI_CTRL_WSTRB) one of { 0, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(S_AXI_CTRL_WVALID) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(W_B_TO_SERVE) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(W_CH_EN) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(W_DATA_TO_SERVE) one of { -1, 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_AW_ADDR_VALID) one of { 0, 65535 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_AW_CH_DIS) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_AW_CH_EN) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR) one of { 0, 1, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_AW_ILL_TRANS_FIL_PTR) one of { 0, 1, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_AW_ILL_TRANS_SRV_PTR) one of { 0, 1, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_AW_STATE) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_B_STATE) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_M_AXI_AWCACHE_INT) one of { 0, 3, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_M_AXI_AWLEN_INT) one of { 0, 8, 255 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_M_AXI_AWPROT_INT) one of { 0, 7 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_M_AXI_AWQOS_INT) one of { 0, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_M_AXI_AWSIZE_INT) one of { 0, 2, 7 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_W_B_TO_SERVE) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_W_CH_EN) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (orig(shadow_W_DATA_TO_SERVE) one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_AW_ADDR_VALID one of { 0, 65535 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_AW_ADDR_VALID_FLAG one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_AW_CH_DIS one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 1, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_AW_ILL_TRANS_FIL_PTR one of { 0, 1, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_AW_STATE one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_B_STATE one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_M_AXI_AWLEN_INT one of { 0, 8, 255 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_M_AXI_AWPROT_INT one of { 0, 7 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_M_AXI_AWQOS_INT one of { 0, 15 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_W_B_TO_SERVE one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_W_CH_EN one of { 0, 1 })
(shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT)  ==>  (shadow_W_DATA_TO_SERVE one of { 0, 1 })
ARESETN one of { 0, 1 }
S_AXI_CTRL_AWADDR >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA >= 0
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_WVALID one of { 0, 1 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
M_AXI_AWLEN one of { -1, 0, 8 }
M_AXI_AWSIZE one of { -1, 0, 2 }
M_AXI_AWBURST one of { -1, 0, 1 }
M_AXI_AWCACHE one of { -1, 0, 3 }
M_AXI_AWVALID one of { -1, 0, 1 }
M_AXI_WSTRB one of { -1, 0, 15 }
M_AXI_WLAST one of { -1, 0, 1 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARID one of { -1, 0 }
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RDATA >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
AW_STATE one of { -1, 0, 1 }
AR_STATE one of { -1, 0, 1 }
B_STATE one of { 0, 1 }
R_STATE one of { -1, 0, 1 }
AW_ILLEGAL_REQ one of { -1, 0, 1 }
AR_ILLEGAL_REQ one of { -1, 0, 1 }
W_DATA_TO_SERVE one of { -1, 0, 1 }
W_B_TO_SERVE one of { -1, 0, 1 }
W_CH_EN one of { -1, 0, 1 }
AW_CH_EN one of { -1, 0, 1 }
AR_CH_EN one of { -1, 0, 1 }
AW_CH_DIS one of { -1, 0, 1 }
AR_CH_DIS one of { -1, 0, 1 }
AW_EN_RST one of { 0, 1 }
AR_EN_RST one of { 0, 1 }
AW_HIGH_ADDR != 0
AR_HIGH_ADDR != 0
AW_ADDR_VALID_FLAG one of { -1, 0, 1 }
AR_ADDR_VALID_FLAG one of { -1, 0, 1 }
shadow_AW_ADDR_VALID one of { 0, 65535 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR one of { 0, 1, 15 }
shadow_AW_ILL_TRANS_FIL_PTR one of { 0, 1, 15 }
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 }
shadow_M_AXI_AWLEN_INT one of { 0, 8, 255 }
shadow_M_AXI_AWADDR_INT >= 0
shadow_AW_HIGH_ADDR >= 0
shadow_AW_STATE one of { 0, 1 }
shadow_B_STATE one of { 0, 1 }
shadow_W_DATA_TO_SERVE one of { 0, 1 }
shadow_W_B_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
shadow_AW_CH_DIS one of { 0, 1 }
shadow_AW_ADDR_VALID_FLAG one of { 0, 1 }
ARESETN >= S_AXI_CTRL_AWVALID
ARESETN >= S_AXI_CTRL_AWREADY
ARESETN >= S_AXI_CTRL_WVALID
ARESETN >= S_AXI_CTRL_BVALID
ARESETN >= M_AXI_AWBURST
ARESETN >= M_AXI_AWVALID
ARESETN >= M_AXI_WLAST
ARESETN >= M_AXI_WVALID
ARESETN >= M_AXI_BVALID
ARESETN >= M_AXI_ARID
ARESETN >= M_AXI_ARBURST
ARESETN >= M_AXI_ARVALID
ARESETN >= M_AXI_RLAST
ARESETN >= M_AXI_RVALID
ARESETN >= AW_STATE
ARESETN >= AR_STATE
ARESETN >= B_STATE
ARESETN >= R_STATE
ARESETN >= AW_ILLEGAL_REQ
ARESETN >= AR_ILLEGAL_REQ
ARESETN >= W_DATA_TO_SERVE
ARESETN >= W_B_TO_SERVE
ARESETN >= W_CH_EN
ARESETN >= AW_CH_DIS
ARESETN >= AR_CH_DIS
ARESETN >= AW_EN_RST
ARESETN >= AR_EN_RST
ARESETN != AW_HIGH_ADDR
ARESETN != AR_HIGH_ADDR
ARESETN >= AW_ADDR_VALID_FLAG
ARESETN >= AR_ADDR_VALID_FLAG
ARESETN >= orig(S_AXI_CTRL_AWVALID)
ARESETN >= orig(S_AXI_CTRL_AWREADY)
ARESETN >= orig(S_AXI_CTRL_WVALID)
ARESETN >= orig(S_AXI_CTRL_BVALID)
ARESETN >= orig(M_AXI_AWVALID)
ARESETN >= orig(M_AXI_WLAST)
ARESETN >= orig(M_AXI_WVALID)
ARESETN >= orig(M_AXI_BVALID)
ARESETN >= orig(M_AXI_ARID)
ARESETN >= orig(M_AXI_ARVALID)
ARESETN >= orig(M_AXI_RLAST)
ARESETN >= orig(M_AXI_RVALID)
ARESETN >= orig(AW_STATE)
ARESETN >= orig(AR_STATE)
ARESETN >= orig(B_STATE)
ARESETN >= orig(R_STATE)
ARESETN >= orig(AW_ILLEGAL_REQ)
ARESETN >= orig(AR_ILLEGAL_REQ)
ARESETN >= orig(W_DATA_TO_SERVE)
ARESETN >= orig(W_B_TO_SERVE)
ARESETN >= orig(W_CH_EN)
ARESETN >= orig(AW_EN_RST)
ARESETN >= orig(AR_EN_RST)
ARESETN != orig(AW_HIGH_ADDR)
ARESETN != orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWADDR != M_AXI_BREADY
S_AXI_CTRL_AWADDR >= M_AXI_ARID
S_AXI_CTRL_AWADDR >= B_STATE
S_AXI_CTRL_AWADDR >= AW_ILLEGAL_REQ
S_AXI_CTRL_AWADDR != AW_CH_EN
S_AXI_CTRL_AWADDR >= AW_CH_DIS
S_AXI_CTRL_AWADDR >= AW_EN_RST
S_AXI_CTRL_AWADDR >= AR_EN_RST
S_AXI_CTRL_AWADDR != orig(M_AXI_BREADY)
S_AXI_CTRL_AWADDR >= orig(M_AXI_ARID)
S_AXI_CTRL_AWADDR >= orig(B_STATE)
S_AXI_CTRL_AWADDR >= orig(AW_ILLEGAL_REQ)
S_AXI_CTRL_AWADDR != orig(AW_CH_EN)
S_AXI_CTRL_AWADDR >= orig(AW_CH_DIS)
S_AXI_CTRL_AWADDR >= orig(AW_EN_RST)
S_AXI_CTRL_AWADDR >= orig(AR_EN_RST)
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID >= M_AXI_ARID
S_AXI_CTRL_AWVALID != AW_HIGH_ADDR
S_AXI_CTRL_AWVALID != AR_HIGH_ADDR
S_AXI_CTRL_AWVALID <= orig(ARESETN)
S_AXI_CTRL_AWVALID >= orig(M_AXI_ARID)
S_AXI_CTRL_AWVALID >= orig(B_STATE)
S_AXI_CTRL_AWVALID != orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWVALID != orig(AR_HIGH_ADDR)
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY >= M_AXI_ARID
S_AXI_CTRL_AWREADY != AW_HIGH_ADDR
S_AXI_CTRL_AWREADY != AR_HIGH_ADDR
S_AXI_CTRL_AWREADY <= orig(ARESETN)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWREADY <= orig(M_AXI_BREADY)
S_AXI_CTRL_AWREADY >= orig(M_AXI_ARID)
S_AXI_CTRL_AWREADY != orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWREADY != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WDATA >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WDATA >= M_AXI_AWBURST
S_AXI_CTRL_WDATA >= M_AXI_AWVALID
S_AXI_CTRL_WDATA >= M_AXI_WLAST
S_AXI_CTRL_WDATA >= M_AXI_WVALID
S_AXI_CTRL_WDATA >= M_AXI_BVALID
S_AXI_CTRL_WDATA >= M_AXI_ARID
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARLEN
S_AXI_CTRL_WDATA >= M_AXI_ARSIZE
S_AXI_CTRL_WDATA >= M_AXI_ARBURST
S_AXI_CTRL_WDATA >= M_AXI_ARCACHE
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RDATA
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WDATA >= AW_STATE
S_AXI_CTRL_WDATA >= AR_STATE
S_AXI_CTRL_WDATA >= B_STATE
S_AXI_CTRL_WDATA >= R_STATE
S_AXI_CTRL_WDATA >= AW_ILLEGAL_REQ
S_AXI_CTRL_WDATA >= AR_ILLEGAL_REQ
S_AXI_CTRL_WDATA >= W_DATA_TO_SERVE
S_AXI_CTRL_WDATA >= W_B_TO_SERVE
S_AXI_CTRL_WDATA >= W_CH_EN
S_AXI_CTRL_WDATA >= AW_CH_DIS
S_AXI_CTRL_WDATA >= AR_CH_DIS
S_AXI_CTRL_WDATA >= AW_EN_RST
S_AXI_CTRL_WDATA >= AR_EN_RST
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA >= AR_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA >= AW_ADDR_VALID_FLAG
S_AXI_CTRL_WDATA >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_AWBURST)
S_AXI_CTRL_WDATA >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_WLAST)
S_AXI_CTRL_WDATA >= orig(M_AXI_WVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_BVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARID)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARCACHE)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_RDATA)
S_AXI_CTRL_WDATA >= orig(M_AXI_RLAST)
S_AXI_CTRL_WDATA >= orig(M_AXI_RVALID)
S_AXI_CTRL_WDATA >= orig(AR_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_WDATA >= orig(AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_WDATA >= orig(AW_STATE)
S_AXI_CTRL_WDATA >= orig(AR_STATE)
S_AXI_CTRL_WDATA >= orig(B_STATE)
S_AXI_CTRL_WDATA >= orig(R_STATE)
S_AXI_CTRL_WDATA >= orig(AW_ILLEGAL_REQ)
S_AXI_CTRL_WDATA >= orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_WDATA >= orig(W_DATA_TO_SERVE)
S_AXI_CTRL_WDATA >= orig(W_B_TO_SERVE)
S_AXI_CTRL_WDATA >= orig(W_CH_EN)
S_AXI_CTRL_WDATA >= orig(AW_CH_DIS)
S_AXI_CTRL_WDATA >= orig(AR_CH_DIS)
S_AXI_CTRL_WDATA >= orig(AW_EN_RST)
S_AXI_CTRL_WDATA >= orig(AR_EN_RST)
S_AXI_CTRL_WDATA >= orig(AW_ADDR_VALID)
S_AXI_CTRL_WDATA >= orig(AR_ADDR_VALID)
S_AXI_CTRL_WDATA != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WDATA != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WDATA >= orig(AW_ADDR_VALID_FLAG)
S_AXI_CTRL_WDATA >= orig(AR_ADDR_VALID_FLAG)
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_WVALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB >= M_AXI_AWLEN
S_AXI_CTRL_WSTRB >= M_AXI_AWSIZE
S_AXI_CTRL_WSTRB >= M_AXI_AWBURST
S_AXI_CTRL_WSTRB >= M_AXI_AWCACHE
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WDATA
S_AXI_CTRL_WSTRB >= M_AXI_WSTRB
S_AXI_CTRL_WSTRB >= M_AXI_WLAST
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARID
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARCACHE
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RDATA
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB >= AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB >= AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB >= AW_STATE
S_AXI_CTRL_WSTRB >= AR_STATE
S_AXI_CTRL_WSTRB >= B_STATE
S_AXI_CTRL_WSTRB >= R_STATE
S_AXI_CTRL_WSTRB >= AW_ILLEGAL_REQ
S_AXI_CTRL_WSTRB >= AR_ILLEGAL_REQ
S_AXI_CTRL_WSTRB >= W_DATA_TO_SERVE
S_AXI_CTRL_WSTRB >= W_B_TO_SERVE
S_AXI_CTRL_WSTRB >= W_CH_EN
S_AXI_CTRL_WSTRB != AW_CH_EN
S_AXI_CTRL_WSTRB != AR_CH_EN
S_AXI_CTRL_WSTRB >= AW_CH_DIS
S_AXI_CTRL_WSTRB >= AR_CH_DIS
S_AXI_CTRL_WSTRB >= AW_EN_RST
S_AXI_CTRL_WSTRB >= AR_EN_RST
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AW_HIGH_ADDR
S_AXI_CTRL_WSTRB != AR_HIGH_ADDR
S_AXI_CTRL_WSTRB >= AW_ADDR_VALID_FLAG
S_AXI_CTRL_WSTRB >= AR_ADDR_VALID_FLAG
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWLEN)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWSIZE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWBURST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWCACHE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WDATA)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WSTRB)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WLAST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_BREADY)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARCACHE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RDATA)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY)
S_AXI_CTRL_WSTRB >= orig(AW_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_WSTRB >= orig(AW_ILL_DATA_TRANS_SRV_PTR)
S_AXI_CTRL_WSTRB >= orig(AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_WSTRB >= orig(AR_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_WSTRB >= orig(AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_WSTRB >= orig(AW_STATE)
S_AXI_CTRL_WSTRB >= orig(AR_STATE)
S_AXI_CTRL_WSTRB >= orig(B_STATE)
S_AXI_CTRL_WSTRB >= orig(R_STATE)
S_AXI_CTRL_WSTRB >= orig(AW_ILLEGAL_REQ)
S_AXI_CTRL_WSTRB >= orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_WSTRB >= orig(W_DATA_TO_SERVE)
S_AXI_CTRL_WSTRB >= orig(W_B_TO_SERVE)
S_AXI_CTRL_WSTRB >= orig(W_CH_EN)
S_AXI_CTRL_WSTRB != orig(AW_CH_EN)
S_AXI_CTRL_WSTRB != orig(AR_CH_EN)
S_AXI_CTRL_WSTRB >= orig(AW_CH_DIS)
S_AXI_CTRL_WSTRB >= orig(AR_CH_DIS)
S_AXI_CTRL_WSTRB >= orig(AW_EN_RST)
S_AXI_CTRL_WSTRB >= orig(AR_EN_RST)
S_AXI_CTRL_WSTRB >= orig(AW_ADDR_VALID)
S_AXI_CTRL_WSTRB != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WSTRB != orig(AR_HIGH_ADDR)
S_AXI_CTRL_WSTRB >= orig(AW_ADDR_VALID_FLAG)
S_AXI_CTRL_WSTRB >= orig(AR_ADDR_VALID_FLAG)
S_AXI_CTRL_WVALID <= M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARID
S_AXI_CTRL_WVALID != AW_HIGH_ADDR
S_AXI_CTRL_WVALID != AR_HIGH_ADDR
S_AXI_CTRL_WVALID <= orig(ARESETN)
S_AXI_CTRL_WVALID <= orig(M_AXI_BREADY)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARID)
S_AXI_CTRL_WVALID != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WVALID != orig(AR_HIGH_ADDR)
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID >= M_AXI_ARID
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= AW_HIGH_ADDR
S_AXI_CTRL_BVALID <= AR_HIGH_ADDR
S_AXI_CTRL_BVALID <= orig(ARESETN)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID <= orig(M_AXI_BREADY)
S_AXI_CTRL_BVALID >= orig(M_AXI_ARID)
M_AXI_AWADDR >= M_AXI_AWLEN
M_AXI_AWADDR >= M_AXI_AWSIZE
M_AXI_AWADDR >= M_AXI_AWBURST
M_AXI_AWADDR >= M_AXI_AWCACHE
M_AXI_AWADDR >= M_AXI_AWVALID
M_AXI_AWADDR >= M_AXI_WDATA
M_AXI_AWADDR >= M_AXI_WSTRB
M_AXI_AWADDR >= M_AXI_WLAST
M_AXI_AWADDR >= M_AXI_ARID
M_AXI_AWADDR >= W_CH_EN
M_AXI_AWADDR >= orig(M_AXI_AWVALID)
M_AXI_AWADDR >= orig(M_AXI_WDATA)
M_AXI_AWADDR >= orig(M_AXI_WSTRB)
M_AXI_AWADDR >= orig(M_AXI_WLAST)
M_AXI_AWADDR >= orig(M_AXI_ARID)
M_AXI_AWADDR >= orig(W_CH_EN)
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWCACHE
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WDATA
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN >= M_AXI_ARID
M_AXI_AWLEN >= W_CH_EN
M_AXI_AWLEN <= AW_HIGH_ADDR
M_AXI_AWLEN <= AR_HIGH_ADDR
M_AXI_AWLEN <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWLEN >= orig(M_AXI_AWVALID)
M_AXI_AWLEN >= orig(M_AXI_WDATA)
M_AXI_AWLEN >= orig(M_AXI_WLAST)
M_AXI_AWLEN >= orig(M_AXI_ARID)
M_AXI_AWLEN >= orig(W_CH_EN)
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE <= M_AXI_AWCACHE
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE >= M_AXI_ARID
M_AXI_AWSIZE >= W_CH_EN
M_AXI_AWSIZE <= AW_HIGH_ADDR
M_AXI_AWSIZE <= AR_HIGH_ADDR
M_AXI_AWSIZE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWSIZE >= orig(M_AXI_AWVALID)
M_AXI_AWSIZE >= orig(M_AXI_WLAST)
M_AXI_AWSIZE >= orig(M_AXI_ARID)
M_AXI_AWSIZE >= orig(W_CH_EN)
M_AXI_AWBURST <= M_AXI_AWCACHE
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST >= M_AXI_WLAST
M_AXI_AWBURST <= M_AXI_BREADY
M_AXI_AWBURST >= M_AXI_ARID
M_AXI_AWBURST <= M_AXI_RREADY
M_AXI_AWBURST <= AW_ILL_TRANS_FIL_PTR
M_AXI_AWBURST <= AR_ILL_TRANS_FIL_PTR
M_AXI_AWBURST <= AR_ILL_TRANS_SRV_PTR
M_AXI_AWBURST >= W_CH_EN
M_AXI_AWBURST <= AW_CH_EN
M_AXI_AWBURST <= AW_ADDR_VALID
M_AXI_AWBURST <= AW_HIGH_ADDR
M_AXI_AWBURST <= AR_HIGH_ADDR
M_AXI_AWBURST <= AW_ADDR_VALID_FLAG
M_AXI_AWBURST <= orig(ARESETN)
M_AXI_AWBURST <= orig(S_AXI_CTRL_WDATA)
M_AXI_AWBURST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWBURST >= orig(M_AXI_AWVALID)
M_AXI_AWBURST >= orig(M_AXI_WLAST)
M_AXI_AWBURST <= orig(M_AXI_BREADY)
M_AXI_AWBURST >= orig(M_AXI_ARID)
M_AXI_AWBURST >= orig(W_CH_EN)
M_AXI_AWCACHE >= M_AXI_AWVALID
M_AXI_AWCACHE >= M_AXI_WLAST
M_AXI_AWCACHE >= M_AXI_ARID
M_AXI_AWCACHE >= W_CH_EN
M_AXI_AWCACHE <= AW_HIGH_ADDR
M_AXI_AWCACHE <= AR_HIGH_ADDR
M_AXI_AWCACHE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWCACHE >= orig(M_AXI_AWVALID)
M_AXI_AWCACHE >= orig(M_AXI_WLAST)
M_AXI_AWCACHE >= orig(M_AXI_ARID)
M_AXI_AWCACHE >= orig(W_CH_EN)
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID >= M_AXI_ARID
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= AW_ILL_TRANS_FIL_PTR
M_AXI_AWVALID <= AR_ILL_TRANS_FIL_PTR
M_AXI_AWVALID <= AR_ILL_TRANS_SRV_PTR
M_AXI_AWVALID <= AW_STATE
M_AXI_AWVALID <= W_DATA_TO_SERVE
M_AXI_AWVALID <= W_B_TO_SERVE
M_AXI_AWVALID <= W_CH_EN
M_AXI_AWVALID <= AW_CH_EN
M_AXI_AWVALID <= AW_ADDR_VALID
M_AXI_AWVALID <= AW_HIGH_ADDR
M_AXI_AWVALID <= AR_HIGH_ADDR
M_AXI_AWVALID <= AW_ADDR_VALID_FLAG
M_AXI_AWVALID <= orig(ARESETN)
M_AXI_AWVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_AWVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWVALID <= orig(M_AXI_BREADY)
M_AXI_AWVALID >= orig(M_AXI_ARID)
M_AXI_WDATA <= M_AXI_WSTRB
M_AXI_WDATA >= M_AXI_WLAST
M_AXI_WDATA >= M_AXI_ARID
M_AXI_WDATA <= AW_HIGH_ADDR
M_AXI_WDATA <= AR_HIGH_ADDR
M_AXI_WDATA <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WDATA >= orig(M_AXI_ARID)
M_AXI_WSTRB >= M_AXI_WLAST
M_AXI_WSTRB >= M_AXI_ARID
M_AXI_WSTRB >= W_CH_EN
M_AXI_WSTRB <= AW_HIGH_ADDR
M_AXI_WSTRB <= AR_HIGH_ADDR
M_AXI_WSTRB <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WSTRB >= orig(M_AXI_AWVALID)
M_AXI_WSTRB >= orig(M_AXI_ARID)
M_AXI_WLAST <= M_AXI_WVALID
M_AXI_WLAST <= M_AXI_BREADY
M_AXI_WLAST >= M_AXI_ARID
M_AXI_WLAST <= M_AXI_RREADY
M_AXI_WLAST <= AW_ILL_TRANS_FIL_PTR
M_AXI_WLAST <= AR_ILL_TRANS_FIL_PTR
M_AXI_WLAST <= AR_ILL_TRANS_SRV_PTR
M_AXI_WLAST <= W_DATA_TO_SERVE
M_AXI_WLAST <= W_B_TO_SERVE
M_AXI_WLAST <= W_CH_EN
M_AXI_WLAST <= AW_CH_EN
M_AXI_WLAST <= AW_ADDR_VALID
M_AXI_WLAST <= AW_HIGH_ADDR
M_AXI_WLAST <= AR_HIGH_ADDR
M_AXI_WLAST <= AW_ADDR_VALID_FLAG
M_AXI_WLAST <= orig(ARESETN)
M_AXI_WLAST <= orig(S_AXI_CTRL_WDATA)
M_AXI_WLAST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WLAST <= orig(M_AXI_WVALID)
M_AXI_WLAST <= orig(M_AXI_BREADY)
M_AXI_WLAST >= orig(M_AXI_ARID)
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID >= M_AXI_ARID
M_AXI_WVALID != AW_HIGH_ADDR
M_AXI_WVALID != AR_HIGH_ADDR
M_AXI_WVALID <= orig(ARESETN)
M_AXI_WVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_WVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WVALID >= orig(M_AXI_AWVALID)
M_AXI_WVALID <= orig(M_AXI_BREADY)
M_AXI_WVALID >= orig(M_AXI_ARID)
M_AXI_WVALID != orig(AW_HIGH_ADDR)
M_AXI_WVALID != orig(AR_HIGH_ADDR)
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID >= M_AXI_ARID
M_AXI_BVALID != AW_HIGH_ADDR
M_AXI_BVALID != AR_HIGH_ADDR
M_AXI_BVALID <= orig(ARESETN)
M_AXI_BVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_BVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BVALID <= orig(M_AXI_BREADY)
M_AXI_BVALID >= orig(M_AXI_ARID)
M_AXI_BVALID != orig(AW_HIGH_ADDR)
M_AXI_BVALID != orig(AR_HIGH_ADDR)
M_AXI_BREADY >= M_AXI_ARID
M_AXI_BREADY >= M_AXI_ARBURST
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= AW_STATE
M_AXI_BREADY >= AR_STATE
M_AXI_BREADY != B_STATE
M_AXI_BREADY >= R_STATE
M_AXI_BREADY >= AW_ILLEGAL_REQ
M_AXI_BREADY >= AR_ILLEGAL_REQ
M_AXI_BREADY >= W_DATA_TO_SERVE
M_AXI_BREADY >= W_CH_EN
M_AXI_BREADY >= AW_CH_EN
M_AXI_BREADY >= AR_CH_EN
M_AXI_BREADY >= AW_EN_RST
M_AXI_BREADY >= AR_EN_RST
M_AXI_BREADY != AW_HIGH_ADDR
M_AXI_BREADY != AR_HIGH_ADDR
M_AXI_BREADY >= AW_ADDR_VALID_FLAG
M_AXI_BREADY >= AR_ADDR_VALID_FLAG
M_AXI_BREADY != orig(S_AXI_CTRL_AWADDR)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWREADY)
M_AXI_BREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_BREADY >= orig(S_AXI_CTRL_WVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_BREADY >= orig(M_AXI_AWBURST)
M_AXI_BREADY >= orig(M_AXI_AWVALID)
M_AXI_BREADY >= orig(M_AXI_WLAST)
M_AXI_BREADY >= orig(M_AXI_WVALID)
M_AXI_BREADY >= orig(M_AXI_BVALID)
M_AXI_BREADY >= orig(M_AXI_ARID)
M_AXI_BREADY >= orig(M_AXI_ARBURST)
M_AXI_BREADY >= orig(M_AXI_ARVALID)
M_AXI_BREADY >= orig(M_AXI_RLAST)
M_AXI_BREADY >= orig(M_AXI_RVALID)
M_AXI_BREADY >= orig(AW_STATE)
M_AXI_BREADY >= orig(AR_STATE)
M_AXI_BREADY >= orig(B_STATE)
M_AXI_BREADY >= orig(R_STATE)
M_AXI_BREADY >= orig(AW_ILLEGAL_REQ)
M_AXI_BREADY >= orig(AR_ILLEGAL_REQ)
M_AXI_BREADY >= orig(W_CH_EN)
M_AXI_BREADY >= orig(AW_CH_EN)
M_AXI_BREADY >= orig(AR_CH_EN)
M_AXI_BREADY >= orig(AW_EN_RST)
M_AXI_BREADY >= orig(AR_EN_RST)
M_AXI_BREADY != orig(AW_HIGH_ADDR)
M_AXI_BREADY != orig(AR_HIGH_ADDR)
M_AXI_BREADY >= orig(AW_ADDR_VALID_FLAG)
M_AXI_BREADY >= orig(AR_ADDR_VALID_FLAG)
M_AXI_ARID <= M_AXI_ARADDR
M_AXI_ARID <= M_AXI_ARLEN
M_AXI_ARID <= M_AXI_ARSIZE
M_AXI_ARID <= M_AXI_ARBURST
M_AXI_ARID <= M_AXI_ARCACHE
M_AXI_ARID <= M_AXI_ARVALID
M_AXI_ARID <= M_AXI_RDATA
M_AXI_ARID <= M_AXI_RLAST
M_AXI_ARID <= M_AXI_RVALID
M_AXI_ARID <= M_AXI_RREADY
M_AXI_ARID <= AW_ILL_TRANS_FIL_PTR
M_AXI_ARID <= AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_ARID <= AW_ILL_TRANS_SRV_PTR
M_AXI_ARID <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARID <= AR_ILL_TRANS_SRV_PTR
M_AXI_ARID <= AW_STATE
M_AXI_ARID <= AR_STATE
M_AXI_ARID <= B_STATE
M_AXI_ARID <= R_STATE
M_AXI_ARID <= AW_ILLEGAL_REQ
M_AXI_ARID <= AR_ILLEGAL_REQ
M_AXI_ARID <= W_DATA_TO_SERVE
M_AXI_ARID <= W_B_TO_SERVE
M_AXI_ARID <= W_CH_EN
M_AXI_ARID <= AW_CH_EN
M_AXI_ARID <= AR_CH_EN
M_AXI_ARID <= AW_CH_DIS
M_AXI_ARID <= AR_CH_DIS
M_AXI_ARID <= AW_EN_RST
M_AXI_ARID <= AR_EN_RST
M_AXI_ARID <= AW_ADDR_VALID
M_AXI_ARID <= AR_ADDR_VALID
M_AXI_ARID % AW_HIGH_ADDR == 0
M_AXI_ARID <= AW_HIGH_ADDR
M_AXI_ARID % AR_HIGH_ADDR == 0
M_AXI_ARID <= AR_HIGH_ADDR
M_AXI_ARID <= AW_ADDR_VALID_FLAG
M_AXI_ARID <= AR_ADDR_VALID_FLAG
M_AXI_ARID <= orig(ARESETN)
M_AXI_ARID <= orig(S_AXI_CTRL_AWADDR)
M_AXI_ARID <= orig(S_AXI_CTRL_AWVALID)
M_AXI_ARID <= orig(S_AXI_CTRL_AWREADY)
M_AXI_ARID <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARID <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARID <= orig(M_AXI_WVALID)
M_AXI_ARID <= orig(M_AXI_BVALID)
M_AXI_ARID <= orig(M_AXI_BREADY)
M_AXI_ARID >= orig(M_AXI_ARID)
M_AXI_ARID <= orig(M_AXI_RDATA)
M_AXI_ARID <= orig(M_AXI_RLAST)
M_AXI_ARID <= orig(M_AXI_RVALID)
M_AXI_ARID <= orig(B_STATE)
M_AXI_ARID <= orig(AW_EN_RST)
M_AXI_ARID <= orig(AR_EN_RST)
M_AXI_ARID % orig(AW_HIGH_ADDR) == 0
M_AXI_ARID % orig(AR_HIGH_ADDR) == 0
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARBURST
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR >= M_AXI_ARVALID
M_AXI_ARADDR <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARADDR >= orig(M_AXI_ARID)
M_AXI_ARADDR >= orig(M_AXI_ARVALID)
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN <= AW_HIGH_ADDR
M_AXI_ARLEN <= AR_HIGH_ADDR
M_AXI_ARLEN <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARLEN <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARLEN >= orig(M_AXI_ARID)
M_AXI_ARLEN >= orig(M_AXI_ARVALID)
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= AW_HIGH_ADDR
M_AXI_ARSIZE <= AR_HIGH_ADDR
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARSIZE >= orig(M_AXI_ARID)
M_AXI_ARSIZE >= orig(M_AXI_ARVALID)
M_AXI_ARBURST <= M_AXI_ARCACHE
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_RREADY
M_AXI_ARBURST <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARBURST <= AW_CH_EN
M_AXI_ARBURST <= AR_CH_EN
M_AXI_ARBURST <= AW_ADDR_VALID
M_AXI_ARBURST <= AR_ADDR_VALID
M_AXI_ARBURST <= AW_HIGH_ADDR
M_AXI_ARBURST <= AR_HIGH_ADDR
M_AXI_ARBURST <= AW_ADDR_VALID_FLAG
M_AXI_ARBURST <= AR_ADDR_VALID_FLAG
M_AXI_ARBURST <= orig(ARESETN)
M_AXI_ARBURST <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARBURST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARBURST <= orig(M_AXI_BREADY)
M_AXI_ARBURST >= orig(M_AXI_ARID)
M_AXI_ARBURST >= orig(M_AXI_ARVALID)
M_AXI_ARCACHE >= M_AXI_ARVALID
M_AXI_ARCACHE <= AW_HIGH_ADDR
M_AXI_ARCACHE <= AR_HIGH_ADDR
M_AXI_ARCACHE <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARCACHE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARCACHE >= orig(M_AXI_ARID)
M_AXI_ARCACHE >= orig(M_AXI_ARVALID)
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARVALID <= AR_STATE
M_AXI_ARVALID <= AW_CH_EN
M_AXI_ARVALID <= AR_CH_EN
M_AXI_ARVALID <= AW_ADDR_VALID
M_AXI_ARVALID <= AR_ADDR_VALID
M_AXI_ARVALID <= AW_HIGH_ADDR
M_AXI_ARVALID <= AR_HIGH_ADDR
M_AXI_ARVALID <= AW_ADDR_VALID_FLAG
M_AXI_ARVALID <= AR_ADDR_VALID_FLAG
M_AXI_ARVALID <= orig(ARESETN)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID <= orig(M_AXI_BREADY)
M_AXI_ARVALID >= orig(M_AXI_ARID)
M_AXI_RDATA != AW_HIGH_ADDR
M_AXI_RDATA != AR_HIGH_ADDR
M_AXI_RDATA <= orig(S_AXI_CTRL_WDATA)
M_AXI_RDATA <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RDATA >= orig(M_AXI_ARID)
M_AXI_RDATA != orig(AW_HIGH_ADDR)
M_AXI_RDATA != orig(AR_HIGH_ADDR)
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST != AW_HIGH_ADDR
M_AXI_RLAST != AR_HIGH_ADDR
M_AXI_RLAST <= orig(ARESETN)
M_AXI_RLAST <= orig(S_AXI_CTRL_WDATA)
M_AXI_RLAST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST <= orig(M_AXI_BREADY)
M_AXI_RLAST >= orig(M_AXI_ARID)
M_AXI_RLAST <= orig(M_AXI_RVALID)
M_AXI_RLAST != orig(AW_HIGH_ADDR)
M_AXI_RLAST != orig(AR_HIGH_ADDR)
M_AXI_RVALID != AW_HIGH_ADDR
M_AXI_RVALID != AR_HIGH_ADDR
M_AXI_RVALID <= orig(ARESETN)
M_AXI_RVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_RVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID <= orig(M_AXI_BREADY)
M_AXI_RVALID >= orig(M_AXI_ARID)
M_AXI_RVALID != orig(AW_HIGH_ADDR)
M_AXI_RVALID != orig(AR_HIGH_ADDR)
M_AXI_RREADY >= AW_STATE
M_AXI_RREADY >= AR_STATE
M_AXI_RREADY >= AW_ILLEGAL_REQ
M_AXI_RREADY >= AR_ILLEGAL_REQ
M_AXI_RREADY >= W_DATA_TO_SERVE
M_AXI_RREADY >= W_B_TO_SERVE
M_AXI_RREADY >= W_CH_EN
M_AXI_RREADY >= AR_CH_EN
M_AXI_RREADY <= AW_HIGH_ADDR
M_AXI_RREADY <= AR_HIGH_ADDR
M_AXI_RREADY >= AR_ADDR_VALID_FLAG
M_AXI_RREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_RREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_RREADY >= orig(M_AXI_AWBURST)
M_AXI_RREADY >= orig(M_AXI_AWVALID)
M_AXI_RREADY >= orig(M_AXI_WLAST)
M_AXI_RREADY >= orig(M_AXI_ARID)
M_AXI_RREADY >= orig(M_AXI_ARBURST)
M_AXI_RREADY >= orig(M_AXI_ARVALID)
M_AXI_RREADY >= orig(AW_STATE)
M_AXI_RREADY >= orig(R_STATE)
M_AXI_RREADY >= orig(AW_ILLEGAL_REQ)
M_AXI_RREADY >= orig(W_DATA_TO_SERVE)
M_AXI_RREADY >= orig(W_B_TO_SERVE)
M_AXI_RREADY >= orig(W_CH_EN)
M_AXI_RREADY >= orig(AR_CH_EN)
M_AXI_RREADY >= orig(AR_CH_DIS)
M_AXI_RREADY >= orig(AR_ADDR_VALID_FLAG)
AW_ILL_TRANS_FIL_PTR >= AW_ILL_DATA_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR >= AW_ILL_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR >= AW_STATE
AW_ILL_TRANS_FIL_PTR >= AW_ILLEGAL_REQ
AW_ILL_TRANS_FIL_PTR >= W_DATA_TO_SERVE
AW_ILL_TRANS_FIL_PTR >= W_B_TO_SERVE
AW_ILL_TRANS_FIL_PTR >= W_CH_EN
AW_ILL_TRANS_FIL_PTR >= AW_CH_DIS
AW_ILL_TRANS_FIL_PTR <= AW_HIGH_ADDR
AW_ILL_TRANS_FIL_PTR <= AR_HIGH_ADDR
AW_ILL_TRANS_FIL_PTR <= orig(S_AXI_CTRL_WSTRB)
AW_ILL_TRANS_FIL_PTR >= orig(M_AXI_AWVALID)
AW_ILL_TRANS_FIL_PTR >= orig(M_AXI_WLAST)
AW_ILL_TRANS_FIL_PTR >= orig(M_AXI_ARID)
AW_ILL_TRANS_FIL_PTR >= orig(AW_STATE)
AW_ILL_TRANS_FIL_PTR >= orig(AW_ILLEGAL_REQ)
AW_ILL_TRANS_FIL_PTR >= orig(W_DATA_TO_SERVE)
AW_ILL_TRANS_FIL_PTR >= orig(W_B_TO_SERVE)
AW_ILL_TRANS_FIL_PTR >= orig(W_CH_EN)
AW_ILL_DATA_TRANS_SRV_PTR >= AW_ILL_TRANS_SRV_PTR
AW_ILL_DATA_TRANS_SRV_PTR <= AW_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR <= AR_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WSTRB)
AW_ILL_DATA_TRANS_SRV_PTR >= orig(M_AXI_WLAST)
AW_ILL_DATA_TRANS_SRV_PTR >= orig(M_AXI_ARID)
AW_ILL_TRANS_SRV_PTR <= AW_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR <= AR_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WSTRB)
AW_ILL_TRANS_SRV_PTR >= orig(M_AXI_ARID)
AR_ILL_TRANS_FIL_PTR >= AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR >= AW_STATE
AR_ILL_TRANS_FIL_PTR >= AR_STATE
AR_ILL_TRANS_FIL_PTR >= R_STATE
AR_ILL_TRANS_FIL_PTR >= AW_ILLEGAL_REQ
AR_ILL_TRANS_FIL_PTR >= AR_ILLEGAL_REQ
AR_ILL_TRANS_FIL_PTR >= W_DATA_TO_SERVE
AR_ILL_TRANS_FIL_PTR >= W_B_TO_SERVE
AR_ILL_TRANS_FIL_PTR >= W_CH_EN
AR_ILL_TRANS_FIL_PTR >= AW_CH_DIS
AR_ILL_TRANS_FIL_PTR >= AR_CH_DIS
AR_ILL_TRANS_FIL_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR <= orig(S_AXI_CTRL_WDATA)
AR_ILL_TRANS_FIL_PTR <= orig(S_AXI_CTRL_WSTRB)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_AWVALID)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_WLAST)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_ARID)
AR_ILL_TRANS_FIL_PTR >= orig(M_AXI_ARVALID)
AR_ILL_TRANS_FIL_PTR >= orig(AW_STATE)
AR_ILL_TRANS_FIL_PTR >= orig(AR_STATE)
AR_ILL_TRANS_FIL_PTR >= orig(R_STATE)
AR_ILL_TRANS_FIL_PTR >= orig(AW_ILLEGAL_REQ)
AR_ILL_TRANS_FIL_PTR >= orig(AR_ILLEGAL_REQ)
AR_ILL_TRANS_FIL_PTR >= orig(W_DATA_TO_SERVE)
AR_ILL_TRANS_FIL_PTR >= orig(W_B_TO_SERVE)
AR_ILL_TRANS_FIL_PTR >= orig(W_CH_EN)
AR_ILL_TRANS_SRV_PTR >= AW_STATE
AR_ILL_TRANS_SRV_PTR >= AW_ILLEGAL_REQ
AR_ILL_TRANS_SRV_PTR >= W_DATA_TO_SERVE
AR_ILL_TRANS_SRV_PTR >= W_B_TO_SERVE
AR_ILL_TRANS_SRV_PTR >= W_CH_EN
AR_ILL_TRANS_SRV_PTR >= AW_CH_DIS
AR_ILL_TRANS_SRV_PTR <= AW_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR <= AR_HIGH_ADDR
AR_ILL_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WDATA)
AR_ILL_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WSTRB)
AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_AWVALID)
AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_WLAST)
AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_ARID)
AR_ILL_TRANS_SRV_PTR >= orig(AW_STATE)
AR_ILL_TRANS_SRV_PTR >= orig(R_STATE)
AR_ILL_TRANS_SRV_PTR >= orig(AW_ILLEGAL_REQ)
AR_ILL_TRANS_SRV_PTR >= orig(W_DATA_TO_SERVE)
AR_ILL_TRANS_SRV_PTR >= orig(W_B_TO_SERVE)
AR_ILL_TRANS_SRV_PTR >= orig(W_CH_EN)
AW_STATE >= AW_ILLEGAL_REQ
AW_STATE <= W_DATA_TO_SERVE
AW_STATE <= W_B_TO_SERVE
AW_STATE <= AW_HIGH_ADDR
AW_STATE <= AR_HIGH_ADDR
AW_STATE <= orig(ARESETN)
AW_STATE <= orig(S_AXI_CTRL_WDATA)
AW_STATE <= orig(S_AXI_CTRL_WSTRB)
AW_STATE <= orig(M_AXI_BREADY)
AW_STATE >= orig(M_AXI_ARID)
AR_STATE >= AR_ILLEGAL_REQ
AR_STATE <= AW_HIGH_ADDR
AR_STATE <= AR_HIGH_ADDR
AR_STATE <= orig(ARESETN)
AR_STATE <= orig(S_AXI_CTRL_WDATA)
AR_STATE <= orig(S_AXI_CTRL_WSTRB)
AR_STATE <= orig(M_AXI_BREADY)
AR_STATE >= orig(M_AXI_ARID)
B_STATE != AW_HIGH_ADDR
B_STATE != AR_HIGH_ADDR
B_STATE <= orig(ARESETN)
B_STATE <= orig(S_AXI_CTRL_AWADDR)
B_STATE <= orig(S_AXI_CTRL_WDATA)
B_STATE <= orig(S_AXI_CTRL_WSTRB)
B_STATE <= orig(M_AXI_BREADY)
B_STATE >= orig(M_AXI_ARID)
B_STATE != orig(AW_HIGH_ADDR)
B_STATE != orig(AR_HIGH_ADDR)
R_STATE <= AR_CH_DIS
R_STATE <= AW_HIGH_ADDR
R_STATE <= AR_HIGH_ADDR
R_STATE <= orig(ARESETN)
R_STATE <= orig(S_AXI_CTRL_WDATA)
R_STATE <= orig(S_AXI_CTRL_WSTRB)
R_STATE <= orig(M_AXI_BREADY)
R_STATE >= orig(M_AXI_ARID)
R_STATE >= orig(AR_ILLEGAL_REQ)
AW_ILLEGAL_REQ <= W_DATA_TO_SERVE
AW_ILLEGAL_REQ <= W_B_TO_SERVE
AW_ILLEGAL_REQ <= AR_CH_DIS
AW_ILLEGAL_REQ <= AW_HIGH_ADDR
AW_ILLEGAL_REQ <= AR_HIGH_ADDR
AW_ILLEGAL_REQ <= orig(ARESETN)
AW_ILLEGAL_REQ <= orig(S_AXI_CTRL_AWADDR)
AW_ILLEGAL_REQ <= orig(S_AXI_CTRL_WDATA)
AW_ILLEGAL_REQ <= orig(S_AXI_CTRL_WSTRB)
AW_ILLEGAL_REQ <= orig(M_AXI_BREADY)
AW_ILLEGAL_REQ >= orig(M_AXI_ARID)
AR_ILLEGAL_REQ <= AW_HIGH_ADDR
AR_ILLEGAL_REQ <= AR_HIGH_ADDR
AR_ILLEGAL_REQ <= orig(ARESETN)
AR_ILLEGAL_REQ <= orig(S_AXI_CTRL_WDATA)
AR_ILLEGAL_REQ <= orig(S_AXI_CTRL_WSTRB)
AR_ILLEGAL_REQ <= orig(M_AXI_BREADY)
AR_ILLEGAL_REQ >= orig(M_AXI_ARID)
W_DATA_TO_SERVE <= W_B_TO_SERVE
W_DATA_TO_SERVE >= W_CH_EN
W_DATA_TO_SERVE <= AW_HIGH_ADDR
W_DATA_TO_SERVE <= AR_HIGH_ADDR
W_DATA_TO_SERVE <= orig(ARESETN)
W_DATA_TO_SERVE <= orig(S_AXI_CTRL_WDATA)
W_DATA_TO_SERVE <= orig(S_AXI_CTRL_WSTRB)
W_DATA_TO_SERVE >= orig(M_AXI_AWVALID)
W_DATA_TO_SERVE <= orig(M_AXI_BREADY)
W_DATA_TO_SERVE >= orig(M_AXI_ARID)
W_DATA_TO_SERVE >= orig(AW_STATE)
W_DATA_TO_SERVE >= orig(AW_ILLEGAL_REQ)
W_B_TO_SERVE >= W_CH_EN
W_B_TO_SERVE <= AW_HIGH_ADDR
W_B_TO_SERVE <= AR_HIGH_ADDR
W_B_TO_SERVE <= orig(ARESETN)
W_B_TO_SERVE <= orig(S_AXI_CTRL_WDATA)
W_B_TO_SERVE <= orig(S_AXI_CTRL_WSTRB)
W_B_TO_SERVE >= orig(M_AXI_AWVALID)
W_B_TO_SERVE >= orig(M_AXI_WLAST)
W_B_TO_SERVE <= orig(M_AXI_BREADY)
W_B_TO_SERVE >= orig(M_AXI_ARID)
W_B_TO_SERVE >= orig(AW_STATE)
W_B_TO_SERVE >= orig(AW_ILLEGAL_REQ)
W_B_TO_SERVE >= orig(W_DATA_TO_SERVE)
W_B_TO_SERVE >= orig(W_CH_EN)
W_CH_EN <= AW_CH_EN
W_CH_EN <= AW_ADDR_VALID
W_CH_EN <= AW_HIGH_ADDR
W_CH_EN <= AR_HIGH_ADDR
W_CH_EN <= AW_ADDR_VALID_FLAG
W_CH_EN <= orig(ARESETN)
W_CH_EN <= orig(S_AXI_CTRL_WDATA)
W_CH_EN <= orig(S_AXI_CTRL_WSTRB)
W_CH_EN >= orig(M_AXI_AWVALID)
W_CH_EN <= orig(M_AXI_BREADY)
W_CH_EN >= orig(M_AXI_ARID)
AW_CH_EN <= AW_HIGH_ADDR
AW_CH_EN <= AR_HIGH_ADDR
AW_CH_EN >= AW_ADDR_VALID_FLAG
AW_CH_EN >= AR_ADDR_VALID_FLAG
AW_CH_EN != orig(S_AXI_CTRL_AWADDR)
AW_CH_EN != orig(S_AXI_CTRL_WSTRB)
AW_CH_EN >= orig(M_AXI_AWBURST)
AW_CH_EN >= orig(M_AXI_AWVALID)
AW_CH_EN >= orig(M_AXI_WLAST)
AW_CH_EN <= orig(M_AXI_BREADY)
AW_CH_EN >= orig(M_AXI_ARID)
AW_CH_EN >= orig(M_AXI_ARBURST)
AW_CH_EN >= orig(M_AXI_ARVALID)
AW_CH_EN >= orig(W_CH_EN)
AW_CH_EN >= orig(AW_ADDR_VALID_FLAG)
AW_CH_EN >= orig(AR_ADDR_VALID_FLAG)
AR_CH_EN <= AW_HIGH_ADDR
AR_CH_EN <= AR_HIGH_ADDR
AR_CH_EN >= AR_ADDR_VALID_FLAG
AR_CH_EN != orig(S_AXI_CTRL_WSTRB)
AR_CH_EN <= orig(M_AXI_BREADY)
AR_CH_EN >= orig(M_AXI_ARID)
AR_CH_EN >= orig(M_AXI_ARBURST)
AR_CH_EN >= orig(M_AXI_ARVALID)
AR_CH_EN >= orig(AR_ADDR_VALID_FLAG)
AW_CH_DIS <= AW_HIGH_ADDR
AW_CH_DIS <= AR_HIGH_ADDR
AW_CH_DIS <= orig(ARESETN)
AW_CH_DIS <= orig(S_AXI_CTRL_AWADDR)
AW_CH_DIS <= orig(S_AXI_CTRL_WDATA)
AW_CH_DIS <= orig(S_AXI_CTRL_WSTRB)
AW_CH_DIS >= orig(M_AXI_ARID)
AW_CH_DIS >= orig(AW_ILLEGAL_REQ)
AR_CH_DIS <= AW_HIGH_ADDR
AR_CH_DIS <= AR_HIGH_ADDR
AR_CH_DIS <= orig(ARESETN)
AR_CH_DIS <= orig(S_AXI_CTRL_WDATA)
AR_CH_DIS <= orig(S_AXI_CTRL_WSTRB)
AR_CH_DIS >= orig(M_AXI_ARID)
AR_CH_DIS >= orig(R_STATE)
AR_CH_DIS >= orig(AW_ILLEGAL_REQ)
AR_CH_DIS >= orig(AR_ILLEGAL_REQ)
AW_EN_RST != AW_HIGH_ADDR
AW_EN_RST != AR_HIGH_ADDR
AW_EN_RST <= orig(ARESETN)
AW_EN_RST <= orig(S_AXI_CTRL_AWADDR)
AW_EN_RST <= orig(S_AXI_CTRL_AWVALID)
AW_EN_RST <= orig(S_AXI_CTRL_AWREADY)
AW_EN_RST <= orig(S_AXI_CTRL_WDATA)
AW_EN_RST <= orig(S_AXI_CTRL_WSTRB)
AW_EN_RST <= orig(S_AXI_CTRL_WVALID)
AW_EN_RST <= orig(M_AXI_BREADY)
AW_EN_RST >= orig(M_AXI_ARID)
AW_EN_RST != orig(AW_HIGH_ADDR)
AW_EN_RST != orig(AR_HIGH_ADDR)
AR_EN_RST != AW_HIGH_ADDR
AR_EN_RST != AR_HIGH_ADDR
AR_EN_RST <= orig(ARESETN)
AR_EN_RST <= orig(S_AXI_CTRL_AWADDR)
AR_EN_RST <= orig(S_AXI_CTRL_AWVALID)
AR_EN_RST <= orig(S_AXI_CTRL_AWREADY)
AR_EN_RST <= orig(S_AXI_CTRL_WDATA)
AR_EN_RST <= orig(S_AXI_CTRL_WSTRB)
AR_EN_RST <= orig(S_AXI_CTRL_WVALID)
AR_EN_RST <= orig(M_AXI_BREADY)
AR_EN_RST >= orig(M_AXI_ARID)
AR_EN_RST != orig(AW_HIGH_ADDR)
AR_EN_RST != orig(AR_HIGH_ADDR)
AW_ADDR_VALID <= AW_HIGH_ADDR
AW_ADDR_VALID <= AR_HIGH_ADDR
AW_ADDR_VALID >= AW_ADDR_VALID_FLAG
AW_ADDR_VALID >= AR_ADDR_VALID_FLAG
AW_ADDR_VALID <= orig(S_AXI_CTRL_WDATA)
AW_ADDR_VALID <= orig(S_AXI_CTRL_WSTRB)
AW_ADDR_VALID >= orig(M_AXI_AWVALID)
AW_ADDR_VALID >= orig(M_AXI_WLAST)
AW_ADDR_VALID >= orig(M_AXI_ARID)
AW_ADDR_VALID >= orig(M_AXI_ARVALID)
AW_ADDR_VALID >= orig(W_CH_EN)
AR_ADDR_VALID <= AW_HIGH_ADDR
AR_ADDR_VALID <= AR_HIGH_ADDR
AR_ADDR_VALID >= AR_ADDR_VALID_FLAG
AR_ADDR_VALID <= orig(S_AXI_CTRL_WDATA)
AR_ADDR_VALID >= orig(M_AXI_ARID)
AR_ADDR_VALID >= orig(M_AXI_ARVALID)
AW_HIGH_ADDR >= AW_ADDR_VALID_FLAG
AW_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AW_HIGH_ADDR != orig(ARESETN)
AW_HIGH_ADDR != orig(S_AXI_CTRL_AWVALID)
AW_HIGH_ADDR != orig(S_AXI_CTRL_AWREADY)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WDATA)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WSTRB)
AW_HIGH_ADDR != orig(S_AXI_CTRL_WVALID)
AW_HIGH_ADDR >= orig(S_AXI_CTRL_BVALID)
AW_HIGH_ADDR >= orig(M_AXI_AWLEN)
AW_HIGH_ADDR >= orig(M_AXI_AWSIZE)
AW_HIGH_ADDR >= orig(M_AXI_AWBURST)
AW_HIGH_ADDR >= orig(M_AXI_AWCACHE)
AW_HIGH_ADDR >= orig(M_AXI_AWVALID)
AW_HIGH_ADDR >= orig(M_AXI_WDATA)
AW_HIGH_ADDR >= orig(M_AXI_WSTRB)
AW_HIGH_ADDR >= orig(M_AXI_WLAST)
AW_HIGH_ADDR != orig(M_AXI_WVALID)
AW_HIGH_ADDR != orig(M_AXI_BVALID)
AW_HIGH_ADDR != orig(M_AXI_BREADY)
AW_HIGH_ADDR >= orig(M_AXI_ARID)
AW_HIGH_ADDR >= orig(M_AXI_ARLEN)
AW_HIGH_ADDR >= orig(M_AXI_ARSIZE)
AW_HIGH_ADDR >= orig(M_AXI_ARBURST)
AW_HIGH_ADDR >= orig(M_AXI_ARCACHE)
AW_HIGH_ADDR >= orig(M_AXI_ARVALID)
AW_HIGH_ADDR != orig(M_AXI_RDATA)
AW_HIGH_ADDR != orig(M_AXI_RLAST)
AW_HIGH_ADDR != orig(M_AXI_RVALID)
AW_HIGH_ADDR >= orig(M_AXI_RREADY)
AW_HIGH_ADDR >= orig(AW_ILL_TRANS_FIL_PTR)
AW_HIGH_ADDR >= orig(AW_ILL_DATA_TRANS_SRV_PTR)
AW_HIGH_ADDR >= orig(AW_ILL_TRANS_SRV_PTR)
AW_HIGH_ADDR >= orig(AR_ILL_TRANS_FIL_PTR)
AW_HIGH_ADDR >= orig(AR_ILL_TRANS_SRV_PTR)
AW_HIGH_ADDR >= orig(AW_STATE)
AW_HIGH_ADDR >= orig(AR_STATE)
AW_HIGH_ADDR != orig(B_STATE)
AW_HIGH_ADDR >= orig(R_STATE)
AW_HIGH_ADDR >= orig(AW_ILLEGAL_REQ)
AW_HIGH_ADDR >= orig(AR_ILLEGAL_REQ)
AW_HIGH_ADDR >= orig(W_DATA_TO_SERVE)
AW_HIGH_ADDR >= orig(W_B_TO_SERVE)
AW_HIGH_ADDR >= orig(W_CH_EN)
AW_HIGH_ADDR >= orig(AW_CH_EN)
AW_HIGH_ADDR >= orig(AR_CH_EN)
AW_HIGH_ADDR >= orig(AW_CH_DIS)
AW_HIGH_ADDR >= orig(AR_CH_DIS)
AW_HIGH_ADDR != orig(AW_EN_RST)
AW_HIGH_ADDR != orig(AR_EN_RST)
AW_HIGH_ADDR >= orig(AW_ADDR_VALID)
AW_HIGH_ADDR >= orig(AR_ADDR_VALID)
AW_HIGH_ADDR >= orig(AW_ADDR_VALID_FLAG)
AW_HIGH_ADDR >= orig(AR_ADDR_VALID_FLAG)
AR_HIGH_ADDR >= AW_ADDR_VALID_FLAG
AR_HIGH_ADDR >= AR_ADDR_VALID_FLAG
AR_HIGH_ADDR != orig(ARESETN)
AR_HIGH_ADDR != orig(S_AXI_CTRL_AWVALID)
AR_HIGH_ADDR != orig(S_AXI_CTRL_AWREADY)
AR_HIGH_ADDR != orig(S_AXI_CTRL_WDATA)
AR_HIGH_ADDR != orig(S_AXI_CTRL_WSTRB)
AR_HIGH_ADDR != orig(S_AXI_CTRL_WVALID)
AR_HIGH_ADDR >= orig(S_AXI_CTRL_BVALID)
AR_HIGH_ADDR >= orig(M_AXI_AWLEN)
AR_HIGH_ADDR >= orig(M_AXI_AWSIZE)
AR_HIGH_ADDR >= orig(M_AXI_AWBURST)
AR_HIGH_ADDR >= orig(M_AXI_AWCACHE)
AR_HIGH_ADDR >= orig(M_AXI_AWVALID)
AR_HIGH_ADDR >= orig(M_AXI_WDATA)
AR_HIGH_ADDR >= orig(M_AXI_WSTRB)
AR_HIGH_ADDR >= orig(M_AXI_WLAST)
AR_HIGH_ADDR != orig(M_AXI_WVALID)
AR_HIGH_ADDR != orig(M_AXI_BVALID)
AR_HIGH_ADDR != orig(M_AXI_BREADY)
AR_HIGH_ADDR >= orig(M_AXI_ARID)
AR_HIGH_ADDR >= orig(M_AXI_ARLEN)
AR_HIGH_ADDR >= orig(M_AXI_ARSIZE)
AR_HIGH_ADDR >= orig(M_AXI_ARBURST)
AR_HIGH_ADDR >= orig(M_AXI_ARCACHE)
AR_HIGH_ADDR >= orig(M_AXI_ARVALID)
AR_HIGH_ADDR != orig(M_AXI_RDATA)
AR_HIGH_ADDR != orig(M_AXI_RLAST)
AR_HIGH_ADDR != orig(M_AXI_RVALID)
AR_HIGH_ADDR >= orig(M_AXI_RREADY)
AR_HIGH_ADDR >= orig(AW_ILL_TRANS_FIL_PTR)
AR_HIGH_ADDR >= orig(AW_ILL_DATA_TRANS_SRV_PTR)
AR_HIGH_ADDR >= orig(AW_ILL_TRANS_SRV_PTR)
AR_HIGH_ADDR >= orig(AR_ILL_TRANS_FIL_PTR)
AR_HIGH_ADDR >= orig(AR_ILL_TRANS_SRV_PTR)
AR_HIGH_ADDR >= orig(AW_STATE)
AR_HIGH_ADDR >= orig(AR_STATE)
AR_HIGH_ADDR != orig(B_STATE)
AR_HIGH_ADDR >= orig(R_STATE)
AR_HIGH_ADDR >= orig(AW_ILLEGAL_REQ)
AR_HIGH_ADDR >= orig(AR_ILLEGAL_REQ)
AR_HIGH_ADDR >= orig(W_DATA_TO_SERVE)
AR_HIGH_ADDR >= orig(W_B_TO_SERVE)
AR_HIGH_ADDR >= orig(W_CH_EN)
AR_HIGH_ADDR >= orig(AW_CH_EN)
AR_HIGH_ADDR >= orig(AR_CH_EN)
AR_HIGH_ADDR >= orig(AW_CH_DIS)
AR_HIGH_ADDR >= orig(AR_CH_DIS)
AR_HIGH_ADDR != orig(AW_EN_RST)
AR_HIGH_ADDR != orig(AR_EN_RST)
AR_HIGH_ADDR >= orig(AW_ADDR_VALID)
AR_HIGH_ADDR >= orig(AR_ADDR_VALID)
AR_HIGH_ADDR >= orig(AW_ADDR_VALID_FLAG)
AR_HIGH_ADDR >= orig(AR_ADDR_VALID_FLAG)
AW_ADDR_VALID_FLAG >= AR_ADDR_VALID_FLAG
AW_ADDR_VALID_FLAG <= orig(ARESETN)
AW_ADDR_VALID_FLAG <= orig(S_AXI_CTRL_WDATA)
AW_ADDR_VALID_FLAG <= orig(S_AXI_CTRL_WSTRB)
AW_ADDR_VALID_FLAG >= orig(M_AXI_AWVALID)
AW_ADDR_VALID_FLAG >= orig(M_AXI_WLAST)
AW_ADDR_VALID_FLAG <= orig(M_AXI_BREADY)
AW_ADDR_VALID_FLAG >= orig(M_AXI_ARID)
AW_ADDR_VALID_FLAG >= orig(M_AXI_ARVALID)
AW_ADDR_VALID_FLAG >= orig(W_CH_EN)
AR_ADDR_VALID_FLAG <= orig(ARESETN)
AR_ADDR_VALID_FLAG <= orig(S_AXI_CTRL_WDATA)
AR_ADDR_VALID_FLAG <= orig(S_AXI_CTRL_WSTRB)
AR_ADDR_VALID_FLAG <= orig(M_AXI_BREADY)
AR_ADDR_VALID_FLAG >= orig(M_AXI_ARID)
AR_ADDR_VALID_FLAG >= orig(M_AXI_ARVALID)
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWLEN_INT
shadow_AW_ADDR_VALID >= shadow_AW_STATE
shadow_AW_ADDR_VALID >= shadow_AW_CH_DIS
shadow_AW_ADDR_VALID >= shadow_AW_ADDR_VALID_FLAG
shadow_AW_ILL_TRANS_SRV_PTR >= orig(shadow_B_STATE)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_HIGH_ADDR
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_AW_HIGH_ADDR)
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_AWQOS_INT
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_AWPROT_INT
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_AW_STATE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_W_DATA_TO_SERVE
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_AW_CH_DIS
shadow_AW_ILL_TRANS_FIL_PTR <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_TRANS_FIL_PTR <= orig(shadow_AW_HIGH_ADDR)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_AW_STATE)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_AW_CH_EN)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWQOS_INT >= shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWQOS_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_AW_HIGH_ADDR)
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT <= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWPROT_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_AW_HIGH_ADDR)
shadow_M_AXI_AWCACHE_INT >= shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWCACHE_INT >= shadow_AW_STATE
shadow_M_AXI_AWCACHE_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWCACHE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWCACHE_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_AW_HIGH_ADDR)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_AW_STATE)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_AW_CH_EN)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWSIZE_INT >= shadow_AW_STATE
shadow_M_AXI_AWSIZE_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWSIZE_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWSIZE_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWSIZE_INT <= orig(shadow_AW_HIGH_ADDR)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_AW_STATE)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_AW_CH_EN)
shadow_M_AXI_AWSIZE_INT >= orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWLEN_INT <= shadow_M_AXI_AWADDR_INT
shadow_M_AXI_AWLEN_INT <= shadow_AW_HIGH_ADDR
shadow_M_AXI_AWLEN_INT >= shadow_AW_STATE
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWLEN_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWLEN_INT <= orig(shadow_AW_HIGH_ADDR)
shadow_M_AXI_AWADDR_INT >= shadow_AW_STATE
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_DIS
shadow_AW_HIGH_ADDR >= shadow_AW_STATE
shadow_AW_HIGH_ADDR >= shadow_AW_CH_DIS
shadow_AW_HIGH_ADDR >= shadow_AW_ADDR_VALID_FLAG
shadow_AW_STATE <= shadow_W_DATA_TO_SERVE
shadow_AW_STATE <= shadow_W_B_TO_SERVE
shadow_AW_STATE <= shadow_W_CH_EN
shadow_AW_STATE >= shadow_AW_CH_DIS
shadow_AW_STATE <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_STATE <= orig(shadow_AW_ADDR_VALID)
shadow_AW_STATE <= orig(shadow_AW_HIGH_ADDR)
shadow_W_DATA_TO_SERVE <= shadow_W_B_TO_SERVE
shadow_W_DATA_TO_SERVE <= shadow_W_CH_EN
shadow_W_DATA_TO_SERVE >= shadow_AW_CH_DIS
shadow_W_DATA_TO_SERVE <= orig(shadow_AW_ADDR_VALID)
shadow_W_DATA_TO_SERVE <= orig(shadow_AW_HIGH_ADDR)
shadow_W_DATA_TO_SERVE >= orig(shadow_AW_STATE)
shadow_W_DATA_TO_SERVE >= orig(shadow_AW_CH_EN)
shadow_W_DATA_TO_SERVE >= orig(shadow_AW_CH_DIS)
shadow_W_B_TO_SERVE >= shadow_AW_CH_DIS
shadow_W_B_TO_SERVE >= orig(shadow_AW_STATE)
shadow_W_B_TO_SERVE >= orig(shadow_AW_CH_EN)
shadow_W_B_TO_SERVE >= orig(shadow_AW_CH_DIS)
shadow_W_CH_EN >= shadow_AW_CH_DIS
shadow_W_CH_EN >= orig(shadow_AW_STATE)
shadow_W_CH_EN >= orig(shadow_AW_CH_EN)
shadow_W_CH_EN >= orig(shadow_AW_CH_DIS)
shadow_AW_CH_DIS <= shadow_AW_ADDR_VALID_FLAG
shadow_AW_CH_DIS <= orig(shadow_AW_ADDR_VALID)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWSIZE_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWLEN_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_CH_DIS <= orig(shadow_AW_HIGH_ADDR)
shadow_AW_CH_DIS <= orig(shadow_W_CH_EN)
shadow_AW_CH_DIS <= orig(shadow_AW_CH_EN)
===========================================================================
..tick():::EXIT;condition="0==orig(shadow_AW_ADDR_VALID) && 0!=shadow_AW_ADDR_VALID"
ARESETN == M_AXI_BREADY
ARESETN == M_AXI_RREADY
ARESETN == AW_CH_EN
ARESETN == orig(ARESETN)
ARESETN == orig(M_AXI_BREADY)
ARESETN == orig(M_AXI_RREADY)
ARESETN == orig(AW_CH_EN)
ARESETN == orig(AW_ADDR_VALID)
ARESETN == orig(AW_ADDR_VALID_FLAG)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWVALID == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID == S_AXI_CTRL_BVALID
S_AXI_CTRL_AWVALID == M_AXI_AWADDR
S_AXI_CTRL_AWVALID == M_AXI_AWLEN
S_AXI_CTRL_AWVALID == M_AXI_AWSIZE
S_AXI_CTRL_AWVALID == M_AXI_AWBURST
S_AXI_CTRL_AWVALID == M_AXI_AWCACHE
S_AXI_CTRL_AWVALID == M_AXI_AWVALID
S_AXI_CTRL_AWVALID == M_AXI_WDATA
S_AXI_CTRL_AWVALID == M_AXI_WSTRB
S_AXI_CTRL_AWVALID == M_AXI_WLAST
S_AXI_CTRL_AWVALID == M_AXI_WVALID
S_AXI_CTRL_AWVALID == M_AXI_BVALID
S_AXI_CTRL_AWVALID == M_AXI_ARID
S_AXI_CTRL_AWVALID == M_AXI_ARVALID
S_AXI_CTRL_AWVALID == M_AXI_RLAST
S_AXI_CTRL_AWVALID == M_AXI_RVALID
S_AXI_CTRL_AWVALID == AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWVALID == AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_AWVALID == AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_AWVALID == AW_STATE
S_AXI_CTRL_AWVALID == AR_STATE
S_AXI_CTRL_AWVALID == B_STATE
S_AXI_CTRL_AWVALID == R_STATE
S_AXI_CTRL_AWVALID == AW_ILLEGAL_REQ
S_AXI_CTRL_AWVALID == AR_ILLEGAL_REQ
S_AXI_CTRL_AWVALID == W_DATA_TO_SERVE
S_AXI_CTRL_AWVALID == W_B_TO_SERVE
S_AXI_CTRL_AWVALID == W_CH_EN
S_AXI_CTRL_AWVALID == AW_CH_DIS
S_AXI_CTRL_AWVALID == AW_EN_RST
S_AXI_CTRL_AWVALID == AR_EN_RST
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWADDR)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWLEN)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWSIZE)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWBURST)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWCACHE)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_WDATA)
S_AXI_CTRL_AWVALID == orig(M_AXI_WSTRB)
S_AXI_CTRL_AWVALID == orig(M_AXI_WLAST)
S_AXI_CTRL_AWVALID == orig(M_AXI_WVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_BVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_ARID)
S_AXI_CTRL_AWVALID == orig(M_AXI_ARVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_RLAST)
S_AXI_CTRL_AWVALID == orig(M_AXI_RVALID)
S_AXI_CTRL_AWVALID == orig(AW_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_AWVALID == orig(AW_ILL_DATA_TRANS_SRV_PTR)
S_AXI_CTRL_AWVALID == orig(AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_AWVALID == orig(AW_STATE)
S_AXI_CTRL_AWVALID == orig(AR_STATE)
S_AXI_CTRL_AWVALID == orig(B_STATE)
S_AXI_CTRL_AWVALID == orig(R_STATE)
S_AXI_CTRL_AWVALID == orig(AW_ILLEGAL_REQ)
S_AXI_CTRL_AWVALID == orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_AWVALID == orig(W_DATA_TO_SERVE)
S_AXI_CTRL_AWVALID == orig(W_B_TO_SERVE)
S_AXI_CTRL_AWVALID == orig(W_CH_EN)
S_AXI_CTRL_AWVALID == orig(AW_CH_DIS)
S_AXI_CTRL_AWVALID == orig(AW_EN_RST)
S_AXI_CTRL_AWVALID == orig(AR_EN_RST)
S_AXI_CTRL_WDATA == orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WSTRB == orig(S_AXI_CTRL_WSTRB)
M_AXI_ARADDR == orig(M_AXI_ARADDR)
M_AXI_ARLEN == orig(M_AXI_ARLEN)
M_AXI_ARSIZE == orig(M_AXI_ARSIZE)
M_AXI_ARBURST == AR_CH_EN
M_AXI_ARBURST == AR_ADDR_VALID
M_AXI_ARBURST == AR_ADDR_VALID_FLAG
M_AXI_ARBURST == orig(M_AXI_ARBURST)
M_AXI_ARBURST == orig(AR_CH_EN)
M_AXI_ARBURST == orig(AR_ADDR_VALID)
M_AXI_ARBURST == orig(AR_ADDR_VALID_FLAG)
M_AXI_ARCACHE == M_AXI_RDATA
M_AXI_ARCACHE == orig(M_AXI_ARCACHE)
M_AXI_ARCACHE == orig(M_AXI_RDATA)
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_FIL_PTR)
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_SRV_PTR)
AR_CH_DIS == orig(AR_CH_DIS)
AW_ADDR_VALID == AW_ADDR_VALID_FLAG
AR_HIGH_ADDR == orig(AR_HIGH_ADDR)
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWQOS_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWPROT_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWCACHE_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWSIZE_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWLEN_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_M_AXI_AWADDR_INT
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_STATE
shadow_AW_ILL_TRANS_SRV_PTR == shadow_B_STATE
shadow_AW_ILL_TRANS_SRV_PTR == shadow_W_DATA_TO_SERVE
shadow_AW_ILL_TRANS_SRV_PTR == shadow_W_B_TO_SERVE
shadow_AW_ILL_TRANS_SRV_PTR == shadow_W_CH_EN
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_CH_EN
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_CH_DIS
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWQOS_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWPROT_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWCACHE_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWSIZE_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWLEN_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_HIGH_ADDR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_STATE)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_B_STATE)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_W_DATA_TO_SERVE)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_W_B_TO_SERVE)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_W_CH_EN)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_CH_EN)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_CH_DIS)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ADDR_VALID_FLAG)
ARESETN == 1
S_AXI_CTRL_AWADDR one of { 0, 4 }
S_AXI_CTRL_AWVALID == 0
S_AXI_CTRL_WDATA one of { 1, 4294967295L }
S_AXI_CTRL_WSTRB == 15
M_AXI_ARADDR one of { 0, 608376541 }
M_AXI_ARLEN one of { 0, 8 }
M_AXI_ARSIZE one of { 0, 2 }
M_AXI_ARBURST one of { 0, 1 }
M_AXI_ARCACHE one of { 0, 3 }
AR_ILL_TRANS_FIL_PTR one of { 1, 4 }
AR_CH_DIS one of { 0, 1 }
AW_ADDR_VALID one of { 0, 1 }
AW_HIGH_ADDR one of { 4164, 4562, 60990 }
AR_HIGH_ADDR one of { 5889, 45135, 51706 }
shadow_AW_ADDR_VALID == 65535
shadow_AW_ILL_TRANS_SRV_PTR == 0
shadow_AW_HIGH_ADDR one of { 65504, 65530, 65534 }
shadow_AW_ADDR_VALID_FLAG == 1
orig(AW_HIGH_ADDR) == 36
===========================================================================
..tick():::EXIT;condition="not(0==orig(shadow_AW_ADDR_VALID) && 0!=shadow_AW_ADDR_VALID)"
shadow_AW_STATE == shadow_AW_ADDR_VALID_FLAG
shadow_AW_ADDR_VALID <= shadow_M_AXI_AWADDR_INT
shadow_AW_ADDR_VALID <= orig(shadow_AW_ADDR_VALID)
Exiting Daikon.
