#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Apr 19 17:56:22 2015
# Process ID: 29656
# Log file: /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/impl_1/top_level.vdi
# Journal file: /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'input_ram'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'fft_ram'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/vio_0_synth_1/vio_0.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/imagSquare'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/realSquare'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_addsub_0_synth_1/c_addsub_0.dcp' for cell 'disp_draw_inst/mag_inst/sumOfSquares'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/cordic_0_synth_1/cordic_0.dcp' for cell 'disp_draw_inst/mag_inst/magSqRt'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_debug'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' for cell 'pulse30Hz'
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_debug/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_debug/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/impl_1/.Xil/Vivado-29656-com1548.eecs.utk.edu/dcp_9/clk_wiz_0.edf:337]
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio/inst'
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio/inst'
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_debug/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1529.547 ; gain = 448.180
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_debug/U0'
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_debug/U0'
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_debug/U0'
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/vio_0_synth_1/vio_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_addsub_0_synth_1/c_addsub_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/cordic_0_synth_1/cordic_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1531.547 ; gain = 727.371
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1541.566 ; gain = 5.012

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.cache/02bda3ad".
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:ila:4.0", from Vivado Debug IP cache, "/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.cache/b4125c80".
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1583.566 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 29500c14a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1583.566 ; gain = 42.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 40 inverter(s) to 43 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 7091 load(s) on clock net xlnx_opt_
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG_1 to drive 512 load(s) on clock net VGA_trig
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1452b019b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1605.879 ; gain = 64.312

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 15 inverter(s) to 15 load pin(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 552 cells.
Phase 3 Constant Propagation | Checksum: 1da9b99d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.879 ; gain = 64.312

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 3092 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1094 unconnected cells.
Phase 4 Sweep | Checksum: 17e8503cc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.879 ; gain = 64.312
Ending Logic Optimization Task | Checksum: 17e8503cc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.879 ; gain = 64.312
Implement Debug Cores | Checksum: 29500c14a
Logic Optimization | Checksum: 16a22d190

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 29 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 1 Total Ports: 58
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 21738e90c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1728.902 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21738e90c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1728.902 ; gain = 123.023
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1728.902 ; gain = 197.352
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1728.906 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1b526aa41

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1731.910 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1731.910 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1731.910 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: b9809857

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1731.910 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: b9809857

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1731.910 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: b9809857

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1731.910 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: d62efeb0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 2.1.4 Build Shapes/ HD Config | Checksum: d62efeb0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: e2a0a9b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.930 ; gain = 67.020
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: e2a0a9b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: e2a0a9b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 38bab751

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 55691daa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: eef9f9e0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 100ca530c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 12383193b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 2.1.6.1 Place Init Design | Checksum: 979896b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 2.1.6 Build Placer Netlist Model | Checksum: 979896b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 979896b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 979896b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 2.1 Placer Initialization Core | Checksum: 979896b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 2 Placer Initialization | Checksum: 979896b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 12a2e69a5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 12a2e69a5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 120bb7cc6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 20db77ea8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 21a8e9994

Time (s): cpu = 00:01:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1798.930 ; gain = 67.020

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 15f91ecd1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1798.930 ; gain = 67.020
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 11da8a90a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1828.941 ; gain = 97.031

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 11da8a90a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1828.941 ; gain = 97.031
Phase 4 Detail Placement | Checksum: 11da8a90a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1828.941 ; gain = 97.031

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2146891ca

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1828.941 ; gain = 97.031

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1bc9cff2a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.566. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1bc9cff2a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031
Phase 5.2 Post Placement Optimization | Checksum: 1bc9cff2a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1bc9cff2a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1bc9cff2a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031
Phase 5.4 Placer Reporting | Checksum: 1bc9cff2a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1fa5ba404

Time (s): cpu = 00:02:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1fa5ba404

Time (s): cpu = 00:02:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031
Ending Placer Task | Checksum: 1eb7d3173

Time (s): cpu = 00:02:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1828.941 ; gain = 97.031
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1828.941 ; gain = 100.035
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.945 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1828.945 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4b564e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1981.629 ; gain = 149.680

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4b564e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1981.629 ; gain = 149.680
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: ea88ed99

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1992.879 ; gain = 160.930
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.38  | TNS=-143   | WHS=-1.36  | THS=-368   |

Phase 2 Router Initialization | Checksum: ea88ed99

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1992.879 ; gain = 160.930

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e006739a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 2017.879 ; gain = 185.930

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1683
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16c67ae08

Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 2017.879 ; gain = 185.930
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.02  | TNS=-252   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: f65efa84

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 2017.879 ; gain = 185.930

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: f65efa84

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 2017.879 ; gain = 185.930
Phase 4.1.2 GlobIterForTiming | Checksum: cefb0ade

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2074.867 ; gain = 242.918
Phase 4.1 Global Iteration 0 | Checksum: cefb0ade

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2074.867 ; gain = 242.918

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X43Y83/IMUX8
Overlapping nets: 2
	disp_draw_inst/n_0_avgIn_reg[22][3]
	disp_draw_inst/n_0_avgIn_reg[21][4]
2. INT_L_X42Y82/NR1BEG1
Overlapping nets: 2
	disp_draw_inst/avg_inst/n_0_average[15]_i_671
	disp_draw_inst/avg_inst/n_4_average_reg[6]_i_56
3. INT_L_X44Y82/NW2BEG0
Overlapping nets: 2
	disp_draw_inst/n_0_avgIn_reg[22][3]
	disp_draw_inst/n_0_avgIn_reg[21][4]

 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16ae8a0f8

Time (s): cpu = 00:01:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2074.867 ; gain = 242.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.01  | TNS=-251   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16ae8a0f8

Time (s): cpu = 00:01:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2074.867 ; gain = 242.918
Phase 4 Rip-up And Reroute | Checksum: 16ae8a0f8

Time (s): cpu = 00:01:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2074.867 ; gain = 242.918

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 16ae8a0f8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:53 . Memory (MB): peak = 2074.867 ; gain = 242.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.01  | TNS=-244   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 109f1d1c5

Time (s): cpu = 00:02:01 ; elapsed = 00:00:57 . Memory (MB): peak = 2112.867 ; gain = 280.918

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 109f1d1c5

Time (s): cpu = 00:02:01 ; elapsed = 00:00:57 . Memory (MB): peak = 2112.867 ; gain = 280.918

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 109f1d1c5

Time (s): cpu = 00:02:04 ; elapsed = 00:00:58 . Memory (MB): peak = 2112.867 ; gain = 280.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.98  | TNS=-209   | WHS=-0.319 | THS=-3.68  |

Phase 7 Post Hold Fix | Checksum: c7ddbf99

Time (s): cpu = 00:02:33 ; elapsed = 00:01:19 . Memory (MB): peak = 2311.867 ; gain = 479.918

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.51182 %
  Global Horizontal Routing Utilization  = 3.33227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 8 Route finalize | Checksum: c7ddbf99

Time (s): cpu = 00:02:33 ; elapsed = 00:01:19 . Memory (MB): peak = 2311.867 ; gain = 479.918

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: c7ddbf99

Time (s): cpu = 00:02:33 ; elapsed = 00:01:19 . Memory (MB): peak = 2311.867 ; gain = 479.918

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: f3e33cad

Time (s): cpu = 00:02:35 ; elapsed = 00:01:20 . Memory (MB): peak = 2311.867 ; gain = 479.918

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: f3e33cad

Time (s): cpu = 00:02:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2311.867 ; gain = 479.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.98  | TNS=-209   | WHS=0.05   | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: f3e33cad

Time (s): cpu = 00:02:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2311.867 ; gain = 479.918
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: f3e33cad

Time (s): cpu = 00:02:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2311.867 ; gain = 479.918

Routing Is Done.

Time (s): cpu = 00:02:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2311.871 ; gain = 479.922
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:23 . Memory (MB): peak = 2311.871 ; gain = 482.926
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2311.871 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2311.871 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 31 Warnings, 20 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2345.871 ; gain = 34.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 18:01:14 2015...
