<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_3" LaunchPart="xc7z020clg400-1" LaunchTime="1639180451">
  <File Type="VDS-TIMING-PB" Name="rsa_project_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="rsa_project_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="rsa_project_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="rsa_project_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="rsa_project_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="rsa_project_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="rsa_project_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="rsa_project_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="rsa_project_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/adder_DSP/adder_DSP.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/rtl/adder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/rtl/montgomery.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/rtl/rsa_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/rsa_project/rsa_project.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/rsa_project_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/rsa_project/hdl/rsa_project_wrapper.v"/>
        <Attr Name="ImportTime" Val="1638363061"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/rtl/hweval_adder.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/rtl/hweval_montgomery.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="rsa_project_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../tcl/constraints.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_AlternateRoutability" Flow="Vivado Synthesis 2018">
      <Desc>Performs optimizations which creates alternative logic technology mapping, including disabling LUT combining, forcing F7/F8/F9 to logic, increasing the threshold of shift register inference.</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="ShregMinSize">10</Option>
      <Option Id="Directive">3</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_rst_processing_system7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_rsa_wrapper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_ARCACHE_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_ARUSER_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_axis_dwidth_converter_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_command_interface_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="rsa_project_xlconstant_0_0"/>
</GenRun>
