Classic Timing Analyzer report for test_crazy_counters
Tue Jun 26 14:15:48 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.533 ns                                       ; dinN                       ; TEMP:inst3|sampled1        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.132 ns                                       ; inflate:inst10|slow_cnt[1] ; hex0s[2]                   ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.404 ns                                      ; dinN                       ; ledg0                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.303 ns                                      ; dinN                       ; TEMP:inst3|sampled1        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.741 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.696 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.690 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.690 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.585 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[2] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[3] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; zigzag:inst4|cnt[1]        ; clk        ; clk      ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; zigzag:inst4|up            ; clk        ; clk      ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; zigzag:inst4|cnt[0]        ; clk        ; clk      ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; zigzag:inst4|cnt[3]        ; clk        ; clk      ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; zigzag:inst4|cnt[2]        ; clk        ; clk      ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|up            ; zigzag:inst4|cnt[3]        ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[0]        ; zigzag:inst4|cnt[3]        ; clk        ; clk      ; None                        ; None                      ; 1.433 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|up            ; zigzag:inst4|cnt[2]        ; clk        ; clk      ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[2] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[0] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|fast_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|fast_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|fast_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; zigzag:inst4|cnt[1]        ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; zigzag:inst4|up            ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; zigzag:inst4|cnt[0]        ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; zigzag:inst4|cnt[3]        ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; zigzag:inst4|cnt[2]        ; clk        ; clk      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.366 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[1] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[0]        ; zigzag:inst4|cnt[2]        ; clk        ; clk      ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[0]        ; zigzag:inst4|up            ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.294 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.294 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[0]        ; zigzag:inst4|cnt[1]        ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[1]        ; zigzag:inst4|cnt[3]        ; clk        ; clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|fast_cnt[3] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.270 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[0] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[1]        ; zigzag:inst4|up            ; clk        ; clk      ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled2        ; inflate:inst10|slow_cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|slow_cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|slow_cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[2]        ; zigzag:inst4|cnt[3]        ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[1]        ; zigzag:inst4|cnt[2]        ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|slow_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.121 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inflate:inst10|slow_cnt[1] ; inflate:inst10|fast_cnt[0] ; clk        ; clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[2]        ; zigzag:inst4|up            ; clk        ; clk      ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|up            ; zigzag:inst4|cnt[1]        ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[3]        ; zigzag:inst4|up            ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TEMP:inst3|sampled1        ; TEMP:inst3|sampled2        ; clk        ; clk      ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[2]        ; zigzag:inst4|cnt[2]        ; clk        ; clk      ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[1]        ; zigzag:inst4|cnt[1]        ; clk        ; clk      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[3]        ; zigzag:inst4|cnt[3]        ; clk        ; clk      ; None                        ; None                      ; 0.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|up            ; zigzag:inst4|up            ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; zigzag:inst4|cnt[0]        ; zigzag:inst4|cnt[0]        ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                  ; To Clock ;
+-------+--------------+------------+------+---------------------+----------+
; N/A   ; None         ; 4.533 ns   ; dinN ; TEMP:inst3|sampled1 ; clk      ;
+-------+--------------+------------+------+---------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+----------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To       ; From Clock ;
+-------+--------------+------------+----------------------------+----------+------------+
; N/A   ; None         ; 9.132 ns   ; inflate:inst10|slow_cnt[1] ; hex0s[2] ; clk        ;
; N/A   ; None         ; 9.073 ns   ; inflate:inst10|slow_cnt[3] ; hex0s[6] ; clk        ;
; N/A   ; None         ; 9.060 ns   ; inflate:inst10|slow_cnt[3] ; hex0s[4] ; clk        ;
; N/A   ; None         ; 9.034 ns   ; inflate:inst10|slow_cnt[3] ; hex0s[5] ; clk        ;
; N/A   ; None         ; 8.987 ns   ; inflate:inst10|slow_cnt[0] ; hex0s[6] ; clk        ;
; N/A   ; None         ; 8.973 ns   ; inflate:inst10|slow_cnt[0] ; hex0s[4] ; clk        ;
; N/A   ; None         ; 8.958 ns   ; inflate:inst10|slow_cnt[2] ; hex0s[2] ; clk        ;
; N/A   ; None         ; 8.947 ns   ; inflate:inst10|slow_cnt[0] ; hex0s[5] ; clk        ;
; N/A   ; None         ; 8.899 ns   ; inflate:inst10|slow_cnt[0] ; hex0s[2] ; clk        ;
; N/A   ; None         ; 8.837 ns   ; inflate:inst10|slow_cnt[1] ; hex0s[4] ; clk        ;
; N/A   ; None         ; 8.830 ns   ; inflate:inst10|slow_cnt[3] ; hex0s[3] ; clk        ;
; N/A   ; None         ; 8.826 ns   ; inflate:inst10|slow_cnt[1] ; hex0s[6] ; clk        ;
; N/A   ; None         ; 8.811 ns   ; inflate:inst10|slow_cnt[1] ; hex0s[5] ; clk        ;
; N/A   ; None         ; 8.809 ns   ; inflate:inst10|slow_cnt[3] ; hex0s[1] ; clk        ;
; N/A   ; None         ; 8.804 ns   ; inflate:inst10|slow_cnt[3] ; hex0s[0] ; clk        ;
; N/A   ; None         ; 8.784 ns   ; inflate:inst10|slow_cnt[2] ; hex0s[6] ; clk        ;
; N/A   ; None         ; 8.776 ns   ; inflate:inst10|slow_cnt[2] ; hex0s[4] ; clk        ;
; N/A   ; None         ; 8.746 ns   ; inflate:inst10|slow_cnt[2] ; hex0s[5] ; clk        ;
; N/A   ; None         ; 8.743 ns   ; inflate:inst10|slow_cnt[0] ; hex0s[3] ; clk        ;
; N/A   ; None         ; 8.722 ns   ; inflate:inst10|slow_cnt[0] ; hex0s[1] ; clk        ;
; N/A   ; None         ; 8.712 ns   ; inflate:inst10|slow_cnt[0] ; hex0s[0] ; clk        ;
; N/A   ; None         ; 8.619 ns   ; inflate:inst10|slow_cnt[3] ; hex0s[2] ; clk        ;
; N/A   ; None         ; 8.608 ns   ; inflate:inst10|slow_cnt[1] ; hex0s[3] ; clk        ;
; N/A   ; None         ; 8.586 ns   ; inflate:inst10|slow_cnt[1] ; hex0s[1] ; clk        ;
; N/A   ; None         ; 8.541 ns   ; inflate:inst10|slow_cnt[1] ; hex0s[0] ; clk        ;
; N/A   ; None         ; 8.537 ns   ; inflate:inst10|slow_cnt[2] ; hex0s[3] ; clk        ;
; N/A   ; None         ; 8.523 ns   ; inflate:inst10|slow_cnt[2] ; hex0s[0] ; clk        ;
; N/A   ; None         ; 8.487 ns   ; inflate:inst10|slow_cnt[2] ; hex0s[1] ; clk        ;
; N/A   ; None         ; 7.931 ns   ; zigzag:inst4|cnt[1]        ; hex1s[2] ; clk        ;
; N/A   ; None         ; 7.918 ns   ; zigzag:inst4|cnt[1]        ; hex1s[0] ; clk        ;
; N/A   ; None         ; 7.910 ns   ; zigzag:inst4|cnt[1]        ; hex1s[1] ; clk        ;
; N/A   ; None         ; 7.886 ns   ; zigzag:inst4|cnt[1]        ; hex1s[3] ; clk        ;
; N/A   ; None         ; 7.867 ns   ; zigzag:inst4|cnt[1]        ; hex1s[4] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; zigzag:inst4|cnt[2]        ; hex1s[2] ; clk        ;
; N/A   ; None         ; 7.797 ns   ; zigzag:inst4|cnt[2]        ; hex1s[0] ; clk        ;
; N/A   ; None         ; 7.791 ns   ; zigzag:inst4|cnt[2]        ; hex1s[1] ; clk        ;
; N/A   ; None         ; 7.787 ns   ; zigzag:inst4|cnt[0]        ; hex1s[2] ; clk        ;
; N/A   ; None         ; 7.777 ns   ; zigzag:inst4|cnt[0]        ; hex1s[0] ; clk        ;
; N/A   ; None         ; 7.768 ns   ; zigzag:inst4|cnt[2]        ; hex1s[3] ; clk        ;
; N/A   ; None         ; 7.761 ns   ; zigzag:inst4|cnt[0]        ; hex1s[1] ; clk        ;
; N/A   ; None         ; 7.753 ns   ; zigzag:inst4|cnt[2]        ; hex1s[4] ; clk        ;
; N/A   ; None         ; 7.747 ns   ; zigzag:inst4|cnt[1]        ; hex1s[6] ; clk        ;
; N/A   ; None         ; 7.735 ns   ; zigzag:inst4|cnt[1]        ; hex1s[5] ; clk        ;
; N/A   ; None         ; 7.729 ns   ; zigzag:inst4|cnt[0]        ; hex1s[3] ; clk        ;
; N/A   ; None         ; 7.686 ns   ; zigzag:inst4|cnt[0]        ; hex1s[4] ; clk        ;
; N/A   ; None         ; 7.661 ns   ; zigzag:inst4|cnt[2]        ; hex1s[6] ; clk        ;
; N/A   ; None         ; 7.623 ns   ; zigzag:inst4|cnt[0]        ; hex1s[6] ; clk        ;
; N/A   ; None         ; 7.622 ns   ; zigzag:inst4|cnt[2]        ; hex1s[5] ; clk        ;
; N/A   ; None         ; 7.583 ns   ; zigzag:inst4|cnt[0]        ; hex1s[5] ; clk        ;
; N/A   ; None         ; 7.485 ns   ; zigzag:inst4|cnt[3]        ; hex1s[2] ; clk        ;
; N/A   ; None         ; 7.470 ns   ; zigzag:inst4|cnt[3]        ; hex1s[0] ; clk        ;
; N/A   ; None         ; 7.462 ns   ; zigzag:inst4|cnt[3]        ; hex1s[1] ; clk        ;
; N/A   ; None         ; 7.440 ns   ; zigzag:inst4|cnt[3]        ; hex1s[3] ; clk        ;
; N/A   ; None         ; 7.424 ns   ; zigzag:inst4|cnt[3]        ; hex1s[4] ; clk        ;
; N/A   ; None         ; 7.333 ns   ; zigzag:inst4|cnt[3]        ; hex1s[6] ; clk        ;
; N/A   ; None         ; 7.293 ns   ; zigzag:inst4|cnt[3]        ; hex1s[5] ; clk        ;
+-------+--------------+------------+----------------------------+----------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 10.404 ns       ; dinN ; ledg1 ;
; N/A   ; None              ; 10.404 ns       ; dinN ; ledg0 ;
+-------+-------------------+-----------------+------+-------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                  ; To Clock ;
+---------------+-------------+-----------+------+---------------------+----------+
; N/A           ; None        ; -4.303 ns ; dinN ; TEMP:inst3|sampled1 ; clk      ;
+---------------+-------------+-----------+------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 26 14:15:48 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_crazy_counters -c test_crazy_counters --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "inflate:inst10|fast_cnt[0]" and destination register "inflate:inst10|fast_cnt[2]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.846 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y3_N11; Fanout = 3; REG Node = 'inflate:inst10|fast_cnt[0]'
            Info: 2: + IC(0.337 ns) + CELL(0.438 ns) = 0.775 ns; Loc. = LCCOMB_X55_Y3_N14; Fanout = 6; COMB Node = 'inflate:inst10|Equal0~0'
            Info: 3: + IC(0.285 ns) + CELL(0.275 ns) = 1.335 ns; Loc. = LCCOMB_X55_Y3_N26; Fanout = 3; COMB Node = 'inflate:inst10|fast_cnt[1]~0'
            Info: 4: + IC(0.277 ns) + CELL(0.150 ns) = 1.762 ns; Loc. = LCCOMB_X55_Y3_N4; Fanout = 1; COMB Node = 'inflate:inst10|fast_cnt[2]~4'
            Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.846 ns; Loc. = LCFF_X55_Y3_N5; Fanout = 3; REG Node = 'inflate:inst10|fast_cnt[2]'
            Info: Total cell delay = 0.947 ns ( 51.30 % )
            Info: Total interconnect delay = 0.899 ns ( 48.70 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.695 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X55_Y3_N5; Fanout = 3; REG Node = 'inflate:inst10|fast_cnt[2]'
                Info: Total cell delay = 1.536 ns ( 56.99 % )
                Info: Total interconnect delay = 1.159 ns ( 43.01 % )
            Info: - Longest clock path from clock "clk" to source register is 2.695 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X55_Y3_N11; Fanout = 3; REG Node = 'inflate:inst10|fast_cnt[0]'
                Info: Total cell delay = 1.536 ns ( 56.99 % )
                Info: Total interconnect delay = 1.159 ns ( 43.01 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "TEMP:inst3|sampled1" (data pin = "dinN", clock pin = "clk") is 4.533 ns
    Info: + Longest pin to register delay is 7.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'dinN'
        Info: 2: + IC(6.043 ns) + CELL(0.275 ns) = 7.180 ns; Loc. = LCCOMB_X55_Y3_N18; Fanout = 1; COMB Node = 'TEMP:inst3|sampled1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.264 ns; Loc. = LCFF_X55_Y3_N19; Fanout = 2; REG Node = 'TEMP:inst3|sampled1'
        Info: Total cell delay = 1.221 ns ( 16.81 % )
        Info: Total interconnect delay = 6.043 ns ( 83.19 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X55_Y3_N19; Fanout = 2; REG Node = 'TEMP:inst3|sampled1'
        Info: Total cell delay = 1.536 ns ( 56.99 % )
        Info: Total interconnect delay = 1.159 ns ( 43.01 % )
Info: tco from clock "clk" to destination pin "hex0s[2]" through register "inflate:inst10|slow_cnt[1]" is 9.132 ns
    Info: + Longest clock path from clock "clk" to source register is 2.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X55_Y3_N23; Fanout = 11; REG Node = 'inflate:inst10|slow_cnt[1]'
        Info: Total cell delay = 1.536 ns ( 56.99 % )
        Info: Total interconnect delay = 1.159 ns ( 43.01 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y3_N23; Fanout = 11; REG Node = 'inflate:inst10|slow_cnt[1]'
        Info: 2: + IC(0.737 ns) + CELL(0.388 ns) = 1.125 ns; Loc. = LCCOMB_X55_Y3_N20; Fanout = 1; COMB Node = 'hexss:inst|ss[2]~27'
        Info: 3: + IC(2.264 ns) + CELL(2.798 ns) = 6.187 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'hex0s[2]'
        Info: Total cell delay = 3.186 ns ( 51.50 % )
        Info: Total interconnect delay = 3.001 ns ( 48.50 % )
Info: Longest tpd from source pin "dinN" to destination pin "ledg1" is 10.404 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'dinN'
    Info: 2: + IC(6.734 ns) + CELL(2.808 ns) = 10.404 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'ledg1'
    Info: Total cell delay = 3.670 ns ( 35.27 % )
    Info: Total interconnect delay = 6.734 ns ( 64.73 % )
Info: th for register "TEMP:inst3|sampled1" (data pin = "dinN", clock pin = "clk") is -4.303 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X55_Y3_N19; Fanout = 2; REG Node = 'TEMP:inst3|sampled1'
        Info: Total cell delay = 1.536 ns ( 56.99 % )
        Info: Total interconnect delay = 1.159 ns ( 43.01 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'dinN'
        Info: 2: + IC(6.043 ns) + CELL(0.275 ns) = 7.180 ns; Loc. = LCCOMB_X55_Y3_N18; Fanout = 1; COMB Node = 'TEMP:inst3|sampled1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.264 ns; Loc. = LCFF_X55_Y3_N19; Fanout = 2; REG Node = 'TEMP:inst3|sampled1'
        Info: Total cell delay = 1.221 ns ( 16.81 % )
        Info: Total interconnect delay = 6.043 ns ( 83.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Tue Jun 26 14:15:48 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


