$comment
	File created using the following command:
		vcd file Mux2_1Demo.msim.vcd -direction
$end
$date
	Tue Feb 27 11:31:47 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module mux2_1_vhd_vec_tst $end
$var wire 1 ! data0 $end
$var wire 1 " data1 $end
$var wire 1 # output $end
$var wire 1 $ sel $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_sel $end
$var wire 1 / ww_data0 $end
$var wire 1 0 ww_data1 $end
$var wire 1 1 ww_output $end
$var wire 1 2 \output~output_o\ $end
$var wire 1 3 \data1~input_o\ $end
$var wire 1 4 \data0~input_o\ $end
$var wire 1 5 \sel~input_o\ $end
$var wire 1 6 \output~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
1/
00
11
12
03
14
05
16
$end
#90000
0!
1"
0/
10
13
04
06
02
01
0#
#180000
0"
00
03
#210000
1!
1$
1/
1.
15
14
#260000
1"
10
13
16
12
11
1#
#300000
0"
00
03
06
02
01
0#
#350000
0!
0/
04
#370000
1"
10
13
16
12
11
1#
#430000
0"
00
03
06
02
01
0#
#460000
0$
0.
05
#1000000
