// Seed: 3748201924
module module_0 (
    input tri0 id_0
);
  wire id_2 = $signed(6);
  ;
endmodule
module module_1 (
    output tri id_0#(
        .id_14(-1'd0),
        .id_15(-1),
        .id_16(-1 < 1)
    ),
    input wor id_1
    , id_17,
    input uwire id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5,
    input uwire id_6,
    input wand id_7,
    input supply0 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input tri0 id_12
);
  assign id_9 = 1;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  always @(negedge id_5, negedge (id_6 == 1)) begin : LABEL_0
    @(negedge -1 or id_2);
  end
  wire id_18;
endmodule
