$date
	Sun Oct 23 03:28:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#363253
b101 !
1"
#363254
b101 &
b101 %
1$
#363255
0"
#363258
b10000 &
b10000 %
#363262
b1000 &
b1000 %
#363266
b100 &
b100 %
#363270
b10 &
b10 %
#363274
b1 &
b1 %
1#
#363278
b0 &
0#
b0 %
0$
#1367444
b110 !
1"
#1367446
b110 &
b110 %
1$
#1367447
0"
#1367450
b11 &
b11 %
#1367454
b1010 &
b1010 %
#1367458
b101 &
b101 %
#1367462
b10000 &
b10000 %
#1367466
b1000 &
b1000 %
#1367470
b100 &
b100 %
#1367474
b10 &
b10 %
#1367478
b1 &
1#
b1 %
#1367482
b0 &
b0 %
0#
0$
#2338769
b1110 !
1"
#2338770
b1110 &
b1110 %
1$
#2338771
0"
#2338774
b111 &
b111 %
#2338778
b10110 &
b10110 %
#2338782
b1011 &
b1011 %
#2338786
b100010 &
b100010 %
#2338790
b10001 &
b10001 %
#2338794
b110100 &
b110100 %
#2338798
b11010 &
b11010 %
#2338802
b1101 &
b1101 %
#2338806
b101000 &
b101000 %
#2338810
b10100 &
b10100 %
#2338814
b1010 &
b1010 %
#2338818
b101 &
b101 %
#2338822
b10000 &
b10000 %
#2338826
b1000 &
b1000 %
#2338830
b100 &
b100 %
#2338834
b10 &
b10 %
#2338838
b1 &
1#
b1 %
#2338842
b0 &
b0 %
0#
0$
#4500012
