TimeQuest Timing Analyzer report for vgacam
Wed Dec 03 00:37:41 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'final_project_fpga:final_project_fpga|xclk'
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'final_project_fpga:final_project_fpga|xclk'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'
 32. Slow 1200mV 0C Model Setup: 'clk'
 33. Slow 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'
 35. Slow 1200mV 0C Model Hold: 'clk'
 36. Slow 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'
 51. Fast 1200mV 0C Model Setup: 'clk'
 52. Fast 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'
 54. Fast 1200mV 0C Model Hold: 'clk'
 55. Fast 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Fast 1200mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Slow Corner Signal Integrity Metrics
 72. Fast Corner Signal Integrity Metrics
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name      ; vgacam                                           ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C5E144C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                ;
; final_project_fpga:final_project_fpga|xclk         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { final_project_fpga:final_project_fpga|xclk }         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.705 ; 25.19 MHz  ; 0.000 ; 19.852 ; 50.00      ; 27        ; 17          ;       ;        ;           ;            ; false    ; clk    ; vgapll|altpll_component|auto_generated|pll1|inclk[0] ; { vgapll|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 90.78 MHz  ; 90.78 MHz       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 182.35 MHz ; 182.35 MHz      ; final_project_fpga:final_project_fpga|xclk         ;      ;
; 247.1 MHz  ; 247.1 MHz       ; clk                                                ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -4.484 ; -344.823      ;
; clk                                                ; 20.953 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 28.689 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; 0.453 ; 0.000         ;
; clk                                                ; 0.465 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.502 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -3.201 ; -314.402      ;
; clk                                                ; 12.287 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 19.579 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.484 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.860      ;
; -4.484 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.860      ;
; -4.483 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.866      ;
; -4.426 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.802      ;
; -4.426 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.802      ;
; -4.425 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.808      ;
; -4.393 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.769      ;
; -4.393 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.769      ;
; -4.392 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.775      ;
; -4.370 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.750      ;
; -4.370 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.750      ;
; -4.368 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.339      ; 5.755      ;
; -4.356 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.733      ;
; -4.356 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.733      ;
; -4.355 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.336      ; 5.739      ;
; -4.354 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.720      ;
; -4.354 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.720      ;
; -4.352 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.325      ; 5.725      ;
; -4.332 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.708      ;
; -4.332 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.708      ;
; -4.331 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.714      ;
; -4.320 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.697      ;
; -4.320 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.697      ;
; -4.320 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.688      ;
; -4.320 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.688      ;
; -4.319 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.336      ; 5.703      ;
; -4.319 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.327      ; 5.694      ;
; -4.311 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.691      ;
; -4.311 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.691      ;
; -4.309 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.339      ; 5.696      ;
; -4.304 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.681      ;
; -4.304 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.681      ;
; -4.303 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.336      ; 5.687      ;
; -4.295 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.661      ;
; -4.295 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.661      ;
; -4.293 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.325      ; 5.666      ;
; -4.289 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.658      ;
; -4.289 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.658      ;
; -4.288 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.664      ;
; -4.271 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.330      ; 5.649      ;
; -4.271 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.330      ; 5.649      ;
; -4.270 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.337      ; 5.655      ;
; -4.269 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.618      ;
; -4.269 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.618      ;
; -4.268 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.308      ; 5.624      ;
; -4.267 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.647      ;
; -4.267 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.647      ;
; -4.266 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.339      ; 5.653      ;
; -4.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.633      ;
; -4.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.633      ;
; -4.264 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.327      ; 5.639      ;
; -4.256 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.636      ;
; -4.256 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.636      ;
; -4.254 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.339      ; 5.641      ;
; -4.254 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.622      ;
; -4.254 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.622      ;
; -4.253 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.327      ; 5.628      ;
; -4.251 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.619      ;
; -4.251 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.320      ; 5.619      ;
; -4.250 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.327      ; 5.625      ;
; -4.249 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.626      ;
; -4.249 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.626      ;
; -4.248 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.336      ; 5.632      ;
; -4.247 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.623      ;
; -4.247 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.623      ;
; -4.246 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.335      ; 5.629      ;
; -4.242 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.622      ;
; -4.242 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.332      ; 5.622      ;
; -4.240 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.339      ; 5.627      ;
; -4.240 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.606      ;
; -4.240 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.606      ;
; -4.238 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.615      ;
; -4.238 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.615      ;
; -4.238 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.325      ; 5.611      ;
; -4.237 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.336      ; 5.621      ;
; -4.235 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.612      ;
; -4.235 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.329      ; 5.612      ;
; -4.234 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.336      ; 5.618      ;
; -4.234 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.603      ;
; -4.234 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.603      ;
; -4.233 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.609      ;
; -4.226 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.592      ;
; -4.226 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.318      ; 5.592      ;
; -4.224 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.325      ; 5.597      ;
; -4.223 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.592      ;
; -4.223 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.592      ;
; -4.222 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.598      ;
; -4.220 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.589      ;
; -4.220 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.321      ; 5.589      ;
; -4.219 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.328      ; 5.595      ;
; -4.216 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.330      ; 5.594      ;
; -4.216 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.330      ; 5.594      ;
; -4.215 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.337      ; 5.600      ;
; -4.214 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.563      ;
; -4.214 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.563      ;
; -4.213 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.308      ; 5.569      ;
; -4.205 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.330      ; 5.583      ;
; -4.205 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.330      ; 5.583      ;
; -4.204 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.337      ; 5.589      ;
; -4.203 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.552      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 20.953 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 25.000       ; -0.074     ; 3.974      ;
; 21.005 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 25.000       ; -0.064     ; 3.932      ;
; 21.324 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 25.000       ; -0.063     ; 3.614      ;
; 21.366 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 25.000       ; -0.063     ; 3.572      ;
; 21.664 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 25.000       ; -0.067     ; 3.270      ;
; 21.676 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 25.000       ; -0.092     ; 3.233      ;
; 21.726 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 25.000       ; -0.081     ; 3.194      ;
; 22.097 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 25.000       ; -0.083     ; 2.821      ;
; 22.217 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 25.000       ; -0.062     ; 2.722      ;
; 22.421 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 25.000       ; -0.084     ; 2.496      ;
; 22.823 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 25.000       ; -0.084     ; 2.094      ;
; 22.838 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 25.000       ; -0.070     ; 2.093      ;
; 22.901 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 25.000       ; -0.063     ; 2.037      ;
; 23.503 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 25.000       ; -0.055     ; 1.443      ;
; 23.525 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 25.000       ; -0.079     ; 1.397      ;
; 23.647 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 25.000       ; -0.069     ; 1.285      ;
; 24.024 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|xclk                               ; clk          ; clk         ; 25.000       ; -0.081     ; 0.896      ;
; 24.062 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|counter[0]                         ; clk          ; clk         ; 25.000       ; -0.081     ; 0.858      ;
; 24.063 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; clk          ; clk         ; 25.000       ; -0.080     ; 0.858      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 28.689 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 11.329     ;
; 28.723 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 11.292     ;
; 29.024 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.266      ; 10.995     ;
; 29.058 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.263      ; 10.958     ;
; 29.086 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 10.932     ;
; 29.107 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.266      ; 10.912     ;
; 29.120 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.895     ;
; 29.132 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.260      ; 10.881     ;
; 29.133 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.257      ; 10.877     ;
; 29.140 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.871     ;
; 29.141 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.263      ; 10.875     ;
; 29.271 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 10.747     ;
; 29.305 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.710     ;
; 29.467 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 10.547     ;
; 29.468 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.543     ;
; 29.475 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.259      ; 10.537     ;
; 29.529 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.260      ; 10.484     ;
; 29.530 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.257      ; 10.480     ;
; 29.530 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 10.488     ;
; 29.537 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.474     ;
; 29.550 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 10.464     ;
; 29.551 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.460     ;
; 29.558 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.259      ; 10.454     ;
; 29.564 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.451     ;
; 29.567 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.444     ;
; 29.574 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 10.440     ;
; 29.579 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 10.435     ;
; 29.635 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.248      ; 10.366     ;
; 29.654 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 10.364     ;
; 29.688 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.327     ;
; 29.707 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 10.311     ;
; 29.714 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.260      ; 10.299     ;
; 29.715 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.257      ; 10.295     ;
; 29.722 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.289     ;
; 29.732 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.241      ; 10.262     ;
; 29.741 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.274     ;
; 29.757 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 10.239     ;
; 29.777 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 10.219     ;
; 29.777 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 10.219     ;
; 29.778 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.246      ; 10.221     ;
; 29.790 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.246      ; 10.209     ;
; 29.798 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 10.220     ;
; 29.832 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.183     ;
; 29.888 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.249      ; 10.114     ;
; 29.902 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.259      ; 10.110     ;
; 29.909 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.106     ;
; 29.914 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.101     ;
; 29.964 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.047     ;
; 29.965 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.249      ; 10.037     ;
; 29.970 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.249      ; 10.032     ;
; 29.971 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 10.043     ;
; 29.973 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.260      ; 10.040     ;
; 29.974 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.257      ; 10.036     ;
; 29.976 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 10.038     ;
; 29.981 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 10.030     ;
; 29.985 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.259      ; 10.027     ;
; 29.986 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 10.010     ;
; 29.992 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.023     ;
; 29.997 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 10.018     ;
; 29.998 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.242      ; 9.997      ;
; 30.016 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 10.002     ;
; 30.032 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.248      ; 9.969      ;
; 30.050 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.249      ; 9.952      ;
; 30.050 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 9.965      ;
; 30.053 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.249      ; 9.949      ;
; 30.067 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.242      ; 9.928      ;
; 30.092 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.244      ; 9.905      ;
; 30.097 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.260      ; 9.916      ;
; 30.098 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.257      ; 9.912      ;
; 30.100 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.883      ;
; 30.100 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.883      ;
; 30.105 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 9.906      ;
; 30.112 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.244      ; 9.885      ;
; 30.112 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.244      ; 9.885      ;
; 30.113 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.247      ; 9.887      ;
; 30.125 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.247      ; 9.875      ;
; 30.129 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.241      ; 9.865      ;
; 30.133 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 9.863      ;
; 30.149 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 9.862      ;
; 30.150 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.242      ; 9.845      ;
; 30.150 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.260      ; 9.863      ;
; 30.151 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.257      ; 9.859      ;
; 30.154 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 9.842      ;
; 30.156 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 9.858      ;
; 30.158 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.258      ; 9.853      ;
; 30.161 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.261      ; 9.853      ;
; 30.174 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 9.822      ;
; 30.174 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.243      ; 9.822      ;
; 30.175 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.244      ; 9.822      ;
; 30.175 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.246      ; 9.824      ;
; 30.179 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.265      ; 9.839      ;
; 30.187 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.246      ; 9.812      ;
; 30.195 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.244      ; 9.802      ;
; 30.195 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.244      ; 9.802      ;
; 30.196 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.247      ; 9.804      ;
; 30.208 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.247      ; 9.792      ;
; 30.210 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.246      ; 9.789      ;
; 30.213 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.262      ; 9.802      ;
; 30.217 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.248      ; 9.784      ;
; 30.220 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.249      ; 9.782      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.453 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 0.746      ;
; 0.504 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 0.797      ;
; 0.653 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.230      ; 1.167      ;
; 0.663 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.219      ; 1.166      ;
; 0.665 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.219      ; 1.168      ;
; 0.666 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.218      ; 1.168      ;
; 0.687 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.180      ;
; 0.694 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.219      ; 1.197      ;
; 0.704 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.197      ;
; 0.725 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.218      ;
; 0.754 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.247      ;
; 0.760 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.059      ;
; 0.773 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.206      ; 1.263      ;
; 0.784 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.277      ;
; 0.786 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.080      ;
; 0.798 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.291      ;
; 0.975 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.224      ; 1.483      ;
; 0.978 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.471      ;
; 0.981 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.207      ; 1.472      ;
; 0.983 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.232      ; 1.499      ;
; 1.001 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 1.508      ;
; 1.003 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.218      ; 1.505      ;
; 1.008 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.216      ; 1.508      ;
; 1.011 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.217      ; 1.512      ;
; 1.015 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 1.522      ;
; 1.016 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.221      ; 1.521      ;
; 1.029 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.226      ; 1.539      ;
; 1.036 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.529      ;
; 1.053 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.226      ; 1.563      ;
; 1.057 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.232      ; 1.573      ;
; 1.066 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.205      ; 1.555      ;
; 1.067 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.209      ; 1.560      ;
; 1.069 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.210      ; 1.563      ;
; 1.070 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.207      ; 1.561      ;
; 1.078 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.478      ; 1.810      ;
; 1.085 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.215      ; 1.584      ;
; 1.097 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.208      ; 1.589      ;
; 1.108 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.401      ;
; 1.115 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.428      ;
; 1.141 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.434      ;
; 1.246 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.548      ;
; 1.255 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 1.989      ;
; 1.264 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.559      ;
; 1.272 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.568      ;
; 1.281 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.574      ;
; 1.319 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.050      ;
; 1.328 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.059      ;
; 1.346 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.077      ;
; 1.377 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.108      ;
; 1.385 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.477      ; 2.116      ;
; 1.386 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.679      ;
; 1.386 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.081      ; 1.679      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.465 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|counter[0]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.486 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|xclk                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.779      ;
; 0.927 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 0.000        ; 0.092      ; 1.231      ;
; 0.991 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.285      ;
; 1.010 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 0.000        ; 0.107      ; 1.329      ;
; 1.507 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 0.000        ; 0.111      ; 1.830      ;
; 1.552 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 0.000        ; 0.104      ; 1.868      ;
; 1.594 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 0.000        ; 0.090      ; 1.896      ;
; 1.906 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.208      ;
; 2.089 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 0.000        ; 0.111      ; 2.412      ;
; 2.335 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.637      ;
; 2.654 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.946      ;
; 2.693 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.986      ;
; 2.698 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 0.000        ; 0.094      ; 3.004      ;
; 2.957 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 0.000        ; 0.111      ; 3.280      ;
; 2.971 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 0.000        ; 0.111      ; 3.294      ;
; 3.270 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 0.000        ; 0.097      ; 3.579      ;
; 3.317 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 0.000        ; 0.087      ; 3.616      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.502 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.745 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.764 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; vgaController:vgaCont|vcnt[9]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.781 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.784 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.785 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.789 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.792 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.085      ;
; 0.934 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.589      ;
; 0.963 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.964 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.257      ;
; 0.981 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 0.992 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.285      ;
; 1.099 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.108 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.117 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.788      ;
; 1.133 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.140 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.142 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.145 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.150 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.152 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.153 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.446      ;
; 1.159 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.230 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.239 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.248 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.257 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.264 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.271 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.564      ;
; 1.273 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.280 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.573      ;
; 1.282 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.282 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.283 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.290 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.291 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.292 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.292 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.305 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.958      ;
; 1.317 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.610      ;
; 1.318 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.611      ;
; 1.335 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.628      ;
; 1.339 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.997      ;
; 1.346 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.639      ;
; 1.367 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.022      ;
; 1.370 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.379 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.388 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.397 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.404 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.404 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.411 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.704      ;
; 1.413 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.417 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.710      ;
; 1.422 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.715      ;
; 1.423 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.423 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.431 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.431 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.457 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.750      ;
; 1.458 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.751      ;
; 1.475 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.768      ;
; 1.486 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.779      ;
; 1.510 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.803      ;
; 1.518 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.172      ;
; 1.519 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.812      ;
; 1.528 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.821      ;
; 1.537 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.830      ;
; 1.540 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.210      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                      ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]                                        ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; 12.287 ; 12.507       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ;
; 12.290 ; 12.510       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 12.290 ; 12.510       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 12.290 ; 12.510       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ;
; 12.290 ; 12.510       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                               ;
; 12.291 ; 12.511       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 12.291 ; 12.511       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 12.291 ; 12.511       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 12.291 ; 12.511       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ;
; 12.291 ; 12.511       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ;
; 12.292 ; 12.512       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 12.292 ; 12.512       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 12.293 ; 12.481       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 12.294 ; 12.482       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
; 12.294 ; 12.482       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ;
; 12.294 ; 12.482       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ;
; 12.294 ; 12.514       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ;
; 12.295 ; 12.515       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ;
; 12.296 ; 12.484       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ;
; 12.296 ; 12.516       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ;
; 12.296 ; 12.484       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ;
; 12.296 ; 12.484       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ;
; 12.297 ; 12.517       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
; 12.297 ; 12.517       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ;
; 12.297 ; 12.517       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ;
; 12.298 ; 12.518       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 12.299 ; 12.487       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 12.299 ; 12.487       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 12.299 ; 12.487       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ;
; 12.299 ; 12.487       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ;
; 12.300 ; 12.488       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 12.300 ; 12.488       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 12.300 ; 12.488       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 12.301 ; 12.489       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 12.301 ; 12.489       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 12.301 ; 12.489       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ;
; 12.301 ; 12.489       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                               ;
; 12.303 ; 12.491       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]                       ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout             ;
; 12.433 ; 12.433       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[3]|clk                                ;
; 12.434 ; 12.434       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[7]|clk                                ;
; 12.434 ; 12.434       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[0]|clk                             ;
; 12.434 ; 12.434       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[2]|clk                             ;
; 12.435 ; 12.435       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[6]|clk                             ;
; 12.436 ; 12.436       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[4]|clk                             ;
; 12.436 ; 12.436       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[7]|clk                             ;
; 12.439 ; 12.439       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[0]|clk                                ;
; 12.439 ; 12.439       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[1]|clk                                ;
; 12.439 ; 12.439       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[2]|clk                                ;
; 12.439 ; 12.439       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[6]|clk                                ;
; 12.439 ; 12.439       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[1]|clk                             ;
; 12.439 ; 12.439       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[5]|clk                             ;
; 12.440 ; 12.440       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[5]|clk                                ;
; 12.441 ; 12.441       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                                        ;
; 12.441 ; 12.441       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[4]|clk                                ;
; 12.441 ; 12.441       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|en|clk                                   ;
; 12.441 ; 12.441       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|xclk|clk                                              ;
; 12.443 ; 12.443       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[3]|clk                             ;
; 12.449 ; 12.449       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                              ;
; 12.462 ; 12.462       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                ;
; 12.462 ; 12.462       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                  ;
; 12.472 ; 12.472       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                              ;
; 12.527 ; 12.527       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]                     ;
; 12.537 ; 12.537       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                ;
; 12.537 ; 12.537       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                  ;
; 12.551 ; 12.551       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                              ;
; 12.556 ; 12.556       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[3]|clk                             ;
; 12.559 ; 12.559       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                                        ;
; 12.559 ; 12.559       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[4]|clk                                ;
; 12.559 ; 12.559       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|en|clk                                   ;
; 12.559 ; 12.559       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|xclk|clk                                              ;
; 12.560 ; 12.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[0]|clk                                ;
; 12.560 ; 12.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[1]|clk                                ;
; 12.560 ; 12.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[2]|clk                                ;
; 12.560 ; 12.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[5]|clk                                ;
; 12.560 ; 12.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[6]|clk                                ;
; 12.560 ; 12.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[1]|clk                             ;
; 12.560 ; 12.560       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[5]|clk                             ;
; 12.563 ; 12.563       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[7]|clk                             ;
; 12.564 ; 12.564       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[4]|clk                             ;
; 12.564 ; 12.564       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[6]|clk                             ;
; 12.566 ; 12.566       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[7]|clk                                ;
; 12.566 ; 12.566       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[0]|clk                             ;
; 12.566 ; 12.566       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[2]|clk                             ;
; 12.567 ; 12.567       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[3]|clk                                ;
; 12.571 ; 12.571       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]                       ;
; 12.571 ; 12.571       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout             ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                      ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0]                 ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1]                 ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|rden_b_store                     ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[0]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[1]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[2]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[3]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[4]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[5]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[6]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[7]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[8]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[9]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[0]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[1]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[2]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[3]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[4]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[5]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[6]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[7]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[8]                                                                                ;
; 19.579 ; 19.799       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[9]                                                                                ;
; 19.580 ; 19.800       ; 0.220          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|oldhsync                                                                               ;
; 19.592 ; 19.827       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5                     ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50                    ;
; 19.593 ; 19.828       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53                    ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33                    ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35                    ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49                    ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_re_reg       ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.594 ; 19.829       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1                     ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_re_reg       ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_re_reg       ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_re_reg       ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52                    ;
; 19.595 ; 19.830       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6                     ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4                     ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_re_reg       ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55                    ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.596 ; 19.831       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.597 ; 19.832       ; 0.235          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 2.812  ; 2.985  ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; 1.509  ; 1.773  ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; 1.522  ; 1.780  ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; 2.189  ; 2.353  ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; 2.135  ; 2.323  ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; -0.493 ; -0.304 ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; 2.667  ; 2.822  ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; 2.812  ; 2.985  ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; 2.304  ; 2.503  ; Rise       ; clk                                        ;
; href        ; clk                                        ; 5.700  ; 5.740  ; Rise       ; clk                                        ;
; vref        ; clk                                        ; 5.395  ; 5.926  ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; 4.795  ; 4.983  ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; 4.969  ; 5.112  ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 0.845  ; 0.674  ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; -1.071 ; -1.310 ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; -1.083 ; -1.316 ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; -1.724 ; -1.867 ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; -1.671 ; -1.837 ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; 0.845  ; 0.674  ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; -2.185 ; -2.318 ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; -2.340 ; -2.503 ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; -1.836 ; -2.012 ; Rise       ; clk                                        ;
; href        ; clk                                        ; -3.537 ; -3.774 ; Rise       ; clk                                        ;
; vref        ; clk                                        ; -3.518 ; -3.839 ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; -2.641 ; -2.903 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; -3.201 ; -3.444 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 4.021  ;        ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;        ; 3.924  ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 13.124 ; 12.815 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 10.929 ; 10.544 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 12.222 ; 11.936 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 11.702 ; 11.286 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 11.675 ; 11.240 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 10.980 ; 10.668 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 11.147 ; 10.723 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 11.550 ; 11.144 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 13.124 ; 12.815 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 12.095 ; 11.801 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 10.899 ; 10.572 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 11.320 ; 10.952 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 11.869 ; 11.425 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 11.383 ; 10.999 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 12.095 ; 11.801 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 11.234 ; 10.922 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 11.448 ; 10.990 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 11.624 ; 11.191 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 13.413 ; 13.014 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 12.029 ; 11.609 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 11.951 ; 11.548 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 11.774 ; 11.399 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 11.172 ; 10.925 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 11.514 ; 11.239 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 13.209 ; 13.014 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 11.701 ; 11.296 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 13.413 ; 12.988 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 6.764  ; 6.546  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 13.619 ; 13.126 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 10.901 ; 10.576 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 10.902 ; 10.586 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 12.502 ; 12.076 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 12.202 ; 11.836 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 11.813 ; 11.486 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 12.734 ; 12.513 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 12.247 ; 11.705 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 13.619 ; 13.126 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 8.914  ; 8.521  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 1.126  ;        ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 5.985  ; 5.905  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;        ; 1.125  ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 3.956 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;       ; 3.862 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 5.749 ; 5.604 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 5.896 ; 5.690 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 6.734 ; 6.601 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 6.725 ; 6.459 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 6.542 ; 6.296 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 5.749 ; 5.604 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 5.903 ; 5.694 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 6.826 ; 6.633 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 8.088 ; 8.009 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 5.810 ; 5.595 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 5.867 ; 5.717 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 5.810 ; 5.595 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 6.884 ; 6.591 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 6.260 ; 6.064 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 6.818 ; 6.691 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 5.986 ; 5.885 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 6.724 ; 6.481 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 6.590 ; 6.388 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 6.058 ; 5.994 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 6.953 ; 6.713 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 6.417 ; 6.168 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 6.793 ; 6.568 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 6.058 ; 5.994 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 6.260 ; 6.152 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 7.939 ; 7.955 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 6.970 ; 6.779 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 8.310 ; 8.117 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 4.962 ; 4.800 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 5.410 ; 5.244 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 5.870 ; 5.721 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 5.410 ; 5.244 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 7.493 ; 7.217 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 7.047 ; 6.868 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 6.548 ; 6.389 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 7.484 ; 7.474 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 7.492 ; 7.168 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 8.506 ; 8.245 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 5.845 ; 5.583 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 0.793 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 4.453 ; 4.417 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;       ; 0.790 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 95.52 MHz  ; 95.52 MHz       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 196.08 MHz ; 196.08 MHz      ; final_project_fpga:final_project_fpga|xclk         ;                                                               ;
; 263.3 MHz  ; 250.0 MHz       ; clk                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -4.100 ; -313.749      ;
; clk                                                ; 21.202 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 29.236 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; 0.402 ; 0.000         ;
; clk                                                ; 0.416 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.471 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -3.201 ; -314.402      ;
; clk                                                ; 12.295 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 19.572 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.100 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.300      ; 5.439      ;
; -4.099 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.433      ;
; -4.099 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.433      ;
; -4.074 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.300      ; 5.413      ;
; -4.073 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.407      ;
; -4.073 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.407      ;
; -4.047 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.300      ; 5.386      ;
; -4.046 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.380      ;
; -4.046 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.380      ;
; -4.013 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.353      ;
; -4.012 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.347      ;
; -4.012 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.347      ;
; -3.990 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.300      ; 5.329      ;
; -3.989 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.323      ;
; -3.989 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.323      ;
; -3.983 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.323      ;
; -3.982 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.317      ;
; -3.982 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.317      ;
; -3.947 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.276      ;
; -3.946 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.270      ;
; -3.946 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.270      ;
; -3.939 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.275      ;
; -3.939 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.275      ;
; -3.938 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.302      ; 5.279      ;
; -3.925 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.282      ; 5.246      ;
; -3.925 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.282      ; 5.246      ;
; -3.925 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.265      ;
; -3.924 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.287      ; 5.250      ;
; -3.924 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.259      ;
; -3.924 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.259      ;
; -3.922 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.300      ; 5.261      ;
; -3.921 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.255      ;
; -3.921 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.295      ; 5.255      ;
; -3.913 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.303      ; 5.255      ;
; -3.912 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.298      ; 5.249      ;
; -3.912 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.298      ; 5.249      ;
; -3.909 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.291      ; 5.239      ;
; -3.908 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.233      ;
; -3.908 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.233      ;
; -3.908 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.237      ;
; -3.907 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.231      ;
; -3.907 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.231      ;
; -3.899 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.228      ;
; -3.899 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.302      ; 5.240      ;
; -3.898 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.222      ;
; -3.898 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.222      ;
; -3.898 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.234      ;
; -3.898 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.234      ;
; -3.895 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.302      ; 5.236      ;
; -3.894 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.230      ;
; -3.894 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.230      ;
; -3.891 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.290      ; 5.220      ;
; -3.890 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.214      ;
; -3.890 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.285      ; 5.214      ;
; -3.886 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.226      ;
; -3.885 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.220      ;
; -3.885 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.220      ;
; -3.884 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.287      ; 5.210      ;
; -3.883 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.282      ; 5.204      ;
; -3.883 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.282      ; 5.204      ;
; -3.878 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.274      ; 5.191      ;
; -3.877 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.269      ; 5.185      ;
; -3.877 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.269      ; 5.185      ;
; -3.877 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.217      ;
; -3.876 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.211      ;
; -3.876 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.211      ;
; -3.870 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.291      ; 5.200      ;
; -3.869 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.194      ;
; -3.869 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.194      ;
; -3.869 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.301      ; 5.209      ;
; -3.868 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.203      ;
; -3.868 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.296      ; 5.203      ;
; -3.868 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.302      ; 5.209      ;
; -3.867 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.203      ;
; -3.867 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.203      ;
; -3.862 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.303      ; 5.204      ;
; -3.861 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.291      ; 5.191      ;
; -3.861 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.298      ; 5.198      ;
; -3.861 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.298      ; 5.198      ;
; -3.860 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.185      ;
; -3.860 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.185      ;
; -3.860 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.302      ; 5.201      ;
; -3.859 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.195      ;
; -3.859 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.195      ;
; -3.857 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.287      ; 5.183      ;
; -3.856 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.282      ; 5.177      ;
; -3.856 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.282      ; 5.177      ;
; -3.853 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.291      ; 5.183      ;
; -3.852 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.177      ;
; -3.852 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.286      ; 5.177      ;
; -3.851 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.302      ; 5.192      ;
; -3.850 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.186      ;
; -3.850 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.186      ;
; -3.843 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.302      ; 5.184      ;
; -3.842 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.178      ;
; -3.842 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.297      ; 5.178      ;
; -3.839 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.274      ; 5.152      ;
; -3.838 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.269      ; 5.146      ;
; -3.838 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.269      ; 5.146      ;
; -3.834 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.303      ; 5.176      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 21.202 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 25.000       ; -0.067     ; 3.733      ;
; 21.257 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 25.000       ; -0.057     ; 3.688      ;
; 21.540 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 25.000       ; -0.056     ; 3.406      ;
; 21.584 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 25.000       ; -0.054     ; 3.364      ;
; 21.891 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 25.000       ; -0.059     ; 3.052      ;
; 21.909 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 25.000       ; -0.082     ; 3.011      ;
; 21.955 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 25.000       ; -0.072     ; 2.975      ;
; 22.312 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 25.000       ; -0.074     ; 2.616      ;
; 22.324 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 25.000       ; -0.054     ; 2.624      ;
; 22.513 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 25.000       ; -0.076     ; 2.413      ;
; 22.915 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 25.000       ; -0.074     ; 2.013      ;
; 22.929 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 25.000       ; -0.061     ; 2.012      ;
; 22.985 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 25.000       ; -0.054     ; 1.963      ;
; 23.576 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 25.000       ; -0.049     ; 1.377      ;
; 23.606 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 25.000       ; -0.070     ; 1.326      ;
; 23.741 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 25.000       ; -0.061     ; 1.200      ;
; 24.114 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|xclk                               ; clk          ; clk         ; 25.000       ; -0.072     ; 0.816      ;
; 24.159 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; clk          ; clk         ; 25.000       ; -0.073     ; 0.770      ;
; 24.160 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|counter[0]                         ; clk          ; clk         ; 25.000       ; -0.072     ; 0.770      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 29.236 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 10.742     ;
; 29.271 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 10.705     ;
; 29.461 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 10.517     ;
; 29.496 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 10.480     ;
; 29.556 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 10.422     ;
; 29.585 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 10.393     ;
; 29.591 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 10.385     ;
; 29.620 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 10.356     ;
; 29.659 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 10.314     ;
; 29.663 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.309     ;
; 29.670 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.304     ;
; 29.774 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 10.204     ;
; 29.809 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 10.167     ;
; 29.884 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 10.089     ;
; 29.888 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 10.084     ;
; 29.895 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 10.079     ;
; 29.979 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 9.994      ;
; 29.983 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 9.989      ;
; 29.990 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.984      ;
; 30.008 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 9.965      ;
; 30.011 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 9.967      ;
; 30.012 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 9.960      ;
; 30.019 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.955      ;
; 30.046 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 9.930      ;
; 30.074 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.900      ;
; 30.079 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.896      ;
; 30.083 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.892      ;
; 30.111 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 9.867      ;
; 30.120 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.218      ; 9.842      ;
; 30.146 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 9.830      ;
; 30.172 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 9.806      ;
; 30.197 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 9.776      ;
; 30.201 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 9.771      ;
; 30.207 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 9.769      ;
; 30.208 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.766      ;
; 30.220 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.212      ; 9.736      ;
; 30.240 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.216      ; 9.720      ;
; 30.244 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.715      ;
; 30.272 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 9.706      ;
; 30.284 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.217      ; 9.677      ;
; 30.299 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.675      ;
; 30.304 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.671      ;
; 30.307 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 9.669      ;
; 30.308 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.667      ;
; 30.345 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.218      ; 9.617      ;
; 30.347 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.612      ;
; 30.347 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.612      ;
; 30.375 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.221      ; 9.590      ;
; 30.394 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.580      ;
; 30.399 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.576      ;
; 30.403 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.572      ;
; 30.423 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.551      ;
; 30.428 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.547      ;
; 30.432 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.543      ;
; 30.434 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 9.539      ;
; 30.438 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 9.534      ;
; 30.440 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.218      ; 9.522      ;
; 30.445 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.529      ;
; 30.445 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.212      ; 9.511      ;
; 30.446 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.221      ; 9.519      ;
; 30.465 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.216      ; 9.495      ;
; 30.469 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.218      ; 9.493      ;
; 30.469 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.490      ;
; 30.478 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.214      ; 9.480      ;
; 30.480 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 9.498      ;
; 30.491 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.213      ; 9.466      ;
; 30.509 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.217      ; 9.452      ;
; 30.515 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 9.461      ;
; 30.527 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.221      ; 9.438      ;
; 30.534 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 9.439      ;
; 30.538 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 9.434      ;
; 30.540 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.212      ; 9.416      ;
; 30.545 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.429      ;
; 30.560 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.216      ; 9.400      ;
; 30.564 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.395      ;
; 30.569 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.212      ; 9.387      ;
; 30.572 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.387      ;
; 30.572 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.387      ;
; 30.589 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.216      ; 9.371      ;
; 30.593 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.366      ;
; 30.595 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.229      ; 9.378      ;
; 30.599 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.228      ; 9.373      ;
; 30.600 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.221      ; 9.365      ;
; 30.604 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.217      ; 9.357      ;
; 30.606 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.368      ;
; 30.612 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.230      ; 9.362      ;
; 30.617 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.358      ;
; 30.621 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.231      ; 9.354      ;
; 30.631 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 9.347      ;
; 30.633 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.217      ; 9.328      ;
; 30.641 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.203      ; 9.306      ;
; 30.641 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.203      ; 9.306      ;
; 30.644 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.234      ; 9.334      ;
; 30.658 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.218      ; 9.304      ;
; 30.666 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.232      ; 9.310      ;
; 30.667 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.292      ;
; 30.667 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.292      ;
; 30.670 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.216      ; 9.290      ;
; 30.671 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.221      ; 9.294      ;
; 30.676 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.215      ; 9.283      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.402 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.669      ;
; 0.472 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.739      ;
; 0.662 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.141      ; 1.063      ;
; 0.674 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.128      ; 1.062      ;
; 0.675 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.130      ; 1.065      ;
; 0.678 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.129      ; 1.067      ;
; 0.697 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.119      ; 1.076      ;
; 0.703 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.128      ; 1.091      ;
; 0.706 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.118      ; 1.091      ;
; 0.713 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.980      ;
; 0.718 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.985      ;
; 0.729 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.996      ;
; 0.731 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.001      ;
; 0.751 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.119      ; 1.130      ;
; 0.768 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.118      ; 1.146      ;
; 0.773 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.116      ; 1.149      ;
; 0.794 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.120      ; 1.174      ;
; 0.807 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.120      ; 1.187      ;
; 0.961 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.119      ; 1.340      ;
; 0.962 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.117      ; 1.339      ;
; 0.963 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.133      ; 1.356      ;
; 0.970 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.140      ; 1.370      ;
; 0.976 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.128      ; 1.364      ;
; 0.984 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.422      ; 1.636      ;
; 0.988 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.132      ; 1.380      ;
; 0.992 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.126      ; 1.378      ;
; 0.997 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.124      ; 1.381      ;
; 1.002 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.130      ; 1.392      ;
; 1.005 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.131      ; 1.396      ;
; 1.016 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.136      ; 1.413      ;
; 1.020 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.118      ; 1.398      ;
; 1.024 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.141      ; 1.425      ;
; 1.027 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.114      ; 1.406      ;
; 1.032 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.135      ; 1.431      ;
; 1.038 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.118      ; 1.416      ;
; 1.039 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.120      ; 1.419      ;
; 1.043 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.313      ;
; 1.051 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.318      ;
; 1.058 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.114      ; 1.432      ;
; 1.071 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.125      ; 1.456      ;
; 1.082 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.116      ; 1.458      ;
; 1.121 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.388      ;
; 1.125 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.392      ;
; 1.127 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.395      ;
; 1.138 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.422      ; 1.792      ;
; 1.145 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.412      ;
; 1.149 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.421      ;
; 1.166 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.433      ;
; 1.167 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.434      ;
; 1.168 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.435      ;
; 1.173 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.440      ;
; 1.197 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.422      ; 1.849      ;
; 1.208 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.422      ; 1.860      ;
; 1.222 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.422      ; 1.874      ;
; 1.243 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.510      ;
; 1.243 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.510      ;
; 1.247 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.072      ; 1.514      ;
; 1.249 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.422      ; 1.901      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|counter[0]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.450 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|xclk                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.717      ;
; 0.852 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.130      ;
; 0.890 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.159      ;
; 0.898 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.190      ;
; 1.349 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 0.000        ; 0.102      ; 1.646      ;
; 1.409 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 0.000        ; 0.093      ; 1.697      ;
; 1.441 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.717      ;
; 1.711 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 0.000        ; 0.078      ; 1.984      ;
; 1.865 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 0.000        ; 0.101      ; 2.161      ;
; 2.152 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.428      ;
; 2.438 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 0.000        ; 0.074      ; 2.707      ;
; 2.472 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 0.000        ; 0.073      ; 2.740      ;
; 2.478 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 0.000        ; 0.086      ; 2.759      ;
; 2.698 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 0.000        ; 0.102      ; 2.995      ;
; 2.727 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 0.000        ; 0.101      ; 3.023      ;
; 2.991 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 0.000        ; 0.089      ; 3.275      ;
; 3.032 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 0.000        ; 0.078      ; 3.305      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.471 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.692 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.710 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.719 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; vgaController:vgaCont|vcnt[9]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.726 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.727 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.728 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.731 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.734 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.738 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.859 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.441      ;
; 0.868 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.870 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.881 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.148      ;
; 0.895 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.162      ;
; 1.014 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.016 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.027 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.029 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.043 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.046 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.630      ;
; 1.047 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.050 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.056 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.324      ;
; 1.057 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.061 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.061 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.062 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.062 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.065 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.333      ;
; 1.113 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.381      ;
; 1.136 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.404      ;
; 1.138 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.149 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.151 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.160 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.166 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.433      ;
; 1.166 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.168 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.168 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.169 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.169 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.172 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.440      ;
; 1.178 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.446      ;
; 1.183 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.183 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.451      ;
; 1.184 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.199 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.778      ;
; 1.230 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.815      ;
; 1.235 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.503      ;
; 1.239 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.507      ;
; 1.240 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.507      ;
; 1.251 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.252 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.835      ;
; 1.255 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
; 1.257 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.524      ;
; 1.258 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.526      ;
; 1.259 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.526      ;
; 1.260 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.528      ;
; 1.268 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.535      ;
; 1.271 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.538      ;
; 1.271 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.273 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.282 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.282 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.288 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.288 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.556      ;
; 1.290 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.290 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.291 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
; 1.305 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.572      ;
; 1.357 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.625      ;
; 1.361 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.629      ;
; 1.362 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.629      ;
; 1.373 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.377 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.645      ;
; 1.378 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.959      ;
; 1.379 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.646      ;
; 1.380 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.648      ;
; 1.381 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.648      ;
; 1.382 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.650      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                      ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]                                        ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ;
; 12.299 ; 12.515       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                               ;
; 12.299 ; 12.483       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                               ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ;
; 12.300 ; 12.516       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ;
; 12.301 ; 12.517       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 12.301 ; 12.517       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 12.301 ; 12.517       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 12.301 ; 12.517       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 12.301 ; 12.517       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 12.301 ; 12.485       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ;
; 12.302 ; 12.518       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ;
; 12.303 ; 12.519       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 12.303 ; 12.519       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
; 12.303 ; 12.519       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ;
; 12.417 ; 12.417       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]                       ;
; 12.417 ; 12.417       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout             ;
; 12.427 ; 12.427       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[3]|clk                                ;
; 12.427 ; 12.427       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[7]|clk                                ;
; 12.427 ; 12.427       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[2]|clk                             ;
; 12.428 ; 12.428       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[0]|clk                             ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[0]|clk                                ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[1]|clk                                ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[2]|clk                                ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[5]|clk                                ;
; 12.429 ; 12.429       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[6]|clk                                ;
; 12.430 ; 12.430       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[4]|clk                             ;
; 12.430 ; 12.430       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[5]|clk                             ;
; 12.430 ; 12.430       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[6]|clk                             ;
; 12.430 ; 12.430       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[7]|clk                             ;
; 12.431 ; 12.431       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                                        ;
; 12.431 ; 12.431       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[1]|clk                             ;
; 12.431 ; 12.431       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|xclk|clk                                              ;
; 12.432 ; 12.432       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[4]|clk                                ;
; 12.432 ; 12.432       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|en|clk                                   ;
; 12.433 ; 12.433       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[3]|clk                             ;
; 12.449 ; 12.449       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                              ;
; 12.453 ; 12.453       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                ;
; 12.453 ; 12.453       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                  ;
; 12.465 ; 12.465       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                              ;
; 12.534 ; 12.534       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]                     ;
; 12.547 ; 12.547       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                ;
; 12.547 ; 12.547       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                  ;
; 12.551 ; 12.551       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                              ;
; 12.566 ; 12.566       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[3]|clk                             ;
; 12.568 ; 12.568       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                                        ;
; 12.568 ; 12.568       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[4]|clk                                ;
; 12.568 ; 12.568       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|en|clk                                   ;
; 12.568 ; 12.568       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[1]|clk                             ;
; 12.568 ; 12.568       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|xclk|clk                                              ;
; 12.569 ; 12.569       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[0]|clk                                ;
; 12.569 ; 12.569       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[1]|clk                                ;
; 12.569 ; 12.569       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[4]|clk                             ;
; 12.569 ; 12.569       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[5]|clk                             ;
; 12.569 ; 12.569       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[6]|clk                             ;
; 12.570 ; 12.570       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[2]|clk                                ;
; 12.570 ; 12.570       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[5]|clk                                ;
; 12.570 ; 12.570       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[6]|clk                                ;
; 12.570 ; 12.570       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[0]|clk                             ;
; 12.570 ; 12.570       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[7]|clk                             ;
; 12.572 ; 12.572       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[3]|clk                                ;
; 12.572 ; 12.572       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[7]|clk                                ;
; 12.572 ; 12.572       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[2]|clk                             ;
; 12.583 ; 12.583       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]                       ;
; 12.583 ; 12.583       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout             ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                      ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[0]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[1]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[2]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[3]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[4]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[5]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[6]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[7]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[8]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|hcnt[9]                                                                                ;
; 19.572 ; 19.788       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|oldhsync                                                                               ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0]                 ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1]                 ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|rden_b_store                     ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[0]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[1]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[2]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[3]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[4]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[5]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[6]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[7]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[8]                                                                                ;
; 19.573 ; 19.789       ; 0.216          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaController:vgaCont|vcnt[9]                                                                                ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21                    ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53                    ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2                     ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5                     ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50                    ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_re_reg       ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.594 ; 19.824       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1                     ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32                    ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_re_reg       ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33                    ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_re_reg       ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4                     ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52                    ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_re_reg       ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55                    ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_address_reg0 ;
; 19.596 ; 19.826       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3                     ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36                    ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~portb_address_reg0 ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~portb_re_reg       ;
; 19.597 ; 19.827       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 2.516  ; 2.586  ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; 1.283  ; 1.459  ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; 1.300  ; 1.462  ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; 1.962  ; 1.973  ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; 1.910  ; 1.936  ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; -0.445 ; -0.167 ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; 2.402  ; 2.396  ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; 2.516  ; 2.586  ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; 2.045  ; 2.121  ; Rise       ; clk                                        ;
; href        ; clk                                        ; 5.304  ; 5.047  ; Rise       ; clk                                        ;
; vref        ; clk                                        ; 4.866  ; 5.348  ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; 4.493  ; 4.406  ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; 4.650  ; 4.506  ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 0.765  ; 0.505  ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; -0.891 ; -1.049 ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; -0.907 ; -1.052 ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; -1.543 ; -1.542 ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; -1.492 ; -1.507 ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; 0.765  ; 0.505  ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; -1.966 ; -1.950 ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; -2.091 ; -2.157 ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; -1.623 ; -1.686 ; Rise       ; clk                                        ;
; href        ; clk                                        ; -3.229 ; -3.283 ; Rise       ; clk                                        ;
; vref        ; clk                                        ; -3.178 ; -3.360 ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; -2.443 ; -2.552 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; -2.960 ; -3.005 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 3.937  ;        ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;        ; 3.800  ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 12.766 ; 12.163 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 10.599 ; 9.950  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 11.931 ; 11.324 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 11.357 ; 10.621 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 11.332 ; 10.576 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 10.658 ; 10.060 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 10.847 ; 10.081 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 11.205 ; 10.523 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 12.766 ; 12.163 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 11.704 ; 11.096 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 10.593 ; 9.946  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 10.997 ; 10.286 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 11.498 ; 10.787 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 11.015 ; 10.381 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 11.704 ; 11.096 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 10.915 ; 10.257 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 11.108 ; 10.379 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 11.264 ; 10.564 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 13.006 ; 12.292 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 11.684 ; 10.891 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 11.634 ; 10.808 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 11.415 ; 10.715 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 10.819 ; 10.317 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 11.149 ; 10.591 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 12.875 ; 12.292 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 11.349 ; 10.659 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 13.006 ; 12.174 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 6.610  ; 6.363  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 13.210 ; 12.273 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 10.597 ; 9.951  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 10.598 ; 9.952  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 12.122 ; 11.319 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 11.827 ; 11.128 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 11.456 ; 10.787 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 12.418 ; 11.845 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 11.887 ; 11.022 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 13.210 ; 12.273 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 8.701  ; 8.150  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 1.409  ;        ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 5.885  ; 5.720  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;        ; 1.401  ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 3.875 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;       ; 3.742 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 5.697 ; 5.431 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 5.891 ; 5.523 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 6.775 ; 6.488 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 6.629 ; 6.200 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 6.466 ; 6.091 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 5.697 ; 5.431 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 5.916 ; 5.501 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 6.700 ; 6.395 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 8.046 ; 7.767 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 5.821 ; 5.429 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 5.886 ; 5.519 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 5.821 ; 5.429 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 6.764 ; 6.359 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 6.161 ; 5.903 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 6.700 ; 6.424 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 5.981 ; 5.668 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 6.603 ; 6.252 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 6.546 ; 6.170 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 5.973 ; 5.842 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 6.934 ; 6.427 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 6.433 ; 5.932 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 6.684 ; 6.291 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 5.973 ; 5.842 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 6.167 ; 5.940 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 7.920 ; 7.684 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 6.837 ; 6.525 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 8.221 ; 7.720 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 5.017 ; 4.706 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 5.439 ; 5.110 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 5.890 ; 5.524 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 5.439 ; 5.110 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 7.363 ; 6.871 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 6.941 ; 6.621 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 6.463 ; 6.129 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 7.482 ; 7.256 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 7.350 ; 6.870 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 8.415 ; 7.810 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 5.895 ; 5.426 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 1.117 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 4.506 ; 4.369 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;       ; 1.108 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -1.400 ; -92.259       ;
; clk                                                ; 23.256 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 34.722 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; 0.186 ; 0.000         ;
; clk                                                ; 0.194 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; final_project_fpga:final_project_fpga|xclk         ; -1.000 ; -110.000      ;
; clk                                                ; 11.937 ; 0.000         ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 19.588 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.400 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.557      ;
; -1.400 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.557      ;
; -1.398 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.558      ;
; -1.397 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.554      ;
; -1.397 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.554      ;
; -1.395 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.555      ;
; -1.388 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.547      ;
; -1.388 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.547      ;
; -1.386 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.153      ; 2.548      ;
; -1.385 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.544      ;
; -1.385 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.544      ;
; -1.383 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.153      ; 2.545      ;
; -1.382 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.539      ;
; -1.382 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.539      ;
; -1.380 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.540      ;
; -1.378 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.527      ;
; -1.378 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.527      ;
; -1.376 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.528      ;
; -1.375 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.524      ;
; -1.375 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.524      ;
; -1.373 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.525      ;
; -1.370 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.529      ;
; -1.370 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.529      ;
; -1.368 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.153      ; 2.530      ;
; -1.367 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.524      ;
; -1.367 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.524      ;
; -1.365 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.525      ;
; -1.360 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.509      ;
; -1.360 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.509      ;
; -1.358 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.510      ;
; -1.355 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.514      ;
; -1.355 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.514      ;
; -1.353 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.153      ; 2.515      ;
; -1.350 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.507      ;
; -1.350 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.507      ;
; -1.348 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.508      ;
; -1.345 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.494      ;
; -1.345 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.494      ;
; -1.343 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.495      ;
; -1.338 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.497      ;
; -1.338 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.497      ;
; -1.338 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.495      ;
; -1.338 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.495      ;
; -1.336 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.153      ; 2.498      ;
; -1.336 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.496      ;
; -1.328 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.477      ;
; -1.328 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.477      ;
; -1.326 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.485      ;
; -1.326 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.485      ;
; -1.326 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.478      ;
; -1.324 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.481      ;
; -1.324 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.148      ; 2.481      ;
; -1.324 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.153      ; 2.486      ;
; -1.322 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.482      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.465      ;
; -1.316 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.465      ;
; -1.314 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.466      ;
; -1.312 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.471      ;
; -1.312 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.150      ; 2.471      ;
; -1.312 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.463      ;
; -1.312 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.463      ;
; -1.310 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.153      ; 2.472      ;
; -1.310 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.464      ;
; -1.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.465      ;
; -1.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.465      ;
; -1.305 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.466      ;
; -1.302 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.451      ;
; -1.302 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.140      ; 2.451      ;
; -1.300 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.452      ;
; -1.298 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.450      ;
; -1.298 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.450      ;
; -1.296 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.146      ; 2.451      ;
; -1.296 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.447      ;
; -1.296 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.447      ;
; -1.295 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.453      ;
; -1.295 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.453      ;
; -1.295 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.455      ;
; -1.295 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.455      ;
; -1.294 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.448      ;
; -1.293 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.454      ;
; -1.293 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.154      ; 2.456      ;
; -1.285 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.141      ; 2.435      ;
; -1.285 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.141      ; 2.435      ;
; -1.285 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.436      ;
; -1.285 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.436      ;
; -1.284 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.442      ;
; -1.284 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.442      ;
; -1.283 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.144      ; 2.436      ;
; -1.283 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.437      ;
; -1.282 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.443      ;
; -1.282 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.434      ;
; -1.282 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.143      ; 2.434      ;
; -1.280 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.146      ; 2.435      ;
; -1.279 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.437      ;
; -1.279 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.149      ; 2.437      ;
; -1.277 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.152      ; 2.438      ;
; -1.277 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.428      ;
; -1.277 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.142      ; 2.428      ;
; -1.275 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.145      ; 2.429      ;
; -1.272 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 1.000        ; 0.151      ; 2.432      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 23.256 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 25.000       ; -0.034     ; 1.697      ;
; 23.280 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 25.000       ; -0.028     ; 1.679      ;
; 23.430 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 25.000       ; -0.032     ; 1.525      ;
; 23.448 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 25.000       ; -0.031     ; 1.508      ;
; 23.580 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 25.000       ; -0.041     ; 1.366      ;
; 23.586 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 25.000       ; -0.028     ; 1.373      ;
; 23.605 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 25.000       ; -0.035     ; 1.347      ;
; 23.726 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 25.000       ; -0.029     ; 1.232      ;
; 23.756 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 25.000       ; -0.038     ; 1.193      ;
; 23.831 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 25.000       ; -0.042     ; 1.114      ;
; 24.003 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 25.000       ; -0.040     ; 0.944      ;
; 24.004 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 25.000       ; -0.033     ; 0.950      ;
; 24.035 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 25.000       ; -0.031     ; 0.921      ;
; 24.316 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 25.000       ; -0.027     ; 0.644      ;
; 24.329 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 25.000       ; -0.035     ; 0.623      ;
; 24.423 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 25.000       ; -0.031     ; 0.533      ;
; 24.581 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|xclk                               ; clk          ; clk         ; 25.000       ; -0.036     ; 0.370      ;
; 24.592 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|counter[0]                         ; clk          ; clk         ; 25.000       ; -0.036     ; 0.359      ;
; 24.592 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; clk          ; clk         ; 25.000       ; -0.036     ; 0.359      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 34.722 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 5.112      ;
; 34.752 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 5.081      ;
; 34.816 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 5.018      ;
; 34.845 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.989      ;
; 34.846 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.987      ;
; 34.875 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.958      ;
; 34.885 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.949      ;
; 34.915 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.918      ;
; 34.926 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.904      ;
; 34.933 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.898      ;
; 34.953 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.879      ;
; 34.954 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.880      ;
; 34.984 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.849      ;
; 35.020 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.810      ;
; 35.027 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.804      ;
; 35.047 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.785      ;
; 35.049 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.781      ;
; 35.056 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.775      ;
; 35.076 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.756      ;
; 35.085 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.749      ;
; 35.089 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.741      ;
; 35.096 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.735      ;
; 35.115 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.718      ;
; 35.116 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.716      ;
; 35.116 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.718      ;
; 35.146 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.687      ;
; 35.147 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.686      ;
; 35.153 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.680      ;
; 35.157 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.667      ;
; 35.157 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.665      ;
; 35.158 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.672      ;
; 35.162 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.672      ;
; 35.164 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.661      ;
; 35.165 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.668      ;
; 35.165 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.666      ;
; 35.165 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.669      ;
; 35.179 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.648      ;
; 35.185 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.647      ;
; 35.192 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.641      ;
; 35.195 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.638      ;
; 35.241 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.592      ;
; 35.247 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.586      ;
; 35.251 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.573      ;
; 35.251 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.571      ;
; 35.254 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.580      ;
; 35.258 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.567      ;
; 35.259 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.574      ;
; 35.260 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.566      ;
; 35.270 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.563      ;
; 35.273 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.554      ;
; 35.276 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.557      ;
; 35.280 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.544      ;
; 35.280 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.542      ;
; 35.284 ; vgaController:vgaCont|vcnt[4] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.549      ;
; 35.287 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.538      ;
; 35.288 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.545      ;
; 35.289 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.541      ;
; 35.296 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.535      ;
; 35.302 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.525      ;
; 35.310 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.523      ;
; 35.316 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.517      ;
; 35.316 ; vgaController:vgaCont|vcnt[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.516      ;
; 35.317 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.510      ;
; 35.318 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.516      ;
; 35.320 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.504      ;
; 35.320 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.502      ;
; 35.320 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.510      ;
; 35.322 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.504      ;
; 35.322 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.504      ;
; 35.327 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.498      ;
; 35.327 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.504      ;
; 35.328 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.505      ;
; 35.342 ; vgaController:vgaCont|vcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.485      ;
; 35.344 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.480      ;
; 35.347 ; vgaController:vgaCont|vcnt[5] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.485      ;
; 35.348 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.479      ;
; 35.348 ; vgaController:vgaCont|vcnt[3] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.485      ;
; 35.351 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.474      ;
; 35.354 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.120      ; 4.480      ;
; 35.354 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.472      ;
; 35.358 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.469      ;
; 35.366 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.464      ;
; 35.369 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.116      ; 4.461      ;
; 35.373 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.458      ;
; 35.376 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.117      ; 4.455      ;
; 35.379 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.454      ;
; 35.383 ; vgaController:vgaCont|hcnt[8] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.443      ;
; 35.384 ; vgaController:vgaCont|vcnt[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.449      ;
; 35.385 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.448      ;
; 35.389 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.110      ; 4.435      ;
; 35.389 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.108      ; 4.433      ;
; 35.393 ; vgaController:vgaCont|vcnt[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.439      ;
; 35.395 ; vgaController:vgaCont|vcnt[9] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.431      ;
; 35.396 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.111      ; 4.429      ;
; 35.396 ; vgaController:vgaCont|vcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.118      ; 4.436      ;
; 35.397 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.119      ; 4.436      ;
; 35.411 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.416      ;
; 35.411 ; vgaController:vgaCont|vcnt[6] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.113      ; 4.416      ;
; 35.416 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.410      ;
; 35.416 ; vgaController:vgaCont|hcnt[7] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 39.705       ; 0.112      ; 4.410      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.186 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.196 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref   ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.037      ; 0.317      ;
; 0.230 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.103      ; 0.467      ;
; 0.240 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.096      ; 0.470      ;
; 0.241 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.094      ; 0.469      ;
; 0.245 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.095      ; 0.474      ;
; 0.251 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.092      ; 0.477      ;
; 0.254 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.095      ; 0.483      ;
; 0.255 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.093      ; 0.482      ;
; 0.273 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.090      ; 0.497      ;
; 0.284 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.088      ; 0.506      ;
; 0.290 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.090      ; 0.514      ;
; 0.299 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.092      ; 0.525      ;
; 0.301 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.092      ; 0.527      ;
; 0.305 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.429      ;
; 0.317 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.438      ;
; 0.394 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.092      ; 0.620      ;
; 0.396 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.099      ; 0.629      ;
; 0.396 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.089      ; 0.619      ;
; 0.398 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.095      ; 0.627      ;
; 0.405 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.097      ; 0.636      ;
; 0.408 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.097      ; 0.639      ;
; 0.408 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.096      ; 0.638      ;
; 0.410 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.092      ; 0.636      ;
; 0.411 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.091      ; 0.636      ;
; 0.414 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.095      ; 0.643      ;
; 0.421 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.100      ; 0.655      ;
; 0.422 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.103      ; 0.659      ;
; 0.423 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.094      ; 0.651      ;
; 0.423 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.089      ; 0.646      ;
; 0.429 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.085      ; 0.648      ;
; 0.431 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.093      ; 0.658      ;
; 0.433 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.098      ; 0.665      ;
; 0.439 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.097      ; 0.670      ;
; 0.440 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.090      ; 0.664      ;
; 0.452 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]   ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ; clk                                        ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.090      ; 0.676      ;
; 0.454 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.578      ;
; 0.461 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 0.794      ;
; 0.467 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.589      ;
; 0.483 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.224      ; 0.811      ;
; 0.486 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 0.813      ;
; 0.504 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 0.831      ;
; 0.513 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 0.840      ;
; 0.517 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.640      ;
; 0.524 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 0.851      ;
; 0.524 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.644      ;
; 0.527 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.223      ; 0.857      ;
; 0.530 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]      ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                        ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.036      ; 0.655      ;
; 0.542 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.224      ; 0.870      ;
; 0.560 ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]      ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ; final_project_fpga:final_project_fpga|xclk ; final_project_fpga:final_project_fpga|xclk ; 0.000        ; 0.224      ; 0.888      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|counter[0]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; final_project_fpga:final_project_fpga|counter[0]                      ; final_project_fpga:final_project_fpga|xclk                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.341 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.467      ;
; 0.407 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.416 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.545      ;
; 0.660 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 0.000        ; 0.050      ; 0.794      ;
; 0.681 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 0.000        ; 0.047      ; 0.812      ;
; 0.687 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 0.000        ; 0.040      ; 0.811      ;
; 0.814 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.936      ;
; 0.925 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6] ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.060      ;
; 1.021 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ; clk          ; clk         ; 0.000        ; 0.043      ; 1.148      ;
; 1.183 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 1.304      ;
; 1.203 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ; clk          ; clk         ; 0.000        ; 0.039      ; 1.326      ;
; 1.205 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.333      ;
; 1.327 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ; clk          ; clk         ; 0.000        ; 0.050      ; 1.461      ;
; 1.343 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ; clk          ; clk         ; 0.000        ; 0.048      ; 1.475      ;
; 1.497 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.625      ;
; 1.514 ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en    ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.636      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.194 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[0]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|address_reg_b[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|out_address_reg_b[1]             ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.296 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.306 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vgaController:vgaCont|hcnt[9]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vgaController:vgaCont|vcnt[9]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[0]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.359 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.646      ;
; 0.371 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.371 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.378 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.384 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.445 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.455 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.744      ;
; 0.458 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.464 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[1]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.473 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; vgaController:vgaCont|vcnt[8]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; vgaController:vgaCont|hcnt[8]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.508 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.511 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.520 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[2]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; vgaController:vgaCont|vcnt[7]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; vgaController:vgaCont|hcnt[7]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.530 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.533 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.820      ;
; 0.539 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; vgaController:vgaCont|vcnt[6]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; vgaController:vgaCont|hcnt[6]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.543 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.552 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.841      ;
; 0.564 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.852      ;
; 0.574 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.577 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.583 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[3]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; vgaController:vgaCont|hcnt[3]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; vgaController:vgaCont|vcnt[1]                                                                ; vgaController:vgaCont|vcnt[4]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.590 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; vgaController:vgaCont|hcnt[0]                                                                ; vgaController:vgaCont|hcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.593 ; vgaController:vgaCont|vcnt[5]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.596 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[5]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; vgaController:vgaCont|hcnt[5]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.599 ; vgaController:vgaCont|hcnt[2]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; vgaController:vgaCont|vcnt[3]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; vgaController:vgaCont|vcnt[0]                                                                ; vgaController:vgaCont|vcnt[6]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.605 ; vgaController:vgaCont|hcnt[4]                                                                ; vgaController:vgaCont|hcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.726      ;
; 0.606 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.606 ; vgaController:vgaCont|vcnt[4]                                                                ; vgaController:vgaCont|vcnt[9]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.609 ; vgaController:vgaCont|vcnt[2]                                                                ; vgaController:vgaCont|vcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.623 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.909      ;
; 0.630 ; vgaController:vgaCont|hcnt[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.925      ;
; 0.640 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[7]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.761      ;
; 0.643 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.931      ;
; 0.643 ; vgaController:vgaCont|hcnt[1]                                                                ; vgaController:vgaCont|hcnt[8]                                                                                ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.764      ;
; 0.644 ; vgaController:vgaCont|hcnt[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.932      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'final_project_fpga:final_project_fpga|xclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                      ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; final_project_fpga:final_project_fpga|xclk ; Rise       ; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]                                        ;
+--------+--------------+----------------+------------+--------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; 11.937 ; 12.121       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 11.937 ; 12.121       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
; 11.937 ; 12.121       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ;
; 11.937 ; 12.121       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ;
; 11.937 ; 12.121       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ;
; 11.938 ; 12.122       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                               ;
; 11.939 ; 12.123       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 11.939 ; 12.123       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ;
; 12.097 ; 12.097       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]                       ;
; 12.097 ; 12.097       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout             ;
; 12.117 ; 12.117       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[3]|clk                                ;
; 12.117 ; 12.117       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[7]|clk                                ;
; 12.117 ; 12.117       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[0]|clk                             ;
; 12.117 ; 12.117       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[6]|clk                             ;
; 12.117 ; 12.117       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[7]|clk                             ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                                        ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[0]|clk                                ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[1]|clk                                ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[2]|clk                                ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[4]|clk                                ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[6]|clk                                ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|en|clk                                   ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[2]|clk                             ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[3]|clk                             ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[4]|clk                             ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[5]|clk                             ;
; 12.118 ; 12.118       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|xclk|clk                                              ;
; 12.119 ; 12.119       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[5]|clk                                ;
; 12.119 ; 12.119       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[1]|clk                             ;
; 12.123 ; 12.123       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                              ;
; 12.125 ; 12.125       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]                     ;
; 12.142 ; 12.142       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                ;
; 12.142 ; 12.142       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                  ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                              ;
; 12.658 ; 12.874       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1] ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en       ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0] ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3] ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5] ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6] ;
; 12.659 ; 12.875       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|xclk                               ;
; 12.660 ; 12.876       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2] ;
; 12.660 ; 12.876       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4] ;
; 12.660 ; 12.876       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7] ;
; 12.858 ; 12.858       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                ;
; 12.858 ; 12.858       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                  ;
; 12.875 ; 12.875       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|inclk[0]                     ;
; 12.877 ; 12.877       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                              ;
; 12.880 ; 12.880       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[1]|clk                             ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|counter[0]|clk                                        ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[0]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[1]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[2]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[3]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[4]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[5]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[6]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|d1[7]|clk                                ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|en|clk                                   ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[0]|clk                             ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[3]|clk                             ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[5]|clk                             ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[6]|clk                             ;
; 12.881 ; 12.881       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|xclk|clk                                              ;
; 12.882 ; 12.882       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[2]|clk                             ;
; 12.882 ; 12.882       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[4]|clk                             ;
; 12.882 ; 12.882       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; final_project_fpga|read_y_cr_cb|pixel[7]|clk                             ;
; 12.902 ; 12.902       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0]                       ;
; 12.902 ; 12.902       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; vgapll|altpll_component|auto_generated|pll1|observablevcoout             ;
; 21.000 ; 25.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                      ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|counter[0]                         ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]    ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]    ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]    ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]    ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]    ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]    ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]    ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vgapll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49                    ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_address_reg0 ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49~portb_re_reg       ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54                    ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_address_reg0 ;
; 19.588 ; 19.818       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1                     ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a32~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a34~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a37~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a39~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50                    ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50~portb_re_reg       ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7                     ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.589 ; 19.819       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a33~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a35~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a36~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a38~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55                    ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_address_reg0 ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55~portb_re_reg       ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6                     ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.590 ; 19.820       ; 0.230          ; Low Pulse Width  ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a0                     ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a1                     ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a16                    ;
; 19.649 ; 19.879       ; 0.230          ; High Pulse Width ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a18                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-------------+--------------------------------------------+--------+-------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+-------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 1.295  ; 1.883 ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; 0.739  ; 1.283 ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; 0.731  ; 1.279 ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; 0.996  ; 1.585 ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; 0.987  ; 1.557 ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; -0.240 ; 0.101 ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; 1.231  ; 1.835 ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; 1.295  ; 1.883 ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; 1.082  ; 1.670 ; Rise       ; clk                                        ;
; href        ; clk                                        ; 2.521  ; 3.272 ; Rise       ; clk                                        ;
; vref        ; clk                                        ; 2.585  ; 3.155 ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; 2.136  ; 2.849 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; 2.189  ; 2.913 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 0.389  ; 0.053  ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; -0.546 ; -1.079 ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; -0.538 ; -1.074 ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; -0.793 ; -1.368 ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; -0.783 ; -1.341 ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; 0.389  ; 0.053  ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; -1.019 ; -1.608 ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; -1.086 ; -1.666 ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; -0.876 ; -1.450 ; Rise       ; clk                                        ;
; href        ; clk                                        ; -1.608 ; -2.267 ; Rise       ; clk                                        ;
; vref        ; clk                                        ; -1.627 ; -2.269 ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; -1.252 ; -1.895 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; -1.471 ; -2.161 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 1.986 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;       ; 2.085 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 5.941 ; 6.244 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 4.698 ; 4.902 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 5.534 ; 5.775 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 5.013 ; 5.259 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 5.009 ; 5.243 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 4.729 ; 4.951 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 4.762 ; 4.963 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 4.982 ; 5.225 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 5.941 ; 6.244 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 5.224 ; 5.557 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 4.677 ; 4.884 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 4.846 ; 5.082 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 5.094 ; 5.373 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 4.907 ; 5.147 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 5.224 ; 5.557 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 4.822 ; 5.059 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 4.902 ; 5.137 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 4.993 ; 5.215 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 6.008 ; 6.341 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 5.162 ; 5.430 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 5.120 ; 5.389 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 5.088 ; 5.347 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 4.865 ; 5.108 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 5.009 ; 5.259 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 6.008 ; 6.341 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 5.068 ; 5.322 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 5.785 ; 6.161 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 3.020 ; 3.078 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 5.813 ; 6.205 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 4.696 ; 4.900 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 4.700 ; 4.908 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 5.398 ; 5.702 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 5.272 ; 5.573 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 5.093 ; 5.383 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 5.787 ; 6.083 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 5.247 ; 5.532 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 5.813 ; 6.205 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 3.889 ; 4.056 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 0.586 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 2.668 ; 2.755 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;       ; 0.599 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 1.959 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;       ; 2.054 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 2.508 ; 2.617 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 2.551 ; 2.696 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 3.210 ; 3.359 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 2.895 ; 3.039 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 2.833 ; 2.944 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 2.508 ; 2.617 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 2.535 ; 2.678 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 2.993 ; 3.120 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 3.797 ; 4.014 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 2.512 ; 2.653 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 2.532 ; 2.679 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 2.512 ; 2.653 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 2.972 ; 3.147 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 2.734 ; 2.851 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 2.982 ; 3.198 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 2.592 ; 2.769 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 2.914 ; 3.031 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 2.849 ; 2.986 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 2.694 ; 2.814 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 2.997 ; 3.204 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 2.776 ; 2.950 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 2.968 ; 3.123 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 2.694 ; 2.814 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 2.775 ; 2.913 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 3.767 ; 4.039 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 3.075 ; 3.212 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 3.612 ; 3.897 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 2.200 ; 2.317 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 2.373 ; 2.487 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 2.550 ; 2.695 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 2.373 ; 2.487 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 3.266 ; 3.464 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 3.085 ; 3.261 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 2.857 ; 3.031 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 3.556 ; 3.792 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 3.245 ; 3.411 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 3.637 ; 3.936 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 2.565 ; 2.726 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 0.425 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 1.988 ; 2.104 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;       ; 0.437 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -4.484   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  clk                                                ; 20.953   ; 0.194 ; N/A      ; N/A     ; 11.937              ;
;  final_project_fpga:final_project_fpga|xclk         ; -4.484   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  vgapll|altpll_component|auto_generated|pll1|clk[0] ; 28.689   ; 0.194 ; N/A      ; N/A     ; 19.572              ;
; Design-wide TNS                                     ; -344.823 ; 0.0   ; 0.0      ; 0.0     ; -314.402            ;
;  clk                                                ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  final_project_fpga:final_project_fpga|xclk         ; -344.823 ; 0.000 ; N/A      ; N/A     ; -314.402            ;
;  vgapll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-------------+--------------------------------------------+--------+-------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+-------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 2.812  ; 2.985 ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; 1.509  ; 1.773 ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; 1.522  ; 1.780 ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; 2.189  ; 2.353 ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; 2.135  ; 2.323 ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; -0.240 ; 0.101 ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; 2.667  ; 2.822 ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; 2.812  ; 2.985 ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; 2.304  ; 2.503 ; Rise       ; clk                                        ;
; href        ; clk                                        ; 5.700  ; 5.740 ; Rise       ; clk                                        ;
; vref        ; clk                                        ; 5.395  ; 5.926 ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; 4.795  ; 4.983 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; 4.969  ; 5.112 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+
; digital[*]  ; clk                                        ; 0.845  ; 0.674  ; Rise       ; clk                                        ;
;  digital[0] ; clk                                        ; -0.546 ; -1.049 ; Rise       ; clk                                        ;
;  digital[1] ; clk                                        ; -0.538 ; -1.052 ; Rise       ; clk                                        ;
;  digital[2] ; clk                                        ; -0.793 ; -1.368 ; Rise       ; clk                                        ;
;  digital[3] ; clk                                        ; -0.783 ; -1.341 ; Rise       ; clk                                        ;
;  digital[4] ; clk                                        ; 0.845  ; 0.674  ; Rise       ; clk                                        ;
;  digital[5] ; clk                                        ; -1.019 ; -1.608 ; Rise       ; clk                                        ;
;  digital[6] ; clk                                        ; -1.086 ; -1.666 ; Rise       ; clk                                        ;
;  digital[7] ; clk                                        ; -0.876 ; -1.450 ; Rise       ; clk                                        ;
; href        ; clk                                        ; -1.608 ; -2.267 ; Rise       ; clk                                        ;
; vref        ; clk                                        ; -1.627 ; -2.269 ; Rise       ; clk                                        ;
; href        ; final_project_fpga:final_project_fpga|xclk ; -1.252 ; -1.895 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
; vref        ; final_project_fpga:final_project_fpga|xclk ; -1.471 ; -2.161 ; Rise       ; final_project_fpga:final_project_fpga|xclk ;
+-------------+--------------------------------------------+--------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 4.021  ;        ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;        ; 3.924  ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 13.124 ; 12.815 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 10.929 ; 10.544 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 12.222 ; 11.936 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 11.702 ; 11.286 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 11.675 ; 11.240 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 10.980 ; 10.668 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 11.147 ; 10.723 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 11.550 ; 11.144 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 13.124 ; 12.815 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 12.095 ; 11.801 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 10.899 ; 10.572 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 11.320 ; 10.952 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 11.869 ; 11.425 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 11.383 ; 10.999 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 12.095 ; 11.801 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 11.234 ; 10.922 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 11.448 ; 10.990 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 11.624 ; 11.191 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 13.413 ; 13.014 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 12.029 ; 11.609 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 11.951 ; 11.548 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 11.774 ; 11.399 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 11.172 ; 10.925 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 11.514 ; 11.239 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 13.209 ; 13.014 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 11.701 ; 11.296 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 13.413 ; 12.988 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 6.764  ; 6.546  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 13.619 ; 13.126 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 10.901 ; 10.576 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 10.902 ; 10.586 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 12.502 ; 12.076 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 12.202 ; 11.836 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 11.813 ; 11.486 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 12.734 ; 12.513 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 12.247 ; 11.705 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 13.619 ; 13.126 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 8.914  ; 8.521  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 1.409  ;        ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 5.985  ; 5.905  ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;        ; 1.401  ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+
; xclk      ; final_project_fpga:final_project_fpga|xclk ; 1.959 ;       ; Rise       ; final_project_fpga:final_project_fpga|xclk         ;
; xclk      ; final_project_fpga:final_project_fpga|xclk ;       ; 2.054 ; Fall       ; final_project_fpga:final_project_fpga|xclk         ;
; b[*]      ; clk                                        ; 2.508 ; 2.617 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[0]     ; clk                                        ; 2.551 ; 2.696 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[1]     ; clk                                        ; 3.210 ; 3.359 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[2]     ; clk                                        ; 2.895 ; 3.039 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[3]     ; clk                                        ; 2.833 ; 2.944 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[4]     ; clk                                        ; 2.508 ; 2.617 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[5]     ; clk                                        ; 2.535 ; 2.678 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[6]     ; clk                                        ; 2.993 ; 3.120 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  b[7]     ; clk                                        ; 3.797 ; 4.014 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; g[*]      ; clk                                        ; 2.512 ; 2.653 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[0]     ; clk                                        ; 2.532 ; 2.679 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[1]     ; clk                                        ; 2.512 ; 2.653 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[2]     ; clk                                        ; 2.972 ; 3.147 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[3]     ; clk                                        ; 2.734 ; 2.851 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[4]     ; clk                                        ; 2.982 ; 3.198 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[5]     ; clk                                        ; 2.592 ; 2.769 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[6]     ; clk                                        ; 2.914 ; 3.031 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  g[7]     ; clk                                        ; 2.849 ; 2.986 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; grey[*]   ; clk                                        ; 2.694 ; 2.814 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[0]  ; clk                                        ; 2.997 ; 3.204 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[1]  ; clk                                        ; 2.776 ; 2.950 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[2]  ; clk                                        ; 2.968 ; 3.123 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[3]  ; clk                                        ; 2.694 ; 2.814 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[4]  ; clk                                        ; 2.775 ; 2.913 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[5]  ; clk                                        ; 3.767 ; 4.039 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[6]  ; clk                                        ; 3.075 ; 3.212 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  grey[7]  ; clk                                        ; 3.612 ; 3.897 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; hsync     ; clk                                        ; 2.200 ; 2.317 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; r[*]      ; clk                                        ; 2.373 ; 2.487 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[0]     ; clk                                        ; 2.550 ; 2.695 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[1]     ; clk                                        ; 2.373 ; 2.487 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[2]     ; clk                                        ; 3.266 ; 3.464 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[3]     ; clk                                        ; 3.085 ; 3.261 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[4]     ; clk                                        ; 2.857 ; 3.031 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[5]     ; clk                                        ; 3.556 ; 3.792 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[6]     ; clk                                        ; 3.245 ; 3.411 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
;  r[7]     ; clk                                        ; 3.637 ; 3.936 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; sync_b    ; clk                                        ; 2.565 ; 2.726 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ; 0.425 ;       ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk                                        ; 1.988 ; 2.104 ; Rise       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
; vgaclk    ; clk                                        ;       ; 0.437 ; Fall       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vgaclk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync_b        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; grey[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; digital[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vgaclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sync_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; r[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; r[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; b[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; grey[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; grey[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; grey[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; grey[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; grey[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; grey[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; grey[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; grey[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vgaclk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; sync_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; r[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; b[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; grey[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; grey[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; grey[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; grey[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; grey[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; grey[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; grey[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; grey[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 19       ; 0        ; 0        ; 0        ;
; clk                                                ; final_project_fpga:final_project_fpga|xclk         ; 32       ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|xclk         ; final_project_fpga:final_project_fpga|xclk         ; 7630     ; 0        ; 0        ; 0        ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 20778    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 19       ; 0        ; 0        ; 0        ;
; clk                                                ; final_project_fpga:final_project_fpga|xclk         ; 32       ; 0        ; 0        ; 0        ;
; final_project_fpga:final_project_fpga|xclk         ; final_project_fpga:final_project_fpga|xclk         ; 7630     ; 0        ; 0        ; 0        ;
; vgapll|altpll_component|auto_generated|pll1|clk[0] ; vgapll|altpll_component|auto_generated|pll1|clk[0] ; 20778    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 85    ; 85   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 770   ; 770  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Wed Dec 03 00:37:37 2014
Info: Command: quartus_sta vgacam -c vgacam
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 25.000 -waveform {0.000 12.500} -name clk clk
    Info (332110): create_generated_clock -source {vgapll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name {vgapll|altpll_component|auto_generated|pll1|clk[0]} {vgapll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name final_project_fpga:final_project_fpga|xclk final_project_fpga:final_project_fpga|xclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.484
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.484      -344.823 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    20.953         0.000 clk 
    Info (332119):    28.689         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):     0.465         0.000 clk 
    Info (332119):     0.502         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -314.402 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    12.287         0.000 clk 
    Info (332119):    19.579         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.100
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.100      -313.749 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    21.202         0.000 clk 
    Info (332119):    29.236         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.402         0.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):     0.416         0.000 clk 
    Info (332119):     0.471         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -314.402 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    12.295         0.000 clk 
    Info (332119):    19.572         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.400       -92.259 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    23.256         0.000 clk 
    Info (332119):    34.722         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):     0.194         0.000 clk 
    Info (332119):     0.194         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000      -110.000 final_project_fpga:final_project_fpga|xclk 
    Info (332119):    11.937         0.000 clk 
    Info (332119):    19.588         0.000 vgapll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 356 megabytes
    Info: Processing ended: Wed Dec 03 00:37:41 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


