
adc_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005edc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  08006070  08006070  00007070  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063f8  080063f8  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  080063f8  080063f8  000073f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006400  08006400  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006400  08006400  00007400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006404  08006404  00007404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006408  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000081d4  2**0
                  CONTENTS
 10 .bss          0000021c  200001d4  200001d4  000081d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003f0  200003f0  000081d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c486  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000254b  00000000  00000000  0001468a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cd0  00000000  00000000  00016bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009bd  00000000  00000000  000178a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000237e8  00000000  00000000  00018265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010151  00000000  00000000  0003ba4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7a5e  00000000  00000000  0004bb9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001235fc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004460  00000000  00000000  00123640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00127aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006054 	.word	0x08006054

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08006054 	.word	0x08006054

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f3e:	463b      	mov	r3, r7
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f4a:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f4c:	4a22      	ldr	r2, [pc, #136]	@ (8000fd8 <MX_ADC1_Init+0xa0>)
 8000f4e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f50:	4b20      	ldr	r3, [pc, #128]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f52:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f56:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f58:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f64:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f72:	4b18      	ldr	r3, [pc, #96]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f78:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000f7a:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f7c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000f80:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f82:	4b14      	ldr	r3, [pc, #80]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f88:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f8e:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f96:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f9c:	480d      	ldr	r0, [pc, #52]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000f9e:	f000 fc97 	bl	80018d0 <HAL_ADC_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000fa8:	f000 f9ed 	bl	8001386 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000fac:	2310      	movs	r3, #16
 8000fae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000fb4:	2307      	movs	r3, #7
 8000fb6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb8:	463b      	mov	r3, r7
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4805      	ldr	r0, [pc, #20]	@ (8000fd4 <MX_ADC1_Init+0x9c>)
 8000fbe:	f000 fedb 	bl	8001d78 <HAL_ADC_ConfigChannel>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000fc8:	f000 f9dd 	bl	8001386 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	200001f0 	.word	0x200001f0
 8000fd8:	40012000 	.word	0x40012000

08000fdc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0e      	ldr	r2, [pc, #56]	@ (8001024 <HAL_ADC_MspInit+0x48>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d115      	bne.n	800101a <HAL_ADC_MspInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8001028 <HAL_ADC_MspInit+0x4c>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff6:	4a0c      	ldr	r2, [pc, #48]	@ (8001028 <HAL_ADC_MspInit+0x4c>)
 8000ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ffc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <HAL_ADC_MspInit+0x4c>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800100a:	2200      	movs	r2, #0
 800100c:	2100      	movs	r1, #0
 800100e:	2012      	movs	r0, #18
 8001010:	f001 f9b5 	bl	800237e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001014:	2012      	movs	r0, #18
 8001016:	f001 f9ce 	bl	80023b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40012000 	.word	0x40012000
 8001028:	40023800 	.word	0x40023800

0800102c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	@ 0x28
 8001030:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	4b2d      	ldr	r3, [pc, #180]	@ (80010fc <MX_GPIO_Init+0xd0>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a2c      	ldr	r2, [pc, #176]	@ (80010fc <MX_GPIO_Init+0xd0>)
 800104c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b2a      	ldr	r3, [pc, #168]	@ (80010fc <MX_GPIO_Init+0xd0>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	4b26      	ldr	r3, [pc, #152]	@ (80010fc <MX_GPIO_Init+0xd0>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a25      	ldr	r2, [pc, #148]	@ (80010fc <MX_GPIO_Init+0xd0>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b23      	ldr	r3, [pc, #140]	@ (80010fc <MX_GPIO_Init+0xd0>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	4b1f      	ldr	r3, [pc, #124]	@ (80010fc <MX_GPIO_Init+0xd0>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a1e      	ldr	r2, [pc, #120]	@ (80010fc <MX_GPIO_Init+0xd0>)
 8001084:	f043 0308 	orr.w	r3, r3, #8
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <MX_GPIO_Init+0xd0>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0308 	and.w	r3, r3, #8
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	4b18      	ldr	r3, [pc, #96]	@ (80010fc <MX_GPIO_Init+0xd0>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a17      	ldr	r2, [pc, #92]	@ (80010fc <MX_GPIO_Init+0xd0>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <MX_GPIO_Init+0xd0>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GreenLED_Pin|OrangeLED_Pin|RedLED_Pin|BlueLED_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80010b8:	4811      	ldr	r0, [pc, #68]	@ (8001100 <MX_GPIO_Init+0xd4>)
 80010ba:	f001 fb33 	bl	8002724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : UserButton_Pin */
  GPIO_InitStruct.Pin = UserButton_Pin;
 80010be:	2301      	movs	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UserButton_GPIO_Port, &GPIO_InitStruct);
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4619      	mov	r1, r3
 80010d0:	480c      	ldr	r0, [pc, #48]	@ (8001104 <MX_GPIO_Init+0xd8>)
 80010d2:	f001 f98b 	bl	80023ec <HAL_GPIO_Init>

  /*Configure GPIO pins : GreenLED_Pin OrangeLED_Pin RedLED_Pin BlueLED_Pin */
  GPIO_InitStruct.Pin = GreenLED_Pin|OrangeLED_Pin|RedLED_Pin|BlueLED_Pin;
 80010d6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80010da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010dc:	2301      	movs	r3, #1
 80010de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e4:	2300      	movs	r3, #0
 80010e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	4619      	mov	r1, r3
 80010ee:	4804      	ldr	r0, [pc, #16]	@ (8001100 <MX_GPIO_Init+0xd4>)
 80010f0:	f001 f97c 	bl	80023ec <HAL_GPIO_Init>

}
 80010f4:	bf00      	nop
 80010f6:	3728      	adds	r7, #40	@ 0x28
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40023800 	.word	0x40023800
 8001100:	40020c00 	.word	0x40020c00
 8001104:	40020000 	.word	0x40020000

08001108 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001110:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001114:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	2b00      	cmp	r3, #0
 800111e:	d013      	beq.n	8001148 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001120:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001124:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001128:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800112c:	2b00      	cmp	r3, #0
 800112e:	d00b      	beq.n	8001148 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001130:	e000      	b.n	8001134 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001132:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001134:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f9      	beq.n	8001132 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800113e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001148:	687b      	ldr	r3, [r7, #4]
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
	...

08001158 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
     if(hadc->Instance == ADC1) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a08      	ldr	r2, [pc, #32]	@ (8001188 <HAL_ADC_ConvCpltCallback+0x30>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d105      	bne.n	8001176 <HAL_ADC_ConvCpltCallback+0x1e>
	    adc_input = HAL_ADC_GetValue(&hadc1);
 800116a:	4808      	ldr	r0, [pc, #32]	@ (800118c <HAL_ADC_ConvCpltCallback+0x34>)
 800116c:	f000 fde2 	bl	8001d34 <HAL_ADC_GetValue>
 8001170:	4603      	mov	r3, r0
 8001172:	4a07      	ldr	r2, [pc, #28]	@ (8001190 <HAL_ADC_ConvCpltCallback+0x38>)
 8001174:	6013      	str	r3, [r2, #0]
     }
     HAL_GPIO_TogglePin(OrangeLED_GPIO_Port, OrangeLED_Pin);
 8001176:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800117a:	4806      	ldr	r0, [pc, #24]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x3c>)
 800117c:	f001 faeb 	bl	8002756 <HAL_GPIO_TogglePin>
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40012000 	.word	0x40012000
 800118c:	200001f0 	.word	0x200001f0
 8001190:	20000238 	.word	0x20000238
 8001194:	40020c00 	.word	0x40020c00

08001198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119c:	f000 fb02 	bl	80017a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a0:	f000 f87a 	bl	8001298 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a4:	f7ff ff42 	bl	800102c <MX_GPIO_Init>
  MX_RNG_Init();
 80011a8:	f000 f8f4 	bl	8001394 <MX_RNG_Init>
  MX_ADC1_Init();
 80011ac:	f7ff fec4 	bl	8000f38 <MX_ADC1_Init>
  MX_TIM2_Init();
 80011b0:	f000 fa60 	bl	8001674 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80011b4:	4830      	ldr	r0, [pc, #192]	@ (8001278 <main+0xe0>)
 80011b6:	f001 ffc7 	bl	8003148 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start_IT(&hadc1);
 80011ba:	4830      	ldr	r0, [pc, #192]	@ (800127c <main+0xe4>)
 80011bc:	f000 fbcc 	bl	8001958 <HAL_ADC_Start_IT>
	  // compute sense voltage from ADC value
	  V_sense = 3.0*adc_input/4095;
 80011c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001280 <main+0xe8>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff f99d 	bl	8000504 <__aeabi_ui2d>
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001284 <main+0xec>)
 80011d0:	f7ff fa12 	bl	80005f8 <__aeabi_dmul>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	a320      	add	r3, pc, #128	@ (adr r3, 8001260 <main+0xc8>)
 80011de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e2:	f7ff fb33 	bl	800084c <__aeabi_ddiv>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	4610      	mov	r0, r2
 80011ec:	4619      	mov	r1, r3
 80011ee:	f7ff fcdb 	bl	8000ba8 <__aeabi_d2f>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4a24      	ldr	r2, [pc, #144]	@ (8001288 <main+0xf0>)
 80011f6:	6013      	str	r3, [r2, #0]
	  // compute temperature from sense voltage
	  temperature = (V_sense - 0.76)/2.5e-3 + 25;
 80011f8:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <main+0xf0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f9a3 	bl	8000548 <__aeabi_f2d>
 8001202:	a319      	add	r3, pc, #100	@ (adr r3, 8001268 <main+0xd0>)
 8001204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001208:	f7ff f83e 	bl	8000288 <__aeabi_dsub>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	a316      	add	r3, pc, #88	@ (adr r3, 8001270 <main+0xd8>)
 8001216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121a:	f7ff fb17 	bl	800084c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4610      	mov	r0, r2
 8001224:	4619      	mov	r1, r3
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	4b18      	ldr	r3, [pc, #96]	@ (800128c <main+0xf4>)
 800122c:	f7ff f82e 	bl	800028c <__adddf3>
 8001230:	4602      	mov	r2, r0
 8001232:	460b      	mov	r3, r1
 8001234:	4610      	mov	r0, r2
 8001236:	4619      	mov	r1, r3
 8001238:	f7ff fcb6 	bl	8000ba8 <__aeabi_d2f>
 800123c:	4603      	mov	r3, r0
 800123e:	4a14      	ldr	r2, [pc, #80]	@ (8001290 <main+0xf8>)
 8001240:	6013      	str	r3, [r2, #0]
	  // print temperature
	  printf("%4.1f\n", temperature);
 8001242:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <main+0xf8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f97e 	bl	8000548 <__aeabi_f2d>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4810      	ldr	r0, [pc, #64]	@ (8001294 <main+0xfc>)
 8001252:	f002 ff85 	bl	8004160 <iprintf>
	  HAL_Delay(200);
 8001256:	20c8      	movs	r0, #200	@ 0xc8
 8001258:	f000 fb16 	bl	8001888 <HAL_Delay>
	  HAL_ADC_Start_IT(&hadc1);
 800125c:	bf00      	nop
 800125e:	e7ac      	b.n	80011ba <main+0x22>
 8001260:	00000000 	.word	0x00000000
 8001264:	40affe00 	.word	0x40affe00
 8001268:	851eb852 	.word	0x851eb852
 800126c:	3fe851eb 	.word	0x3fe851eb
 8001270:	47ae147b 	.word	0x47ae147b
 8001274:	3f647ae1 	.word	0x3f647ae1
 8001278:	20000258 	.word	0x20000258
 800127c:	200001f0 	.word	0x200001f0
 8001280:	20000238 	.word	0x20000238
 8001284:	40080000 	.word	0x40080000
 8001288:	2000023c 	.word	0x2000023c
 800128c:	40390000 	.word	0x40390000
 8001290:	20000240 	.word	0x20000240
 8001294:	08006070 	.word	0x08006070

08001298 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b094      	sub	sp, #80	@ 0x50
 800129c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129e:	f107 0320 	add.w	r3, r7, #32
 80012a2:	2230      	movs	r2, #48	@ 0x30
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f002 ffaf 	bl	800420a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ac:	f107 030c 	add.w	r3, r7, #12
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	4b28      	ldr	r3, [pc, #160]	@ (8001364 <SystemClock_Config+0xcc>)
 80012c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c4:	4a27      	ldr	r2, [pc, #156]	@ (8001364 <SystemClock_Config+0xcc>)
 80012c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80012cc:	4b25      	ldr	r3, [pc, #148]	@ (8001364 <SystemClock_Config+0xcc>)
 80012ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d8:	2300      	movs	r3, #0
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	4b22      	ldr	r3, [pc, #136]	@ (8001368 <SystemClock_Config+0xd0>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a21      	ldr	r2, [pc, #132]	@ (8001368 <SystemClock_Config+0xd0>)
 80012e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001368 <SystemClock_Config+0xd0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012f4:	2301      	movs	r3, #1
 80012f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012fe:	2302      	movs	r3, #2
 8001300:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001302:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001306:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001308:	2308      	movs	r3, #8
 800130a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800130c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001310:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001312:	2302      	movs	r3, #2
 8001314:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001316:	2307      	movs	r3, #7
 8001318:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131a:	f107 0320 	add.w	r3, r7, #32
 800131e:	4618      	mov	r0, r3
 8001320:	f001 fa34 	bl	800278c <HAL_RCC_OscConfig>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800132a:	f000 f82c 	bl	8001386 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800132e:	230f      	movs	r3, #15
 8001330:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001332:	2302      	movs	r3, #2
 8001334:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800133a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800133e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001340:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001344:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001346:	f107 030c 	add.w	r3, r7, #12
 800134a:	2105      	movs	r1, #5
 800134c:	4618      	mov	r0, r3
 800134e:	f001 fc95 	bl	8002c7c <HAL_RCC_ClockConfig>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001358:	f000 f815 	bl	8001386 <Error_Handler>
  }
}
 800135c:	bf00      	nop
 800135e:	3750      	adds	r7, #80	@ 0x50
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40023800 	.word	0x40023800
 8001368:	40007000 	.word	0x40007000

0800136c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch){
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff fec6 	bl	8001108 <ITM_SendChar>
	return 0;
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001386:	b480      	push	{r7}
 8001388:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800138a:	b672      	cpsid	i
}
 800138c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800138e:	bf00      	nop
 8001390:	e7fd      	b.n	800138e <Error_Handler+0x8>
	...

08001394 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <MX_RNG_Init+0x20>)
 800139a:	4a07      	ldr	r2, [pc, #28]	@ (80013b8 <MX_RNG_Init+0x24>)
 800139c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_RNG_Init+0x20>)
 80013a0:	f001 fe58 	bl	8003054 <HAL_RNG_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80013aa:	f7ff ffec 	bl	8001386 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000244 	.word	0x20000244
 80013b8:	50060800 	.word	0x50060800

080013bc <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0b      	ldr	r2, [pc, #44]	@ (80013f8 <HAL_RNG_MspInit+0x3c>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d10d      	bne.n	80013ea <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <HAL_RNG_MspInit+0x40>)
 80013d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013d6:	4a09      	ldr	r2, [pc, #36]	@ (80013fc <HAL_RNG_MspInit+0x40>)
 80013d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013dc:	6353      	str	r3, [r2, #52]	@ 0x34
 80013de:	4b07      	ldr	r3, [pc, #28]	@ (80013fc <HAL_RNG_MspInit+0x40>)
 80013e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80013ea:	bf00      	nop
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	50060800 	.word	0x50060800
 80013fc:	40023800 	.word	0x40023800

08001400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b10      	ldr	r3, [pc, #64]	@ (800144c <HAL_MspInit+0x4c>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140e:	4a0f      	ldr	r2, [pc, #60]	@ (800144c <HAL_MspInit+0x4c>)
 8001410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001414:	6453      	str	r3, [r2, #68]	@ 0x44
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <HAL_MspInit+0x4c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <HAL_MspInit+0x4c>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142a:	4a08      	ldr	r2, [pc, #32]	@ (800144c <HAL_MspInit+0x4c>)
 800142c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001430:	6413      	str	r3, [r2, #64]	@ 0x40
 8001432:	4b06      	ldr	r3, [pc, #24]	@ (800144c <HAL_MspInit+0x4c>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800143e:	2007      	movs	r0, #7
 8001440:	f000 ff92 	bl	8002368 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40023800 	.word	0x40023800

08001450 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001454:	bf00      	nop
 8001456:	e7fd      	b.n	8001454 <NMI_Handler+0x4>

08001458 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <HardFault_Handler+0x4>

08001460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <MemManage_Handler+0x4>

08001468 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <BusFault_Handler+0x4>

08001470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <UsageFault_Handler+0x4>

08001478 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a6:	f000 f9cf 	bl	8001848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80014b4:	4802      	ldr	r0, [pc, #8]	@ (80014c0 <ADC_IRQHandler+0x10>)
 80014b6:	f000 fb2d 	bl	8001b14 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200001f0 	.word	0x200001f0

080014c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return 1;
 80014c8:	2301      	movs	r3, #1
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <_kill>:

int _kill(int pid, int sig)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014de:	f002 fee7 	bl	80042b0 <__errno>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2216      	movs	r2, #22
 80014e6:	601a      	str	r2, [r3, #0]
  return -1;
 80014e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <_exit>:

void _exit (int status)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ffe7 	bl	80014d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001506:	bf00      	nop
 8001508:	e7fd      	b.n	8001506 <_exit+0x12>

0800150a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b086      	sub	sp, #24
 800150e:	af00      	add	r7, sp, #0
 8001510:	60f8      	str	r0, [r7, #12]
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e00a      	b.n	8001532 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800151c:	f3af 8000 	nop.w
 8001520:	4601      	mov	r1, r0
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	60ba      	str	r2, [r7, #8]
 8001528:	b2ca      	uxtb	r2, r1
 800152a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	3301      	adds	r3, #1
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	429a      	cmp	r2, r3
 8001538:	dbf0      	blt.n	800151c <_read+0x12>
  }

  return len;
 800153a:	687b      	ldr	r3, [r7, #4]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	e009      	b.n	800156a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	1c5a      	adds	r2, r3, #1
 800155a:	60ba      	str	r2, [r7, #8]
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff ff04 	bl	800136c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	3301      	adds	r3, #1
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	429a      	cmp	r2, r3
 8001570:	dbf1      	blt.n	8001556 <_write+0x12>
  }
  return len;
 8001572:	687b      	ldr	r3, [r7, #4]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <_close>:

int _close(int file)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001588:	4618      	mov	r0, r3
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015a4:	605a      	str	r2, [r3, #4]
  return 0;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <_isatty>:

int _isatty(int file)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015bc:	2301      	movs	r3, #1
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b085      	sub	sp, #20
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	60f8      	str	r0, [r7, #12]
 80015d2:	60b9      	str	r1, [r7, #8]
 80015d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015ec:	4a14      	ldr	r2, [pc, #80]	@ (8001640 <_sbrk+0x5c>)
 80015ee:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <_sbrk+0x60>)
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f8:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d102      	bne.n	8001606 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <_sbrk+0x64>)
 8001602:	4a12      	ldr	r2, [pc, #72]	@ (800164c <_sbrk+0x68>)
 8001604:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001606:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <_sbrk+0x64>)
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	429a      	cmp	r2, r3
 8001612:	d207      	bcs.n	8001624 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001614:	f002 fe4c 	bl	80042b0 <__errno>
 8001618:	4603      	mov	r3, r0
 800161a:	220c      	movs	r2, #12
 800161c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	e009      	b.n	8001638 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001624:	4b08      	ldr	r3, [pc, #32]	@ (8001648 <_sbrk+0x64>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800162a:	4b07      	ldr	r3, [pc, #28]	@ (8001648 <_sbrk+0x64>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	4a05      	ldr	r2, [pc, #20]	@ (8001648 <_sbrk+0x64>)
 8001634:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001636:	68fb      	ldr	r3, [r7, #12]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3718      	adds	r7, #24
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20020000 	.word	0x20020000
 8001644:	00000400 	.word	0x00000400
 8001648:	20000254 	.word	0x20000254
 800164c:	200003f0 	.word	0x200003f0

08001650 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <SystemInit+0x20>)
 8001656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800165a:	4a05      	ldr	r2, [pc, #20]	@ (8001670 <SystemInit+0x20>)
 800165c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001660:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800167a:	f107 0308 	add.w	r3, r7, #8
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]
 8001684:	609a      	str	r2, [r3, #8]
 8001686:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001688:	463b      	mov	r3, r7
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001690:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <MX_TIM2_Init+0x98>)
 8001692:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001696:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8001698:	4b1c      	ldr	r3, [pc, #112]	@ (800170c <MX_TIM2_Init+0x98>)
 800169a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800169e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a0:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <MX_TIM2_Init+0x98>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80016a6:	4b19      	ldr	r3, [pc, #100]	@ (800170c <MX_TIM2_Init+0x98>)
 80016a8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80016ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ae:	4b17      	ldr	r3, [pc, #92]	@ (800170c <MX_TIM2_Init+0x98>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b4:	4b15      	ldr	r3, [pc, #84]	@ (800170c <MX_TIM2_Init+0x98>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016ba:	4814      	ldr	r0, [pc, #80]	@ (800170c <MX_TIM2_Init+0x98>)
 80016bc:	f001 fcf4 	bl	80030a8 <HAL_TIM_Base_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80016c6:	f7ff fe5e 	bl	8001386 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_TIM2_Init+0x98>)
 80016d8:	f001 fd9e 	bl	8003218 <HAL_TIM_ConfigClockSource>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80016e2:	f7ff fe50 	bl	8001386 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016e6:	2320      	movs	r3, #32
 80016e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	@ (800170c <MX_TIM2_Init+0x98>)
 80016f4:	f001 ff9e 	bl	8003634 <HAL_TIMEx_MasterConfigSynchronization>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80016fe:	f7ff fe42 	bl	8001386 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000258 	.word	0x20000258

08001710 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001720:	d10d      	bne.n	800173e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	4b09      	ldr	r3, [pc, #36]	@ (800174c <HAL_TIM_Base_MspInit+0x3c>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172a:	4a08      	ldr	r2, [pc, #32]	@ (800174c <HAL_TIM_Base_MspInit+0x3c>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6413      	str	r3, [r2, #64]	@ 0x40
 8001732:	4b06      	ldr	r3, [pc, #24]	@ (800174c <HAL_TIM_Base_MspInit+0x3c>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800173e:	bf00      	nop
 8001740:	3714      	adds	r7, #20
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40023800 	.word	0x40023800

08001750 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001750:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001788 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001754:	f7ff ff7c 	bl	8001650 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001758:	480c      	ldr	r0, [pc, #48]	@ (800178c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800175a:	490d      	ldr	r1, [pc, #52]	@ (8001790 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800175c:	4a0d      	ldr	r2, [pc, #52]	@ (8001794 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800175e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001760:	e002      	b.n	8001768 <LoopCopyDataInit>

08001762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001766:	3304      	adds	r3, #4

08001768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800176a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800176c:	d3f9      	bcc.n	8001762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800176e:	4a0a      	ldr	r2, [pc, #40]	@ (8001798 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001770:	4c0a      	ldr	r4, [pc, #40]	@ (800179c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001774:	e001      	b.n	800177a <LoopFillZerobss>

08001776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001778:	3204      	adds	r2, #4

0800177a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800177a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800177c:	d3fb      	bcc.n	8001776 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800177e:	f002 fd9d 	bl	80042bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001782:	f7ff fd09 	bl	8001198 <main>
  bx  lr    
 8001786:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001788:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800178c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001790:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001794:	08006408 	.word	0x08006408
  ldr r2, =_sbss
 8001798:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800179c:	200003f0 	.word	0x200003f0

080017a0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017a0:	e7fe      	b.n	80017a0 <CAN1_RX0_IRQHandler>
	...

080017a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017a8:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <HAL_Init+0x40>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a0d      	ldr	r2, [pc, #52]	@ (80017e4 <HAL_Init+0x40>)
 80017ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017b4:	4b0b      	ldr	r3, [pc, #44]	@ (80017e4 <HAL_Init+0x40>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a0a      	ldr	r2, [pc, #40]	@ (80017e4 <HAL_Init+0x40>)
 80017ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c0:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <HAL_Init+0x40>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a07      	ldr	r2, [pc, #28]	@ (80017e4 <HAL_Init+0x40>)
 80017c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017cc:	2003      	movs	r0, #3
 80017ce:	f000 fdcb 	bl	8002368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017d2:	2000      	movs	r0, #0
 80017d4:	f000 f808 	bl	80017e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017d8:	f7ff fe12 	bl	8001400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40023c00 	.word	0x40023c00

080017e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <HAL_InitTick+0x54>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <HAL_InitTick+0x58>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	4619      	mov	r1, r3
 80017fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001802:	fbb2 f3f3 	udiv	r3, r2, r3
 8001806:	4618      	mov	r0, r3
 8001808:	f000 fde3 	bl	80023d2 <HAL_SYSTICK_Config>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e00e      	b.n	8001834 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b0f      	cmp	r3, #15
 800181a:	d80a      	bhi.n	8001832 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800181c:	2200      	movs	r2, #0
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	f04f 30ff 	mov.w	r0, #4294967295
 8001824:	f000 fdab 	bl	800237e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001828:	4a06      	ldr	r2, [pc, #24]	@ (8001844 <HAL_InitTick+0x5c>)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	e000      	b.n	8001834 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
}
 8001834:	4618      	mov	r0, r3
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000000 	.word	0x20000000
 8001840:	20000008 	.word	0x20000008
 8001844:	20000004 	.word	0x20000004

08001848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800184c:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <HAL_IncTick+0x20>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b06      	ldr	r3, [pc, #24]	@ (800186c <HAL_IncTick+0x24>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4413      	add	r3, r2
 8001858:	4a04      	ldr	r2, [pc, #16]	@ (800186c <HAL_IncTick+0x24>)
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000008 	.word	0x20000008
 800186c:	200002a0 	.word	0x200002a0

08001870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return uwTick;
 8001874:	4b03      	ldr	r3, [pc, #12]	@ (8001884 <HAL_GetTick+0x14>)
 8001876:	681b      	ldr	r3, [r3, #0]
}
 8001878:	4618      	mov	r0, r3
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	200002a0 	.word	0x200002a0

08001888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001890:	f7ff ffee 	bl	8001870 <HAL_GetTick>
 8001894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a0:	d005      	beq.n	80018ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018a2:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <HAL_Delay+0x44>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	461a      	mov	r2, r3
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4413      	add	r3, r2
 80018ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018ae:	bf00      	nop
 80018b0:	f7ff ffde 	bl	8001870 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d8f7      	bhi.n	80018b0 <HAL_Delay+0x28>
  {
  }
}
 80018c0:	bf00      	nop
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000008 	.word	0x20000008

080018d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e033      	b.n	800194e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d109      	bne.n	8001902 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff fb74 	bl	8000fdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	f003 0310 	and.w	r3, r3, #16
 800190a:	2b00      	cmp	r3, #0
 800190c:	d118      	bne.n	8001940 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001912:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001916:	f023 0302 	bic.w	r3, r3, #2
 800191a:	f043 0202 	orr.w	r2, r3, #2
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 fb4a 	bl	8001fbc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	f023 0303 	bic.w	r3, r3, #3
 8001936:	f043 0201 	orr.w	r2, r3, #1
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	641a      	str	r2, [r3, #64]	@ 0x40
 800193e:	e001      	b.n	8001944 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800194c:	7bfb      	ldrb	r3, [r7, #15]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800196a:	2b01      	cmp	r3, #1
 800196c:	d101      	bne.n	8001972 <HAL_ADC_Start_IT+0x1a>
 800196e:	2302      	movs	r3, #2
 8001970:	e0bd      	b.n	8001aee <HAL_ADC_Start_IT+0x196>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	2b01      	cmp	r3, #1
 8001986:	d018      	beq.n	80019ba <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	689a      	ldr	r2, [r3, #8]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f042 0201 	orr.w	r2, r2, #1
 8001996:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001998:	4b58      	ldr	r3, [pc, #352]	@ (8001afc <HAL_ADC_Start_IT+0x1a4>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a58      	ldr	r2, [pc, #352]	@ (8001b00 <HAL_ADC_Start_IT+0x1a8>)
 800199e:	fba2 2303 	umull	r2, r3, r2, r3
 80019a2:	0c9a      	lsrs	r2, r3, #18
 80019a4:	4613      	mov	r3, r2
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	4413      	add	r3, r2
 80019aa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80019ac:	e002      	b.n	80019b4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	3b01      	subs	r3, #1
 80019b2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1f9      	bne.n	80019ae <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	f040 8085 	bne.w	8001ad4 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80019d2:	f023 0301 	bic.w	r3, r3, #1
 80019d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d007      	beq.n	80019fc <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a08:	d106      	bne.n	8001a18 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0e:	f023 0206 	bic.w	r2, r3, #6
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a16:	e002      	b.n	8001a1e <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a26:	4b37      	ldr	r3, [pc, #220]	@ (8001b04 <HAL_ADC_Start_IT+0x1ac>)
 8001a28:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001a32:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6812      	ldr	r2, [r2, #0]
 8001a3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001a42:	f043 0320 	orr.w	r3, r3, #32
 8001a46:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f003 031f 	and.w	r3, r3, #31
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d12a      	bne.n	8001aaa <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a2b      	ldr	r2, [pc, #172]	@ (8001b08 <HAL_ADC_Start_IT+0x1b0>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d015      	beq.n	8001a8a <HAL_ADC_Start_IT+0x132>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a2a      	ldr	r2, [pc, #168]	@ (8001b0c <HAL_ADC_Start_IT+0x1b4>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d105      	bne.n	8001a74 <HAL_ADC_Start_IT+0x11c>
 8001a68:	4b26      	ldr	r3, [pc, #152]	@ (8001b04 <HAL_ADC_Start_IT+0x1ac>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 031f 	and.w	r3, r3, #31
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d00a      	beq.n	8001a8a <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a25      	ldr	r2, [pc, #148]	@ (8001b10 <HAL_ADC_Start_IT+0x1b8>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d136      	bne.n	8001aec <HAL_ADC_Start_IT+0x194>
 8001a7e:	4b21      	ldr	r3, [pc, #132]	@ (8001b04 <HAL_ADC_Start_IT+0x1ac>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d130      	bne.n	8001aec <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d129      	bne.n	8001aec <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	689a      	ldr	r2, [r3, #8]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	e020      	b.n	8001aec <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a16      	ldr	r2, [pc, #88]	@ (8001b08 <HAL_ADC_Start_IT+0x1b0>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d11b      	bne.n	8001aec <HAL_ADC_Start_IT+0x194>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d114      	bne.n	8001aec <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	e00b      	b.n	8001aec <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad8:	f043 0210 	orr.w	r2, r3, #16
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae4:	f043 0201 	orr.w	r2, r3, #1
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	20000000 	.word	0x20000000
 8001b00:	431bde83 	.word	0x431bde83
 8001b04:	40012300 	.word	0x40012300
 8001b08:	40012000 	.word	0x40012000
 8001b0c:	40012100 	.word	0x40012100
 8001b10:	40012200 	.word	0x40012200

08001b14 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
 8001b20:	2300      	movs	r3, #0
 8001b22:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	f003 0320 	and.w	r3, r3, #32
 8001b42:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d049      	beq.n	8001bde <HAL_ADC_IRQHandler+0xca>
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d046      	beq.n	8001bde <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b54:	f003 0310 	and.w	r3, r3, #16
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d105      	bne.n	8001b68 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b60:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d12b      	bne.n	8001bce <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d127      	bne.n	8001bce <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b84:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d006      	beq.n	8001b9a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d119      	bne.n	8001bce <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f022 0220 	bic.w	r2, r2, #32
 8001ba8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d105      	bne.n	8001bce <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc6:	f043 0201 	orr.w	r2, r3, #1
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff fac2 	bl	8001158 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f06f 0212 	mvn.w	r2, #18
 8001bdc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bec:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d057      	beq.n	8001ca4 <HAL_ADC_IRQHandler+0x190>
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d054      	beq.n	8001ca4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	f003 0310 	and.w	r3, r3, #16
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d105      	bne.n	8001c12 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d139      	bne.n	8001c94 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c26:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d006      	beq.n	8001c3c <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d12b      	bne.n	8001c94 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d124      	bne.n	8001c94 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d11d      	bne.n	8001c94 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d119      	bne.n	8001c94 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	685a      	ldr	r2, [r3, #4]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c6e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d105      	bne.n	8001c94 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8c:	f043 0201 	orr.w	r2, r3, #1
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 fa8d 	bl	80021b4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f06f 020c 	mvn.w	r2, #12
 8001ca2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cb2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d017      	beq.n	8001cea <HAL_ADC_IRQHandler+0x1d6>
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d014      	beq.n	8001cea <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d10d      	bne.n	8001cea <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 f837 	bl	8001d4e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f06f 0201 	mvn.w	r2, #1
 8001ce8:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f003 0320 	and.w	r3, r3, #32
 8001cf0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cf8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d015      	beq.n	8001d2c <HAL_ADC_IRQHandler+0x218>
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d012      	beq.n	8001d2c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0a:	f043 0202 	orr.w	r2, r3, #2
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f06f 0220 	mvn.w	r2, #32
 8001d1a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 f820 	bl	8001d62 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f06f 0220 	mvn.w	r2, #32
 8001d2a:	601a      	str	r2, [r3, #0]
  }
}
 8001d2c:	bf00      	nop
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b083      	sub	sp, #12
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x1c>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e105      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x228>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b09      	cmp	r3, #9
 8001da2:	d925      	bls.n	8001df0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68d9      	ldr	r1, [r3, #12]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	461a      	mov	r2, r3
 8001db2:	4613      	mov	r3, r2
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	4413      	add	r3, r2
 8001db8:	3b1e      	subs	r3, #30
 8001dba:	2207      	movs	r2, #7
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43da      	mvns	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	400a      	ands	r2, r1
 8001dc8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68d9      	ldr	r1, [r3, #12]
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	4618      	mov	r0, r3
 8001ddc:	4603      	mov	r3, r0
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	4403      	add	r3, r0
 8001de2:	3b1e      	subs	r3, #30
 8001de4:	409a      	lsls	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	e022      	b.n	8001e36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6919      	ldr	r1, [r3, #16]
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4613      	mov	r3, r2
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	4413      	add	r3, r2
 8001e04:	2207      	movs	r2, #7
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43da      	mvns	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	400a      	ands	r2, r1
 8001e12:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6919      	ldr	r1, [r3, #16]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	689a      	ldr	r2, [r3, #8]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	4618      	mov	r0, r3
 8001e26:	4603      	mov	r3, r0
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	4403      	add	r3, r0
 8001e2c:	409a      	lsls	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	430a      	orrs	r2, r1
 8001e34:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b06      	cmp	r3, #6
 8001e3c:	d824      	bhi.n	8001e88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	3b05      	subs	r3, #5
 8001e50:	221f      	movs	r2, #31
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43da      	mvns	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	400a      	ands	r2, r1
 8001e5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	3b05      	subs	r3, #5
 8001e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e86:	e04c      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b0c      	cmp	r3, #12
 8001e8e:	d824      	bhi.n	8001eda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	3b23      	subs	r3, #35	@ 0x23
 8001ea2:	221f      	movs	r2, #31
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43da      	mvns	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	400a      	ands	r2, r1
 8001eb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	3b23      	subs	r3, #35	@ 0x23
 8001ecc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ed8:	e023      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	3b41      	subs	r3, #65	@ 0x41
 8001eec:	221f      	movs	r2, #31
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43da      	mvns	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	400a      	ands	r2, r1
 8001efa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	4618      	mov	r0, r3
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	3b41      	subs	r3, #65	@ 0x41
 8001f16:	fa00 f203 	lsl.w	r2, r0, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f22:	4b22      	ldr	r3, [pc, #136]	@ (8001fac <HAL_ADC_ConfigChannel+0x234>)
 8001f24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a21      	ldr	r2, [pc, #132]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x238>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d109      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x1cc>
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b12      	cmp	r3, #18
 8001f36:	d105      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a19      	ldr	r2, [pc, #100]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x238>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d123      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x21e>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2b10      	cmp	r3, #16
 8001f54:	d003      	beq.n	8001f5e <HAL_ADC_ConfigChannel+0x1e6>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2b11      	cmp	r3, #17
 8001f5c:	d11b      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2b10      	cmp	r3, #16
 8001f70:	d111      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <HAL_ADC_ConfigChannel+0x23c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a10      	ldr	r2, [pc, #64]	@ (8001fb8 <HAL_ADC_ConfigChannel+0x240>)
 8001f78:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7c:	0c9a      	lsrs	r2, r3, #18
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001f88:	e002      	b.n	8001f90 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f9      	bne.n	8001f8a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	40012300 	.word	0x40012300
 8001fb0:	40012000 	.word	0x40012000
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	431bde83 	.word	0x431bde83

08001fbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fc4:	4b79      	ldr	r3, [pc, #484]	@ (80021ac <ADC_Init+0x1f0>)
 8001fc6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ff0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6859      	ldr	r1, [r3, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	691b      	ldr	r3, [r3, #16]
 8001ffc:	021a      	lsls	r2, r3, #8
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002014:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6859      	ldr	r1, [r3, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	430a      	orrs	r2, r1
 8002026:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002036:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6899      	ldr	r1, [r3, #8]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68da      	ldr	r2, [r3, #12]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204e:	4a58      	ldr	r2, [pc, #352]	@ (80021b0 <ADC_Init+0x1f4>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d022      	beq.n	800209a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002062:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6899      	ldr	r1, [r3, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002084:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6899      	ldr	r1, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	430a      	orrs	r2, r1
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	e00f      	b.n	80020ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020b8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 0202 	bic.w	r2, r2, #2
 80020c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6899      	ldr	r1, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	7e1b      	ldrb	r3, [r3, #24]
 80020d4:	005a      	lsls	r2, r3, #1
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d01b      	beq.n	8002120 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020f6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002106:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6859      	ldr	r1, [r3, #4]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002112:	3b01      	subs	r3, #1
 8002114:	035a      	lsls	r2, r3, #13
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	e007      	b.n	8002130 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800212e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800213e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	3b01      	subs	r3, #1
 800214c:	051a      	lsls	r2, r3, #20
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	430a      	orrs	r2, r1
 8002154:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002164:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6899      	ldr	r1, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002172:	025a      	lsls	r2, r3, #9
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800218a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6899      	ldr	r1, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	029a      	lsls	r2, r3, #10
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	430a      	orrs	r2, r1
 800219e:	609a      	str	r2, [r3, #8]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	40012300 	.word	0x40012300
 80021b0:	0f000001 	.word	0x0f000001

080021b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <__NVIC_SetPriorityGrouping>:
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021e4:	4013      	ands	r3, r2
 80021e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021fa:	4a04      	ldr	r2, [pc, #16]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	60d3      	str	r3, [r2, #12]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <__NVIC_GetPriorityGrouping>:
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002214:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <__NVIC_GetPriorityGrouping+0x18>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	0a1b      	lsrs	r3, r3, #8
 800221a:	f003 0307 	and.w	r3, r3, #7
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <__NVIC_EnableIRQ>:
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223a:	2b00      	cmp	r3, #0
 800223c:	db0b      	blt.n	8002256 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	f003 021f 	and.w	r2, r3, #31
 8002244:	4907      	ldr	r1, [pc, #28]	@ (8002264 <__NVIC_EnableIRQ+0x38>)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	095b      	lsrs	r3, r3, #5
 800224c:	2001      	movs	r0, #1
 800224e:	fa00 f202 	lsl.w	r2, r0, r2
 8002252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	e000e100 	.word	0xe000e100

08002268 <__NVIC_SetPriority>:
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	6039      	str	r1, [r7, #0]
 8002272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002278:	2b00      	cmp	r3, #0
 800227a:	db0a      	blt.n	8002292 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	b2da      	uxtb	r2, r3
 8002280:	490c      	ldr	r1, [pc, #48]	@ (80022b4 <__NVIC_SetPriority+0x4c>)
 8002282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002286:	0112      	lsls	r2, r2, #4
 8002288:	b2d2      	uxtb	r2, r2
 800228a:	440b      	add	r3, r1
 800228c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002290:	e00a      	b.n	80022a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	b2da      	uxtb	r2, r3
 8002296:	4908      	ldr	r1, [pc, #32]	@ (80022b8 <__NVIC_SetPriority+0x50>)
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	3b04      	subs	r3, #4
 80022a0:	0112      	lsls	r2, r2, #4
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	440b      	add	r3, r1
 80022a6:	761a      	strb	r2, [r3, #24]
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	e000e100 	.word	0xe000e100
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <NVIC_EncodePriority>:
{
 80022bc:	b480      	push	{r7}
 80022be:	b089      	sub	sp, #36	@ 0x24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	f1c3 0307 	rsb	r3, r3, #7
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	bf28      	it	cs
 80022da:	2304      	movcs	r3, #4
 80022dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3304      	adds	r3, #4
 80022e2:	2b06      	cmp	r3, #6
 80022e4:	d902      	bls.n	80022ec <NVIC_EncodePriority+0x30>
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	3b03      	subs	r3, #3
 80022ea:	e000      	b.n	80022ee <NVIC_EncodePriority+0x32>
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f0:	f04f 32ff 	mov.w	r2, #4294967295
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43da      	mvns	r2, r3
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	401a      	ands	r2, r3
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002304:	f04f 31ff 	mov.w	r1, #4294967295
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	fa01 f303 	lsl.w	r3, r1, r3
 800230e:	43d9      	mvns	r1, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002314:	4313      	orrs	r3, r2
}
 8002316:	4618      	mov	r0, r3
 8002318:	3724      	adds	r7, #36	@ 0x24
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
	...

08002324 <SysTick_Config>:
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3b01      	subs	r3, #1
 8002330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002334:	d301      	bcc.n	800233a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002336:	2301      	movs	r3, #1
 8002338:	e00f      	b.n	800235a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800233a:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <SysTick_Config+0x40>)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3b01      	subs	r3, #1
 8002340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002342:	210f      	movs	r1, #15
 8002344:	f04f 30ff 	mov.w	r0, #4294967295
 8002348:	f7ff ff8e 	bl	8002268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800234c:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <SysTick_Config+0x40>)
 800234e:	2200      	movs	r2, #0
 8002350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002352:	4b04      	ldr	r3, [pc, #16]	@ (8002364 <SysTick_Config+0x40>)
 8002354:	2207      	movs	r2, #7
 8002356:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	e000e010 	.word	0xe000e010

08002368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff ff29 	bl	80021c8 <__NVIC_SetPriorityGrouping>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800237e:	b580      	push	{r7, lr}
 8002380:	b086      	sub	sp, #24
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607a      	str	r2, [r7, #4]
 800238a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002390:	f7ff ff3e 	bl	8002210 <__NVIC_GetPriorityGrouping>
 8002394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68b9      	ldr	r1, [r7, #8]
 800239a:	6978      	ldr	r0, [r7, #20]
 800239c:	f7ff ff8e 	bl	80022bc <NVIC_EncodePriority>
 80023a0:	4602      	mov	r2, r0
 80023a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff ff5d 	bl	8002268 <__NVIC_SetPriority>
}
 80023ae:	bf00      	nop
 80023b0:	3718      	adds	r7, #24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	4603      	mov	r3, r0
 80023be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ff31 	bl	800222c <__NVIC_EnableIRQ>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7ff ffa2 	bl	8002324 <SysTick_Config>
 80023e0:	4603      	mov	r3, r0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b089      	sub	sp, #36	@ 0x24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023fe:	2300      	movs	r3, #0
 8002400:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
 8002406:	e16b      	b.n	80026e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002408:	2201      	movs	r2, #1
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	4013      	ands	r3, r2
 800241a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	429a      	cmp	r2, r3
 8002422:	f040 815a 	bne.w	80026da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 0303 	and.w	r3, r3, #3
 800242e:	2b01      	cmp	r3, #1
 8002430:	d005      	beq.n	800243e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800243a:	2b02      	cmp	r3, #2
 800243c:	d130      	bne.n	80024a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	2203      	movs	r2, #3
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	43db      	mvns	r3, r3
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	4013      	ands	r3, r2
 8002454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	68da      	ldr	r2, [r3, #12]
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4313      	orrs	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002474:	2201      	movs	r2, #1
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	091b      	lsrs	r3, r3, #4
 800248a:	f003 0201 	and.w	r2, r3, #1
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4313      	orrs	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	2b03      	cmp	r3, #3
 80024aa:	d017      	beq.n	80024dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	2203      	movs	r2, #3
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 0303 	and.w	r3, r3, #3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d123      	bne.n	8002530 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	08da      	lsrs	r2, r3, #3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3208      	adds	r2, #8
 80024f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	220f      	movs	r2, #15
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43db      	mvns	r3, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4313      	orrs	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	08da      	lsrs	r2, r3, #3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	3208      	adds	r2, #8
 800252a:	69b9      	ldr	r1, [r7, #24]
 800252c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	2203      	movs	r2, #3
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	4013      	ands	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f003 0203 	and.w	r2, r3, #3
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4313      	orrs	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 80b4 	beq.w	80026da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	4b60      	ldr	r3, [pc, #384]	@ (80026f8 <HAL_GPIO_Init+0x30c>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4a5f      	ldr	r2, [pc, #380]	@ (80026f8 <HAL_GPIO_Init+0x30c>)
 800257c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002580:	6453      	str	r3, [r2, #68]	@ 0x44
 8002582:	4b5d      	ldr	r3, [pc, #372]	@ (80026f8 <HAL_GPIO_Init+0x30c>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800258e:	4a5b      	ldr	r2, [pc, #364]	@ (80026fc <HAL_GPIO_Init+0x310>)
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	089b      	lsrs	r3, r3, #2
 8002594:	3302      	adds	r3, #2
 8002596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	220f      	movs	r2, #15
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	43db      	mvns	r3, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4013      	ands	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a52      	ldr	r2, [pc, #328]	@ (8002700 <HAL_GPIO_Init+0x314>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d02b      	beq.n	8002612 <HAL_GPIO_Init+0x226>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a51      	ldr	r2, [pc, #324]	@ (8002704 <HAL_GPIO_Init+0x318>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d025      	beq.n	800260e <HAL_GPIO_Init+0x222>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a50      	ldr	r2, [pc, #320]	@ (8002708 <HAL_GPIO_Init+0x31c>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d01f      	beq.n	800260a <HAL_GPIO_Init+0x21e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4f      	ldr	r2, [pc, #316]	@ (800270c <HAL_GPIO_Init+0x320>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d019      	beq.n	8002606 <HAL_GPIO_Init+0x21a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002710 <HAL_GPIO_Init+0x324>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d013      	beq.n	8002602 <HAL_GPIO_Init+0x216>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4d      	ldr	r2, [pc, #308]	@ (8002714 <HAL_GPIO_Init+0x328>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d00d      	beq.n	80025fe <HAL_GPIO_Init+0x212>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002718 <HAL_GPIO_Init+0x32c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d007      	beq.n	80025fa <HAL_GPIO_Init+0x20e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4b      	ldr	r2, [pc, #300]	@ (800271c <HAL_GPIO_Init+0x330>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d101      	bne.n	80025f6 <HAL_GPIO_Init+0x20a>
 80025f2:	2307      	movs	r3, #7
 80025f4:	e00e      	b.n	8002614 <HAL_GPIO_Init+0x228>
 80025f6:	2308      	movs	r3, #8
 80025f8:	e00c      	b.n	8002614 <HAL_GPIO_Init+0x228>
 80025fa:	2306      	movs	r3, #6
 80025fc:	e00a      	b.n	8002614 <HAL_GPIO_Init+0x228>
 80025fe:	2305      	movs	r3, #5
 8002600:	e008      	b.n	8002614 <HAL_GPIO_Init+0x228>
 8002602:	2304      	movs	r3, #4
 8002604:	e006      	b.n	8002614 <HAL_GPIO_Init+0x228>
 8002606:	2303      	movs	r3, #3
 8002608:	e004      	b.n	8002614 <HAL_GPIO_Init+0x228>
 800260a:	2302      	movs	r3, #2
 800260c:	e002      	b.n	8002614 <HAL_GPIO_Init+0x228>
 800260e:	2301      	movs	r3, #1
 8002610:	e000      	b.n	8002614 <HAL_GPIO_Init+0x228>
 8002612:	2300      	movs	r3, #0
 8002614:	69fa      	ldr	r2, [r7, #28]
 8002616:	f002 0203 	and.w	r2, r2, #3
 800261a:	0092      	lsls	r2, r2, #2
 800261c:	4093      	lsls	r3, r2
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4313      	orrs	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002624:	4935      	ldr	r1, [pc, #212]	@ (80026fc <HAL_GPIO_Init+0x310>)
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	089b      	lsrs	r3, r3, #2
 800262a:	3302      	adds	r3, #2
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002632:	4b3b      	ldr	r3, [pc, #236]	@ (8002720 <HAL_GPIO_Init+0x334>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	43db      	mvns	r3, r3
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	4013      	ands	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	4313      	orrs	r3, r2
 8002654:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002656:	4a32      	ldr	r2, [pc, #200]	@ (8002720 <HAL_GPIO_Init+0x334>)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800265c:	4b30      	ldr	r3, [pc, #192]	@ (8002720 <HAL_GPIO_Init+0x334>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	43db      	mvns	r3, r3
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	4013      	ands	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d003      	beq.n	8002680 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002680:	4a27      	ldr	r2, [pc, #156]	@ (8002720 <HAL_GPIO_Init+0x334>)
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002686:	4b26      	ldr	r3, [pc, #152]	@ (8002720 <HAL_GPIO_Init+0x334>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	43db      	mvns	r3, r3
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	4013      	ands	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002720 <HAL_GPIO_Init+0x334>)
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002720 <HAL_GPIO_Init+0x334>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	43db      	mvns	r3, r3
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	4013      	ands	r3, r2
 80026be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d003      	beq.n	80026d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026d4:	4a12      	ldr	r2, [pc, #72]	@ (8002720 <HAL_GPIO_Init+0x334>)
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	3301      	adds	r3, #1
 80026de:	61fb      	str	r3, [r7, #28]
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	2b0f      	cmp	r3, #15
 80026e4:	f67f ae90 	bls.w	8002408 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026e8:	bf00      	nop
 80026ea:	bf00      	nop
 80026ec:	3724      	adds	r7, #36	@ 0x24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40023800 	.word	0x40023800
 80026fc:	40013800 	.word	0x40013800
 8002700:	40020000 	.word	0x40020000
 8002704:	40020400 	.word	0x40020400
 8002708:	40020800 	.word	0x40020800
 800270c:	40020c00 	.word	0x40020c00
 8002710:	40021000 	.word	0x40021000
 8002714:	40021400 	.word	0x40021400
 8002718:	40021800 	.word	0x40021800
 800271c:	40021c00 	.word	0x40021c00
 8002720:	40013c00 	.word	0x40013c00

08002724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	460b      	mov	r3, r1
 800272e:	807b      	strh	r3, [r7, #2]
 8002730:	4613      	mov	r3, r2
 8002732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002734:	787b      	ldrb	r3, [r7, #1]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800273a:	887a      	ldrh	r2, [r7, #2]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002740:	e003      	b.n	800274a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002742:	887b      	ldrh	r3, [r7, #2]
 8002744:	041a      	lsls	r2, r3, #16
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	619a      	str	r2, [r3, #24]
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002756:	b480      	push	{r7}
 8002758:	b085      	sub	sp, #20
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	460b      	mov	r3, r1
 8002760:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002768:	887a      	ldrh	r2, [r7, #2]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4013      	ands	r3, r2
 800276e:	041a      	lsls	r2, r3, #16
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	43d9      	mvns	r1, r3
 8002774:	887b      	ldrh	r3, [r7, #2]
 8002776:	400b      	ands	r3, r1
 8002778:	431a      	orrs	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	619a      	str	r2, [r3, #24]
}
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e267      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d075      	beq.n	8002896 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027aa:	4b88      	ldr	r3, [pc, #544]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f003 030c 	and.w	r3, r3, #12
 80027b2:	2b04      	cmp	r3, #4
 80027b4:	d00c      	beq.n	80027d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027b6:	4b85      	ldr	r3, [pc, #532]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d112      	bne.n	80027e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027c2:	4b82      	ldr	r3, [pc, #520]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027ce:	d10b      	bne.n	80027e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d0:	4b7e      	ldr	r3, [pc, #504]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d05b      	beq.n	8002894 <HAL_RCC_OscConfig+0x108>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d157      	bne.n	8002894 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e242      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027f0:	d106      	bne.n	8002800 <HAL_RCC_OscConfig+0x74>
 80027f2:	4b76      	ldr	r3, [pc, #472]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a75      	ldr	r2, [pc, #468]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80027f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027fc:	6013      	str	r3, [r2, #0]
 80027fe:	e01d      	b.n	800283c <HAL_RCC_OscConfig+0xb0>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002808:	d10c      	bne.n	8002824 <HAL_RCC_OscConfig+0x98>
 800280a:	4b70      	ldr	r3, [pc, #448]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a6f      	ldr	r2, [pc, #444]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002810:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	4b6d      	ldr	r3, [pc, #436]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a6c      	ldr	r2, [pc, #432]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 800281c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	e00b      	b.n	800283c <HAL_RCC_OscConfig+0xb0>
 8002824:	4b69      	ldr	r3, [pc, #420]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a68      	ldr	r2, [pc, #416]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 800282a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	4b66      	ldr	r3, [pc, #408]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a65      	ldr	r2, [pc, #404]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002836:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800283a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d013      	beq.n	800286c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002844:	f7ff f814 	bl	8001870 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800284c:	f7ff f810 	bl	8001870 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	@ 0x64
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e207      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285e:	4b5b      	ldr	r3, [pc, #364]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0xc0>
 800286a:	e014      	b.n	8002896 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7ff f800 	bl	8001870 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002874:	f7fe fffc 	bl	8001870 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b64      	cmp	r3, #100	@ 0x64
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e1f3      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002886:	4b51      	ldr	r3, [pc, #324]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0xe8>
 8002892:	e000      	b.n	8002896 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d063      	beq.n	800296a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028a2:	4b4a      	ldr	r3, [pc, #296]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 030c 	and.w	r3, r3, #12
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00b      	beq.n	80028c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ae:	4b47      	ldr	r3, [pc, #284]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028b6:	2b08      	cmp	r3, #8
 80028b8:	d11c      	bne.n	80028f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ba:	4b44      	ldr	r3, [pc, #272]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d116      	bne.n	80028f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c6:	4b41      	ldr	r3, [pc, #260]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <HAL_RCC_OscConfig+0x152>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e1c7      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028de:	4b3b      	ldr	r3, [pc, #236]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	4937      	ldr	r1, [pc, #220]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f2:	e03a      	b.n	800296a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d020      	beq.n	800293e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028fc:	4b34      	ldr	r3, [pc, #208]	@ (80029d0 <HAL_RCC_OscConfig+0x244>)
 80028fe:	2201      	movs	r2, #1
 8002900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002902:	f7fe ffb5 	bl	8001870 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800290a:	f7fe ffb1 	bl	8001870 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e1a8      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291c:	4b2b      	ldr	r3, [pc, #172]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0f0      	beq.n	800290a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b28      	ldr	r3, [pc, #160]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4925      	ldr	r1, [pc, #148]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002938:	4313      	orrs	r3, r2
 800293a:	600b      	str	r3, [r1, #0]
 800293c:	e015      	b.n	800296a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293e:	4b24      	ldr	r3, [pc, #144]	@ (80029d0 <HAL_RCC_OscConfig+0x244>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe ff94 	bl	8001870 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7fe ff90 	bl	8001870 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e187      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295e:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d036      	beq.n	80029e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d016      	beq.n	80029ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800297e:	4b15      	ldr	r3, [pc, #84]	@ (80029d4 <HAL_RCC_OscConfig+0x248>)
 8002980:	2201      	movs	r2, #1
 8002982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002984:	f7fe ff74 	bl	8001870 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7fe ff70 	bl	8001870 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e167      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299e:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <HAL_RCC_OscConfig+0x240>)
 80029a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x200>
 80029aa:	e01b      	b.n	80029e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ac:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <HAL_RCC_OscConfig+0x248>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b2:	f7fe ff5d 	bl	8001870 <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b8:	e00e      	b.n	80029d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ba:	f7fe ff59 	bl	8001870 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d907      	bls.n	80029d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e150      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
 80029cc:	40023800 	.word	0x40023800
 80029d0:	42470000 	.word	0x42470000
 80029d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d8:	4b88      	ldr	r3, [pc, #544]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 80029da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1ea      	bne.n	80029ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 8097 	beq.w	8002b20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029f2:	2300      	movs	r3, #0
 80029f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029f6:	4b81      	ldr	r3, [pc, #516]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10f      	bne.n	8002a22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]
 8002a06:	4b7d      	ldr	r3, [pc, #500]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	4a7c      	ldr	r2, [pc, #496]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a12:	4b7a      	ldr	r3, [pc, #488]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1a:	60bb      	str	r3, [r7, #8]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a22:	4b77      	ldr	r3, [pc, #476]	@ (8002c00 <HAL_RCC_OscConfig+0x474>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d118      	bne.n	8002a60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a2e:	4b74      	ldr	r3, [pc, #464]	@ (8002c00 <HAL_RCC_OscConfig+0x474>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a73      	ldr	r2, [pc, #460]	@ (8002c00 <HAL_RCC_OscConfig+0x474>)
 8002a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a3a:	f7fe ff19 	bl	8001870 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a40:	e008      	b.n	8002a54 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a42:	f7fe ff15 	bl	8001870 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e10c      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	4b6a      	ldr	r3, [pc, #424]	@ (8002c00 <HAL_RCC_OscConfig+0x474>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d0f0      	beq.n	8002a42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0x2ea>
 8002a68:	4b64      	ldr	r3, [pc, #400]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6c:	4a63      	ldr	r2, [pc, #396]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a74:	e01c      	b.n	8002ab0 <HAL_RCC_OscConfig+0x324>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b05      	cmp	r3, #5
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x30c>
 8002a7e:	4b5f      	ldr	r3, [pc, #380]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a82:	4a5e      	ldr	r2, [pc, #376]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a84:	f043 0304 	orr.w	r3, r3, #4
 8002a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a8a:	4b5c      	ldr	r3, [pc, #368]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8e:	4a5b      	ldr	r2, [pc, #364]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a96:	e00b      	b.n	8002ab0 <HAL_RCC_OscConfig+0x324>
 8002a98:	4b58      	ldr	r3, [pc, #352]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9c:	4a57      	ldr	r2, [pc, #348]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002a9e:	f023 0301 	bic.w	r3, r3, #1
 8002aa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa4:	4b55      	ldr	r3, [pc, #340]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa8:	4a54      	ldr	r2, [pc, #336]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002aaa:	f023 0304 	bic.w	r3, r3, #4
 8002aae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d015      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab8:	f7fe feda 	bl	8001870 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002abe:	e00a      	b.n	8002ad6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac0:	f7fe fed6 	bl	8001870 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e0cb      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad6:	4b49      	ldr	r3, [pc, #292]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0ee      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x334>
 8002ae2:	e014      	b.n	8002b0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fec4 	bl	8001870 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aec:	f7fe fec0 	bl	8001870 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e0b5      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b02:	4b3e      	ldr	r3, [pc, #248]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1ee      	bne.n	8002aec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b0e:	7dfb      	ldrb	r3, [r7, #23]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d105      	bne.n	8002b20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b14:	4b39      	ldr	r3, [pc, #228]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	4a38      	ldr	r2, [pc, #224]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 80a1 	beq.w	8002c6c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b2a:	4b34      	ldr	r3, [pc, #208]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d05c      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d141      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b3e:	4b31      	ldr	r3, [pc, #196]	@ (8002c04 <HAL_RCC_OscConfig+0x478>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b44:	f7fe fe94 	bl	8001870 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7fe fe90 	bl	8001870 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e087      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5e:	4b27      	ldr	r3, [pc, #156]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69da      	ldr	r2, [r3, #28]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	431a      	orrs	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b78:	019b      	lsls	r3, r3, #6
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b80:	085b      	lsrs	r3, r3, #1
 8002b82:	3b01      	subs	r3, #1
 8002b84:	041b      	lsls	r3, r3, #16
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8c:	061b      	lsls	r3, r3, #24
 8002b8e:	491b      	ldr	r1, [pc, #108]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b94:	4b1b      	ldr	r3, [pc, #108]	@ (8002c04 <HAL_RCC_OscConfig+0x478>)
 8002b96:	2201      	movs	r2, #1
 8002b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9a:	f7fe fe69 	bl	8001870 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba2:	f7fe fe65 	bl	8001870 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e05c      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bb4:	4b11      	ldr	r3, [pc, #68]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0f0      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x416>
 8002bc0:	e054      	b.n	8002c6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc2:	4b10      	ldr	r3, [pc, #64]	@ (8002c04 <HAL_RCC_OscConfig+0x478>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc8:	f7fe fe52 	bl	8001870 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd0:	f7fe fe4e 	bl	8001870 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e045      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002be2:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <HAL_RCC_OscConfig+0x470>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1f0      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x444>
 8002bee:	e03d      	b.n	8002c6c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d107      	bne.n	8002c08 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e038      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40007000 	.word	0x40007000
 8002c04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c08:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <HAL_RCC_OscConfig+0x4ec>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d028      	beq.n	8002c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d121      	bne.n	8002c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d11a      	bne.n	8002c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c38:	4013      	ands	r3, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d111      	bne.n	8002c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c4e:	085b      	lsrs	r3, r3, #1
 8002c50:	3b01      	subs	r3, #1
 8002c52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d107      	bne.n	8002c68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d001      	beq.n	8002c6c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3718      	adds	r7, #24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	40023800 	.word	0x40023800

08002c7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e0cc      	b.n	8002e2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c90:	4b68      	ldr	r3, [pc, #416]	@ (8002e34 <HAL_RCC_ClockConfig+0x1b8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d90c      	bls.n	8002cb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9e:	4b65      	ldr	r3, [pc, #404]	@ (8002e34 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca6:	4b63      	ldr	r3, [pc, #396]	@ (8002e34 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d001      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e0b8      	b.n	8002e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d020      	beq.n	8002d06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d005      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cd0:	4b59      	ldr	r3, [pc, #356]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	4a58      	ldr	r2, [pc, #352]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002cda:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0308 	and.w	r3, r3, #8
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d005      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ce8:	4b53      	ldr	r3, [pc, #332]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	4a52      	ldr	r2, [pc, #328]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002cee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002cf2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf4:	4b50      	ldr	r3, [pc, #320]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	494d      	ldr	r1, [pc, #308]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d044      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d107      	bne.n	8002d2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1a:	4b47      	ldr	r3, [pc, #284]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d119      	bne.n	8002d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e07f      	b.n	8002e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d003      	beq.n	8002d3a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d36:	2b03      	cmp	r3, #3
 8002d38:	d107      	bne.n	8002d4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d3a:	4b3f      	ldr	r3, [pc, #252]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d109      	bne.n	8002d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e06f      	b.n	8002e2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d4a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e067      	b.n	8002e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d5a:	4b37      	ldr	r3, [pc, #220]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f023 0203 	bic.w	r2, r3, #3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	4934      	ldr	r1, [pc, #208]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d6c:	f7fe fd80 	bl	8001870 <HAL_GetTick>
 8002d70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d72:	e00a      	b.n	8002d8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d74:	f7fe fd7c 	bl	8001870 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e04f      	b.n	8002e2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f003 020c 	and.w	r2, r3, #12
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d1eb      	bne.n	8002d74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d9c:	4b25      	ldr	r3, [pc, #148]	@ (8002e34 <HAL_RCC_ClockConfig+0x1b8>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d20c      	bcs.n	8002dc4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002daa:	4b22      	ldr	r3, [pc, #136]	@ (8002e34 <HAL_RCC_ClockConfig+0x1b8>)
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db2:	4b20      	ldr	r3, [pc, #128]	@ (8002e34 <HAL_RCC_ClockConfig+0x1b8>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e032      	b.n	8002e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0304 	and.w	r3, r3, #4
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d008      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dd0:	4b19      	ldr	r3, [pc, #100]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	4916      	ldr	r1, [pc, #88]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d009      	beq.n	8002e02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dee:	4b12      	ldr	r3, [pc, #72]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	490e      	ldr	r1, [pc, #56]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e02:	f000 f821 	bl	8002e48 <HAL_RCC_GetSysClockFreq>
 8002e06:	4602      	mov	r2, r0
 8002e08:	4b0b      	ldr	r3, [pc, #44]	@ (8002e38 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	091b      	lsrs	r3, r3, #4
 8002e0e:	f003 030f 	and.w	r3, r3, #15
 8002e12:	490a      	ldr	r1, [pc, #40]	@ (8002e3c <HAL_RCC_ClockConfig+0x1c0>)
 8002e14:	5ccb      	ldrb	r3, [r1, r3]
 8002e16:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1a:	4a09      	ldr	r2, [pc, #36]	@ (8002e40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e1e:	4b09      	ldr	r3, [pc, #36]	@ (8002e44 <HAL_RCC_ClockConfig+0x1c8>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fce0 	bl	80017e8 <HAL_InitTick>

  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40023c00 	.word	0x40023c00
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	08006078 	.word	0x08006078
 8002e40:	20000000 	.word	0x20000000
 8002e44:	20000004 	.word	0x20000004

08002e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e4c:	b094      	sub	sp, #80	@ 0x50
 8002e4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e54:	2300      	movs	r3, #0
 8002e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e60:	4b79      	ldr	r3, [pc, #484]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 030c 	and.w	r3, r3, #12
 8002e68:	2b08      	cmp	r3, #8
 8002e6a:	d00d      	beq.n	8002e88 <HAL_RCC_GetSysClockFreq+0x40>
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	f200 80e1 	bhi.w	8003034 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d002      	beq.n	8002e7c <HAL_RCC_GetSysClockFreq+0x34>
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d003      	beq.n	8002e82 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e7a:	e0db      	b.n	8003034 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e7c:	4b73      	ldr	r3, [pc, #460]	@ (800304c <HAL_RCC_GetSysClockFreq+0x204>)
 8002e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e80:	e0db      	b.n	800303a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e82:	4b73      	ldr	r3, [pc, #460]	@ (8003050 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e84:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e86:	e0d8      	b.n	800303a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e88:	4b6f      	ldr	r3, [pc, #444]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e90:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e92:	4b6d      	ldr	r3, [pc, #436]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d063      	beq.n	8002f66 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e9e:	4b6a      	ldr	r3, [pc, #424]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	099b      	lsrs	r3, r3, #6
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ea8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002eb6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002eba:	4622      	mov	r2, r4
 8002ebc:	462b      	mov	r3, r5
 8002ebe:	f04f 0000 	mov.w	r0, #0
 8002ec2:	f04f 0100 	mov.w	r1, #0
 8002ec6:	0159      	lsls	r1, r3, #5
 8002ec8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ecc:	0150      	lsls	r0, r2, #5
 8002ece:	4602      	mov	r2, r0
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	4621      	mov	r1, r4
 8002ed4:	1a51      	subs	r1, r2, r1
 8002ed6:	6139      	str	r1, [r7, #16]
 8002ed8:	4629      	mov	r1, r5
 8002eda:	eb63 0301 	sbc.w	r3, r3, r1
 8002ede:	617b      	str	r3, [r7, #20]
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	f04f 0300 	mov.w	r3, #0
 8002ee8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002eec:	4659      	mov	r1, fp
 8002eee:	018b      	lsls	r3, r1, #6
 8002ef0:	4651      	mov	r1, sl
 8002ef2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ef6:	4651      	mov	r1, sl
 8002ef8:	018a      	lsls	r2, r1, #6
 8002efa:	4651      	mov	r1, sl
 8002efc:	ebb2 0801 	subs.w	r8, r2, r1
 8002f00:	4659      	mov	r1, fp
 8002f02:	eb63 0901 	sbc.w	r9, r3, r1
 8002f06:	f04f 0200 	mov.w	r2, #0
 8002f0a:	f04f 0300 	mov.w	r3, #0
 8002f0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f1a:	4690      	mov	r8, r2
 8002f1c:	4699      	mov	r9, r3
 8002f1e:	4623      	mov	r3, r4
 8002f20:	eb18 0303 	adds.w	r3, r8, r3
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	462b      	mov	r3, r5
 8002f28:	eb49 0303 	adc.w	r3, r9, r3
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	f04f 0200 	mov.w	r2, #0
 8002f32:	f04f 0300 	mov.w	r3, #0
 8002f36:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f3a:	4629      	mov	r1, r5
 8002f3c:	024b      	lsls	r3, r1, #9
 8002f3e:	4621      	mov	r1, r4
 8002f40:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f44:	4621      	mov	r1, r4
 8002f46:	024a      	lsls	r2, r1, #9
 8002f48:	4610      	mov	r0, r2
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f4e:	2200      	movs	r2, #0
 8002f50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f58:	f7fd fe76 	bl	8000c48 <__aeabi_uldivmod>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	460b      	mov	r3, r1
 8002f60:	4613      	mov	r3, r2
 8002f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f64:	e058      	b.n	8003018 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f66:	4b38      	ldr	r3, [pc, #224]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	099b      	lsrs	r3, r3, #6
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	4618      	mov	r0, r3
 8002f70:	4611      	mov	r1, r2
 8002f72:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f76:	623b      	str	r3, [r7, #32]
 8002f78:	2300      	movs	r3, #0
 8002f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f80:	4642      	mov	r2, r8
 8002f82:	464b      	mov	r3, r9
 8002f84:	f04f 0000 	mov.w	r0, #0
 8002f88:	f04f 0100 	mov.w	r1, #0
 8002f8c:	0159      	lsls	r1, r3, #5
 8002f8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f92:	0150      	lsls	r0, r2, #5
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4641      	mov	r1, r8
 8002f9a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f9e:	4649      	mov	r1, r9
 8002fa0:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002fb0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002fb4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002fb8:	ebb2 040a 	subs.w	r4, r2, sl
 8002fbc:	eb63 050b 	sbc.w	r5, r3, fp
 8002fc0:	f04f 0200 	mov.w	r2, #0
 8002fc4:	f04f 0300 	mov.w	r3, #0
 8002fc8:	00eb      	lsls	r3, r5, #3
 8002fca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fce:	00e2      	lsls	r2, r4, #3
 8002fd0:	4614      	mov	r4, r2
 8002fd2:	461d      	mov	r5, r3
 8002fd4:	4643      	mov	r3, r8
 8002fd6:	18e3      	adds	r3, r4, r3
 8002fd8:	603b      	str	r3, [r7, #0]
 8002fda:	464b      	mov	r3, r9
 8002fdc:	eb45 0303 	adc.w	r3, r5, r3
 8002fe0:	607b      	str	r3, [r7, #4]
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	f04f 0300 	mov.w	r3, #0
 8002fea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fee:	4629      	mov	r1, r5
 8002ff0:	028b      	lsls	r3, r1, #10
 8002ff2:	4621      	mov	r1, r4
 8002ff4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ff8:	4621      	mov	r1, r4
 8002ffa:	028a      	lsls	r2, r1, #10
 8002ffc:	4610      	mov	r0, r2
 8002ffe:	4619      	mov	r1, r3
 8003000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003002:	2200      	movs	r2, #0
 8003004:	61bb      	str	r3, [r7, #24]
 8003006:	61fa      	str	r2, [r7, #28]
 8003008:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800300c:	f7fd fe1c 	bl	8000c48 <__aeabi_uldivmod>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4613      	mov	r3, r2
 8003016:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003018:	4b0b      	ldr	r3, [pc, #44]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x200>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	0c1b      	lsrs	r3, r3, #16
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	3301      	adds	r3, #1
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003028:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800302a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800302c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003030:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003032:	e002      	b.n	800303a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003034:	4b05      	ldr	r3, [pc, #20]	@ (800304c <HAL_RCC_GetSysClockFreq+0x204>)
 8003036:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003038:	bf00      	nop
    }
  }
  return sysclockfreq;
 800303a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800303c:	4618      	mov	r0, r3
 800303e:	3750      	adds	r7, #80	@ 0x50
 8003040:	46bd      	mov	sp, r7
 8003042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003046:	bf00      	nop
 8003048:	40023800 	.word	0x40023800
 800304c:	00f42400 	.word	0x00f42400
 8003050:	007a1200 	.word	0x007a1200

08003054 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e01c      	b.n	80030a0 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	795b      	ldrb	r3, [r3, #5]
 800306a:	b2db      	uxtb	r3, r3
 800306c:	2b00      	cmp	r3, #0
 800306e:	d105      	bne.n	800307c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7fe f9a0 	bl	80013bc <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2202      	movs	r2, #2
 8003080:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0204 	orr.w	r2, r2, #4
 8003090:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e041      	b.n	800313e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d106      	bne.n	80030d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fe fb1e 	bl	8001710 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3304      	adds	r3, #4
 80030e4:	4619      	mov	r1, r3
 80030e6:	4610      	mov	r0, r2
 80030e8:	f000 f95e 	bl	80033a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b01      	cmp	r3, #1
 800315a:	d001      	beq.n	8003160 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e046      	b.n	80031ee <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2202      	movs	r2, #2
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a23      	ldr	r2, [pc, #140]	@ (80031fc <HAL_TIM_Base_Start+0xb4>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d022      	beq.n	80031b8 <HAL_TIM_Base_Start+0x70>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800317a:	d01d      	beq.n	80031b8 <HAL_TIM_Base_Start+0x70>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a1f      	ldr	r2, [pc, #124]	@ (8003200 <HAL_TIM_Base_Start+0xb8>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d018      	beq.n	80031b8 <HAL_TIM_Base_Start+0x70>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a1e      	ldr	r2, [pc, #120]	@ (8003204 <HAL_TIM_Base_Start+0xbc>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d013      	beq.n	80031b8 <HAL_TIM_Base_Start+0x70>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a1c      	ldr	r2, [pc, #112]	@ (8003208 <HAL_TIM_Base_Start+0xc0>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d00e      	beq.n	80031b8 <HAL_TIM_Base_Start+0x70>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a1b      	ldr	r2, [pc, #108]	@ (800320c <HAL_TIM_Base_Start+0xc4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d009      	beq.n	80031b8 <HAL_TIM_Base_Start+0x70>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a19      	ldr	r2, [pc, #100]	@ (8003210 <HAL_TIM_Base_Start+0xc8>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d004      	beq.n	80031b8 <HAL_TIM_Base_Start+0x70>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a18      	ldr	r2, [pc, #96]	@ (8003214 <HAL_TIM_Base_Start+0xcc>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d111      	bne.n	80031dc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b06      	cmp	r3, #6
 80031c8:	d010      	beq.n	80031ec <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f042 0201 	orr.w	r2, r2, #1
 80031d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031da:	e007      	b.n	80031ec <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f042 0201 	orr.w	r2, r2, #1
 80031ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	40010000 	.word	0x40010000
 8003200:	40000400 	.word	0x40000400
 8003204:	40000800 	.word	0x40000800
 8003208:	40000c00 	.word	0x40000c00
 800320c:	40010400 	.word	0x40010400
 8003210:	40014000 	.word	0x40014000
 8003214:	40001800 	.word	0x40001800

08003218 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003222:	2300      	movs	r3, #0
 8003224:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800322c:	2b01      	cmp	r3, #1
 800322e:	d101      	bne.n	8003234 <HAL_TIM_ConfigClockSource+0x1c>
 8003230:	2302      	movs	r3, #2
 8003232:	e0b4      	b.n	800339e <HAL_TIM_ConfigClockSource+0x186>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2202      	movs	r2, #2
 8003240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003252:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800325a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800326c:	d03e      	beq.n	80032ec <HAL_TIM_ConfigClockSource+0xd4>
 800326e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003272:	f200 8087 	bhi.w	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 8003276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800327a:	f000 8086 	beq.w	800338a <HAL_TIM_ConfigClockSource+0x172>
 800327e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003282:	d87f      	bhi.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 8003284:	2b70      	cmp	r3, #112	@ 0x70
 8003286:	d01a      	beq.n	80032be <HAL_TIM_ConfigClockSource+0xa6>
 8003288:	2b70      	cmp	r3, #112	@ 0x70
 800328a:	d87b      	bhi.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 800328c:	2b60      	cmp	r3, #96	@ 0x60
 800328e:	d050      	beq.n	8003332 <HAL_TIM_ConfigClockSource+0x11a>
 8003290:	2b60      	cmp	r3, #96	@ 0x60
 8003292:	d877      	bhi.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 8003294:	2b50      	cmp	r3, #80	@ 0x50
 8003296:	d03c      	beq.n	8003312 <HAL_TIM_ConfigClockSource+0xfa>
 8003298:	2b50      	cmp	r3, #80	@ 0x50
 800329a:	d873      	bhi.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 800329c:	2b40      	cmp	r3, #64	@ 0x40
 800329e:	d058      	beq.n	8003352 <HAL_TIM_ConfigClockSource+0x13a>
 80032a0:	2b40      	cmp	r3, #64	@ 0x40
 80032a2:	d86f      	bhi.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 80032a4:	2b30      	cmp	r3, #48	@ 0x30
 80032a6:	d064      	beq.n	8003372 <HAL_TIM_ConfigClockSource+0x15a>
 80032a8:	2b30      	cmp	r3, #48	@ 0x30
 80032aa:	d86b      	bhi.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	d060      	beq.n	8003372 <HAL_TIM_ConfigClockSource+0x15a>
 80032b0:	2b20      	cmp	r3, #32
 80032b2:	d867      	bhi.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d05c      	beq.n	8003372 <HAL_TIM_ConfigClockSource+0x15a>
 80032b8:	2b10      	cmp	r3, #16
 80032ba:	d05a      	beq.n	8003372 <HAL_TIM_ConfigClockSource+0x15a>
 80032bc:	e062      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032ce:	f000 f991 	bl	80035f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	609a      	str	r2, [r3, #8]
      break;
 80032ea:	e04f      	b.n	800338c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032fc:	f000 f97a 	bl	80035f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800330e:	609a      	str	r2, [r3, #8]
      break;
 8003310:	e03c      	b.n	800338c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800331e:	461a      	mov	r2, r3
 8003320:	f000 f8ee 	bl	8003500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2150      	movs	r1, #80	@ 0x50
 800332a:	4618      	mov	r0, r3
 800332c:	f000 f947 	bl	80035be <TIM_ITRx_SetConfig>
      break;
 8003330:	e02c      	b.n	800338c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800333e:	461a      	mov	r2, r3
 8003340:	f000 f90d 	bl	800355e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2160      	movs	r1, #96	@ 0x60
 800334a:	4618      	mov	r0, r3
 800334c:	f000 f937 	bl	80035be <TIM_ITRx_SetConfig>
      break;
 8003350:	e01c      	b.n	800338c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800335e:	461a      	mov	r2, r3
 8003360:	f000 f8ce 	bl	8003500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2140      	movs	r1, #64	@ 0x40
 800336a:	4618      	mov	r0, r3
 800336c:	f000 f927 	bl	80035be <TIM_ITRx_SetConfig>
      break;
 8003370:	e00c      	b.n	800338c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4619      	mov	r1, r3
 800337c:	4610      	mov	r0, r2
 800337e:	f000 f91e 	bl	80035be <TIM_ITRx_SetConfig>
      break;
 8003382:	e003      	b.n	800338c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	73fb      	strb	r3, [r7, #15]
      break;
 8003388:	e000      	b.n	800338c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800338a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800339c:	7bfb      	ldrb	r3, [r7, #15]
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a46      	ldr	r2, [pc, #280]	@ (80034d4 <TIM_Base_SetConfig+0x12c>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d013      	beq.n	80033e8 <TIM_Base_SetConfig+0x40>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033c6:	d00f      	beq.n	80033e8 <TIM_Base_SetConfig+0x40>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a43      	ldr	r2, [pc, #268]	@ (80034d8 <TIM_Base_SetConfig+0x130>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d00b      	beq.n	80033e8 <TIM_Base_SetConfig+0x40>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a42      	ldr	r2, [pc, #264]	@ (80034dc <TIM_Base_SetConfig+0x134>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d007      	beq.n	80033e8 <TIM_Base_SetConfig+0x40>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a41      	ldr	r2, [pc, #260]	@ (80034e0 <TIM_Base_SetConfig+0x138>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d003      	beq.n	80033e8 <TIM_Base_SetConfig+0x40>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a40      	ldr	r2, [pc, #256]	@ (80034e4 <TIM_Base_SetConfig+0x13c>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d108      	bne.n	80033fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a35      	ldr	r2, [pc, #212]	@ (80034d4 <TIM_Base_SetConfig+0x12c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d02b      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003408:	d027      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a32      	ldr	r2, [pc, #200]	@ (80034d8 <TIM_Base_SetConfig+0x130>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d023      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a31      	ldr	r2, [pc, #196]	@ (80034dc <TIM_Base_SetConfig+0x134>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01f      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a30      	ldr	r2, [pc, #192]	@ (80034e0 <TIM_Base_SetConfig+0x138>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01b      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a2f      	ldr	r2, [pc, #188]	@ (80034e4 <TIM_Base_SetConfig+0x13c>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d017      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a2e      	ldr	r2, [pc, #184]	@ (80034e8 <TIM_Base_SetConfig+0x140>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d013      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a2d      	ldr	r2, [pc, #180]	@ (80034ec <TIM_Base_SetConfig+0x144>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00f      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a2c      	ldr	r2, [pc, #176]	@ (80034f0 <TIM_Base_SetConfig+0x148>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d00b      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a2b      	ldr	r2, [pc, #172]	@ (80034f4 <TIM_Base_SetConfig+0x14c>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d007      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a2a      	ldr	r2, [pc, #168]	@ (80034f8 <TIM_Base_SetConfig+0x150>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d003      	beq.n	800345a <TIM_Base_SetConfig+0xb2>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a29      	ldr	r2, [pc, #164]	@ (80034fc <TIM_Base_SetConfig+0x154>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d108      	bne.n	800346c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003460:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	4313      	orrs	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	4313      	orrs	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a10      	ldr	r2, [pc, #64]	@ (80034d4 <TIM_Base_SetConfig+0x12c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d003      	beq.n	80034a0 <TIM_Base_SetConfig+0xf8>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a12      	ldr	r2, [pc, #72]	@ (80034e4 <TIM_Base_SetConfig+0x13c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d103      	bne.n	80034a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d105      	bne.n	80034c6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	f023 0201 	bic.w	r2, r3, #1
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	611a      	str	r2, [r3, #16]
  }
}
 80034c6:	bf00      	nop
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	40010000 	.word	0x40010000
 80034d8:	40000400 	.word	0x40000400
 80034dc:	40000800 	.word	0x40000800
 80034e0:	40000c00 	.word	0x40000c00
 80034e4:	40010400 	.word	0x40010400
 80034e8:	40014000 	.word	0x40014000
 80034ec:	40014400 	.word	0x40014400
 80034f0:	40014800 	.word	0x40014800
 80034f4:	40001800 	.word	0x40001800
 80034f8:	40001c00 	.word	0x40001c00
 80034fc:	40002000 	.word	0x40002000

08003500 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	f023 0201 	bic.w	r2, r3, #1
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800352a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f023 030a 	bic.w	r3, r3, #10
 800353c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800353e:	697a      	ldr	r2, [r7, #20]
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	4313      	orrs	r3, r2
 8003544:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	621a      	str	r2, [r3, #32]
}
 8003552:	bf00      	nop
 8003554:	371c      	adds	r7, #28
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800355e:	b480      	push	{r7}
 8003560:	b087      	sub	sp, #28
 8003562:	af00      	add	r7, sp, #0
 8003564:	60f8      	str	r0, [r7, #12]
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a1b      	ldr	r3, [r3, #32]
 800356e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6a1b      	ldr	r3, [r3, #32]
 8003574:	f023 0210 	bic.w	r2, r3, #16
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003588:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	031b      	lsls	r3, r3, #12
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4313      	orrs	r3, r2
 8003592:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800359a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	621a      	str	r2, [r3, #32]
}
 80035b2:	bf00      	nop
 80035b4:	371c      	adds	r7, #28
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035be:	b480      	push	{r7}
 80035c0:	b085      	sub	sp, #20
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4313      	orrs	r3, r2
 80035dc:	f043 0307 	orr.w	r3, r3, #7
 80035e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	609a      	str	r2, [r3, #8]
}
 80035e8:	bf00      	nop
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b087      	sub	sp, #28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
 8003600:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800360e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	021a      	lsls	r2, r3, #8
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	431a      	orrs	r2, r3
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	4313      	orrs	r3, r2
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	4313      	orrs	r3, r2
 8003620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	609a      	str	r2, [r3, #8]
}
 8003628:	bf00      	nop
 800362a:	371c      	adds	r7, #28
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003644:	2b01      	cmp	r3, #1
 8003646:	d101      	bne.n	800364c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003648:	2302      	movs	r3, #2
 800364a:	e05a      	b.n	8003702 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003672:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	4313      	orrs	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a21      	ldr	r2, [pc, #132]	@ (8003710 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d022      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003698:	d01d      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a1d      	ldr	r2, [pc, #116]	@ (8003714 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d018      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a1b      	ldr	r2, [pc, #108]	@ (8003718 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d013      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a1a      	ldr	r2, [pc, #104]	@ (800371c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d00e      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a18      	ldr	r2, [pc, #96]	@ (8003720 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d009      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a17      	ldr	r2, [pc, #92]	@ (8003724 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d004      	beq.n	80036d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a15      	ldr	r2, [pc, #84]	@ (8003728 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d10c      	bne.n	80036f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3714      	adds	r7, #20
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	40010000 	.word	0x40010000
 8003714:	40000400 	.word	0x40000400
 8003718:	40000800 	.word	0x40000800
 800371c:	40000c00 	.word	0x40000c00
 8003720:	40010400 	.word	0x40010400
 8003724:	40014000 	.word	0x40014000
 8003728:	40001800 	.word	0x40001800

0800372c <__cvt>:
 800372c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003730:	ec57 6b10 	vmov	r6, r7, d0
 8003734:	2f00      	cmp	r7, #0
 8003736:	460c      	mov	r4, r1
 8003738:	4619      	mov	r1, r3
 800373a:	463b      	mov	r3, r7
 800373c:	bfbb      	ittet	lt
 800373e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003742:	461f      	movlt	r7, r3
 8003744:	2300      	movge	r3, #0
 8003746:	232d      	movlt	r3, #45	@ 0x2d
 8003748:	700b      	strb	r3, [r1, #0]
 800374a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800374c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003750:	4691      	mov	r9, r2
 8003752:	f023 0820 	bic.w	r8, r3, #32
 8003756:	bfbc      	itt	lt
 8003758:	4632      	movlt	r2, r6
 800375a:	4616      	movlt	r6, r2
 800375c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003760:	d005      	beq.n	800376e <__cvt+0x42>
 8003762:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003766:	d100      	bne.n	800376a <__cvt+0x3e>
 8003768:	3401      	adds	r4, #1
 800376a:	2102      	movs	r1, #2
 800376c:	e000      	b.n	8003770 <__cvt+0x44>
 800376e:	2103      	movs	r1, #3
 8003770:	ab03      	add	r3, sp, #12
 8003772:	9301      	str	r3, [sp, #4]
 8003774:	ab02      	add	r3, sp, #8
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	ec47 6b10 	vmov	d0, r6, r7
 800377c:	4653      	mov	r3, sl
 800377e:	4622      	mov	r2, r4
 8003780:	f000 fe4e 	bl	8004420 <_dtoa_r>
 8003784:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003788:	4605      	mov	r5, r0
 800378a:	d119      	bne.n	80037c0 <__cvt+0x94>
 800378c:	f019 0f01 	tst.w	r9, #1
 8003790:	d00e      	beq.n	80037b0 <__cvt+0x84>
 8003792:	eb00 0904 	add.w	r9, r0, r4
 8003796:	2200      	movs	r2, #0
 8003798:	2300      	movs	r3, #0
 800379a:	4630      	mov	r0, r6
 800379c:	4639      	mov	r1, r7
 800379e:	f7fd f993 	bl	8000ac8 <__aeabi_dcmpeq>
 80037a2:	b108      	cbz	r0, 80037a8 <__cvt+0x7c>
 80037a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80037a8:	2230      	movs	r2, #48	@ 0x30
 80037aa:	9b03      	ldr	r3, [sp, #12]
 80037ac:	454b      	cmp	r3, r9
 80037ae:	d31e      	bcc.n	80037ee <__cvt+0xc2>
 80037b0:	9b03      	ldr	r3, [sp, #12]
 80037b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80037b4:	1b5b      	subs	r3, r3, r5
 80037b6:	4628      	mov	r0, r5
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	b004      	add	sp, #16
 80037bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80037c4:	eb00 0904 	add.w	r9, r0, r4
 80037c8:	d1e5      	bne.n	8003796 <__cvt+0x6a>
 80037ca:	7803      	ldrb	r3, [r0, #0]
 80037cc:	2b30      	cmp	r3, #48	@ 0x30
 80037ce:	d10a      	bne.n	80037e6 <__cvt+0xba>
 80037d0:	2200      	movs	r2, #0
 80037d2:	2300      	movs	r3, #0
 80037d4:	4630      	mov	r0, r6
 80037d6:	4639      	mov	r1, r7
 80037d8:	f7fd f976 	bl	8000ac8 <__aeabi_dcmpeq>
 80037dc:	b918      	cbnz	r0, 80037e6 <__cvt+0xba>
 80037de:	f1c4 0401 	rsb	r4, r4, #1
 80037e2:	f8ca 4000 	str.w	r4, [sl]
 80037e6:	f8da 3000 	ldr.w	r3, [sl]
 80037ea:	4499      	add	r9, r3
 80037ec:	e7d3      	b.n	8003796 <__cvt+0x6a>
 80037ee:	1c59      	adds	r1, r3, #1
 80037f0:	9103      	str	r1, [sp, #12]
 80037f2:	701a      	strb	r2, [r3, #0]
 80037f4:	e7d9      	b.n	80037aa <__cvt+0x7e>

080037f6 <__exponent>:
 80037f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037f8:	2900      	cmp	r1, #0
 80037fa:	bfba      	itte	lt
 80037fc:	4249      	neglt	r1, r1
 80037fe:	232d      	movlt	r3, #45	@ 0x2d
 8003800:	232b      	movge	r3, #43	@ 0x2b
 8003802:	2909      	cmp	r1, #9
 8003804:	7002      	strb	r2, [r0, #0]
 8003806:	7043      	strb	r3, [r0, #1]
 8003808:	dd29      	ble.n	800385e <__exponent+0x68>
 800380a:	f10d 0307 	add.w	r3, sp, #7
 800380e:	461d      	mov	r5, r3
 8003810:	270a      	movs	r7, #10
 8003812:	461a      	mov	r2, r3
 8003814:	fbb1 f6f7 	udiv	r6, r1, r7
 8003818:	fb07 1416 	mls	r4, r7, r6, r1
 800381c:	3430      	adds	r4, #48	@ 0x30
 800381e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003822:	460c      	mov	r4, r1
 8003824:	2c63      	cmp	r4, #99	@ 0x63
 8003826:	f103 33ff 	add.w	r3, r3, #4294967295
 800382a:	4631      	mov	r1, r6
 800382c:	dcf1      	bgt.n	8003812 <__exponent+0x1c>
 800382e:	3130      	adds	r1, #48	@ 0x30
 8003830:	1e94      	subs	r4, r2, #2
 8003832:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003836:	1c41      	adds	r1, r0, #1
 8003838:	4623      	mov	r3, r4
 800383a:	42ab      	cmp	r3, r5
 800383c:	d30a      	bcc.n	8003854 <__exponent+0x5e>
 800383e:	f10d 0309 	add.w	r3, sp, #9
 8003842:	1a9b      	subs	r3, r3, r2
 8003844:	42ac      	cmp	r4, r5
 8003846:	bf88      	it	hi
 8003848:	2300      	movhi	r3, #0
 800384a:	3302      	adds	r3, #2
 800384c:	4403      	add	r3, r0
 800384e:	1a18      	subs	r0, r3, r0
 8003850:	b003      	add	sp, #12
 8003852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003854:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003858:	f801 6f01 	strb.w	r6, [r1, #1]!
 800385c:	e7ed      	b.n	800383a <__exponent+0x44>
 800385e:	2330      	movs	r3, #48	@ 0x30
 8003860:	3130      	adds	r1, #48	@ 0x30
 8003862:	7083      	strb	r3, [r0, #2]
 8003864:	70c1      	strb	r1, [r0, #3]
 8003866:	1d03      	adds	r3, r0, #4
 8003868:	e7f1      	b.n	800384e <__exponent+0x58>
	...

0800386c <_printf_float>:
 800386c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003870:	b08d      	sub	sp, #52	@ 0x34
 8003872:	460c      	mov	r4, r1
 8003874:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003878:	4616      	mov	r6, r2
 800387a:	461f      	mov	r7, r3
 800387c:	4605      	mov	r5, r0
 800387e:	f000 fccd 	bl	800421c <_localeconv_r>
 8003882:	6803      	ldr	r3, [r0, #0]
 8003884:	9304      	str	r3, [sp, #16]
 8003886:	4618      	mov	r0, r3
 8003888:	f7fc fcf2 	bl	8000270 <strlen>
 800388c:	2300      	movs	r3, #0
 800388e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003890:	f8d8 3000 	ldr.w	r3, [r8]
 8003894:	9005      	str	r0, [sp, #20]
 8003896:	3307      	adds	r3, #7
 8003898:	f023 0307 	bic.w	r3, r3, #7
 800389c:	f103 0208 	add.w	r2, r3, #8
 80038a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80038a4:	f8d4 b000 	ldr.w	fp, [r4]
 80038a8:	f8c8 2000 	str.w	r2, [r8]
 80038ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80038b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80038b4:	9307      	str	r3, [sp, #28]
 80038b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80038ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80038be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80038c2:	4b9c      	ldr	r3, [pc, #624]	@ (8003b34 <_printf_float+0x2c8>)
 80038c4:	f04f 32ff 	mov.w	r2, #4294967295
 80038c8:	f7fd f930 	bl	8000b2c <__aeabi_dcmpun>
 80038cc:	bb70      	cbnz	r0, 800392c <_printf_float+0xc0>
 80038ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80038d2:	4b98      	ldr	r3, [pc, #608]	@ (8003b34 <_printf_float+0x2c8>)
 80038d4:	f04f 32ff 	mov.w	r2, #4294967295
 80038d8:	f7fd f90a 	bl	8000af0 <__aeabi_dcmple>
 80038dc:	bb30      	cbnz	r0, 800392c <_printf_float+0xc0>
 80038de:	2200      	movs	r2, #0
 80038e0:	2300      	movs	r3, #0
 80038e2:	4640      	mov	r0, r8
 80038e4:	4649      	mov	r1, r9
 80038e6:	f7fd f8f9 	bl	8000adc <__aeabi_dcmplt>
 80038ea:	b110      	cbz	r0, 80038f2 <_printf_float+0x86>
 80038ec:	232d      	movs	r3, #45	@ 0x2d
 80038ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038f2:	4a91      	ldr	r2, [pc, #580]	@ (8003b38 <_printf_float+0x2cc>)
 80038f4:	4b91      	ldr	r3, [pc, #580]	@ (8003b3c <_printf_float+0x2d0>)
 80038f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80038fa:	bf94      	ite	ls
 80038fc:	4690      	movls	r8, r2
 80038fe:	4698      	movhi	r8, r3
 8003900:	2303      	movs	r3, #3
 8003902:	6123      	str	r3, [r4, #16]
 8003904:	f02b 0304 	bic.w	r3, fp, #4
 8003908:	6023      	str	r3, [r4, #0]
 800390a:	f04f 0900 	mov.w	r9, #0
 800390e:	9700      	str	r7, [sp, #0]
 8003910:	4633      	mov	r3, r6
 8003912:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003914:	4621      	mov	r1, r4
 8003916:	4628      	mov	r0, r5
 8003918:	f000 f9d2 	bl	8003cc0 <_printf_common>
 800391c:	3001      	adds	r0, #1
 800391e:	f040 808d 	bne.w	8003a3c <_printf_float+0x1d0>
 8003922:	f04f 30ff 	mov.w	r0, #4294967295
 8003926:	b00d      	add	sp, #52	@ 0x34
 8003928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800392c:	4642      	mov	r2, r8
 800392e:	464b      	mov	r3, r9
 8003930:	4640      	mov	r0, r8
 8003932:	4649      	mov	r1, r9
 8003934:	f7fd f8fa 	bl	8000b2c <__aeabi_dcmpun>
 8003938:	b140      	cbz	r0, 800394c <_printf_float+0xe0>
 800393a:	464b      	mov	r3, r9
 800393c:	2b00      	cmp	r3, #0
 800393e:	bfbc      	itt	lt
 8003940:	232d      	movlt	r3, #45	@ 0x2d
 8003942:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003946:	4a7e      	ldr	r2, [pc, #504]	@ (8003b40 <_printf_float+0x2d4>)
 8003948:	4b7e      	ldr	r3, [pc, #504]	@ (8003b44 <_printf_float+0x2d8>)
 800394a:	e7d4      	b.n	80038f6 <_printf_float+0x8a>
 800394c:	6863      	ldr	r3, [r4, #4]
 800394e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003952:	9206      	str	r2, [sp, #24]
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	d13b      	bne.n	80039d0 <_printf_float+0x164>
 8003958:	2306      	movs	r3, #6
 800395a:	6063      	str	r3, [r4, #4]
 800395c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003960:	2300      	movs	r3, #0
 8003962:	6022      	str	r2, [r4, #0]
 8003964:	9303      	str	r3, [sp, #12]
 8003966:	ab0a      	add	r3, sp, #40	@ 0x28
 8003968:	e9cd a301 	strd	sl, r3, [sp, #4]
 800396c:	ab09      	add	r3, sp, #36	@ 0x24
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	6861      	ldr	r1, [r4, #4]
 8003972:	ec49 8b10 	vmov	d0, r8, r9
 8003976:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800397a:	4628      	mov	r0, r5
 800397c:	f7ff fed6 	bl	800372c <__cvt>
 8003980:	9b06      	ldr	r3, [sp, #24]
 8003982:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003984:	2b47      	cmp	r3, #71	@ 0x47
 8003986:	4680      	mov	r8, r0
 8003988:	d129      	bne.n	80039de <_printf_float+0x172>
 800398a:	1cc8      	adds	r0, r1, #3
 800398c:	db02      	blt.n	8003994 <_printf_float+0x128>
 800398e:	6863      	ldr	r3, [r4, #4]
 8003990:	4299      	cmp	r1, r3
 8003992:	dd41      	ble.n	8003a18 <_printf_float+0x1ac>
 8003994:	f1aa 0a02 	sub.w	sl, sl, #2
 8003998:	fa5f fa8a 	uxtb.w	sl, sl
 800399c:	3901      	subs	r1, #1
 800399e:	4652      	mov	r2, sl
 80039a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80039a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80039a6:	f7ff ff26 	bl	80037f6 <__exponent>
 80039aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80039ac:	1813      	adds	r3, r2, r0
 80039ae:	2a01      	cmp	r2, #1
 80039b0:	4681      	mov	r9, r0
 80039b2:	6123      	str	r3, [r4, #16]
 80039b4:	dc02      	bgt.n	80039bc <_printf_float+0x150>
 80039b6:	6822      	ldr	r2, [r4, #0]
 80039b8:	07d2      	lsls	r2, r2, #31
 80039ba:	d501      	bpl.n	80039c0 <_printf_float+0x154>
 80039bc:	3301      	adds	r3, #1
 80039be:	6123      	str	r3, [r4, #16]
 80039c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0a2      	beq.n	800390e <_printf_float+0xa2>
 80039c8:	232d      	movs	r3, #45	@ 0x2d
 80039ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039ce:	e79e      	b.n	800390e <_printf_float+0xa2>
 80039d0:	9a06      	ldr	r2, [sp, #24]
 80039d2:	2a47      	cmp	r2, #71	@ 0x47
 80039d4:	d1c2      	bne.n	800395c <_printf_float+0xf0>
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1c0      	bne.n	800395c <_printf_float+0xf0>
 80039da:	2301      	movs	r3, #1
 80039dc:	e7bd      	b.n	800395a <_printf_float+0xee>
 80039de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80039e2:	d9db      	bls.n	800399c <_printf_float+0x130>
 80039e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80039e8:	d118      	bne.n	8003a1c <_printf_float+0x1b0>
 80039ea:	2900      	cmp	r1, #0
 80039ec:	6863      	ldr	r3, [r4, #4]
 80039ee:	dd0b      	ble.n	8003a08 <_printf_float+0x19c>
 80039f0:	6121      	str	r1, [r4, #16]
 80039f2:	b913      	cbnz	r3, 80039fa <_printf_float+0x18e>
 80039f4:	6822      	ldr	r2, [r4, #0]
 80039f6:	07d0      	lsls	r0, r2, #31
 80039f8:	d502      	bpl.n	8003a00 <_printf_float+0x194>
 80039fa:	3301      	adds	r3, #1
 80039fc:	440b      	add	r3, r1
 80039fe:	6123      	str	r3, [r4, #16]
 8003a00:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003a02:	f04f 0900 	mov.w	r9, #0
 8003a06:	e7db      	b.n	80039c0 <_printf_float+0x154>
 8003a08:	b913      	cbnz	r3, 8003a10 <_printf_float+0x1a4>
 8003a0a:	6822      	ldr	r2, [r4, #0]
 8003a0c:	07d2      	lsls	r2, r2, #31
 8003a0e:	d501      	bpl.n	8003a14 <_printf_float+0x1a8>
 8003a10:	3302      	adds	r3, #2
 8003a12:	e7f4      	b.n	80039fe <_printf_float+0x192>
 8003a14:	2301      	movs	r3, #1
 8003a16:	e7f2      	b.n	80039fe <_printf_float+0x192>
 8003a18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003a1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a1e:	4299      	cmp	r1, r3
 8003a20:	db05      	blt.n	8003a2e <_printf_float+0x1c2>
 8003a22:	6823      	ldr	r3, [r4, #0]
 8003a24:	6121      	str	r1, [r4, #16]
 8003a26:	07d8      	lsls	r0, r3, #31
 8003a28:	d5ea      	bpl.n	8003a00 <_printf_float+0x194>
 8003a2a:	1c4b      	adds	r3, r1, #1
 8003a2c:	e7e7      	b.n	80039fe <_printf_float+0x192>
 8003a2e:	2900      	cmp	r1, #0
 8003a30:	bfd4      	ite	le
 8003a32:	f1c1 0202 	rsble	r2, r1, #2
 8003a36:	2201      	movgt	r2, #1
 8003a38:	4413      	add	r3, r2
 8003a3a:	e7e0      	b.n	80039fe <_printf_float+0x192>
 8003a3c:	6823      	ldr	r3, [r4, #0]
 8003a3e:	055a      	lsls	r2, r3, #21
 8003a40:	d407      	bmi.n	8003a52 <_printf_float+0x1e6>
 8003a42:	6923      	ldr	r3, [r4, #16]
 8003a44:	4642      	mov	r2, r8
 8003a46:	4631      	mov	r1, r6
 8003a48:	4628      	mov	r0, r5
 8003a4a:	47b8      	blx	r7
 8003a4c:	3001      	adds	r0, #1
 8003a4e:	d12b      	bne.n	8003aa8 <_printf_float+0x23c>
 8003a50:	e767      	b.n	8003922 <_printf_float+0xb6>
 8003a52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003a56:	f240 80dd 	bls.w	8003c14 <_printf_float+0x3a8>
 8003a5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003a5e:	2200      	movs	r2, #0
 8003a60:	2300      	movs	r3, #0
 8003a62:	f7fd f831 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a66:	2800      	cmp	r0, #0
 8003a68:	d033      	beq.n	8003ad2 <_printf_float+0x266>
 8003a6a:	4a37      	ldr	r2, [pc, #220]	@ (8003b48 <_printf_float+0x2dc>)
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	4631      	mov	r1, r6
 8003a70:	4628      	mov	r0, r5
 8003a72:	47b8      	blx	r7
 8003a74:	3001      	adds	r0, #1
 8003a76:	f43f af54 	beq.w	8003922 <_printf_float+0xb6>
 8003a7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003a7e:	4543      	cmp	r3, r8
 8003a80:	db02      	blt.n	8003a88 <_printf_float+0x21c>
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	07d8      	lsls	r0, r3, #31
 8003a86:	d50f      	bpl.n	8003aa8 <_printf_float+0x23c>
 8003a88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a8c:	4631      	mov	r1, r6
 8003a8e:	4628      	mov	r0, r5
 8003a90:	47b8      	blx	r7
 8003a92:	3001      	adds	r0, #1
 8003a94:	f43f af45 	beq.w	8003922 <_printf_float+0xb6>
 8003a98:	f04f 0900 	mov.w	r9, #0
 8003a9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8003aa0:	f104 0a1a 	add.w	sl, r4, #26
 8003aa4:	45c8      	cmp	r8, r9
 8003aa6:	dc09      	bgt.n	8003abc <_printf_float+0x250>
 8003aa8:	6823      	ldr	r3, [r4, #0]
 8003aaa:	079b      	lsls	r3, r3, #30
 8003aac:	f100 8103 	bmi.w	8003cb6 <_printf_float+0x44a>
 8003ab0:	68e0      	ldr	r0, [r4, #12]
 8003ab2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003ab4:	4298      	cmp	r0, r3
 8003ab6:	bfb8      	it	lt
 8003ab8:	4618      	movlt	r0, r3
 8003aba:	e734      	b.n	8003926 <_printf_float+0xba>
 8003abc:	2301      	movs	r3, #1
 8003abe:	4652      	mov	r2, sl
 8003ac0:	4631      	mov	r1, r6
 8003ac2:	4628      	mov	r0, r5
 8003ac4:	47b8      	blx	r7
 8003ac6:	3001      	adds	r0, #1
 8003ac8:	f43f af2b 	beq.w	8003922 <_printf_float+0xb6>
 8003acc:	f109 0901 	add.w	r9, r9, #1
 8003ad0:	e7e8      	b.n	8003aa4 <_printf_float+0x238>
 8003ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	dc39      	bgt.n	8003b4c <_printf_float+0x2e0>
 8003ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8003b48 <_printf_float+0x2dc>)
 8003ada:	2301      	movs	r3, #1
 8003adc:	4631      	mov	r1, r6
 8003ade:	4628      	mov	r0, r5
 8003ae0:	47b8      	blx	r7
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	f43f af1d 	beq.w	8003922 <_printf_float+0xb6>
 8003ae8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003aec:	ea59 0303 	orrs.w	r3, r9, r3
 8003af0:	d102      	bne.n	8003af8 <_printf_float+0x28c>
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	07d9      	lsls	r1, r3, #31
 8003af6:	d5d7      	bpl.n	8003aa8 <_printf_float+0x23c>
 8003af8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003afc:	4631      	mov	r1, r6
 8003afe:	4628      	mov	r0, r5
 8003b00:	47b8      	blx	r7
 8003b02:	3001      	adds	r0, #1
 8003b04:	f43f af0d 	beq.w	8003922 <_printf_float+0xb6>
 8003b08:	f04f 0a00 	mov.w	sl, #0
 8003b0c:	f104 0b1a 	add.w	fp, r4, #26
 8003b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b12:	425b      	negs	r3, r3
 8003b14:	4553      	cmp	r3, sl
 8003b16:	dc01      	bgt.n	8003b1c <_printf_float+0x2b0>
 8003b18:	464b      	mov	r3, r9
 8003b1a:	e793      	b.n	8003a44 <_printf_float+0x1d8>
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	465a      	mov	r2, fp
 8003b20:	4631      	mov	r1, r6
 8003b22:	4628      	mov	r0, r5
 8003b24:	47b8      	blx	r7
 8003b26:	3001      	adds	r0, #1
 8003b28:	f43f aefb 	beq.w	8003922 <_printf_float+0xb6>
 8003b2c:	f10a 0a01 	add.w	sl, sl, #1
 8003b30:	e7ee      	b.n	8003b10 <_printf_float+0x2a4>
 8003b32:	bf00      	nop
 8003b34:	7fefffff 	.word	0x7fefffff
 8003b38:	08006088 	.word	0x08006088
 8003b3c:	0800608c 	.word	0x0800608c
 8003b40:	08006090 	.word	0x08006090
 8003b44:	08006094 	.word	0x08006094
 8003b48:	08006098 	.word	0x08006098
 8003b4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003b4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003b52:	4553      	cmp	r3, sl
 8003b54:	bfa8      	it	ge
 8003b56:	4653      	movge	r3, sl
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	4699      	mov	r9, r3
 8003b5c:	dc36      	bgt.n	8003bcc <_printf_float+0x360>
 8003b5e:	f04f 0b00 	mov.w	fp, #0
 8003b62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b66:	f104 021a 	add.w	r2, r4, #26
 8003b6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003b6c:	9306      	str	r3, [sp, #24]
 8003b6e:	eba3 0309 	sub.w	r3, r3, r9
 8003b72:	455b      	cmp	r3, fp
 8003b74:	dc31      	bgt.n	8003bda <_printf_float+0x36e>
 8003b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b78:	459a      	cmp	sl, r3
 8003b7a:	dc3a      	bgt.n	8003bf2 <_printf_float+0x386>
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	07da      	lsls	r2, r3, #31
 8003b80:	d437      	bmi.n	8003bf2 <_printf_float+0x386>
 8003b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b84:	ebaa 0903 	sub.w	r9, sl, r3
 8003b88:	9b06      	ldr	r3, [sp, #24]
 8003b8a:	ebaa 0303 	sub.w	r3, sl, r3
 8003b8e:	4599      	cmp	r9, r3
 8003b90:	bfa8      	it	ge
 8003b92:	4699      	movge	r9, r3
 8003b94:	f1b9 0f00 	cmp.w	r9, #0
 8003b98:	dc33      	bgt.n	8003c02 <_printf_float+0x396>
 8003b9a:	f04f 0800 	mov.w	r8, #0
 8003b9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ba2:	f104 0b1a 	add.w	fp, r4, #26
 8003ba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ba8:	ebaa 0303 	sub.w	r3, sl, r3
 8003bac:	eba3 0309 	sub.w	r3, r3, r9
 8003bb0:	4543      	cmp	r3, r8
 8003bb2:	f77f af79 	ble.w	8003aa8 <_printf_float+0x23c>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	465a      	mov	r2, fp
 8003bba:	4631      	mov	r1, r6
 8003bbc:	4628      	mov	r0, r5
 8003bbe:	47b8      	blx	r7
 8003bc0:	3001      	adds	r0, #1
 8003bc2:	f43f aeae 	beq.w	8003922 <_printf_float+0xb6>
 8003bc6:	f108 0801 	add.w	r8, r8, #1
 8003bca:	e7ec      	b.n	8003ba6 <_printf_float+0x33a>
 8003bcc:	4642      	mov	r2, r8
 8003bce:	4631      	mov	r1, r6
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	47b8      	blx	r7
 8003bd4:	3001      	adds	r0, #1
 8003bd6:	d1c2      	bne.n	8003b5e <_printf_float+0x2f2>
 8003bd8:	e6a3      	b.n	8003922 <_printf_float+0xb6>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	4631      	mov	r1, r6
 8003bde:	4628      	mov	r0, r5
 8003be0:	9206      	str	r2, [sp, #24]
 8003be2:	47b8      	blx	r7
 8003be4:	3001      	adds	r0, #1
 8003be6:	f43f ae9c 	beq.w	8003922 <_printf_float+0xb6>
 8003bea:	9a06      	ldr	r2, [sp, #24]
 8003bec:	f10b 0b01 	add.w	fp, fp, #1
 8003bf0:	e7bb      	b.n	8003b6a <_printf_float+0x2fe>
 8003bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bf6:	4631      	mov	r1, r6
 8003bf8:	4628      	mov	r0, r5
 8003bfa:	47b8      	blx	r7
 8003bfc:	3001      	adds	r0, #1
 8003bfe:	d1c0      	bne.n	8003b82 <_printf_float+0x316>
 8003c00:	e68f      	b.n	8003922 <_printf_float+0xb6>
 8003c02:	9a06      	ldr	r2, [sp, #24]
 8003c04:	464b      	mov	r3, r9
 8003c06:	4442      	add	r2, r8
 8003c08:	4631      	mov	r1, r6
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	47b8      	blx	r7
 8003c0e:	3001      	adds	r0, #1
 8003c10:	d1c3      	bne.n	8003b9a <_printf_float+0x32e>
 8003c12:	e686      	b.n	8003922 <_printf_float+0xb6>
 8003c14:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003c18:	f1ba 0f01 	cmp.w	sl, #1
 8003c1c:	dc01      	bgt.n	8003c22 <_printf_float+0x3b6>
 8003c1e:	07db      	lsls	r3, r3, #31
 8003c20:	d536      	bpl.n	8003c90 <_printf_float+0x424>
 8003c22:	2301      	movs	r3, #1
 8003c24:	4642      	mov	r2, r8
 8003c26:	4631      	mov	r1, r6
 8003c28:	4628      	mov	r0, r5
 8003c2a:	47b8      	blx	r7
 8003c2c:	3001      	adds	r0, #1
 8003c2e:	f43f ae78 	beq.w	8003922 <_printf_float+0xb6>
 8003c32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c36:	4631      	mov	r1, r6
 8003c38:	4628      	mov	r0, r5
 8003c3a:	47b8      	blx	r7
 8003c3c:	3001      	adds	r0, #1
 8003c3e:	f43f ae70 	beq.w	8003922 <_printf_float+0xb6>
 8003c42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003c46:	2200      	movs	r2, #0
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003c4e:	f7fc ff3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c52:	b9c0      	cbnz	r0, 8003c86 <_printf_float+0x41a>
 8003c54:	4653      	mov	r3, sl
 8003c56:	f108 0201 	add.w	r2, r8, #1
 8003c5a:	4631      	mov	r1, r6
 8003c5c:	4628      	mov	r0, r5
 8003c5e:	47b8      	blx	r7
 8003c60:	3001      	adds	r0, #1
 8003c62:	d10c      	bne.n	8003c7e <_printf_float+0x412>
 8003c64:	e65d      	b.n	8003922 <_printf_float+0xb6>
 8003c66:	2301      	movs	r3, #1
 8003c68:	465a      	mov	r2, fp
 8003c6a:	4631      	mov	r1, r6
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	47b8      	blx	r7
 8003c70:	3001      	adds	r0, #1
 8003c72:	f43f ae56 	beq.w	8003922 <_printf_float+0xb6>
 8003c76:	f108 0801 	add.w	r8, r8, #1
 8003c7a:	45d0      	cmp	r8, sl
 8003c7c:	dbf3      	blt.n	8003c66 <_printf_float+0x3fa>
 8003c7e:	464b      	mov	r3, r9
 8003c80:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003c84:	e6df      	b.n	8003a46 <_printf_float+0x1da>
 8003c86:	f04f 0800 	mov.w	r8, #0
 8003c8a:	f104 0b1a 	add.w	fp, r4, #26
 8003c8e:	e7f4      	b.n	8003c7a <_printf_float+0x40e>
 8003c90:	2301      	movs	r3, #1
 8003c92:	4642      	mov	r2, r8
 8003c94:	e7e1      	b.n	8003c5a <_printf_float+0x3ee>
 8003c96:	2301      	movs	r3, #1
 8003c98:	464a      	mov	r2, r9
 8003c9a:	4631      	mov	r1, r6
 8003c9c:	4628      	mov	r0, r5
 8003c9e:	47b8      	blx	r7
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	f43f ae3e 	beq.w	8003922 <_printf_float+0xb6>
 8003ca6:	f108 0801 	add.w	r8, r8, #1
 8003caa:	68e3      	ldr	r3, [r4, #12]
 8003cac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003cae:	1a5b      	subs	r3, r3, r1
 8003cb0:	4543      	cmp	r3, r8
 8003cb2:	dcf0      	bgt.n	8003c96 <_printf_float+0x42a>
 8003cb4:	e6fc      	b.n	8003ab0 <_printf_float+0x244>
 8003cb6:	f04f 0800 	mov.w	r8, #0
 8003cba:	f104 0919 	add.w	r9, r4, #25
 8003cbe:	e7f4      	b.n	8003caa <_printf_float+0x43e>

08003cc0 <_printf_common>:
 8003cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cc4:	4616      	mov	r6, r2
 8003cc6:	4698      	mov	r8, r3
 8003cc8:	688a      	ldr	r2, [r1, #8]
 8003cca:	690b      	ldr	r3, [r1, #16]
 8003ccc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	bfb8      	it	lt
 8003cd4:	4613      	movlt	r3, r2
 8003cd6:	6033      	str	r3, [r6, #0]
 8003cd8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003cdc:	4607      	mov	r7, r0
 8003cde:	460c      	mov	r4, r1
 8003ce0:	b10a      	cbz	r2, 8003ce6 <_printf_common+0x26>
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	6033      	str	r3, [r6, #0]
 8003ce6:	6823      	ldr	r3, [r4, #0]
 8003ce8:	0699      	lsls	r1, r3, #26
 8003cea:	bf42      	ittt	mi
 8003cec:	6833      	ldrmi	r3, [r6, #0]
 8003cee:	3302      	addmi	r3, #2
 8003cf0:	6033      	strmi	r3, [r6, #0]
 8003cf2:	6825      	ldr	r5, [r4, #0]
 8003cf4:	f015 0506 	ands.w	r5, r5, #6
 8003cf8:	d106      	bne.n	8003d08 <_printf_common+0x48>
 8003cfa:	f104 0a19 	add.w	sl, r4, #25
 8003cfe:	68e3      	ldr	r3, [r4, #12]
 8003d00:	6832      	ldr	r2, [r6, #0]
 8003d02:	1a9b      	subs	r3, r3, r2
 8003d04:	42ab      	cmp	r3, r5
 8003d06:	dc26      	bgt.n	8003d56 <_printf_common+0x96>
 8003d08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d0c:	6822      	ldr	r2, [r4, #0]
 8003d0e:	3b00      	subs	r3, #0
 8003d10:	bf18      	it	ne
 8003d12:	2301      	movne	r3, #1
 8003d14:	0692      	lsls	r2, r2, #26
 8003d16:	d42b      	bmi.n	8003d70 <_printf_common+0xb0>
 8003d18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003d1c:	4641      	mov	r1, r8
 8003d1e:	4638      	mov	r0, r7
 8003d20:	47c8      	blx	r9
 8003d22:	3001      	adds	r0, #1
 8003d24:	d01e      	beq.n	8003d64 <_printf_common+0xa4>
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	6922      	ldr	r2, [r4, #16]
 8003d2a:	f003 0306 	and.w	r3, r3, #6
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	bf02      	ittt	eq
 8003d32:	68e5      	ldreq	r5, [r4, #12]
 8003d34:	6833      	ldreq	r3, [r6, #0]
 8003d36:	1aed      	subeq	r5, r5, r3
 8003d38:	68a3      	ldr	r3, [r4, #8]
 8003d3a:	bf0c      	ite	eq
 8003d3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d40:	2500      	movne	r5, #0
 8003d42:	4293      	cmp	r3, r2
 8003d44:	bfc4      	itt	gt
 8003d46:	1a9b      	subgt	r3, r3, r2
 8003d48:	18ed      	addgt	r5, r5, r3
 8003d4a:	2600      	movs	r6, #0
 8003d4c:	341a      	adds	r4, #26
 8003d4e:	42b5      	cmp	r5, r6
 8003d50:	d11a      	bne.n	8003d88 <_printf_common+0xc8>
 8003d52:	2000      	movs	r0, #0
 8003d54:	e008      	b.n	8003d68 <_printf_common+0xa8>
 8003d56:	2301      	movs	r3, #1
 8003d58:	4652      	mov	r2, sl
 8003d5a:	4641      	mov	r1, r8
 8003d5c:	4638      	mov	r0, r7
 8003d5e:	47c8      	blx	r9
 8003d60:	3001      	adds	r0, #1
 8003d62:	d103      	bne.n	8003d6c <_printf_common+0xac>
 8003d64:	f04f 30ff 	mov.w	r0, #4294967295
 8003d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d6c:	3501      	adds	r5, #1
 8003d6e:	e7c6      	b.n	8003cfe <_printf_common+0x3e>
 8003d70:	18e1      	adds	r1, r4, r3
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	2030      	movs	r0, #48	@ 0x30
 8003d76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d7a:	4422      	add	r2, r4
 8003d7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d84:	3302      	adds	r3, #2
 8003d86:	e7c7      	b.n	8003d18 <_printf_common+0x58>
 8003d88:	2301      	movs	r3, #1
 8003d8a:	4622      	mov	r2, r4
 8003d8c:	4641      	mov	r1, r8
 8003d8e:	4638      	mov	r0, r7
 8003d90:	47c8      	blx	r9
 8003d92:	3001      	adds	r0, #1
 8003d94:	d0e6      	beq.n	8003d64 <_printf_common+0xa4>
 8003d96:	3601      	adds	r6, #1
 8003d98:	e7d9      	b.n	8003d4e <_printf_common+0x8e>
	...

08003d9c <_printf_i>:
 8003d9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003da0:	7e0f      	ldrb	r7, [r1, #24]
 8003da2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003da4:	2f78      	cmp	r7, #120	@ 0x78
 8003da6:	4691      	mov	r9, r2
 8003da8:	4680      	mov	r8, r0
 8003daa:	460c      	mov	r4, r1
 8003dac:	469a      	mov	sl, r3
 8003dae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003db2:	d807      	bhi.n	8003dc4 <_printf_i+0x28>
 8003db4:	2f62      	cmp	r7, #98	@ 0x62
 8003db6:	d80a      	bhi.n	8003dce <_printf_i+0x32>
 8003db8:	2f00      	cmp	r7, #0
 8003dba:	f000 80d2 	beq.w	8003f62 <_printf_i+0x1c6>
 8003dbe:	2f58      	cmp	r7, #88	@ 0x58
 8003dc0:	f000 80b9 	beq.w	8003f36 <_printf_i+0x19a>
 8003dc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003dc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003dcc:	e03a      	b.n	8003e44 <_printf_i+0xa8>
 8003dce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003dd2:	2b15      	cmp	r3, #21
 8003dd4:	d8f6      	bhi.n	8003dc4 <_printf_i+0x28>
 8003dd6:	a101      	add	r1, pc, #4	@ (adr r1, 8003ddc <_printf_i+0x40>)
 8003dd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ddc:	08003e35 	.word	0x08003e35
 8003de0:	08003e49 	.word	0x08003e49
 8003de4:	08003dc5 	.word	0x08003dc5
 8003de8:	08003dc5 	.word	0x08003dc5
 8003dec:	08003dc5 	.word	0x08003dc5
 8003df0:	08003dc5 	.word	0x08003dc5
 8003df4:	08003e49 	.word	0x08003e49
 8003df8:	08003dc5 	.word	0x08003dc5
 8003dfc:	08003dc5 	.word	0x08003dc5
 8003e00:	08003dc5 	.word	0x08003dc5
 8003e04:	08003dc5 	.word	0x08003dc5
 8003e08:	08003f49 	.word	0x08003f49
 8003e0c:	08003e73 	.word	0x08003e73
 8003e10:	08003f03 	.word	0x08003f03
 8003e14:	08003dc5 	.word	0x08003dc5
 8003e18:	08003dc5 	.word	0x08003dc5
 8003e1c:	08003f6b 	.word	0x08003f6b
 8003e20:	08003dc5 	.word	0x08003dc5
 8003e24:	08003e73 	.word	0x08003e73
 8003e28:	08003dc5 	.word	0x08003dc5
 8003e2c:	08003dc5 	.word	0x08003dc5
 8003e30:	08003f0b 	.word	0x08003f0b
 8003e34:	6833      	ldr	r3, [r6, #0]
 8003e36:	1d1a      	adds	r2, r3, #4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	6032      	str	r2, [r6, #0]
 8003e3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e44:	2301      	movs	r3, #1
 8003e46:	e09d      	b.n	8003f84 <_printf_i+0x1e8>
 8003e48:	6833      	ldr	r3, [r6, #0]
 8003e4a:	6820      	ldr	r0, [r4, #0]
 8003e4c:	1d19      	adds	r1, r3, #4
 8003e4e:	6031      	str	r1, [r6, #0]
 8003e50:	0606      	lsls	r6, r0, #24
 8003e52:	d501      	bpl.n	8003e58 <_printf_i+0xbc>
 8003e54:	681d      	ldr	r5, [r3, #0]
 8003e56:	e003      	b.n	8003e60 <_printf_i+0xc4>
 8003e58:	0645      	lsls	r5, r0, #25
 8003e5a:	d5fb      	bpl.n	8003e54 <_printf_i+0xb8>
 8003e5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e60:	2d00      	cmp	r5, #0
 8003e62:	da03      	bge.n	8003e6c <_printf_i+0xd0>
 8003e64:	232d      	movs	r3, #45	@ 0x2d
 8003e66:	426d      	negs	r5, r5
 8003e68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e6c:	4859      	ldr	r0, [pc, #356]	@ (8003fd4 <_printf_i+0x238>)
 8003e6e:	230a      	movs	r3, #10
 8003e70:	e011      	b.n	8003e96 <_printf_i+0xfa>
 8003e72:	6821      	ldr	r1, [r4, #0]
 8003e74:	6833      	ldr	r3, [r6, #0]
 8003e76:	0608      	lsls	r0, r1, #24
 8003e78:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e7c:	d402      	bmi.n	8003e84 <_printf_i+0xe8>
 8003e7e:	0649      	lsls	r1, r1, #25
 8003e80:	bf48      	it	mi
 8003e82:	b2ad      	uxthmi	r5, r5
 8003e84:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e86:	4853      	ldr	r0, [pc, #332]	@ (8003fd4 <_printf_i+0x238>)
 8003e88:	6033      	str	r3, [r6, #0]
 8003e8a:	bf14      	ite	ne
 8003e8c:	230a      	movne	r3, #10
 8003e8e:	2308      	moveq	r3, #8
 8003e90:	2100      	movs	r1, #0
 8003e92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e96:	6866      	ldr	r6, [r4, #4]
 8003e98:	60a6      	str	r6, [r4, #8]
 8003e9a:	2e00      	cmp	r6, #0
 8003e9c:	bfa2      	ittt	ge
 8003e9e:	6821      	ldrge	r1, [r4, #0]
 8003ea0:	f021 0104 	bicge.w	r1, r1, #4
 8003ea4:	6021      	strge	r1, [r4, #0]
 8003ea6:	b90d      	cbnz	r5, 8003eac <_printf_i+0x110>
 8003ea8:	2e00      	cmp	r6, #0
 8003eaa:	d04b      	beq.n	8003f44 <_printf_i+0x1a8>
 8003eac:	4616      	mov	r6, r2
 8003eae:	fbb5 f1f3 	udiv	r1, r5, r3
 8003eb2:	fb03 5711 	mls	r7, r3, r1, r5
 8003eb6:	5dc7      	ldrb	r7, [r0, r7]
 8003eb8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ebc:	462f      	mov	r7, r5
 8003ebe:	42bb      	cmp	r3, r7
 8003ec0:	460d      	mov	r5, r1
 8003ec2:	d9f4      	bls.n	8003eae <_printf_i+0x112>
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d10b      	bne.n	8003ee0 <_printf_i+0x144>
 8003ec8:	6823      	ldr	r3, [r4, #0]
 8003eca:	07df      	lsls	r7, r3, #31
 8003ecc:	d508      	bpl.n	8003ee0 <_printf_i+0x144>
 8003ece:	6923      	ldr	r3, [r4, #16]
 8003ed0:	6861      	ldr	r1, [r4, #4]
 8003ed2:	4299      	cmp	r1, r3
 8003ed4:	bfde      	ittt	le
 8003ed6:	2330      	movle	r3, #48	@ 0x30
 8003ed8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003edc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ee0:	1b92      	subs	r2, r2, r6
 8003ee2:	6122      	str	r2, [r4, #16]
 8003ee4:	f8cd a000 	str.w	sl, [sp]
 8003ee8:	464b      	mov	r3, r9
 8003eea:	aa03      	add	r2, sp, #12
 8003eec:	4621      	mov	r1, r4
 8003eee:	4640      	mov	r0, r8
 8003ef0:	f7ff fee6 	bl	8003cc0 <_printf_common>
 8003ef4:	3001      	adds	r0, #1
 8003ef6:	d14a      	bne.n	8003f8e <_printf_i+0x1f2>
 8003ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8003efc:	b004      	add	sp, #16
 8003efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	f043 0320 	orr.w	r3, r3, #32
 8003f08:	6023      	str	r3, [r4, #0]
 8003f0a:	4833      	ldr	r0, [pc, #204]	@ (8003fd8 <_printf_i+0x23c>)
 8003f0c:	2778      	movs	r7, #120	@ 0x78
 8003f0e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	6831      	ldr	r1, [r6, #0]
 8003f16:	061f      	lsls	r7, r3, #24
 8003f18:	f851 5b04 	ldr.w	r5, [r1], #4
 8003f1c:	d402      	bmi.n	8003f24 <_printf_i+0x188>
 8003f1e:	065f      	lsls	r7, r3, #25
 8003f20:	bf48      	it	mi
 8003f22:	b2ad      	uxthmi	r5, r5
 8003f24:	6031      	str	r1, [r6, #0]
 8003f26:	07d9      	lsls	r1, r3, #31
 8003f28:	bf44      	itt	mi
 8003f2a:	f043 0320 	orrmi.w	r3, r3, #32
 8003f2e:	6023      	strmi	r3, [r4, #0]
 8003f30:	b11d      	cbz	r5, 8003f3a <_printf_i+0x19e>
 8003f32:	2310      	movs	r3, #16
 8003f34:	e7ac      	b.n	8003e90 <_printf_i+0xf4>
 8003f36:	4827      	ldr	r0, [pc, #156]	@ (8003fd4 <_printf_i+0x238>)
 8003f38:	e7e9      	b.n	8003f0e <_printf_i+0x172>
 8003f3a:	6823      	ldr	r3, [r4, #0]
 8003f3c:	f023 0320 	bic.w	r3, r3, #32
 8003f40:	6023      	str	r3, [r4, #0]
 8003f42:	e7f6      	b.n	8003f32 <_printf_i+0x196>
 8003f44:	4616      	mov	r6, r2
 8003f46:	e7bd      	b.n	8003ec4 <_printf_i+0x128>
 8003f48:	6833      	ldr	r3, [r6, #0]
 8003f4a:	6825      	ldr	r5, [r4, #0]
 8003f4c:	6961      	ldr	r1, [r4, #20]
 8003f4e:	1d18      	adds	r0, r3, #4
 8003f50:	6030      	str	r0, [r6, #0]
 8003f52:	062e      	lsls	r6, r5, #24
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	d501      	bpl.n	8003f5c <_printf_i+0x1c0>
 8003f58:	6019      	str	r1, [r3, #0]
 8003f5a:	e002      	b.n	8003f62 <_printf_i+0x1c6>
 8003f5c:	0668      	lsls	r0, r5, #25
 8003f5e:	d5fb      	bpl.n	8003f58 <_printf_i+0x1bc>
 8003f60:	8019      	strh	r1, [r3, #0]
 8003f62:	2300      	movs	r3, #0
 8003f64:	6123      	str	r3, [r4, #16]
 8003f66:	4616      	mov	r6, r2
 8003f68:	e7bc      	b.n	8003ee4 <_printf_i+0x148>
 8003f6a:	6833      	ldr	r3, [r6, #0]
 8003f6c:	1d1a      	adds	r2, r3, #4
 8003f6e:	6032      	str	r2, [r6, #0]
 8003f70:	681e      	ldr	r6, [r3, #0]
 8003f72:	6862      	ldr	r2, [r4, #4]
 8003f74:	2100      	movs	r1, #0
 8003f76:	4630      	mov	r0, r6
 8003f78:	f7fc f92a 	bl	80001d0 <memchr>
 8003f7c:	b108      	cbz	r0, 8003f82 <_printf_i+0x1e6>
 8003f7e:	1b80      	subs	r0, r0, r6
 8003f80:	6060      	str	r0, [r4, #4]
 8003f82:	6863      	ldr	r3, [r4, #4]
 8003f84:	6123      	str	r3, [r4, #16]
 8003f86:	2300      	movs	r3, #0
 8003f88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f8c:	e7aa      	b.n	8003ee4 <_printf_i+0x148>
 8003f8e:	6923      	ldr	r3, [r4, #16]
 8003f90:	4632      	mov	r2, r6
 8003f92:	4649      	mov	r1, r9
 8003f94:	4640      	mov	r0, r8
 8003f96:	47d0      	blx	sl
 8003f98:	3001      	adds	r0, #1
 8003f9a:	d0ad      	beq.n	8003ef8 <_printf_i+0x15c>
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	079b      	lsls	r3, r3, #30
 8003fa0:	d413      	bmi.n	8003fca <_printf_i+0x22e>
 8003fa2:	68e0      	ldr	r0, [r4, #12]
 8003fa4:	9b03      	ldr	r3, [sp, #12]
 8003fa6:	4298      	cmp	r0, r3
 8003fa8:	bfb8      	it	lt
 8003faa:	4618      	movlt	r0, r3
 8003fac:	e7a6      	b.n	8003efc <_printf_i+0x160>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	4632      	mov	r2, r6
 8003fb2:	4649      	mov	r1, r9
 8003fb4:	4640      	mov	r0, r8
 8003fb6:	47d0      	blx	sl
 8003fb8:	3001      	adds	r0, #1
 8003fba:	d09d      	beq.n	8003ef8 <_printf_i+0x15c>
 8003fbc:	3501      	adds	r5, #1
 8003fbe:	68e3      	ldr	r3, [r4, #12]
 8003fc0:	9903      	ldr	r1, [sp, #12]
 8003fc2:	1a5b      	subs	r3, r3, r1
 8003fc4:	42ab      	cmp	r3, r5
 8003fc6:	dcf2      	bgt.n	8003fae <_printf_i+0x212>
 8003fc8:	e7eb      	b.n	8003fa2 <_printf_i+0x206>
 8003fca:	2500      	movs	r5, #0
 8003fcc:	f104 0619 	add.w	r6, r4, #25
 8003fd0:	e7f5      	b.n	8003fbe <_printf_i+0x222>
 8003fd2:	bf00      	nop
 8003fd4:	0800609a 	.word	0x0800609a
 8003fd8:	080060ab 	.word	0x080060ab

08003fdc <std>:
 8003fdc:	2300      	movs	r3, #0
 8003fde:	b510      	push	{r4, lr}
 8003fe0:	4604      	mov	r4, r0
 8003fe2:	e9c0 3300 	strd	r3, r3, [r0]
 8003fe6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fea:	6083      	str	r3, [r0, #8]
 8003fec:	8181      	strh	r1, [r0, #12]
 8003fee:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ff0:	81c2      	strh	r2, [r0, #14]
 8003ff2:	6183      	str	r3, [r0, #24]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	2208      	movs	r2, #8
 8003ff8:	305c      	adds	r0, #92	@ 0x5c
 8003ffa:	f000 f906 	bl	800420a <memset>
 8003ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8004034 <std+0x58>)
 8004000:	6263      	str	r3, [r4, #36]	@ 0x24
 8004002:	4b0d      	ldr	r3, [pc, #52]	@ (8004038 <std+0x5c>)
 8004004:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004006:	4b0d      	ldr	r3, [pc, #52]	@ (800403c <std+0x60>)
 8004008:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800400a:	4b0d      	ldr	r3, [pc, #52]	@ (8004040 <std+0x64>)
 800400c:	6323      	str	r3, [r4, #48]	@ 0x30
 800400e:	4b0d      	ldr	r3, [pc, #52]	@ (8004044 <std+0x68>)
 8004010:	6224      	str	r4, [r4, #32]
 8004012:	429c      	cmp	r4, r3
 8004014:	d006      	beq.n	8004024 <std+0x48>
 8004016:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800401a:	4294      	cmp	r4, r2
 800401c:	d002      	beq.n	8004024 <std+0x48>
 800401e:	33d0      	adds	r3, #208	@ 0xd0
 8004020:	429c      	cmp	r4, r3
 8004022:	d105      	bne.n	8004030 <std+0x54>
 8004024:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800402c:	f000 b96a 	b.w	8004304 <__retarget_lock_init_recursive>
 8004030:	bd10      	pop	{r4, pc}
 8004032:	bf00      	nop
 8004034:	08004185 	.word	0x08004185
 8004038:	080041a7 	.word	0x080041a7
 800403c:	080041df 	.word	0x080041df
 8004040:	08004203 	.word	0x08004203
 8004044:	200002a4 	.word	0x200002a4

08004048 <stdio_exit_handler>:
 8004048:	4a02      	ldr	r2, [pc, #8]	@ (8004054 <stdio_exit_handler+0xc>)
 800404a:	4903      	ldr	r1, [pc, #12]	@ (8004058 <stdio_exit_handler+0x10>)
 800404c:	4803      	ldr	r0, [pc, #12]	@ (800405c <stdio_exit_handler+0x14>)
 800404e:	f000 b869 	b.w	8004124 <_fwalk_sglue>
 8004052:	bf00      	nop
 8004054:	2000000c 	.word	0x2000000c
 8004058:	08005c39 	.word	0x08005c39
 800405c:	2000001c 	.word	0x2000001c

08004060 <cleanup_stdio>:
 8004060:	6841      	ldr	r1, [r0, #4]
 8004062:	4b0c      	ldr	r3, [pc, #48]	@ (8004094 <cleanup_stdio+0x34>)
 8004064:	4299      	cmp	r1, r3
 8004066:	b510      	push	{r4, lr}
 8004068:	4604      	mov	r4, r0
 800406a:	d001      	beq.n	8004070 <cleanup_stdio+0x10>
 800406c:	f001 fde4 	bl	8005c38 <_fflush_r>
 8004070:	68a1      	ldr	r1, [r4, #8]
 8004072:	4b09      	ldr	r3, [pc, #36]	@ (8004098 <cleanup_stdio+0x38>)
 8004074:	4299      	cmp	r1, r3
 8004076:	d002      	beq.n	800407e <cleanup_stdio+0x1e>
 8004078:	4620      	mov	r0, r4
 800407a:	f001 fddd 	bl	8005c38 <_fflush_r>
 800407e:	68e1      	ldr	r1, [r4, #12]
 8004080:	4b06      	ldr	r3, [pc, #24]	@ (800409c <cleanup_stdio+0x3c>)
 8004082:	4299      	cmp	r1, r3
 8004084:	d004      	beq.n	8004090 <cleanup_stdio+0x30>
 8004086:	4620      	mov	r0, r4
 8004088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800408c:	f001 bdd4 	b.w	8005c38 <_fflush_r>
 8004090:	bd10      	pop	{r4, pc}
 8004092:	bf00      	nop
 8004094:	200002a4 	.word	0x200002a4
 8004098:	2000030c 	.word	0x2000030c
 800409c:	20000374 	.word	0x20000374

080040a0 <global_stdio_init.part.0>:
 80040a0:	b510      	push	{r4, lr}
 80040a2:	4b0b      	ldr	r3, [pc, #44]	@ (80040d0 <global_stdio_init.part.0+0x30>)
 80040a4:	4c0b      	ldr	r4, [pc, #44]	@ (80040d4 <global_stdio_init.part.0+0x34>)
 80040a6:	4a0c      	ldr	r2, [pc, #48]	@ (80040d8 <global_stdio_init.part.0+0x38>)
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	4620      	mov	r0, r4
 80040ac:	2200      	movs	r2, #0
 80040ae:	2104      	movs	r1, #4
 80040b0:	f7ff ff94 	bl	8003fdc <std>
 80040b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80040b8:	2201      	movs	r2, #1
 80040ba:	2109      	movs	r1, #9
 80040bc:	f7ff ff8e 	bl	8003fdc <std>
 80040c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80040c4:	2202      	movs	r2, #2
 80040c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040ca:	2112      	movs	r1, #18
 80040cc:	f7ff bf86 	b.w	8003fdc <std>
 80040d0:	200003dc 	.word	0x200003dc
 80040d4:	200002a4 	.word	0x200002a4
 80040d8:	08004049 	.word	0x08004049

080040dc <__sfp_lock_acquire>:
 80040dc:	4801      	ldr	r0, [pc, #4]	@ (80040e4 <__sfp_lock_acquire+0x8>)
 80040de:	f000 b912 	b.w	8004306 <__retarget_lock_acquire_recursive>
 80040e2:	bf00      	nop
 80040e4:	200003e5 	.word	0x200003e5

080040e8 <__sfp_lock_release>:
 80040e8:	4801      	ldr	r0, [pc, #4]	@ (80040f0 <__sfp_lock_release+0x8>)
 80040ea:	f000 b90d 	b.w	8004308 <__retarget_lock_release_recursive>
 80040ee:	bf00      	nop
 80040f0:	200003e5 	.word	0x200003e5

080040f4 <__sinit>:
 80040f4:	b510      	push	{r4, lr}
 80040f6:	4604      	mov	r4, r0
 80040f8:	f7ff fff0 	bl	80040dc <__sfp_lock_acquire>
 80040fc:	6a23      	ldr	r3, [r4, #32]
 80040fe:	b11b      	cbz	r3, 8004108 <__sinit+0x14>
 8004100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004104:	f7ff bff0 	b.w	80040e8 <__sfp_lock_release>
 8004108:	4b04      	ldr	r3, [pc, #16]	@ (800411c <__sinit+0x28>)
 800410a:	6223      	str	r3, [r4, #32]
 800410c:	4b04      	ldr	r3, [pc, #16]	@ (8004120 <__sinit+0x2c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1f5      	bne.n	8004100 <__sinit+0xc>
 8004114:	f7ff ffc4 	bl	80040a0 <global_stdio_init.part.0>
 8004118:	e7f2      	b.n	8004100 <__sinit+0xc>
 800411a:	bf00      	nop
 800411c:	08004061 	.word	0x08004061
 8004120:	200003dc 	.word	0x200003dc

08004124 <_fwalk_sglue>:
 8004124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004128:	4607      	mov	r7, r0
 800412a:	4688      	mov	r8, r1
 800412c:	4614      	mov	r4, r2
 800412e:	2600      	movs	r6, #0
 8004130:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004134:	f1b9 0901 	subs.w	r9, r9, #1
 8004138:	d505      	bpl.n	8004146 <_fwalk_sglue+0x22>
 800413a:	6824      	ldr	r4, [r4, #0]
 800413c:	2c00      	cmp	r4, #0
 800413e:	d1f7      	bne.n	8004130 <_fwalk_sglue+0xc>
 8004140:	4630      	mov	r0, r6
 8004142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004146:	89ab      	ldrh	r3, [r5, #12]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d907      	bls.n	800415c <_fwalk_sglue+0x38>
 800414c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004150:	3301      	adds	r3, #1
 8004152:	d003      	beq.n	800415c <_fwalk_sglue+0x38>
 8004154:	4629      	mov	r1, r5
 8004156:	4638      	mov	r0, r7
 8004158:	47c0      	blx	r8
 800415a:	4306      	orrs	r6, r0
 800415c:	3568      	adds	r5, #104	@ 0x68
 800415e:	e7e9      	b.n	8004134 <_fwalk_sglue+0x10>

08004160 <iprintf>:
 8004160:	b40f      	push	{r0, r1, r2, r3}
 8004162:	b507      	push	{r0, r1, r2, lr}
 8004164:	4906      	ldr	r1, [pc, #24]	@ (8004180 <iprintf+0x20>)
 8004166:	ab04      	add	r3, sp, #16
 8004168:	6808      	ldr	r0, [r1, #0]
 800416a:	f853 2b04 	ldr.w	r2, [r3], #4
 800416e:	6881      	ldr	r1, [r0, #8]
 8004170:	9301      	str	r3, [sp, #4]
 8004172:	f001 fbc5 	bl	8005900 <_vfiprintf_r>
 8004176:	b003      	add	sp, #12
 8004178:	f85d eb04 	ldr.w	lr, [sp], #4
 800417c:	b004      	add	sp, #16
 800417e:	4770      	bx	lr
 8004180:	20000018 	.word	0x20000018

08004184 <__sread>:
 8004184:	b510      	push	{r4, lr}
 8004186:	460c      	mov	r4, r1
 8004188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800418c:	f000 f86c 	bl	8004268 <_read_r>
 8004190:	2800      	cmp	r0, #0
 8004192:	bfab      	itete	ge
 8004194:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004196:	89a3      	ldrhlt	r3, [r4, #12]
 8004198:	181b      	addge	r3, r3, r0
 800419a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800419e:	bfac      	ite	ge
 80041a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80041a2:	81a3      	strhlt	r3, [r4, #12]
 80041a4:	bd10      	pop	{r4, pc}

080041a6 <__swrite>:
 80041a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041aa:	461f      	mov	r7, r3
 80041ac:	898b      	ldrh	r3, [r1, #12]
 80041ae:	05db      	lsls	r3, r3, #23
 80041b0:	4605      	mov	r5, r0
 80041b2:	460c      	mov	r4, r1
 80041b4:	4616      	mov	r6, r2
 80041b6:	d505      	bpl.n	80041c4 <__swrite+0x1e>
 80041b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041bc:	2302      	movs	r3, #2
 80041be:	2200      	movs	r2, #0
 80041c0:	f000 f840 	bl	8004244 <_lseek_r>
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041ce:	81a3      	strh	r3, [r4, #12]
 80041d0:	4632      	mov	r2, r6
 80041d2:	463b      	mov	r3, r7
 80041d4:	4628      	mov	r0, r5
 80041d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041da:	f000 b857 	b.w	800428c <_write_r>

080041de <__sseek>:
 80041de:	b510      	push	{r4, lr}
 80041e0:	460c      	mov	r4, r1
 80041e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041e6:	f000 f82d 	bl	8004244 <_lseek_r>
 80041ea:	1c43      	adds	r3, r0, #1
 80041ec:	89a3      	ldrh	r3, [r4, #12]
 80041ee:	bf15      	itete	ne
 80041f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80041f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80041f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80041fa:	81a3      	strheq	r3, [r4, #12]
 80041fc:	bf18      	it	ne
 80041fe:	81a3      	strhne	r3, [r4, #12]
 8004200:	bd10      	pop	{r4, pc}

08004202 <__sclose>:
 8004202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004206:	f000 b80d 	b.w	8004224 <_close_r>

0800420a <memset>:
 800420a:	4402      	add	r2, r0
 800420c:	4603      	mov	r3, r0
 800420e:	4293      	cmp	r3, r2
 8004210:	d100      	bne.n	8004214 <memset+0xa>
 8004212:	4770      	bx	lr
 8004214:	f803 1b01 	strb.w	r1, [r3], #1
 8004218:	e7f9      	b.n	800420e <memset+0x4>
	...

0800421c <_localeconv_r>:
 800421c:	4800      	ldr	r0, [pc, #0]	@ (8004220 <_localeconv_r+0x4>)
 800421e:	4770      	bx	lr
 8004220:	20000158 	.word	0x20000158

08004224 <_close_r>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	4d06      	ldr	r5, [pc, #24]	@ (8004240 <_close_r+0x1c>)
 8004228:	2300      	movs	r3, #0
 800422a:	4604      	mov	r4, r0
 800422c:	4608      	mov	r0, r1
 800422e:	602b      	str	r3, [r5, #0]
 8004230:	f7fd f9a4 	bl	800157c <_close>
 8004234:	1c43      	adds	r3, r0, #1
 8004236:	d102      	bne.n	800423e <_close_r+0x1a>
 8004238:	682b      	ldr	r3, [r5, #0]
 800423a:	b103      	cbz	r3, 800423e <_close_r+0x1a>
 800423c:	6023      	str	r3, [r4, #0]
 800423e:	bd38      	pop	{r3, r4, r5, pc}
 8004240:	200003e0 	.word	0x200003e0

08004244 <_lseek_r>:
 8004244:	b538      	push	{r3, r4, r5, lr}
 8004246:	4d07      	ldr	r5, [pc, #28]	@ (8004264 <_lseek_r+0x20>)
 8004248:	4604      	mov	r4, r0
 800424a:	4608      	mov	r0, r1
 800424c:	4611      	mov	r1, r2
 800424e:	2200      	movs	r2, #0
 8004250:	602a      	str	r2, [r5, #0]
 8004252:	461a      	mov	r2, r3
 8004254:	f7fd f9b9 	bl	80015ca <_lseek>
 8004258:	1c43      	adds	r3, r0, #1
 800425a:	d102      	bne.n	8004262 <_lseek_r+0x1e>
 800425c:	682b      	ldr	r3, [r5, #0]
 800425e:	b103      	cbz	r3, 8004262 <_lseek_r+0x1e>
 8004260:	6023      	str	r3, [r4, #0]
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	200003e0 	.word	0x200003e0

08004268 <_read_r>:
 8004268:	b538      	push	{r3, r4, r5, lr}
 800426a:	4d07      	ldr	r5, [pc, #28]	@ (8004288 <_read_r+0x20>)
 800426c:	4604      	mov	r4, r0
 800426e:	4608      	mov	r0, r1
 8004270:	4611      	mov	r1, r2
 8004272:	2200      	movs	r2, #0
 8004274:	602a      	str	r2, [r5, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	f7fd f947 	bl	800150a <_read>
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	d102      	bne.n	8004286 <_read_r+0x1e>
 8004280:	682b      	ldr	r3, [r5, #0]
 8004282:	b103      	cbz	r3, 8004286 <_read_r+0x1e>
 8004284:	6023      	str	r3, [r4, #0]
 8004286:	bd38      	pop	{r3, r4, r5, pc}
 8004288:	200003e0 	.word	0x200003e0

0800428c <_write_r>:
 800428c:	b538      	push	{r3, r4, r5, lr}
 800428e:	4d07      	ldr	r5, [pc, #28]	@ (80042ac <_write_r+0x20>)
 8004290:	4604      	mov	r4, r0
 8004292:	4608      	mov	r0, r1
 8004294:	4611      	mov	r1, r2
 8004296:	2200      	movs	r2, #0
 8004298:	602a      	str	r2, [r5, #0]
 800429a:	461a      	mov	r2, r3
 800429c:	f7fd f952 	bl	8001544 <_write>
 80042a0:	1c43      	adds	r3, r0, #1
 80042a2:	d102      	bne.n	80042aa <_write_r+0x1e>
 80042a4:	682b      	ldr	r3, [r5, #0]
 80042a6:	b103      	cbz	r3, 80042aa <_write_r+0x1e>
 80042a8:	6023      	str	r3, [r4, #0]
 80042aa:	bd38      	pop	{r3, r4, r5, pc}
 80042ac:	200003e0 	.word	0x200003e0

080042b0 <__errno>:
 80042b0:	4b01      	ldr	r3, [pc, #4]	@ (80042b8 <__errno+0x8>)
 80042b2:	6818      	ldr	r0, [r3, #0]
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	20000018 	.word	0x20000018

080042bc <__libc_init_array>:
 80042bc:	b570      	push	{r4, r5, r6, lr}
 80042be:	4d0d      	ldr	r5, [pc, #52]	@ (80042f4 <__libc_init_array+0x38>)
 80042c0:	4c0d      	ldr	r4, [pc, #52]	@ (80042f8 <__libc_init_array+0x3c>)
 80042c2:	1b64      	subs	r4, r4, r5
 80042c4:	10a4      	asrs	r4, r4, #2
 80042c6:	2600      	movs	r6, #0
 80042c8:	42a6      	cmp	r6, r4
 80042ca:	d109      	bne.n	80042e0 <__libc_init_array+0x24>
 80042cc:	4d0b      	ldr	r5, [pc, #44]	@ (80042fc <__libc_init_array+0x40>)
 80042ce:	4c0c      	ldr	r4, [pc, #48]	@ (8004300 <__libc_init_array+0x44>)
 80042d0:	f001 fec0 	bl	8006054 <_init>
 80042d4:	1b64      	subs	r4, r4, r5
 80042d6:	10a4      	asrs	r4, r4, #2
 80042d8:	2600      	movs	r6, #0
 80042da:	42a6      	cmp	r6, r4
 80042dc:	d105      	bne.n	80042ea <__libc_init_array+0x2e>
 80042de:	bd70      	pop	{r4, r5, r6, pc}
 80042e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80042e4:	4798      	blx	r3
 80042e6:	3601      	adds	r6, #1
 80042e8:	e7ee      	b.n	80042c8 <__libc_init_array+0xc>
 80042ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80042ee:	4798      	blx	r3
 80042f0:	3601      	adds	r6, #1
 80042f2:	e7f2      	b.n	80042da <__libc_init_array+0x1e>
 80042f4:	08006400 	.word	0x08006400
 80042f8:	08006400 	.word	0x08006400
 80042fc:	08006400 	.word	0x08006400
 8004300:	08006404 	.word	0x08006404

08004304 <__retarget_lock_init_recursive>:
 8004304:	4770      	bx	lr

08004306 <__retarget_lock_acquire_recursive>:
 8004306:	4770      	bx	lr

08004308 <__retarget_lock_release_recursive>:
 8004308:	4770      	bx	lr

0800430a <quorem>:
 800430a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800430e:	6903      	ldr	r3, [r0, #16]
 8004310:	690c      	ldr	r4, [r1, #16]
 8004312:	42a3      	cmp	r3, r4
 8004314:	4607      	mov	r7, r0
 8004316:	db7e      	blt.n	8004416 <quorem+0x10c>
 8004318:	3c01      	subs	r4, #1
 800431a:	f101 0814 	add.w	r8, r1, #20
 800431e:	00a3      	lsls	r3, r4, #2
 8004320:	f100 0514 	add.w	r5, r0, #20
 8004324:	9300      	str	r3, [sp, #0]
 8004326:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800432a:	9301      	str	r3, [sp, #4]
 800432c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004330:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004334:	3301      	adds	r3, #1
 8004336:	429a      	cmp	r2, r3
 8004338:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800433c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004340:	d32e      	bcc.n	80043a0 <quorem+0x96>
 8004342:	f04f 0a00 	mov.w	sl, #0
 8004346:	46c4      	mov	ip, r8
 8004348:	46ae      	mov	lr, r5
 800434a:	46d3      	mov	fp, sl
 800434c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004350:	b298      	uxth	r0, r3
 8004352:	fb06 a000 	mla	r0, r6, r0, sl
 8004356:	0c02      	lsrs	r2, r0, #16
 8004358:	0c1b      	lsrs	r3, r3, #16
 800435a:	fb06 2303 	mla	r3, r6, r3, r2
 800435e:	f8de 2000 	ldr.w	r2, [lr]
 8004362:	b280      	uxth	r0, r0
 8004364:	b292      	uxth	r2, r2
 8004366:	1a12      	subs	r2, r2, r0
 8004368:	445a      	add	r2, fp
 800436a:	f8de 0000 	ldr.w	r0, [lr]
 800436e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004372:	b29b      	uxth	r3, r3
 8004374:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004378:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800437c:	b292      	uxth	r2, r2
 800437e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004382:	45e1      	cmp	r9, ip
 8004384:	f84e 2b04 	str.w	r2, [lr], #4
 8004388:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800438c:	d2de      	bcs.n	800434c <quorem+0x42>
 800438e:	9b00      	ldr	r3, [sp, #0]
 8004390:	58eb      	ldr	r3, [r5, r3]
 8004392:	b92b      	cbnz	r3, 80043a0 <quorem+0x96>
 8004394:	9b01      	ldr	r3, [sp, #4]
 8004396:	3b04      	subs	r3, #4
 8004398:	429d      	cmp	r5, r3
 800439a:	461a      	mov	r2, r3
 800439c:	d32f      	bcc.n	80043fe <quorem+0xf4>
 800439e:	613c      	str	r4, [r7, #16]
 80043a0:	4638      	mov	r0, r7
 80043a2:	f001 f97b 	bl	800569c <__mcmp>
 80043a6:	2800      	cmp	r0, #0
 80043a8:	db25      	blt.n	80043f6 <quorem+0xec>
 80043aa:	4629      	mov	r1, r5
 80043ac:	2000      	movs	r0, #0
 80043ae:	f858 2b04 	ldr.w	r2, [r8], #4
 80043b2:	f8d1 c000 	ldr.w	ip, [r1]
 80043b6:	fa1f fe82 	uxth.w	lr, r2
 80043ba:	fa1f f38c 	uxth.w	r3, ip
 80043be:	eba3 030e 	sub.w	r3, r3, lr
 80043c2:	4403      	add	r3, r0
 80043c4:	0c12      	lsrs	r2, r2, #16
 80043c6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80043ca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043d4:	45c1      	cmp	r9, r8
 80043d6:	f841 3b04 	str.w	r3, [r1], #4
 80043da:	ea4f 4022 	mov.w	r0, r2, asr #16
 80043de:	d2e6      	bcs.n	80043ae <quorem+0xa4>
 80043e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80043e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80043e8:	b922      	cbnz	r2, 80043f4 <quorem+0xea>
 80043ea:	3b04      	subs	r3, #4
 80043ec:	429d      	cmp	r5, r3
 80043ee:	461a      	mov	r2, r3
 80043f0:	d30b      	bcc.n	800440a <quorem+0x100>
 80043f2:	613c      	str	r4, [r7, #16]
 80043f4:	3601      	adds	r6, #1
 80043f6:	4630      	mov	r0, r6
 80043f8:	b003      	add	sp, #12
 80043fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043fe:	6812      	ldr	r2, [r2, #0]
 8004400:	3b04      	subs	r3, #4
 8004402:	2a00      	cmp	r2, #0
 8004404:	d1cb      	bne.n	800439e <quorem+0x94>
 8004406:	3c01      	subs	r4, #1
 8004408:	e7c6      	b.n	8004398 <quorem+0x8e>
 800440a:	6812      	ldr	r2, [r2, #0]
 800440c:	3b04      	subs	r3, #4
 800440e:	2a00      	cmp	r2, #0
 8004410:	d1ef      	bne.n	80043f2 <quorem+0xe8>
 8004412:	3c01      	subs	r4, #1
 8004414:	e7ea      	b.n	80043ec <quorem+0xe2>
 8004416:	2000      	movs	r0, #0
 8004418:	e7ee      	b.n	80043f8 <quorem+0xee>
 800441a:	0000      	movs	r0, r0
 800441c:	0000      	movs	r0, r0
	...

08004420 <_dtoa_r>:
 8004420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004424:	69c7      	ldr	r7, [r0, #28]
 8004426:	b099      	sub	sp, #100	@ 0x64
 8004428:	ed8d 0b02 	vstr	d0, [sp, #8]
 800442c:	ec55 4b10 	vmov	r4, r5, d0
 8004430:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004432:	9109      	str	r1, [sp, #36]	@ 0x24
 8004434:	4683      	mov	fp, r0
 8004436:	920e      	str	r2, [sp, #56]	@ 0x38
 8004438:	9313      	str	r3, [sp, #76]	@ 0x4c
 800443a:	b97f      	cbnz	r7, 800445c <_dtoa_r+0x3c>
 800443c:	2010      	movs	r0, #16
 800443e:	f000 fdfd 	bl	800503c <malloc>
 8004442:	4602      	mov	r2, r0
 8004444:	f8cb 001c 	str.w	r0, [fp, #28]
 8004448:	b920      	cbnz	r0, 8004454 <_dtoa_r+0x34>
 800444a:	4ba7      	ldr	r3, [pc, #668]	@ (80046e8 <_dtoa_r+0x2c8>)
 800444c:	21ef      	movs	r1, #239	@ 0xef
 800444e:	48a7      	ldr	r0, [pc, #668]	@ (80046ec <_dtoa_r+0x2cc>)
 8004450:	f001 fccc 	bl	8005dec <__assert_func>
 8004454:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004458:	6007      	str	r7, [r0, #0]
 800445a:	60c7      	str	r7, [r0, #12]
 800445c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004460:	6819      	ldr	r1, [r3, #0]
 8004462:	b159      	cbz	r1, 800447c <_dtoa_r+0x5c>
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	604a      	str	r2, [r1, #4]
 8004468:	2301      	movs	r3, #1
 800446a:	4093      	lsls	r3, r2
 800446c:	608b      	str	r3, [r1, #8]
 800446e:	4658      	mov	r0, fp
 8004470:	f000 feda 	bl	8005228 <_Bfree>
 8004474:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	1e2b      	subs	r3, r5, #0
 800447e:	bfb9      	ittee	lt
 8004480:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004484:	9303      	strlt	r3, [sp, #12]
 8004486:	2300      	movge	r3, #0
 8004488:	6033      	strge	r3, [r6, #0]
 800448a:	9f03      	ldr	r7, [sp, #12]
 800448c:	4b98      	ldr	r3, [pc, #608]	@ (80046f0 <_dtoa_r+0x2d0>)
 800448e:	bfbc      	itt	lt
 8004490:	2201      	movlt	r2, #1
 8004492:	6032      	strlt	r2, [r6, #0]
 8004494:	43bb      	bics	r3, r7
 8004496:	d112      	bne.n	80044be <_dtoa_r+0x9e>
 8004498:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800449a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80044a4:	4323      	orrs	r3, r4
 80044a6:	f000 854d 	beq.w	8004f44 <_dtoa_r+0xb24>
 80044aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80044ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004704 <_dtoa_r+0x2e4>
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f000 854f 	beq.w	8004f54 <_dtoa_r+0xb34>
 80044b6:	f10a 0303 	add.w	r3, sl, #3
 80044ba:	f000 bd49 	b.w	8004f50 <_dtoa_r+0xb30>
 80044be:	ed9d 7b02 	vldr	d7, [sp, #8]
 80044c2:	2200      	movs	r2, #0
 80044c4:	ec51 0b17 	vmov	r0, r1, d7
 80044c8:	2300      	movs	r3, #0
 80044ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80044ce:	f7fc fafb 	bl	8000ac8 <__aeabi_dcmpeq>
 80044d2:	4680      	mov	r8, r0
 80044d4:	b158      	cbz	r0, 80044ee <_dtoa_r+0xce>
 80044d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80044d8:	2301      	movs	r3, #1
 80044da:	6013      	str	r3, [r2, #0]
 80044dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80044de:	b113      	cbz	r3, 80044e6 <_dtoa_r+0xc6>
 80044e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80044e2:	4b84      	ldr	r3, [pc, #528]	@ (80046f4 <_dtoa_r+0x2d4>)
 80044e4:	6013      	str	r3, [r2, #0]
 80044e6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004708 <_dtoa_r+0x2e8>
 80044ea:	f000 bd33 	b.w	8004f54 <_dtoa_r+0xb34>
 80044ee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80044f2:	aa16      	add	r2, sp, #88	@ 0x58
 80044f4:	a917      	add	r1, sp, #92	@ 0x5c
 80044f6:	4658      	mov	r0, fp
 80044f8:	f001 f980 	bl	80057fc <__d2b>
 80044fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004500:	4681      	mov	r9, r0
 8004502:	2e00      	cmp	r6, #0
 8004504:	d077      	beq.n	80045f6 <_dtoa_r+0x1d6>
 8004506:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004508:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800450c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004514:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004518:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800451c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004520:	4619      	mov	r1, r3
 8004522:	2200      	movs	r2, #0
 8004524:	4b74      	ldr	r3, [pc, #464]	@ (80046f8 <_dtoa_r+0x2d8>)
 8004526:	f7fb feaf 	bl	8000288 <__aeabi_dsub>
 800452a:	a369      	add	r3, pc, #420	@ (adr r3, 80046d0 <_dtoa_r+0x2b0>)
 800452c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004530:	f7fc f862 	bl	80005f8 <__aeabi_dmul>
 8004534:	a368      	add	r3, pc, #416	@ (adr r3, 80046d8 <_dtoa_r+0x2b8>)
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	f7fb fea7 	bl	800028c <__adddf3>
 800453e:	4604      	mov	r4, r0
 8004540:	4630      	mov	r0, r6
 8004542:	460d      	mov	r5, r1
 8004544:	f7fb ffee 	bl	8000524 <__aeabi_i2d>
 8004548:	a365      	add	r3, pc, #404	@ (adr r3, 80046e0 <_dtoa_r+0x2c0>)
 800454a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454e:	f7fc f853 	bl	80005f8 <__aeabi_dmul>
 8004552:	4602      	mov	r2, r0
 8004554:	460b      	mov	r3, r1
 8004556:	4620      	mov	r0, r4
 8004558:	4629      	mov	r1, r5
 800455a:	f7fb fe97 	bl	800028c <__adddf3>
 800455e:	4604      	mov	r4, r0
 8004560:	460d      	mov	r5, r1
 8004562:	f7fc faf9 	bl	8000b58 <__aeabi_d2iz>
 8004566:	2200      	movs	r2, #0
 8004568:	4607      	mov	r7, r0
 800456a:	2300      	movs	r3, #0
 800456c:	4620      	mov	r0, r4
 800456e:	4629      	mov	r1, r5
 8004570:	f7fc fab4 	bl	8000adc <__aeabi_dcmplt>
 8004574:	b140      	cbz	r0, 8004588 <_dtoa_r+0x168>
 8004576:	4638      	mov	r0, r7
 8004578:	f7fb ffd4 	bl	8000524 <__aeabi_i2d>
 800457c:	4622      	mov	r2, r4
 800457e:	462b      	mov	r3, r5
 8004580:	f7fc faa2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004584:	b900      	cbnz	r0, 8004588 <_dtoa_r+0x168>
 8004586:	3f01      	subs	r7, #1
 8004588:	2f16      	cmp	r7, #22
 800458a:	d851      	bhi.n	8004630 <_dtoa_r+0x210>
 800458c:	4b5b      	ldr	r3, [pc, #364]	@ (80046fc <_dtoa_r+0x2dc>)
 800458e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004596:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800459a:	f7fc fa9f 	bl	8000adc <__aeabi_dcmplt>
 800459e:	2800      	cmp	r0, #0
 80045a0:	d048      	beq.n	8004634 <_dtoa_r+0x214>
 80045a2:	3f01      	subs	r7, #1
 80045a4:	2300      	movs	r3, #0
 80045a6:	9312      	str	r3, [sp, #72]	@ 0x48
 80045a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80045aa:	1b9b      	subs	r3, r3, r6
 80045ac:	1e5a      	subs	r2, r3, #1
 80045ae:	bf44      	itt	mi
 80045b0:	f1c3 0801 	rsbmi	r8, r3, #1
 80045b4:	2300      	movmi	r3, #0
 80045b6:	9208      	str	r2, [sp, #32]
 80045b8:	bf54      	ite	pl
 80045ba:	f04f 0800 	movpl.w	r8, #0
 80045be:	9308      	strmi	r3, [sp, #32]
 80045c0:	2f00      	cmp	r7, #0
 80045c2:	db39      	blt.n	8004638 <_dtoa_r+0x218>
 80045c4:	9b08      	ldr	r3, [sp, #32]
 80045c6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80045c8:	443b      	add	r3, r7
 80045ca:	9308      	str	r3, [sp, #32]
 80045cc:	2300      	movs	r3, #0
 80045ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80045d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045d2:	2b09      	cmp	r3, #9
 80045d4:	d864      	bhi.n	80046a0 <_dtoa_r+0x280>
 80045d6:	2b05      	cmp	r3, #5
 80045d8:	bfc4      	itt	gt
 80045da:	3b04      	subgt	r3, #4
 80045dc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80045de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045e0:	f1a3 0302 	sub.w	r3, r3, #2
 80045e4:	bfcc      	ite	gt
 80045e6:	2400      	movgt	r4, #0
 80045e8:	2401      	movle	r4, #1
 80045ea:	2b03      	cmp	r3, #3
 80045ec:	d863      	bhi.n	80046b6 <_dtoa_r+0x296>
 80045ee:	e8df f003 	tbb	[pc, r3]
 80045f2:	372a      	.short	0x372a
 80045f4:	5535      	.short	0x5535
 80045f6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80045fa:	441e      	add	r6, r3
 80045fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004600:	2b20      	cmp	r3, #32
 8004602:	bfc1      	itttt	gt
 8004604:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004608:	409f      	lslgt	r7, r3
 800460a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800460e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004612:	bfd6      	itet	le
 8004614:	f1c3 0320 	rsble	r3, r3, #32
 8004618:	ea47 0003 	orrgt.w	r0, r7, r3
 800461c:	fa04 f003 	lslle.w	r0, r4, r3
 8004620:	f7fb ff70 	bl	8000504 <__aeabi_ui2d>
 8004624:	2201      	movs	r2, #1
 8004626:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800462a:	3e01      	subs	r6, #1
 800462c:	9214      	str	r2, [sp, #80]	@ 0x50
 800462e:	e777      	b.n	8004520 <_dtoa_r+0x100>
 8004630:	2301      	movs	r3, #1
 8004632:	e7b8      	b.n	80045a6 <_dtoa_r+0x186>
 8004634:	9012      	str	r0, [sp, #72]	@ 0x48
 8004636:	e7b7      	b.n	80045a8 <_dtoa_r+0x188>
 8004638:	427b      	negs	r3, r7
 800463a:	930a      	str	r3, [sp, #40]	@ 0x28
 800463c:	2300      	movs	r3, #0
 800463e:	eba8 0807 	sub.w	r8, r8, r7
 8004642:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004644:	e7c4      	b.n	80045d0 <_dtoa_r+0x1b0>
 8004646:	2300      	movs	r3, #0
 8004648:	930b      	str	r3, [sp, #44]	@ 0x2c
 800464a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800464c:	2b00      	cmp	r3, #0
 800464e:	dc35      	bgt.n	80046bc <_dtoa_r+0x29c>
 8004650:	2301      	movs	r3, #1
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	9307      	str	r3, [sp, #28]
 8004656:	461a      	mov	r2, r3
 8004658:	920e      	str	r2, [sp, #56]	@ 0x38
 800465a:	e00b      	b.n	8004674 <_dtoa_r+0x254>
 800465c:	2301      	movs	r3, #1
 800465e:	e7f3      	b.n	8004648 <_dtoa_r+0x228>
 8004660:	2300      	movs	r3, #0
 8004662:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004664:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004666:	18fb      	adds	r3, r7, r3
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	3301      	adds	r3, #1
 800466c:	2b01      	cmp	r3, #1
 800466e:	9307      	str	r3, [sp, #28]
 8004670:	bfb8      	it	lt
 8004672:	2301      	movlt	r3, #1
 8004674:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004678:	2100      	movs	r1, #0
 800467a:	2204      	movs	r2, #4
 800467c:	f102 0514 	add.w	r5, r2, #20
 8004680:	429d      	cmp	r5, r3
 8004682:	d91f      	bls.n	80046c4 <_dtoa_r+0x2a4>
 8004684:	6041      	str	r1, [r0, #4]
 8004686:	4658      	mov	r0, fp
 8004688:	f000 fd8e 	bl	80051a8 <_Balloc>
 800468c:	4682      	mov	sl, r0
 800468e:	2800      	cmp	r0, #0
 8004690:	d13c      	bne.n	800470c <_dtoa_r+0x2ec>
 8004692:	4b1b      	ldr	r3, [pc, #108]	@ (8004700 <_dtoa_r+0x2e0>)
 8004694:	4602      	mov	r2, r0
 8004696:	f240 11af 	movw	r1, #431	@ 0x1af
 800469a:	e6d8      	b.n	800444e <_dtoa_r+0x2e>
 800469c:	2301      	movs	r3, #1
 800469e:	e7e0      	b.n	8004662 <_dtoa_r+0x242>
 80046a0:	2401      	movs	r4, #1
 80046a2:	2300      	movs	r3, #0
 80046a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80046a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80046a8:	f04f 33ff 	mov.w	r3, #4294967295
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	9307      	str	r3, [sp, #28]
 80046b0:	2200      	movs	r2, #0
 80046b2:	2312      	movs	r3, #18
 80046b4:	e7d0      	b.n	8004658 <_dtoa_r+0x238>
 80046b6:	2301      	movs	r3, #1
 80046b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80046ba:	e7f5      	b.n	80046a8 <_dtoa_r+0x288>
 80046bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	9307      	str	r3, [sp, #28]
 80046c2:	e7d7      	b.n	8004674 <_dtoa_r+0x254>
 80046c4:	3101      	adds	r1, #1
 80046c6:	0052      	lsls	r2, r2, #1
 80046c8:	e7d8      	b.n	800467c <_dtoa_r+0x25c>
 80046ca:	bf00      	nop
 80046cc:	f3af 8000 	nop.w
 80046d0:	636f4361 	.word	0x636f4361
 80046d4:	3fd287a7 	.word	0x3fd287a7
 80046d8:	8b60c8b3 	.word	0x8b60c8b3
 80046dc:	3fc68a28 	.word	0x3fc68a28
 80046e0:	509f79fb 	.word	0x509f79fb
 80046e4:	3fd34413 	.word	0x3fd34413
 80046e8:	080060c9 	.word	0x080060c9
 80046ec:	080060e0 	.word	0x080060e0
 80046f0:	7ff00000 	.word	0x7ff00000
 80046f4:	08006099 	.word	0x08006099
 80046f8:	3ff80000 	.word	0x3ff80000
 80046fc:	080061d8 	.word	0x080061d8
 8004700:	08006138 	.word	0x08006138
 8004704:	080060c5 	.word	0x080060c5
 8004708:	08006098 	.word	0x08006098
 800470c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004710:	6018      	str	r0, [r3, #0]
 8004712:	9b07      	ldr	r3, [sp, #28]
 8004714:	2b0e      	cmp	r3, #14
 8004716:	f200 80a4 	bhi.w	8004862 <_dtoa_r+0x442>
 800471a:	2c00      	cmp	r4, #0
 800471c:	f000 80a1 	beq.w	8004862 <_dtoa_r+0x442>
 8004720:	2f00      	cmp	r7, #0
 8004722:	dd33      	ble.n	800478c <_dtoa_r+0x36c>
 8004724:	4bad      	ldr	r3, [pc, #692]	@ (80049dc <_dtoa_r+0x5bc>)
 8004726:	f007 020f 	and.w	r2, r7, #15
 800472a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800472e:	ed93 7b00 	vldr	d7, [r3]
 8004732:	05f8      	lsls	r0, r7, #23
 8004734:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004738:	ea4f 1427 	mov.w	r4, r7, asr #4
 800473c:	d516      	bpl.n	800476c <_dtoa_r+0x34c>
 800473e:	4ba8      	ldr	r3, [pc, #672]	@ (80049e0 <_dtoa_r+0x5c0>)
 8004740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004744:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004748:	f7fc f880 	bl	800084c <__aeabi_ddiv>
 800474c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004750:	f004 040f 	and.w	r4, r4, #15
 8004754:	2603      	movs	r6, #3
 8004756:	4da2      	ldr	r5, [pc, #648]	@ (80049e0 <_dtoa_r+0x5c0>)
 8004758:	b954      	cbnz	r4, 8004770 <_dtoa_r+0x350>
 800475a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800475e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004762:	f7fc f873 	bl	800084c <__aeabi_ddiv>
 8004766:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800476a:	e028      	b.n	80047be <_dtoa_r+0x39e>
 800476c:	2602      	movs	r6, #2
 800476e:	e7f2      	b.n	8004756 <_dtoa_r+0x336>
 8004770:	07e1      	lsls	r1, r4, #31
 8004772:	d508      	bpl.n	8004786 <_dtoa_r+0x366>
 8004774:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004778:	e9d5 2300 	ldrd	r2, r3, [r5]
 800477c:	f7fb ff3c 	bl	80005f8 <__aeabi_dmul>
 8004780:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004784:	3601      	adds	r6, #1
 8004786:	1064      	asrs	r4, r4, #1
 8004788:	3508      	adds	r5, #8
 800478a:	e7e5      	b.n	8004758 <_dtoa_r+0x338>
 800478c:	f000 80d2 	beq.w	8004934 <_dtoa_r+0x514>
 8004790:	427c      	negs	r4, r7
 8004792:	4b92      	ldr	r3, [pc, #584]	@ (80049dc <_dtoa_r+0x5bc>)
 8004794:	4d92      	ldr	r5, [pc, #584]	@ (80049e0 <_dtoa_r+0x5c0>)
 8004796:	f004 020f 	and.w	r2, r4, #15
 800479a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800479e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80047a6:	f7fb ff27 	bl	80005f8 <__aeabi_dmul>
 80047aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047ae:	1124      	asrs	r4, r4, #4
 80047b0:	2300      	movs	r3, #0
 80047b2:	2602      	movs	r6, #2
 80047b4:	2c00      	cmp	r4, #0
 80047b6:	f040 80b2 	bne.w	800491e <_dtoa_r+0x4fe>
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1d3      	bne.n	8004766 <_dtoa_r+0x346>
 80047be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80047c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 80b7 	beq.w	8004938 <_dtoa_r+0x518>
 80047ca:	4b86      	ldr	r3, [pc, #536]	@ (80049e4 <_dtoa_r+0x5c4>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	4620      	mov	r0, r4
 80047d0:	4629      	mov	r1, r5
 80047d2:	f7fc f983 	bl	8000adc <__aeabi_dcmplt>
 80047d6:	2800      	cmp	r0, #0
 80047d8:	f000 80ae 	beq.w	8004938 <_dtoa_r+0x518>
 80047dc:	9b07      	ldr	r3, [sp, #28]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f000 80aa 	beq.w	8004938 <_dtoa_r+0x518>
 80047e4:	9b00      	ldr	r3, [sp, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	dd37      	ble.n	800485a <_dtoa_r+0x43a>
 80047ea:	1e7b      	subs	r3, r7, #1
 80047ec:	9304      	str	r3, [sp, #16]
 80047ee:	4620      	mov	r0, r4
 80047f0:	4b7d      	ldr	r3, [pc, #500]	@ (80049e8 <_dtoa_r+0x5c8>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	4629      	mov	r1, r5
 80047f6:	f7fb feff 	bl	80005f8 <__aeabi_dmul>
 80047fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047fe:	9c00      	ldr	r4, [sp, #0]
 8004800:	3601      	adds	r6, #1
 8004802:	4630      	mov	r0, r6
 8004804:	f7fb fe8e 	bl	8000524 <__aeabi_i2d>
 8004808:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800480c:	f7fb fef4 	bl	80005f8 <__aeabi_dmul>
 8004810:	4b76      	ldr	r3, [pc, #472]	@ (80049ec <_dtoa_r+0x5cc>)
 8004812:	2200      	movs	r2, #0
 8004814:	f7fb fd3a 	bl	800028c <__adddf3>
 8004818:	4605      	mov	r5, r0
 800481a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800481e:	2c00      	cmp	r4, #0
 8004820:	f040 808d 	bne.w	800493e <_dtoa_r+0x51e>
 8004824:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004828:	4b71      	ldr	r3, [pc, #452]	@ (80049f0 <_dtoa_r+0x5d0>)
 800482a:	2200      	movs	r2, #0
 800482c:	f7fb fd2c 	bl	8000288 <__aeabi_dsub>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004838:	462a      	mov	r2, r5
 800483a:	4633      	mov	r3, r6
 800483c:	f7fc f96c 	bl	8000b18 <__aeabi_dcmpgt>
 8004840:	2800      	cmp	r0, #0
 8004842:	f040 828b 	bne.w	8004d5c <_dtoa_r+0x93c>
 8004846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800484a:	462a      	mov	r2, r5
 800484c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004850:	f7fc f944 	bl	8000adc <__aeabi_dcmplt>
 8004854:	2800      	cmp	r0, #0
 8004856:	f040 8128 	bne.w	8004aaa <_dtoa_r+0x68a>
 800485a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800485e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004862:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004864:	2b00      	cmp	r3, #0
 8004866:	f2c0 815a 	blt.w	8004b1e <_dtoa_r+0x6fe>
 800486a:	2f0e      	cmp	r7, #14
 800486c:	f300 8157 	bgt.w	8004b1e <_dtoa_r+0x6fe>
 8004870:	4b5a      	ldr	r3, [pc, #360]	@ (80049dc <_dtoa_r+0x5bc>)
 8004872:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004876:	ed93 7b00 	vldr	d7, [r3]
 800487a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800487c:	2b00      	cmp	r3, #0
 800487e:	ed8d 7b00 	vstr	d7, [sp]
 8004882:	da03      	bge.n	800488c <_dtoa_r+0x46c>
 8004884:	9b07      	ldr	r3, [sp, #28]
 8004886:	2b00      	cmp	r3, #0
 8004888:	f340 8101 	ble.w	8004a8e <_dtoa_r+0x66e>
 800488c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004890:	4656      	mov	r6, sl
 8004892:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004896:	4620      	mov	r0, r4
 8004898:	4629      	mov	r1, r5
 800489a:	f7fb ffd7 	bl	800084c <__aeabi_ddiv>
 800489e:	f7fc f95b 	bl	8000b58 <__aeabi_d2iz>
 80048a2:	4680      	mov	r8, r0
 80048a4:	f7fb fe3e 	bl	8000524 <__aeabi_i2d>
 80048a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048ac:	f7fb fea4 	bl	80005f8 <__aeabi_dmul>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	4620      	mov	r0, r4
 80048b6:	4629      	mov	r1, r5
 80048b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80048bc:	f7fb fce4 	bl	8000288 <__aeabi_dsub>
 80048c0:	f806 4b01 	strb.w	r4, [r6], #1
 80048c4:	9d07      	ldr	r5, [sp, #28]
 80048c6:	eba6 040a 	sub.w	r4, r6, sl
 80048ca:	42a5      	cmp	r5, r4
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	f040 8117 	bne.w	8004b02 <_dtoa_r+0x6e2>
 80048d4:	f7fb fcda 	bl	800028c <__adddf3>
 80048d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048dc:	4604      	mov	r4, r0
 80048de:	460d      	mov	r5, r1
 80048e0:	f7fc f91a 	bl	8000b18 <__aeabi_dcmpgt>
 80048e4:	2800      	cmp	r0, #0
 80048e6:	f040 80f9 	bne.w	8004adc <_dtoa_r+0x6bc>
 80048ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048ee:	4620      	mov	r0, r4
 80048f0:	4629      	mov	r1, r5
 80048f2:	f7fc f8e9 	bl	8000ac8 <__aeabi_dcmpeq>
 80048f6:	b118      	cbz	r0, 8004900 <_dtoa_r+0x4e0>
 80048f8:	f018 0f01 	tst.w	r8, #1
 80048fc:	f040 80ee 	bne.w	8004adc <_dtoa_r+0x6bc>
 8004900:	4649      	mov	r1, r9
 8004902:	4658      	mov	r0, fp
 8004904:	f000 fc90 	bl	8005228 <_Bfree>
 8004908:	2300      	movs	r3, #0
 800490a:	7033      	strb	r3, [r6, #0]
 800490c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800490e:	3701      	adds	r7, #1
 8004910:	601f      	str	r7, [r3, #0]
 8004912:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 831d 	beq.w	8004f54 <_dtoa_r+0xb34>
 800491a:	601e      	str	r6, [r3, #0]
 800491c:	e31a      	b.n	8004f54 <_dtoa_r+0xb34>
 800491e:	07e2      	lsls	r2, r4, #31
 8004920:	d505      	bpl.n	800492e <_dtoa_r+0x50e>
 8004922:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004926:	f7fb fe67 	bl	80005f8 <__aeabi_dmul>
 800492a:	3601      	adds	r6, #1
 800492c:	2301      	movs	r3, #1
 800492e:	1064      	asrs	r4, r4, #1
 8004930:	3508      	adds	r5, #8
 8004932:	e73f      	b.n	80047b4 <_dtoa_r+0x394>
 8004934:	2602      	movs	r6, #2
 8004936:	e742      	b.n	80047be <_dtoa_r+0x39e>
 8004938:	9c07      	ldr	r4, [sp, #28]
 800493a:	9704      	str	r7, [sp, #16]
 800493c:	e761      	b.n	8004802 <_dtoa_r+0x3e2>
 800493e:	4b27      	ldr	r3, [pc, #156]	@ (80049dc <_dtoa_r+0x5bc>)
 8004940:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004942:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004946:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800494a:	4454      	add	r4, sl
 800494c:	2900      	cmp	r1, #0
 800494e:	d053      	beq.n	80049f8 <_dtoa_r+0x5d8>
 8004950:	4928      	ldr	r1, [pc, #160]	@ (80049f4 <_dtoa_r+0x5d4>)
 8004952:	2000      	movs	r0, #0
 8004954:	f7fb ff7a 	bl	800084c <__aeabi_ddiv>
 8004958:	4633      	mov	r3, r6
 800495a:	462a      	mov	r2, r5
 800495c:	f7fb fc94 	bl	8000288 <__aeabi_dsub>
 8004960:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004964:	4656      	mov	r6, sl
 8004966:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800496a:	f7fc f8f5 	bl	8000b58 <__aeabi_d2iz>
 800496e:	4605      	mov	r5, r0
 8004970:	f7fb fdd8 	bl	8000524 <__aeabi_i2d>
 8004974:	4602      	mov	r2, r0
 8004976:	460b      	mov	r3, r1
 8004978:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800497c:	f7fb fc84 	bl	8000288 <__aeabi_dsub>
 8004980:	3530      	adds	r5, #48	@ 0x30
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800498a:	f806 5b01 	strb.w	r5, [r6], #1
 800498e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004992:	f7fc f8a3 	bl	8000adc <__aeabi_dcmplt>
 8004996:	2800      	cmp	r0, #0
 8004998:	d171      	bne.n	8004a7e <_dtoa_r+0x65e>
 800499a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800499e:	4911      	ldr	r1, [pc, #68]	@ (80049e4 <_dtoa_r+0x5c4>)
 80049a0:	2000      	movs	r0, #0
 80049a2:	f7fb fc71 	bl	8000288 <__aeabi_dsub>
 80049a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80049aa:	f7fc f897 	bl	8000adc <__aeabi_dcmplt>
 80049ae:	2800      	cmp	r0, #0
 80049b0:	f040 8095 	bne.w	8004ade <_dtoa_r+0x6be>
 80049b4:	42a6      	cmp	r6, r4
 80049b6:	f43f af50 	beq.w	800485a <_dtoa_r+0x43a>
 80049ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80049be:	4b0a      	ldr	r3, [pc, #40]	@ (80049e8 <_dtoa_r+0x5c8>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	f7fb fe19 	bl	80005f8 <__aeabi_dmul>
 80049c6:	4b08      	ldr	r3, [pc, #32]	@ (80049e8 <_dtoa_r+0x5c8>)
 80049c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80049cc:	2200      	movs	r2, #0
 80049ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049d2:	f7fb fe11 	bl	80005f8 <__aeabi_dmul>
 80049d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049da:	e7c4      	b.n	8004966 <_dtoa_r+0x546>
 80049dc:	080061d8 	.word	0x080061d8
 80049e0:	080061b0 	.word	0x080061b0
 80049e4:	3ff00000 	.word	0x3ff00000
 80049e8:	40240000 	.word	0x40240000
 80049ec:	401c0000 	.word	0x401c0000
 80049f0:	40140000 	.word	0x40140000
 80049f4:	3fe00000 	.word	0x3fe00000
 80049f8:	4631      	mov	r1, r6
 80049fa:	4628      	mov	r0, r5
 80049fc:	f7fb fdfc 	bl	80005f8 <__aeabi_dmul>
 8004a00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004a04:	9415      	str	r4, [sp, #84]	@ 0x54
 8004a06:	4656      	mov	r6, sl
 8004a08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a0c:	f7fc f8a4 	bl	8000b58 <__aeabi_d2iz>
 8004a10:	4605      	mov	r5, r0
 8004a12:	f7fb fd87 	bl	8000524 <__aeabi_i2d>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a1e:	f7fb fc33 	bl	8000288 <__aeabi_dsub>
 8004a22:	3530      	adds	r5, #48	@ 0x30
 8004a24:	f806 5b01 	strb.w	r5, [r6], #1
 8004a28:	4602      	mov	r2, r0
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	42a6      	cmp	r6, r4
 8004a2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a32:	f04f 0200 	mov.w	r2, #0
 8004a36:	d124      	bne.n	8004a82 <_dtoa_r+0x662>
 8004a38:	4bac      	ldr	r3, [pc, #688]	@ (8004cec <_dtoa_r+0x8cc>)
 8004a3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004a3e:	f7fb fc25 	bl	800028c <__adddf3>
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a4a:	f7fc f865 	bl	8000b18 <__aeabi_dcmpgt>
 8004a4e:	2800      	cmp	r0, #0
 8004a50:	d145      	bne.n	8004ade <_dtoa_r+0x6be>
 8004a52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004a56:	49a5      	ldr	r1, [pc, #660]	@ (8004cec <_dtoa_r+0x8cc>)
 8004a58:	2000      	movs	r0, #0
 8004a5a:	f7fb fc15 	bl	8000288 <__aeabi_dsub>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a66:	f7fc f839 	bl	8000adc <__aeabi_dcmplt>
 8004a6a:	2800      	cmp	r0, #0
 8004a6c:	f43f aef5 	beq.w	800485a <_dtoa_r+0x43a>
 8004a70:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8004a72:	1e73      	subs	r3, r6, #1
 8004a74:	9315      	str	r3, [sp, #84]	@ 0x54
 8004a76:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004a7a:	2b30      	cmp	r3, #48	@ 0x30
 8004a7c:	d0f8      	beq.n	8004a70 <_dtoa_r+0x650>
 8004a7e:	9f04      	ldr	r7, [sp, #16]
 8004a80:	e73e      	b.n	8004900 <_dtoa_r+0x4e0>
 8004a82:	4b9b      	ldr	r3, [pc, #620]	@ (8004cf0 <_dtoa_r+0x8d0>)
 8004a84:	f7fb fdb8 	bl	80005f8 <__aeabi_dmul>
 8004a88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a8c:	e7bc      	b.n	8004a08 <_dtoa_r+0x5e8>
 8004a8e:	d10c      	bne.n	8004aaa <_dtoa_r+0x68a>
 8004a90:	4b98      	ldr	r3, [pc, #608]	@ (8004cf4 <_dtoa_r+0x8d4>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004a98:	f7fb fdae 	bl	80005f8 <__aeabi_dmul>
 8004a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004aa0:	f7fc f830 	bl	8000b04 <__aeabi_dcmpge>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	f000 8157 	beq.w	8004d58 <_dtoa_r+0x938>
 8004aaa:	2400      	movs	r4, #0
 8004aac:	4625      	mov	r5, r4
 8004aae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ab0:	43db      	mvns	r3, r3
 8004ab2:	9304      	str	r3, [sp, #16]
 8004ab4:	4656      	mov	r6, sl
 8004ab6:	2700      	movs	r7, #0
 8004ab8:	4621      	mov	r1, r4
 8004aba:	4658      	mov	r0, fp
 8004abc:	f000 fbb4 	bl	8005228 <_Bfree>
 8004ac0:	2d00      	cmp	r5, #0
 8004ac2:	d0dc      	beq.n	8004a7e <_dtoa_r+0x65e>
 8004ac4:	b12f      	cbz	r7, 8004ad2 <_dtoa_r+0x6b2>
 8004ac6:	42af      	cmp	r7, r5
 8004ac8:	d003      	beq.n	8004ad2 <_dtoa_r+0x6b2>
 8004aca:	4639      	mov	r1, r7
 8004acc:	4658      	mov	r0, fp
 8004ace:	f000 fbab 	bl	8005228 <_Bfree>
 8004ad2:	4629      	mov	r1, r5
 8004ad4:	4658      	mov	r0, fp
 8004ad6:	f000 fba7 	bl	8005228 <_Bfree>
 8004ada:	e7d0      	b.n	8004a7e <_dtoa_r+0x65e>
 8004adc:	9704      	str	r7, [sp, #16]
 8004ade:	4633      	mov	r3, r6
 8004ae0:	461e      	mov	r6, r3
 8004ae2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ae6:	2a39      	cmp	r2, #57	@ 0x39
 8004ae8:	d107      	bne.n	8004afa <_dtoa_r+0x6da>
 8004aea:	459a      	cmp	sl, r3
 8004aec:	d1f8      	bne.n	8004ae0 <_dtoa_r+0x6c0>
 8004aee:	9a04      	ldr	r2, [sp, #16]
 8004af0:	3201      	adds	r2, #1
 8004af2:	9204      	str	r2, [sp, #16]
 8004af4:	2230      	movs	r2, #48	@ 0x30
 8004af6:	f88a 2000 	strb.w	r2, [sl]
 8004afa:	781a      	ldrb	r2, [r3, #0]
 8004afc:	3201      	adds	r2, #1
 8004afe:	701a      	strb	r2, [r3, #0]
 8004b00:	e7bd      	b.n	8004a7e <_dtoa_r+0x65e>
 8004b02:	4b7b      	ldr	r3, [pc, #492]	@ (8004cf0 <_dtoa_r+0x8d0>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	f7fb fd77 	bl	80005f8 <__aeabi_dmul>
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	4604      	mov	r4, r0
 8004b10:	460d      	mov	r5, r1
 8004b12:	f7fb ffd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b16:	2800      	cmp	r0, #0
 8004b18:	f43f aebb 	beq.w	8004892 <_dtoa_r+0x472>
 8004b1c:	e6f0      	b.n	8004900 <_dtoa_r+0x4e0>
 8004b1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004b20:	2a00      	cmp	r2, #0
 8004b22:	f000 80db 	beq.w	8004cdc <_dtoa_r+0x8bc>
 8004b26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b28:	2a01      	cmp	r2, #1
 8004b2a:	f300 80bf 	bgt.w	8004cac <_dtoa_r+0x88c>
 8004b2e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004b30:	2a00      	cmp	r2, #0
 8004b32:	f000 80b7 	beq.w	8004ca4 <_dtoa_r+0x884>
 8004b36:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004b3a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004b3c:	4646      	mov	r6, r8
 8004b3e:	9a08      	ldr	r2, [sp, #32]
 8004b40:	2101      	movs	r1, #1
 8004b42:	441a      	add	r2, r3
 8004b44:	4658      	mov	r0, fp
 8004b46:	4498      	add	r8, r3
 8004b48:	9208      	str	r2, [sp, #32]
 8004b4a:	f000 fc21 	bl	8005390 <__i2b>
 8004b4e:	4605      	mov	r5, r0
 8004b50:	b15e      	cbz	r6, 8004b6a <_dtoa_r+0x74a>
 8004b52:	9b08      	ldr	r3, [sp, #32]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	dd08      	ble.n	8004b6a <_dtoa_r+0x74a>
 8004b58:	42b3      	cmp	r3, r6
 8004b5a:	9a08      	ldr	r2, [sp, #32]
 8004b5c:	bfa8      	it	ge
 8004b5e:	4633      	movge	r3, r6
 8004b60:	eba8 0803 	sub.w	r8, r8, r3
 8004b64:	1af6      	subs	r6, r6, r3
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	9308      	str	r3, [sp, #32]
 8004b6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b6c:	b1f3      	cbz	r3, 8004bac <_dtoa_r+0x78c>
 8004b6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 80b7 	beq.w	8004ce4 <_dtoa_r+0x8c4>
 8004b76:	b18c      	cbz	r4, 8004b9c <_dtoa_r+0x77c>
 8004b78:	4629      	mov	r1, r5
 8004b7a:	4622      	mov	r2, r4
 8004b7c:	4658      	mov	r0, fp
 8004b7e:	f000 fcc7 	bl	8005510 <__pow5mult>
 8004b82:	464a      	mov	r2, r9
 8004b84:	4601      	mov	r1, r0
 8004b86:	4605      	mov	r5, r0
 8004b88:	4658      	mov	r0, fp
 8004b8a:	f000 fc17 	bl	80053bc <__multiply>
 8004b8e:	4649      	mov	r1, r9
 8004b90:	9004      	str	r0, [sp, #16]
 8004b92:	4658      	mov	r0, fp
 8004b94:	f000 fb48 	bl	8005228 <_Bfree>
 8004b98:	9b04      	ldr	r3, [sp, #16]
 8004b9a:	4699      	mov	r9, r3
 8004b9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b9e:	1b1a      	subs	r2, r3, r4
 8004ba0:	d004      	beq.n	8004bac <_dtoa_r+0x78c>
 8004ba2:	4649      	mov	r1, r9
 8004ba4:	4658      	mov	r0, fp
 8004ba6:	f000 fcb3 	bl	8005510 <__pow5mult>
 8004baa:	4681      	mov	r9, r0
 8004bac:	2101      	movs	r1, #1
 8004bae:	4658      	mov	r0, fp
 8004bb0:	f000 fbee 	bl	8005390 <__i2b>
 8004bb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f000 81cf 	beq.w	8004f5c <_dtoa_r+0xb3c>
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	4601      	mov	r1, r0
 8004bc2:	4658      	mov	r0, fp
 8004bc4:	f000 fca4 	bl	8005510 <__pow5mult>
 8004bc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	4604      	mov	r4, r0
 8004bce:	f300 8095 	bgt.w	8004cfc <_dtoa_r+0x8dc>
 8004bd2:	9b02      	ldr	r3, [sp, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f040 8087 	bne.w	8004ce8 <_dtoa_r+0x8c8>
 8004bda:	9b03      	ldr	r3, [sp, #12]
 8004bdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	f040 8089 	bne.w	8004cf8 <_dtoa_r+0x8d8>
 8004be6:	9b03      	ldr	r3, [sp, #12]
 8004be8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bec:	0d1b      	lsrs	r3, r3, #20
 8004bee:	051b      	lsls	r3, r3, #20
 8004bf0:	b12b      	cbz	r3, 8004bfe <_dtoa_r+0x7de>
 8004bf2:	9b08      	ldr	r3, [sp, #32]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	9308      	str	r3, [sp, #32]
 8004bf8:	f108 0801 	add.w	r8, r8, #1
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 81b0 	beq.w	8004f68 <_dtoa_r+0xb48>
 8004c08:	6923      	ldr	r3, [r4, #16]
 8004c0a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004c0e:	6918      	ldr	r0, [r3, #16]
 8004c10:	f000 fb72 	bl	80052f8 <__hi0bits>
 8004c14:	f1c0 0020 	rsb	r0, r0, #32
 8004c18:	9b08      	ldr	r3, [sp, #32]
 8004c1a:	4418      	add	r0, r3
 8004c1c:	f010 001f 	ands.w	r0, r0, #31
 8004c20:	d077      	beq.n	8004d12 <_dtoa_r+0x8f2>
 8004c22:	f1c0 0320 	rsb	r3, r0, #32
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	dd6b      	ble.n	8004d02 <_dtoa_r+0x8e2>
 8004c2a:	9b08      	ldr	r3, [sp, #32]
 8004c2c:	f1c0 001c 	rsb	r0, r0, #28
 8004c30:	4403      	add	r3, r0
 8004c32:	4480      	add	r8, r0
 8004c34:	4406      	add	r6, r0
 8004c36:	9308      	str	r3, [sp, #32]
 8004c38:	f1b8 0f00 	cmp.w	r8, #0
 8004c3c:	dd05      	ble.n	8004c4a <_dtoa_r+0x82a>
 8004c3e:	4649      	mov	r1, r9
 8004c40:	4642      	mov	r2, r8
 8004c42:	4658      	mov	r0, fp
 8004c44:	f000 fcbe 	bl	80055c4 <__lshift>
 8004c48:	4681      	mov	r9, r0
 8004c4a:	9b08      	ldr	r3, [sp, #32]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	dd05      	ble.n	8004c5c <_dtoa_r+0x83c>
 8004c50:	4621      	mov	r1, r4
 8004c52:	461a      	mov	r2, r3
 8004c54:	4658      	mov	r0, fp
 8004c56:	f000 fcb5 	bl	80055c4 <__lshift>
 8004c5a:	4604      	mov	r4, r0
 8004c5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d059      	beq.n	8004d16 <_dtoa_r+0x8f6>
 8004c62:	4621      	mov	r1, r4
 8004c64:	4648      	mov	r0, r9
 8004c66:	f000 fd19 	bl	800569c <__mcmp>
 8004c6a:	2800      	cmp	r0, #0
 8004c6c:	da53      	bge.n	8004d16 <_dtoa_r+0x8f6>
 8004c6e:	1e7b      	subs	r3, r7, #1
 8004c70:	9304      	str	r3, [sp, #16]
 8004c72:	4649      	mov	r1, r9
 8004c74:	2300      	movs	r3, #0
 8004c76:	220a      	movs	r2, #10
 8004c78:	4658      	mov	r0, fp
 8004c7a:	f000 faf7 	bl	800526c <__multadd>
 8004c7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c80:	4681      	mov	r9, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	f000 8172 	beq.w	8004f6c <_dtoa_r+0xb4c>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	4629      	mov	r1, r5
 8004c8c:	220a      	movs	r2, #10
 8004c8e:	4658      	mov	r0, fp
 8004c90:	f000 faec 	bl	800526c <__multadd>
 8004c94:	9b00      	ldr	r3, [sp, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	4605      	mov	r5, r0
 8004c9a:	dc67      	bgt.n	8004d6c <_dtoa_r+0x94c>
 8004c9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	dc41      	bgt.n	8004d26 <_dtoa_r+0x906>
 8004ca2:	e063      	b.n	8004d6c <_dtoa_r+0x94c>
 8004ca4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004ca6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004caa:	e746      	b.n	8004b3a <_dtoa_r+0x71a>
 8004cac:	9b07      	ldr	r3, [sp, #28]
 8004cae:	1e5c      	subs	r4, r3, #1
 8004cb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cb2:	42a3      	cmp	r3, r4
 8004cb4:	bfbf      	itttt	lt
 8004cb6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004cb8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004cba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004cbc:	1ae3      	sublt	r3, r4, r3
 8004cbe:	bfb4      	ite	lt
 8004cc0:	18d2      	addlt	r2, r2, r3
 8004cc2:	1b1c      	subge	r4, r3, r4
 8004cc4:	9b07      	ldr	r3, [sp, #28]
 8004cc6:	bfbc      	itt	lt
 8004cc8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004cca:	2400      	movlt	r4, #0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	bfb5      	itete	lt
 8004cd0:	eba8 0603 	sublt.w	r6, r8, r3
 8004cd4:	9b07      	ldrge	r3, [sp, #28]
 8004cd6:	2300      	movlt	r3, #0
 8004cd8:	4646      	movge	r6, r8
 8004cda:	e730      	b.n	8004b3e <_dtoa_r+0x71e>
 8004cdc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004cde:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004ce0:	4646      	mov	r6, r8
 8004ce2:	e735      	b.n	8004b50 <_dtoa_r+0x730>
 8004ce4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ce6:	e75c      	b.n	8004ba2 <_dtoa_r+0x782>
 8004ce8:	2300      	movs	r3, #0
 8004cea:	e788      	b.n	8004bfe <_dtoa_r+0x7de>
 8004cec:	3fe00000 	.word	0x3fe00000
 8004cf0:	40240000 	.word	0x40240000
 8004cf4:	40140000 	.word	0x40140000
 8004cf8:	9b02      	ldr	r3, [sp, #8]
 8004cfa:	e780      	b.n	8004bfe <_dtoa_r+0x7de>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d00:	e782      	b.n	8004c08 <_dtoa_r+0x7e8>
 8004d02:	d099      	beq.n	8004c38 <_dtoa_r+0x818>
 8004d04:	9a08      	ldr	r2, [sp, #32]
 8004d06:	331c      	adds	r3, #28
 8004d08:	441a      	add	r2, r3
 8004d0a:	4498      	add	r8, r3
 8004d0c:	441e      	add	r6, r3
 8004d0e:	9208      	str	r2, [sp, #32]
 8004d10:	e792      	b.n	8004c38 <_dtoa_r+0x818>
 8004d12:	4603      	mov	r3, r0
 8004d14:	e7f6      	b.n	8004d04 <_dtoa_r+0x8e4>
 8004d16:	9b07      	ldr	r3, [sp, #28]
 8004d18:	9704      	str	r7, [sp, #16]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	dc20      	bgt.n	8004d60 <_dtoa_r+0x940>
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	dd1e      	ble.n	8004d64 <_dtoa_r+0x944>
 8004d26:	9b00      	ldr	r3, [sp, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f47f aec0 	bne.w	8004aae <_dtoa_r+0x68e>
 8004d2e:	4621      	mov	r1, r4
 8004d30:	2205      	movs	r2, #5
 8004d32:	4658      	mov	r0, fp
 8004d34:	f000 fa9a 	bl	800526c <__multadd>
 8004d38:	4601      	mov	r1, r0
 8004d3a:	4604      	mov	r4, r0
 8004d3c:	4648      	mov	r0, r9
 8004d3e:	f000 fcad 	bl	800569c <__mcmp>
 8004d42:	2800      	cmp	r0, #0
 8004d44:	f77f aeb3 	ble.w	8004aae <_dtoa_r+0x68e>
 8004d48:	4656      	mov	r6, sl
 8004d4a:	2331      	movs	r3, #49	@ 0x31
 8004d4c:	f806 3b01 	strb.w	r3, [r6], #1
 8004d50:	9b04      	ldr	r3, [sp, #16]
 8004d52:	3301      	adds	r3, #1
 8004d54:	9304      	str	r3, [sp, #16]
 8004d56:	e6ae      	b.n	8004ab6 <_dtoa_r+0x696>
 8004d58:	9c07      	ldr	r4, [sp, #28]
 8004d5a:	9704      	str	r7, [sp, #16]
 8004d5c:	4625      	mov	r5, r4
 8004d5e:	e7f3      	b.n	8004d48 <_dtoa_r+0x928>
 8004d60:	9b07      	ldr	r3, [sp, #28]
 8004d62:	9300      	str	r3, [sp, #0]
 8004d64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 8104 	beq.w	8004f74 <_dtoa_r+0xb54>
 8004d6c:	2e00      	cmp	r6, #0
 8004d6e:	dd05      	ble.n	8004d7c <_dtoa_r+0x95c>
 8004d70:	4629      	mov	r1, r5
 8004d72:	4632      	mov	r2, r6
 8004d74:	4658      	mov	r0, fp
 8004d76:	f000 fc25 	bl	80055c4 <__lshift>
 8004d7a:	4605      	mov	r5, r0
 8004d7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d05a      	beq.n	8004e38 <_dtoa_r+0xa18>
 8004d82:	6869      	ldr	r1, [r5, #4]
 8004d84:	4658      	mov	r0, fp
 8004d86:	f000 fa0f 	bl	80051a8 <_Balloc>
 8004d8a:	4606      	mov	r6, r0
 8004d8c:	b928      	cbnz	r0, 8004d9a <_dtoa_r+0x97a>
 8004d8e:	4b84      	ldr	r3, [pc, #528]	@ (8004fa0 <_dtoa_r+0xb80>)
 8004d90:	4602      	mov	r2, r0
 8004d92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004d96:	f7ff bb5a 	b.w	800444e <_dtoa_r+0x2e>
 8004d9a:	692a      	ldr	r2, [r5, #16]
 8004d9c:	3202      	adds	r2, #2
 8004d9e:	0092      	lsls	r2, r2, #2
 8004da0:	f105 010c 	add.w	r1, r5, #12
 8004da4:	300c      	adds	r0, #12
 8004da6:	f001 f813 	bl	8005dd0 <memcpy>
 8004daa:	2201      	movs	r2, #1
 8004dac:	4631      	mov	r1, r6
 8004dae:	4658      	mov	r0, fp
 8004db0:	f000 fc08 	bl	80055c4 <__lshift>
 8004db4:	f10a 0301 	add.w	r3, sl, #1
 8004db8:	9307      	str	r3, [sp, #28]
 8004dba:	9b00      	ldr	r3, [sp, #0]
 8004dbc:	4453      	add	r3, sl
 8004dbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004dc0:	9b02      	ldr	r3, [sp, #8]
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	462f      	mov	r7, r5
 8004dc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004dca:	4605      	mov	r5, r0
 8004dcc:	9b07      	ldr	r3, [sp, #28]
 8004dce:	4621      	mov	r1, r4
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	4648      	mov	r0, r9
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	f7ff fa98 	bl	800430a <quorem>
 8004dda:	4639      	mov	r1, r7
 8004ddc:	9002      	str	r0, [sp, #8]
 8004dde:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004de2:	4648      	mov	r0, r9
 8004de4:	f000 fc5a 	bl	800569c <__mcmp>
 8004de8:	462a      	mov	r2, r5
 8004dea:	9008      	str	r0, [sp, #32]
 8004dec:	4621      	mov	r1, r4
 8004dee:	4658      	mov	r0, fp
 8004df0:	f000 fc70 	bl	80056d4 <__mdiff>
 8004df4:	68c2      	ldr	r2, [r0, #12]
 8004df6:	4606      	mov	r6, r0
 8004df8:	bb02      	cbnz	r2, 8004e3c <_dtoa_r+0xa1c>
 8004dfa:	4601      	mov	r1, r0
 8004dfc:	4648      	mov	r0, r9
 8004dfe:	f000 fc4d 	bl	800569c <__mcmp>
 8004e02:	4602      	mov	r2, r0
 8004e04:	4631      	mov	r1, r6
 8004e06:	4658      	mov	r0, fp
 8004e08:	920e      	str	r2, [sp, #56]	@ 0x38
 8004e0a:	f000 fa0d 	bl	8005228 <_Bfree>
 8004e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e12:	9e07      	ldr	r6, [sp, #28]
 8004e14:	ea43 0102 	orr.w	r1, r3, r2
 8004e18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e1a:	4319      	orrs	r1, r3
 8004e1c:	d110      	bne.n	8004e40 <_dtoa_r+0xa20>
 8004e1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004e22:	d029      	beq.n	8004e78 <_dtoa_r+0xa58>
 8004e24:	9b08      	ldr	r3, [sp, #32]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	dd02      	ble.n	8004e30 <_dtoa_r+0xa10>
 8004e2a:	9b02      	ldr	r3, [sp, #8]
 8004e2c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004e30:	9b00      	ldr	r3, [sp, #0]
 8004e32:	f883 8000 	strb.w	r8, [r3]
 8004e36:	e63f      	b.n	8004ab8 <_dtoa_r+0x698>
 8004e38:	4628      	mov	r0, r5
 8004e3a:	e7bb      	b.n	8004db4 <_dtoa_r+0x994>
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	e7e1      	b.n	8004e04 <_dtoa_r+0x9e4>
 8004e40:	9b08      	ldr	r3, [sp, #32]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	db04      	blt.n	8004e50 <_dtoa_r+0xa30>
 8004e46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e4c:	430b      	orrs	r3, r1
 8004e4e:	d120      	bne.n	8004e92 <_dtoa_r+0xa72>
 8004e50:	2a00      	cmp	r2, #0
 8004e52:	dded      	ble.n	8004e30 <_dtoa_r+0xa10>
 8004e54:	4649      	mov	r1, r9
 8004e56:	2201      	movs	r2, #1
 8004e58:	4658      	mov	r0, fp
 8004e5a:	f000 fbb3 	bl	80055c4 <__lshift>
 8004e5e:	4621      	mov	r1, r4
 8004e60:	4681      	mov	r9, r0
 8004e62:	f000 fc1b 	bl	800569c <__mcmp>
 8004e66:	2800      	cmp	r0, #0
 8004e68:	dc03      	bgt.n	8004e72 <_dtoa_r+0xa52>
 8004e6a:	d1e1      	bne.n	8004e30 <_dtoa_r+0xa10>
 8004e6c:	f018 0f01 	tst.w	r8, #1
 8004e70:	d0de      	beq.n	8004e30 <_dtoa_r+0xa10>
 8004e72:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004e76:	d1d8      	bne.n	8004e2a <_dtoa_r+0xa0a>
 8004e78:	9a00      	ldr	r2, [sp, #0]
 8004e7a:	2339      	movs	r3, #57	@ 0x39
 8004e7c:	7013      	strb	r3, [r2, #0]
 8004e7e:	4633      	mov	r3, r6
 8004e80:	461e      	mov	r6, r3
 8004e82:	3b01      	subs	r3, #1
 8004e84:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004e88:	2a39      	cmp	r2, #57	@ 0x39
 8004e8a:	d052      	beq.n	8004f32 <_dtoa_r+0xb12>
 8004e8c:	3201      	adds	r2, #1
 8004e8e:	701a      	strb	r2, [r3, #0]
 8004e90:	e612      	b.n	8004ab8 <_dtoa_r+0x698>
 8004e92:	2a00      	cmp	r2, #0
 8004e94:	dd07      	ble.n	8004ea6 <_dtoa_r+0xa86>
 8004e96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004e9a:	d0ed      	beq.n	8004e78 <_dtoa_r+0xa58>
 8004e9c:	9a00      	ldr	r2, [sp, #0]
 8004e9e:	f108 0301 	add.w	r3, r8, #1
 8004ea2:	7013      	strb	r3, [r2, #0]
 8004ea4:	e608      	b.n	8004ab8 <_dtoa_r+0x698>
 8004ea6:	9b07      	ldr	r3, [sp, #28]
 8004ea8:	9a07      	ldr	r2, [sp, #28]
 8004eaa:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004eae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d028      	beq.n	8004f06 <_dtoa_r+0xae6>
 8004eb4:	4649      	mov	r1, r9
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	220a      	movs	r2, #10
 8004eba:	4658      	mov	r0, fp
 8004ebc:	f000 f9d6 	bl	800526c <__multadd>
 8004ec0:	42af      	cmp	r7, r5
 8004ec2:	4681      	mov	r9, r0
 8004ec4:	f04f 0300 	mov.w	r3, #0
 8004ec8:	f04f 020a 	mov.w	r2, #10
 8004ecc:	4639      	mov	r1, r7
 8004ece:	4658      	mov	r0, fp
 8004ed0:	d107      	bne.n	8004ee2 <_dtoa_r+0xac2>
 8004ed2:	f000 f9cb 	bl	800526c <__multadd>
 8004ed6:	4607      	mov	r7, r0
 8004ed8:	4605      	mov	r5, r0
 8004eda:	9b07      	ldr	r3, [sp, #28]
 8004edc:	3301      	adds	r3, #1
 8004ede:	9307      	str	r3, [sp, #28]
 8004ee0:	e774      	b.n	8004dcc <_dtoa_r+0x9ac>
 8004ee2:	f000 f9c3 	bl	800526c <__multadd>
 8004ee6:	4629      	mov	r1, r5
 8004ee8:	4607      	mov	r7, r0
 8004eea:	2300      	movs	r3, #0
 8004eec:	220a      	movs	r2, #10
 8004eee:	4658      	mov	r0, fp
 8004ef0:	f000 f9bc 	bl	800526c <__multadd>
 8004ef4:	4605      	mov	r5, r0
 8004ef6:	e7f0      	b.n	8004eda <_dtoa_r+0xaba>
 8004ef8:	9b00      	ldr	r3, [sp, #0]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	bfcc      	ite	gt
 8004efe:	461e      	movgt	r6, r3
 8004f00:	2601      	movle	r6, #1
 8004f02:	4456      	add	r6, sl
 8004f04:	2700      	movs	r7, #0
 8004f06:	4649      	mov	r1, r9
 8004f08:	2201      	movs	r2, #1
 8004f0a:	4658      	mov	r0, fp
 8004f0c:	f000 fb5a 	bl	80055c4 <__lshift>
 8004f10:	4621      	mov	r1, r4
 8004f12:	4681      	mov	r9, r0
 8004f14:	f000 fbc2 	bl	800569c <__mcmp>
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	dcb0      	bgt.n	8004e7e <_dtoa_r+0xa5e>
 8004f1c:	d102      	bne.n	8004f24 <_dtoa_r+0xb04>
 8004f1e:	f018 0f01 	tst.w	r8, #1
 8004f22:	d1ac      	bne.n	8004e7e <_dtoa_r+0xa5e>
 8004f24:	4633      	mov	r3, r6
 8004f26:	461e      	mov	r6, r3
 8004f28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f2c:	2a30      	cmp	r2, #48	@ 0x30
 8004f2e:	d0fa      	beq.n	8004f26 <_dtoa_r+0xb06>
 8004f30:	e5c2      	b.n	8004ab8 <_dtoa_r+0x698>
 8004f32:	459a      	cmp	sl, r3
 8004f34:	d1a4      	bne.n	8004e80 <_dtoa_r+0xa60>
 8004f36:	9b04      	ldr	r3, [sp, #16]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	9304      	str	r3, [sp, #16]
 8004f3c:	2331      	movs	r3, #49	@ 0x31
 8004f3e:	f88a 3000 	strb.w	r3, [sl]
 8004f42:	e5b9      	b.n	8004ab8 <_dtoa_r+0x698>
 8004f44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004f46:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004fa4 <_dtoa_r+0xb84>
 8004f4a:	b11b      	cbz	r3, 8004f54 <_dtoa_r+0xb34>
 8004f4c:	f10a 0308 	add.w	r3, sl, #8
 8004f50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004f52:	6013      	str	r3, [r2, #0]
 8004f54:	4650      	mov	r0, sl
 8004f56:	b019      	add	sp, #100	@ 0x64
 8004f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	f77f ae37 	ble.w	8004bd2 <_dtoa_r+0x7b2>
 8004f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f66:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f68:	2001      	movs	r0, #1
 8004f6a:	e655      	b.n	8004c18 <_dtoa_r+0x7f8>
 8004f6c:	9b00      	ldr	r3, [sp, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f77f aed6 	ble.w	8004d20 <_dtoa_r+0x900>
 8004f74:	4656      	mov	r6, sl
 8004f76:	4621      	mov	r1, r4
 8004f78:	4648      	mov	r0, r9
 8004f7a:	f7ff f9c6 	bl	800430a <quorem>
 8004f7e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004f82:	f806 8b01 	strb.w	r8, [r6], #1
 8004f86:	9b00      	ldr	r3, [sp, #0]
 8004f88:	eba6 020a 	sub.w	r2, r6, sl
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	ddb3      	ble.n	8004ef8 <_dtoa_r+0xad8>
 8004f90:	4649      	mov	r1, r9
 8004f92:	2300      	movs	r3, #0
 8004f94:	220a      	movs	r2, #10
 8004f96:	4658      	mov	r0, fp
 8004f98:	f000 f968 	bl	800526c <__multadd>
 8004f9c:	4681      	mov	r9, r0
 8004f9e:	e7ea      	b.n	8004f76 <_dtoa_r+0xb56>
 8004fa0:	08006138 	.word	0x08006138
 8004fa4:	080060bc 	.word	0x080060bc

08004fa8 <_free_r>:
 8004fa8:	b538      	push	{r3, r4, r5, lr}
 8004faa:	4605      	mov	r5, r0
 8004fac:	2900      	cmp	r1, #0
 8004fae:	d041      	beq.n	8005034 <_free_r+0x8c>
 8004fb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fb4:	1f0c      	subs	r4, r1, #4
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	bfb8      	it	lt
 8004fba:	18e4      	addlt	r4, r4, r3
 8004fbc:	f000 f8e8 	bl	8005190 <__malloc_lock>
 8004fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8005038 <_free_r+0x90>)
 8004fc2:	6813      	ldr	r3, [r2, #0]
 8004fc4:	b933      	cbnz	r3, 8004fd4 <_free_r+0x2c>
 8004fc6:	6063      	str	r3, [r4, #4]
 8004fc8:	6014      	str	r4, [r2, #0]
 8004fca:	4628      	mov	r0, r5
 8004fcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fd0:	f000 b8e4 	b.w	800519c <__malloc_unlock>
 8004fd4:	42a3      	cmp	r3, r4
 8004fd6:	d908      	bls.n	8004fea <_free_r+0x42>
 8004fd8:	6820      	ldr	r0, [r4, #0]
 8004fda:	1821      	adds	r1, r4, r0
 8004fdc:	428b      	cmp	r3, r1
 8004fde:	bf01      	itttt	eq
 8004fe0:	6819      	ldreq	r1, [r3, #0]
 8004fe2:	685b      	ldreq	r3, [r3, #4]
 8004fe4:	1809      	addeq	r1, r1, r0
 8004fe6:	6021      	streq	r1, [r4, #0]
 8004fe8:	e7ed      	b.n	8004fc6 <_free_r+0x1e>
 8004fea:	461a      	mov	r2, r3
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	b10b      	cbz	r3, 8004ff4 <_free_r+0x4c>
 8004ff0:	42a3      	cmp	r3, r4
 8004ff2:	d9fa      	bls.n	8004fea <_free_r+0x42>
 8004ff4:	6811      	ldr	r1, [r2, #0]
 8004ff6:	1850      	adds	r0, r2, r1
 8004ff8:	42a0      	cmp	r0, r4
 8004ffa:	d10b      	bne.n	8005014 <_free_r+0x6c>
 8004ffc:	6820      	ldr	r0, [r4, #0]
 8004ffe:	4401      	add	r1, r0
 8005000:	1850      	adds	r0, r2, r1
 8005002:	4283      	cmp	r3, r0
 8005004:	6011      	str	r1, [r2, #0]
 8005006:	d1e0      	bne.n	8004fca <_free_r+0x22>
 8005008:	6818      	ldr	r0, [r3, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	6053      	str	r3, [r2, #4]
 800500e:	4408      	add	r0, r1
 8005010:	6010      	str	r0, [r2, #0]
 8005012:	e7da      	b.n	8004fca <_free_r+0x22>
 8005014:	d902      	bls.n	800501c <_free_r+0x74>
 8005016:	230c      	movs	r3, #12
 8005018:	602b      	str	r3, [r5, #0]
 800501a:	e7d6      	b.n	8004fca <_free_r+0x22>
 800501c:	6820      	ldr	r0, [r4, #0]
 800501e:	1821      	adds	r1, r4, r0
 8005020:	428b      	cmp	r3, r1
 8005022:	bf04      	itt	eq
 8005024:	6819      	ldreq	r1, [r3, #0]
 8005026:	685b      	ldreq	r3, [r3, #4]
 8005028:	6063      	str	r3, [r4, #4]
 800502a:	bf04      	itt	eq
 800502c:	1809      	addeq	r1, r1, r0
 800502e:	6021      	streq	r1, [r4, #0]
 8005030:	6054      	str	r4, [r2, #4]
 8005032:	e7ca      	b.n	8004fca <_free_r+0x22>
 8005034:	bd38      	pop	{r3, r4, r5, pc}
 8005036:	bf00      	nop
 8005038:	200003ec 	.word	0x200003ec

0800503c <malloc>:
 800503c:	4b02      	ldr	r3, [pc, #8]	@ (8005048 <malloc+0xc>)
 800503e:	4601      	mov	r1, r0
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	f000 b825 	b.w	8005090 <_malloc_r>
 8005046:	bf00      	nop
 8005048:	20000018 	.word	0x20000018

0800504c <sbrk_aligned>:
 800504c:	b570      	push	{r4, r5, r6, lr}
 800504e:	4e0f      	ldr	r6, [pc, #60]	@ (800508c <sbrk_aligned+0x40>)
 8005050:	460c      	mov	r4, r1
 8005052:	6831      	ldr	r1, [r6, #0]
 8005054:	4605      	mov	r5, r0
 8005056:	b911      	cbnz	r1, 800505e <sbrk_aligned+0x12>
 8005058:	f000 feaa 	bl	8005db0 <_sbrk_r>
 800505c:	6030      	str	r0, [r6, #0]
 800505e:	4621      	mov	r1, r4
 8005060:	4628      	mov	r0, r5
 8005062:	f000 fea5 	bl	8005db0 <_sbrk_r>
 8005066:	1c43      	adds	r3, r0, #1
 8005068:	d103      	bne.n	8005072 <sbrk_aligned+0x26>
 800506a:	f04f 34ff 	mov.w	r4, #4294967295
 800506e:	4620      	mov	r0, r4
 8005070:	bd70      	pop	{r4, r5, r6, pc}
 8005072:	1cc4      	adds	r4, r0, #3
 8005074:	f024 0403 	bic.w	r4, r4, #3
 8005078:	42a0      	cmp	r0, r4
 800507a:	d0f8      	beq.n	800506e <sbrk_aligned+0x22>
 800507c:	1a21      	subs	r1, r4, r0
 800507e:	4628      	mov	r0, r5
 8005080:	f000 fe96 	bl	8005db0 <_sbrk_r>
 8005084:	3001      	adds	r0, #1
 8005086:	d1f2      	bne.n	800506e <sbrk_aligned+0x22>
 8005088:	e7ef      	b.n	800506a <sbrk_aligned+0x1e>
 800508a:	bf00      	nop
 800508c:	200003e8 	.word	0x200003e8

08005090 <_malloc_r>:
 8005090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005094:	1ccd      	adds	r5, r1, #3
 8005096:	f025 0503 	bic.w	r5, r5, #3
 800509a:	3508      	adds	r5, #8
 800509c:	2d0c      	cmp	r5, #12
 800509e:	bf38      	it	cc
 80050a0:	250c      	movcc	r5, #12
 80050a2:	2d00      	cmp	r5, #0
 80050a4:	4606      	mov	r6, r0
 80050a6:	db01      	blt.n	80050ac <_malloc_r+0x1c>
 80050a8:	42a9      	cmp	r1, r5
 80050aa:	d904      	bls.n	80050b6 <_malloc_r+0x26>
 80050ac:	230c      	movs	r3, #12
 80050ae:	6033      	str	r3, [r6, #0]
 80050b0:	2000      	movs	r0, #0
 80050b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800518c <_malloc_r+0xfc>
 80050ba:	f000 f869 	bl	8005190 <__malloc_lock>
 80050be:	f8d8 3000 	ldr.w	r3, [r8]
 80050c2:	461c      	mov	r4, r3
 80050c4:	bb44      	cbnz	r4, 8005118 <_malloc_r+0x88>
 80050c6:	4629      	mov	r1, r5
 80050c8:	4630      	mov	r0, r6
 80050ca:	f7ff ffbf 	bl	800504c <sbrk_aligned>
 80050ce:	1c43      	adds	r3, r0, #1
 80050d0:	4604      	mov	r4, r0
 80050d2:	d158      	bne.n	8005186 <_malloc_r+0xf6>
 80050d4:	f8d8 4000 	ldr.w	r4, [r8]
 80050d8:	4627      	mov	r7, r4
 80050da:	2f00      	cmp	r7, #0
 80050dc:	d143      	bne.n	8005166 <_malloc_r+0xd6>
 80050de:	2c00      	cmp	r4, #0
 80050e0:	d04b      	beq.n	800517a <_malloc_r+0xea>
 80050e2:	6823      	ldr	r3, [r4, #0]
 80050e4:	4639      	mov	r1, r7
 80050e6:	4630      	mov	r0, r6
 80050e8:	eb04 0903 	add.w	r9, r4, r3
 80050ec:	f000 fe60 	bl	8005db0 <_sbrk_r>
 80050f0:	4581      	cmp	r9, r0
 80050f2:	d142      	bne.n	800517a <_malloc_r+0xea>
 80050f4:	6821      	ldr	r1, [r4, #0]
 80050f6:	1a6d      	subs	r5, r5, r1
 80050f8:	4629      	mov	r1, r5
 80050fa:	4630      	mov	r0, r6
 80050fc:	f7ff ffa6 	bl	800504c <sbrk_aligned>
 8005100:	3001      	adds	r0, #1
 8005102:	d03a      	beq.n	800517a <_malloc_r+0xea>
 8005104:	6823      	ldr	r3, [r4, #0]
 8005106:	442b      	add	r3, r5
 8005108:	6023      	str	r3, [r4, #0]
 800510a:	f8d8 3000 	ldr.w	r3, [r8]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	bb62      	cbnz	r2, 800516c <_malloc_r+0xdc>
 8005112:	f8c8 7000 	str.w	r7, [r8]
 8005116:	e00f      	b.n	8005138 <_malloc_r+0xa8>
 8005118:	6822      	ldr	r2, [r4, #0]
 800511a:	1b52      	subs	r2, r2, r5
 800511c:	d420      	bmi.n	8005160 <_malloc_r+0xd0>
 800511e:	2a0b      	cmp	r2, #11
 8005120:	d917      	bls.n	8005152 <_malloc_r+0xc2>
 8005122:	1961      	adds	r1, r4, r5
 8005124:	42a3      	cmp	r3, r4
 8005126:	6025      	str	r5, [r4, #0]
 8005128:	bf18      	it	ne
 800512a:	6059      	strne	r1, [r3, #4]
 800512c:	6863      	ldr	r3, [r4, #4]
 800512e:	bf08      	it	eq
 8005130:	f8c8 1000 	streq.w	r1, [r8]
 8005134:	5162      	str	r2, [r4, r5]
 8005136:	604b      	str	r3, [r1, #4]
 8005138:	4630      	mov	r0, r6
 800513a:	f000 f82f 	bl	800519c <__malloc_unlock>
 800513e:	f104 000b 	add.w	r0, r4, #11
 8005142:	1d23      	adds	r3, r4, #4
 8005144:	f020 0007 	bic.w	r0, r0, #7
 8005148:	1ac2      	subs	r2, r0, r3
 800514a:	bf1c      	itt	ne
 800514c:	1a1b      	subne	r3, r3, r0
 800514e:	50a3      	strne	r3, [r4, r2]
 8005150:	e7af      	b.n	80050b2 <_malloc_r+0x22>
 8005152:	6862      	ldr	r2, [r4, #4]
 8005154:	42a3      	cmp	r3, r4
 8005156:	bf0c      	ite	eq
 8005158:	f8c8 2000 	streq.w	r2, [r8]
 800515c:	605a      	strne	r2, [r3, #4]
 800515e:	e7eb      	b.n	8005138 <_malloc_r+0xa8>
 8005160:	4623      	mov	r3, r4
 8005162:	6864      	ldr	r4, [r4, #4]
 8005164:	e7ae      	b.n	80050c4 <_malloc_r+0x34>
 8005166:	463c      	mov	r4, r7
 8005168:	687f      	ldr	r7, [r7, #4]
 800516a:	e7b6      	b.n	80050da <_malloc_r+0x4a>
 800516c:	461a      	mov	r2, r3
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	42a3      	cmp	r3, r4
 8005172:	d1fb      	bne.n	800516c <_malloc_r+0xdc>
 8005174:	2300      	movs	r3, #0
 8005176:	6053      	str	r3, [r2, #4]
 8005178:	e7de      	b.n	8005138 <_malloc_r+0xa8>
 800517a:	230c      	movs	r3, #12
 800517c:	6033      	str	r3, [r6, #0]
 800517e:	4630      	mov	r0, r6
 8005180:	f000 f80c 	bl	800519c <__malloc_unlock>
 8005184:	e794      	b.n	80050b0 <_malloc_r+0x20>
 8005186:	6005      	str	r5, [r0, #0]
 8005188:	e7d6      	b.n	8005138 <_malloc_r+0xa8>
 800518a:	bf00      	nop
 800518c:	200003ec 	.word	0x200003ec

08005190 <__malloc_lock>:
 8005190:	4801      	ldr	r0, [pc, #4]	@ (8005198 <__malloc_lock+0x8>)
 8005192:	f7ff b8b8 	b.w	8004306 <__retarget_lock_acquire_recursive>
 8005196:	bf00      	nop
 8005198:	200003e4 	.word	0x200003e4

0800519c <__malloc_unlock>:
 800519c:	4801      	ldr	r0, [pc, #4]	@ (80051a4 <__malloc_unlock+0x8>)
 800519e:	f7ff b8b3 	b.w	8004308 <__retarget_lock_release_recursive>
 80051a2:	bf00      	nop
 80051a4:	200003e4 	.word	0x200003e4

080051a8 <_Balloc>:
 80051a8:	b570      	push	{r4, r5, r6, lr}
 80051aa:	69c6      	ldr	r6, [r0, #28]
 80051ac:	4604      	mov	r4, r0
 80051ae:	460d      	mov	r5, r1
 80051b0:	b976      	cbnz	r6, 80051d0 <_Balloc+0x28>
 80051b2:	2010      	movs	r0, #16
 80051b4:	f7ff ff42 	bl	800503c <malloc>
 80051b8:	4602      	mov	r2, r0
 80051ba:	61e0      	str	r0, [r4, #28]
 80051bc:	b920      	cbnz	r0, 80051c8 <_Balloc+0x20>
 80051be:	4b18      	ldr	r3, [pc, #96]	@ (8005220 <_Balloc+0x78>)
 80051c0:	4818      	ldr	r0, [pc, #96]	@ (8005224 <_Balloc+0x7c>)
 80051c2:	216b      	movs	r1, #107	@ 0x6b
 80051c4:	f000 fe12 	bl	8005dec <__assert_func>
 80051c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80051cc:	6006      	str	r6, [r0, #0]
 80051ce:	60c6      	str	r6, [r0, #12]
 80051d0:	69e6      	ldr	r6, [r4, #28]
 80051d2:	68f3      	ldr	r3, [r6, #12]
 80051d4:	b183      	cbz	r3, 80051f8 <_Balloc+0x50>
 80051d6:	69e3      	ldr	r3, [r4, #28]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80051de:	b9b8      	cbnz	r0, 8005210 <_Balloc+0x68>
 80051e0:	2101      	movs	r1, #1
 80051e2:	fa01 f605 	lsl.w	r6, r1, r5
 80051e6:	1d72      	adds	r2, r6, #5
 80051e8:	0092      	lsls	r2, r2, #2
 80051ea:	4620      	mov	r0, r4
 80051ec:	f000 fe1c 	bl	8005e28 <_calloc_r>
 80051f0:	b160      	cbz	r0, 800520c <_Balloc+0x64>
 80051f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80051f6:	e00e      	b.n	8005216 <_Balloc+0x6e>
 80051f8:	2221      	movs	r2, #33	@ 0x21
 80051fa:	2104      	movs	r1, #4
 80051fc:	4620      	mov	r0, r4
 80051fe:	f000 fe13 	bl	8005e28 <_calloc_r>
 8005202:	69e3      	ldr	r3, [r4, #28]
 8005204:	60f0      	str	r0, [r6, #12]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1e4      	bne.n	80051d6 <_Balloc+0x2e>
 800520c:	2000      	movs	r0, #0
 800520e:	bd70      	pop	{r4, r5, r6, pc}
 8005210:	6802      	ldr	r2, [r0, #0]
 8005212:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005216:	2300      	movs	r3, #0
 8005218:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800521c:	e7f7      	b.n	800520e <_Balloc+0x66>
 800521e:	bf00      	nop
 8005220:	080060c9 	.word	0x080060c9
 8005224:	08006149 	.word	0x08006149

08005228 <_Bfree>:
 8005228:	b570      	push	{r4, r5, r6, lr}
 800522a:	69c6      	ldr	r6, [r0, #28]
 800522c:	4605      	mov	r5, r0
 800522e:	460c      	mov	r4, r1
 8005230:	b976      	cbnz	r6, 8005250 <_Bfree+0x28>
 8005232:	2010      	movs	r0, #16
 8005234:	f7ff ff02 	bl	800503c <malloc>
 8005238:	4602      	mov	r2, r0
 800523a:	61e8      	str	r0, [r5, #28]
 800523c:	b920      	cbnz	r0, 8005248 <_Bfree+0x20>
 800523e:	4b09      	ldr	r3, [pc, #36]	@ (8005264 <_Bfree+0x3c>)
 8005240:	4809      	ldr	r0, [pc, #36]	@ (8005268 <_Bfree+0x40>)
 8005242:	218f      	movs	r1, #143	@ 0x8f
 8005244:	f000 fdd2 	bl	8005dec <__assert_func>
 8005248:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800524c:	6006      	str	r6, [r0, #0]
 800524e:	60c6      	str	r6, [r0, #12]
 8005250:	b13c      	cbz	r4, 8005262 <_Bfree+0x3a>
 8005252:	69eb      	ldr	r3, [r5, #28]
 8005254:	6862      	ldr	r2, [r4, #4]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800525c:	6021      	str	r1, [r4, #0]
 800525e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005262:	bd70      	pop	{r4, r5, r6, pc}
 8005264:	080060c9 	.word	0x080060c9
 8005268:	08006149 	.word	0x08006149

0800526c <__multadd>:
 800526c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005270:	690d      	ldr	r5, [r1, #16]
 8005272:	4607      	mov	r7, r0
 8005274:	460c      	mov	r4, r1
 8005276:	461e      	mov	r6, r3
 8005278:	f101 0c14 	add.w	ip, r1, #20
 800527c:	2000      	movs	r0, #0
 800527e:	f8dc 3000 	ldr.w	r3, [ip]
 8005282:	b299      	uxth	r1, r3
 8005284:	fb02 6101 	mla	r1, r2, r1, r6
 8005288:	0c1e      	lsrs	r6, r3, #16
 800528a:	0c0b      	lsrs	r3, r1, #16
 800528c:	fb02 3306 	mla	r3, r2, r6, r3
 8005290:	b289      	uxth	r1, r1
 8005292:	3001      	adds	r0, #1
 8005294:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005298:	4285      	cmp	r5, r0
 800529a:	f84c 1b04 	str.w	r1, [ip], #4
 800529e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80052a2:	dcec      	bgt.n	800527e <__multadd+0x12>
 80052a4:	b30e      	cbz	r6, 80052ea <__multadd+0x7e>
 80052a6:	68a3      	ldr	r3, [r4, #8]
 80052a8:	42ab      	cmp	r3, r5
 80052aa:	dc19      	bgt.n	80052e0 <__multadd+0x74>
 80052ac:	6861      	ldr	r1, [r4, #4]
 80052ae:	4638      	mov	r0, r7
 80052b0:	3101      	adds	r1, #1
 80052b2:	f7ff ff79 	bl	80051a8 <_Balloc>
 80052b6:	4680      	mov	r8, r0
 80052b8:	b928      	cbnz	r0, 80052c6 <__multadd+0x5a>
 80052ba:	4602      	mov	r2, r0
 80052bc:	4b0c      	ldr	r3, [pc, #48]	@ (80052f0 <__multadd+0x84>)
 80052be:	480d      	ldr	r0, [pc, #52]	@ (80052f4 <__multadd+0x88>)
 80052c0:	21ba      	movs	r1, #186	@ 0xba
 80052c2:	f000 fd93 	bl	8005dec <__assert_func>
 80052c6:	6922      	ldr	r2, [r4, #16]
 80052c8:	3202      	adds	r2, #2
 80052ca:	f104 010c 	add.w	r1, r4, #12
 80052ce:	0092      	lsls	r2, r2, #2
 80052d0:	300c      	adds	r0, #12
 80052d2:	f000 fd7d 	bl	8005dd0 <memcpy>
 80052d6:	4621      	mov	r1, r4
 80052d8:	4638      	mov	r0, r7
 80052da:	f7ff ffa5 	bl	8005228 <_Bfree>
 80052de:	4644      	mov	r4, r8
 80052e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80052e4:	3501      	adds	r5, #1
 80052e6:	615e      	str	r6, [r3, #20]
 80052e8:	6125      	str	r5, [r4, #16]
 80052ea:	4620      	mov	r0, r4
 80052ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052f0:	08006138 	.word	0x08006138
 80052f4:	08006149 	.word	0x08006149

080052f8 <__hi0bits>:
 80052f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80052fc:	4603      	mov	r3, r0
 80052fe:	bf36      	itet	cc
 8005300:	0403      	lslcc	r3, r0, #16
 8005302:	2000      	movcs	r0, #0
 8005304:	2010      	movcc	r0, #16
 8005306:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800530a:	bf3c      	itt	cc
 800530c:	021b      	lslcc	r3, r3, #8
 800530e:	3008      	addcc	r0, #8
 8005310:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005314:	bf3c      	itt	cc
 8005316:	011b      	lslcc	r3, r3, #4
 8005318:	3004      	addcc	r0, #4
 800531a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800531e:	bf3c      	itt	cc
 8005320:	009b      	lslcc	r3, r3, #2
 8005322:	3002      	addcc	r0, #2
 8005324:	2b00      	cmp	r3, #0
 8005326:	db05      	blt.n	8005334 <__hi0bits+0x3c>
 8005328:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800532c:	f100 0001 	add.w	r0, r0, #1
 8005330:	bf08      	it	eq
 8005332:	2020      	moveq	r0, #32
 8005334:	4770      	bx	lr

08005336 <__lo0bits>:
 8005336:	6803      	ldr	r3, [r0, #0]
 8005338:	4602      	mov	r2, r0
 800533a:	f013 0007 	ands.w	r0, r3, #7
 800533e:	d00b      	beq.n	8005358 <__lo0bits+0x22>
 8005340:	07d9      	lsls	r1, r3, #31
 8005342:	d421      	bmi.n	8005388 <__lo0bits+0x52>
 8005344:	0798      	lsls	r0, r3, #30
 8005346:	bf49      	itett	mi
 8005348:	085b      	lsrmi	r3, r3, #1
 800534a:	089b      	lsrpl	r3, r3, #2
 800534c:	2001      	movmi	r0, #1
 800534e:	6013      	strmi	r3, [r2, #0]
 8005350:	bf5c      	itt	pl
 8005352:	6013      	strpl	r3, [r2, #0]
 8005354:	2002      	movpl	r0, #2
 8005356:	4770      	bx	lr
 8005358:	b299      	uxth	r1, r3
 800535a:	b909      	cbnz	r1, 8005360 <__lo0bits+0x2a>
 800535c:	0c1b      	lsrs	r3, r3, #16
 800535e:	2010      	movs	r0, #16
 8005360:	b2d9      	uxtb	r1, r3
 8005362:	b909      	cbnz	r1, 8005368 <__lo0bits+0x32>
 8005364:	3008      	adds	r0, #8
 8005366:	0a1b      	lsrs	r3, r3, #8
 8005368:	0719      	lsls	r1, r3, #28
 800536a:	bf04      	itt	eq
 800536c:	091b      	lsreq	r3, r3, #4
 800536e:	3004      	addeq	r0, #4
 8005370:	0799      	lsls	r1, r3, #30
 8005372:	bf04      	itt	eq
 8005374:	089b      	lsreq	r3, r3, #2
 8005376:	3002      	addeq	r0, #2
 8005378:	07d9      	lsls	r1, r3, #31
 800537a:	d403      	bmi.n	8005384 <__lo0bits+0x4e>
 800537c:	085b      	lsrs	r3, r3, #1
 800537e:	f100 0001 	add.w	r0, r0, #1
 8005382:	d003      	beq.n	800538c <__lo0bits+0x56>
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	4770      	bx	lr
 8005388:	2000      	movs	r0, #0
 800538a:	4770      	bx	lr
 800538c:	2020      	movs	r0, #32
 800538e:	4770      	bx	lr

08005390 <__i2b>:
 8005390:	b510      	push	{r4, lr}
 8005392:	460c      	mov	r4, r1
 8005394:	2101      	movs	r1, #1
 8005396:	f7ff ff07 	bl	80051a8 <_Balloc>
 800539a:	4602      	mov	r2, r0
 800539c:	b928      	cbnz	r0, 80053aa <__i2b+0x1a>
 800539e:	4b05      	ldr	r3, [pc, #20]	@ (80053b4 <__i2b+0x24>)
 80053a0:	4805      	ldr	r0, [pc, #20]	@ (80053b8 <__i2b+0x28>)
 80053a2:	f240 1145 	movw	r1, #325	@ 0x145
 80053a6:	f000 fd21 	bl	8005dec <__assert_func>
 80053aa:	2301      	movs	r3, #1
 80053ac:	6144      	str	r4, [r0, #20]
 80053ae:	6103      	str	r3, [r0, #16]
 80053b0:	bd10      	pop	{r4, pc}
 80053b2:	bf00      	nop
 80053b4:	08006138 	.word	0x08006138
 80053b8:	08006149 	.word	0x08006149

080053bc <__multiply>:
 80053bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053c0:	4614      	mov	r4, r2
 80053c2:	690a      	ldr	r2, [r1, #16]
 80053c4:	6923      	ldr	r3, [r4, #16]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	bfa8      	it	ge
 80053ca:	4623      	movge	r3, r4
 80053cc:	460f      	mov	r7, r1
 80053ce:	bfa4      	itt	ge
 80053d0:	460c      	movge	r4, r1
 80053d2:	461f      	movge	r7, r3
 80053d4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80053d8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80053dc:	68a3      	ldr	r3, [r4, #8]
 80053de:	6861      	ldr	r1, [r4, #4]
 80053e0:	eb0a 0609 	add.w	r6, sl, r9
 80053e4:	42b3      	cmp	r3, r6
 80053e6:	b085      	sub	sp, #20
 80053e8:	bfb8      	it	lt
 80053ea:	3101      	addlt	r1, #1
 80053ec:	f7ff fedc 	bl	80051a8 <_Balloc>
 80053f0:	b930      	cbnz	r0, 8005400 <__multiply+0x44>
 80053f2:	4602      	mov	r2, r0
 80053f4:	4b44      	ldr	r3, [pc, #272]	@ (8005508 <__multiply+0x14c>)
 80053f6:	4845      	ldr	r0, [pc, #276]	@ (800550c <__multiply+0x150>)
 80053f8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80053fc:	f000 fcf6 	bl	8005dec <__assert_func>
 8005400:	f100 0514 	add.w	r5, r0, #20
 8005404:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005408:	462b      	mov	r3, r5
 800540a:	2200      	movs	r2, #0
 800540c:	4543      	cmp	r3, r8
 800540e:	d321      	bcc.n	8005454 <__multiply+0x98>
 8005410:	f107 0114 	add.w	r1, r7, #20
 8005414:	f104 0214 	add.w	r2, r4, #20
 8005418:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800541c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005420:	9302      	str	r3, [sp, #8]
 8005422:	1b13      	subs	r3, r2, r4
 8005424:	3b15      	subs	r3, #21
 8005426:	f023 0303 	bic.w	r3, r3, #3
 800542a:	3304      	adds	r3, #4
 800542c:	f104 0715 	add.w	r7, r4, #21
 8005430:	42ba      	cmp	r2, r7
 8005432:	bf38      	it	cc
 8005434:	2304      	movcc	r3, #4
 8005436:	9301      	str	r3, [sp, #4]
 8005438:	9b02      	ldr	r3, [sp, #8]
 800543a:	9103      	str	r1, [sp, #12]
 800543c:	428b      	cmp	r3, r1
 800543e:	d80c      	bhi.n	800545a <__multiply+0x9e>
 8005440:	2e00      	cmp	r6, #0
 8005442:	dd03      	ble.n	800544c <__multiply+0x90>
 8005444:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005448:	2b00      	cmp	r3, #0
 800544a:	d05b      	beq.n	8005504 <__multiply+0x148>
 800544c:	6106      	str	r6, [r0, #16]
 800544e:	b005      	add	sp, #20
 8005450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005454:	f843 2b04 	str.w	r2, [r3], #4
 8005458:	e7d8      	b.n	800540c <__multiply+0x50>
 800545a:	f8b1 a000 	ldrh.w	sl, [r1]
 800545e:	f1ba 0f00 	cmp.w	sl, #0
 8005462:	d024      	beq.n	80054ae <__multiply+0xf2>
 8005464:	f104 0e14 	add.w	lr, r4, #20
 8005468:	46a9      	mov	r9, r5
 800546a:	f04f 0c00 	mov.w	ip, #0
 800546e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005472:	f8d9 3000 	ldr.w	r3, [r9]
 8005476:	fa1f fb87 	uxth.w	fp, r7
 800547a:	b29b      	uxth	r3, r3
 800547c:	fb0a 330b 	mla	r3, sl, fp, r3
 8005480:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005484:	f8d9 7000 	ldr.w	r7, [r9]
 8005488:	4463      	add	r3, ip
 800548a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800548e:	fb0a c70b 	mla	r7, sl, fp, ip
 8005492:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005496:	b29b      	uxth	r3, r3
 8005498:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800549c:	4572      	cmp	r2, lr
 800549e:	f849 3b04 	str.w	r3, [r9], #4
 80054a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80054a6:	d8e2      	bhi.n	800546e <__multiply+0xb2>
 80054a8:	9b01      	ldr	r3, [sp, #4]
 80054aa:	f845 c003 	str.w	ip, [r5, r3]
 80054ae:	9b03      	ldr	r3, [sp, #12]
 80054b0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80054b4:	3104      	adds	r1, #4
 80054b6:	f1b9 0f00 	cmp.w	r9, #0
 80054ba:	d021      	beq.n	8005500 <__multiply+0x144>
 80054bc:	682b      	ldr	r3, [r5, #0]
 80054be:	f104 0c14 	add.w	ip, r4, #20
 80054c2:	46ae      	mov	lr, r5
 80054c4:	f04f 0a00 	mov.w	sl, #0
 80054c8:	f8bc b000 	ldrh.w	fp, [ip]
 80054cc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80054d0:	fb09 770b 	mla	r7, r9, fp, r7
 80054d4:	4457      	add	r7, sl
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80054dc:	f84e 3b04 	str.w	r3, [lr], #4
 80054e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80054e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80054e8:	f8be 3000 	ldrh.w	r3, [lr]
 80054ec:	fb09 330a 	mla	r3, r9, sl, r3
 80054f0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80054f4:	4562      	cmp	r2, ip
 80054f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80054fa:	d8e5      	bhi.n	80054c8 <__multiply+0x10c>
 80054fc:	9f01      	ldr	r7, [sp, #4]
 80054fe:	51eb      	str	r3, [r5, r7]
 8005500:	3504      	adds	r5, #4
 8005502:	e799      	b.n	8005438 <__multiply+0x7c>
 8005504:	3e01      	subs	r6, #1
 8005506:	e79b      	b.n	8005440 <__multiply+0x84>
 8005508:	08006138 	.word	0x08006138
 800550c:	08006149 	.word	0x08006149

08005510 <__pow5mult>:
 8005510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005514:	4615      	mov	r5, r2
 8005516:	f012 0203 	ands.w	r2, r2, #3
 800551a:	4607      	mov	r7, r0
 800551c:	460e      	mov	r6, r1
 800551e:	d007      	beq.n	8005530 <__pow5mult+0x20>
 8005520:	4c25      	ldr	r4, [pc, #148]	@ (80055b8 <__pow5mult+0xa8>)
 8005522:	3a01      	subs	r2, #1
 8005524:	2300      	movs	r3, #0
 8005526:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800552a:	f7ff fe9f 	bl	800526c <__multadd>
 800552e:	4606      	mov	r6, r0
 8005530:	10ad      	asrs	r5, r5, #2
 8005532:	d03d      	beq.n	80055b0 <__pow5mult+0xa0>
 8005534:	69fc      	ldr	r4, [r7, #28]
 8005536:	b97c      	cbnz	r4, 8005558 <__pow5mult+0x48>
 8005538:	2010      	movs	r0, #16
 800553a:	f7ff fd7f 	bl	800503c <malloc>
 800553e:	4602      	mov	r2, r0
 8005540:	61f8      	str	r0, [r7, #28]
 8005542:	b928      	cbnz	r0, 8005550 <__pow5mult+0x40>
 8005544:	4b1d      	ldr	r3, [pc, #116]	@ (80055bc <__pow5mult+0xac>)
 8005546:	481e      	ldr	r0, [pc, #120]	@ (80055c0 <__pow5mult+0xb0>)
 8005548:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800554c:	f000 fc4e 	bl	8005dec <__assert_func>
 8005550:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005554:	6004      	str	r4, [r0, #0]
 8005556:	60c4      	str	r4, [r0, #12]
 8005558:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800555c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005560:	b94c      	cbnz	r4, 8005576 <__pow5mult+0x66>
 8005562:	f240 2171 	movw	r1, #625	@ 0x271
 8005566:	4638      	mov	r0, r7
 8005568:	f7ff ff12 	bl	8005390 <__i2b>
 800556c:	2300      	movs	r3, #0
 800556e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005572:	4604      	mov	r4, r0
 8005574:	6003      	str	r3, [r0, #0]
 8005576:	f04f 0900 	mov.w	r9, #0
 800557a:	07eb      	lsls	r3, r5, #31
 800557c:	d50a      	bpl.n	8005594 <__pow5mult+0x84>
 800557e:	4631      	mov	r1, r6
 8005580:	4622      	mov	r2, r4
 8005582:	4638      	mov	r0, r7
 8005584:	f7ff ff1a 	bl	80053bc <__multiply>
 8005588:	4631      	mov	r1, r6
 800558a:	4680      	mov	r8, r0
 800558c:	4638      	mov	r0, r7
 800558e:	f7ff fe4b 	bl	8005228 <_Bfree>
 8005592:	4646      	mov	r6, r8
 8005594:	106d      	asrs	r5, r5, #1
 8005596:	d00b      	beq.n	80055b0 <__pow5mult+0xa0>
 8005598:	6820      	ldr	r0, [r4, #0]
 800559a:	b938      	cbnz	r0, 80055ac <__pow5mult+0x9c>
 800559c:	4622      	mov	r2, r4
 800559e:	4621      	mov	r1, r4
 80055a0:	4638      	mov	r0, r7
 80055a2:	f7ff ff0b 	bl	80053bc <__multiply>
 80055a6:	6020      	str	r0, [r4, #0]
 80055a8:	f8c0 9000 	str.w	r9, [r0]
 80055ac:	4604      	mov	r4, r0
 80055ae:	e7e4      	b.n	800557a <__pow5mult+0x6a>
 80055b0:	4630      	mov	r0, r6
 80055b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055b6:	bf00      	nop
 80055b8:	080061a4 	.word	0x080061a4
 80055bc:	080060c9 	.word	0x080060c9
 80055c0:	08006149 	.word	0x08006149

080055c4 <__lshift>:
 80055c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c8:	460c      	mov	r4, r1
 80055ca:	6849      	ldr	r1, [r1, #4]
 80055cc:	6923      	ldr	r3, [r4, #16]
 80055ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80055d2:	68a3      	ldr	r3, [r4, #8]
 80055d4:	4607      	mov	r7, r0
 80055d6:	4691      	mov	r9, r2
 80055d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80055dc:	f108 0601 	add.w	r6, r8, #1
 80055e0:	42b3      	cmp	r3, r6
 80055e2:	db0b      	blt.n	80055fc <__lshift+0x38>
 80055e4:	4638      	mov	r0, r7
 80055e6:	f7ff fddf 	bl	80051a8 <_Balloc>
 80055ea:	4605      	mov	r5, r0
 80055ec:	b948      	cbnz	r0, 8005602 <__lshift+0x3e>
 80055ee:	4602      	mov	r2, r0
 80055f0:	4b28      	ldr	r3, [pc, #160]	@ (8005694 <__lshift+0xd0>)
 80055f2:	4829      	ldr	r0, [pc, #164]	@ (8005698 <__lshift+0xd4>)
 80055f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80055f8:	f000 fbf8 	bl	8005dec <__assert_func>
 80055fc:	3101      	adds	r1, #1
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	e7ee      	b.n	80055e0 <__lshift+0x1c>
 8005602:	2300      	movs	r3, #0
 8005604:	f100 0114 	add.w	r1, r0, #20
 8005608:	f100 0210 	add.w	r2, r0, #16
 800560c:	4618      	mov	r0, r3
 800560e:	4553      	cmp	r3, sl
 8005610:	db33      	blt.n	800567a <__lshift+0xb6>
 8005612:	6920      	ldr	r0, [r4, #16]
 8005614:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005618:	f104 0314 	add.w	r3, r4, #20
 800561c:	f019 091f 	ands.w	r9, r9, #31
 8005620:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005624:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005628:	d02b      	beq.n	8005682 <__lshift+0xbe>
 800562a:	f1c9 0e20 	rsb	lr, r9, #32
 800562e:	468a      	mov	sl, r1
 8005630:	2200      	movs	r2, #0
 8005632:	6818      	ldr	r0, [r3, #0]
 8005634:	fa00 f009 	lsl.w	r0, r0, r9
 8005638:	4310      	orrs	r0, r2
 800563a:	f84a 0b04 	str.w	r0, [sl], #4
 800563e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005642:	459c      	cmp	ip, r3
 8005644:	fa22 f20e 	lsr.w	r2, r2, lr
 8005648:	d8f3      	bhi.n	8005632 <__lshift+0x6e>
 800564a:	ebac 0304 	sub.w	r3, ip, r4
 800564e:	3b15      	subs	r3, #21
 8005650:	f023 0303 	bic.w	r3, r3, #3
 8005654:	3304      	adds	r3, #4
 8005656:	f104 0015 	add.w	r0, r4, #21
 800565a:	4584      	cmp	ip, r0
 800565c:	bf38      	it	cc
 800565e:	2304      	movcc	r3, #4
 8005660:	50ca      	str	r2, [r1, r3]
 8005662:	b10a      	cbz	r2, 8005668 <__lshift+0xa4>
 8005664:	f108 0602 	add.w	r6, r8, #2
 8005668:	3e01      	subs	r6, #1
 800566a:	4638      	mov	r0, r7
 800566c:	612e      	str	r6, [r5, #16]
 800566e:	4621      	mov	r1, r4
 8005670:	f7ff fdda 	bl	8005228 <_Bfree>
 8005674:	4628      	mov	r0, r5
 8005676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800567a:	f842 0f04 	str.w	r0, [r2, #4]!
 800567e:	3301      	adds	r3, #1
 8005680:	e7c5      	b.n	800560e <__lshift+0x4a>
 8005682:	3904      	subs	r1, #4
 8005684:	f853 2b04 	ldr.w	r2, [r3], #4
 8005688:	f841 2f04 	str.w	r2, [r1, #4]!
 800568c:	459c      	cmp	ip, r3
 800568e:	d8f9      	bhi.n	8005684 <__lshift+0xc0>
 8005690:	e7ea      	b.n	8005668 <__lshift+0xa4>
 8005692:	bf00      	nop
 8005694:	08006138 	.word	0x08006138
 8005698:	08006149 	.word	0x08006149

0800569c <__mcmp>:
 800569c:	690a      	ldr	r2, [r1, #16]
 800569e:	4603      	mov	r3, r0
 80056a0:	6900      	ldr	r0, [r0, #16]
 80056a2:	1a80      	subs	r0, r0, r2
 80056a4:	b530      	push	{r4, r5, lr}
 80056a6:	d10e      	bne.n	80056c6 <__mcmp+0x2a>
 80056a8:	3314      	adds	r3, #20
 80056aa:	3114      	adds	r1, #20
 80056ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80056b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80056b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80056b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80056bc:	4295      	cmp	r5, r2
 80056be:	d003      	beq.n	80056c8 <__mcmp+0x2c>
 80056c0:	d205      	bcs.n	80056ce <__mcmp+0x32>
 80056c2:	f04f 30ff 	mov.w	r0, #4294967295
 80056c6:	bd30      	pop	{r4, r5, pc}
 80056c8:	42a3      	cmp	r3, r4
 80056ca:	d3f3      	bcc.n	80056b4 <__mcmp+0x18>
 80056cc:	e7fb      	b.n	80056c6 <__mcmp+0x2a>
 80056ce:	2001      	movs	r0, #1
 80056d0:	e7f9      	b.n	80056c6 <__mcmp+0x2a>
	...

080056d4 <__mdiff>:
 80056d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d8:	4689      	mov	r9, r1
 80056da:	4606      	mov	r6, r0
 80056dc:	4611      	mov	r1, r2
 80056de:	4648      	mov	r0, r9
 80056e0:	4614      	mov	r4, r2
 80056e2:	f7ff ffdb 	bl	800569c <__mcmp>
 80056e6:	1e05      	subs	r5, r0, #0
 80056e8:	d112      	bne.n	8005710 <__mdiff+0x3c>
 80056ea:	4629      	mov	r1, r5
 80056ec:	4630      	mov	r0, r6
 80056ee:	f7ff fd5b 	bl	80051a8 <_Balloc>
 80056f2:	4602      	mov	r2, r0
 80056f4:	b928      	cbnz	r0, 8005702 <__mdiff+0x2e>
 80056f6:	4b3f      	ldr	r3, [pc, #252]	@ (80057f4 <__mdiff+0x120>)
 80056f8:	f240 2137 	movw	r1, #567	@ 0x237
 80056fc:	483e      	ldr	r0, [pc, #248]	@ (80057f8 <__mdiff+0x124>)
 80056fe:	f000 fb75 	bl	8005dec <__assert_func>
 8005702:	2301      	movs	r3, #1
 8005704:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005708:	4610      	mov	r0, r2
 800570a:	b003      	add	sp, #12
 800570c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005710:	bfbc      	itt	lt
 8005712:	464b      	movlt	r3, r9
 8005714:	46a1      	movlt	r9, r4
 8005716:	4630      	mov	r0, r6
 8005718:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800571c:	bfba      	itte	lt
 800571e:	461c      	movlt	r4, r3
 8005720:	2501      	movlt	r5, #1
 8005722:	2500      	movge	r5, #0
 8005724:	f7ff fd40 	bl	80051a8 <_Balloc>
 8005728:	4602      	mov	r2, r0
 800572a:	b918      	cbnz	r0, 8005734 <__mdiff+0x60>
 800572c:	4b31      	ldr	r3, [pc, #196]	@ (80057f4 <__mdiff+0x120>)
 800572e:	f240 2145 	movw	r1, #581	@ 0x245
 8005732:	e7e3      	b.n	80056fc <__mdiff+0x28>
 8005734:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005738:	6926      	ldr	r6, [r4, #16]
 800573a:	60c5      	str	r5, [r0, #12]
 800573c:	f109 0310 	add.w	r3, r9, #16
 8005740:	f109 0514 	add.w	r5, r9, #20
 8005744:	f104 0e14 	add.w	lr, r4, #20
 8005748:	f100 0b14 	add.w	fp, r0, #20
 800574c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005750:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005754:	9301      	str	r3, [sp, #4]
 8005756:	46d9      	mov	r9, fp
 8005758:	f04f 0c00 	mov.w	ip, #0
 800575c:	9b01      	ldr	r3, [sp, #4]
 800575e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005762:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005766:	9301      	str	r3, [sp, #4]
 8005768:	fa1f f38a 	uxth.w	r3, sl
 800576c:	4619      	mov	r1, r3
 800576e:	b283      	uxth	r3, r0
 8005770:	1acb      	subs	r3, r1, r3
 8005772:	0c00      	lsrs	r0, r0, #16
 8005774:	4463      	add	r3, ip
 8005776:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800577a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800577e:	b29b      	uxth	r3, r3
 8005780:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005784:	4576      	cmp	r6, lr
 8005786:	f849 3b04 	str.w	r3, [r9], #4
 800578a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800578e:	d8e5      	bhi.n	800575c <__mdiff+0x88>
 8005790:	1b33      	subs	r3, r6, r4
 8005792:	3b15      	subs	r3, #21
 8005794:	f023 0303 	bic.w	r3, r3, #3
 8005798:	3415      	adds	r4, #21
 800579a:	3304      	adds	r3, #4
 800579c:	42a6      	cmp	r6, r4
 800579e:	bf38      	it	cc
 80057a0:	2304      	movcc	r3, #4
 80057a2:	441d      	add	r5, r3
 80057a4:	445b      	add	r3, fp
 80057a6:	461e      	mov	r6, r3
 80057a8:	462c      	mov	r4, r5
 80057aa:	4544      	cmp	r4, r8
 80057ac:	d30e      	bcc.n	80057cc <__mdiff+0xf8>
 80057ae:	f108 0103 	add.w	r1, r8, #3
 80057b2:	1b49      	subs	r1, r1, r5
 80057b4:	f021 0103 	bic.w	r1, r1, #3
 80057b8:	3d03      	subs	r5, #3
 80057ba:	45a8      	cmp	r8, r5
 80057bc:	bf38      	it	cc
 80057be:	2100      	movcc	r1, #0
 80057c0:	440b      	add	r3, r1
 80057c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80057c6:	b191      	cbz	r1, 80057ee <__mdiff+0x11a>
 80057c8:	6117      	str	r7, [r2, #16]
 80057ca:	e79d      	b.n	8005708 <__mdiff+0x34>
 80057cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80057d0:	46e6      	mov	lr, ip
 80057d2:	0c08      	lsrs	r0, r1, #16
 80057d4:	fa1c fc81 	uxtah	ip, ip, r1
 80057d8:	4471      	add	r1, lr
 80057da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80057de:	b289      	uxth	r1, r1
 80057e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80057e4:	f846 1b04 	str.w	r1, [r6], #4
 80057e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80057ec:	e7dd      	b.n	80057aa <__mdiff+0xd6>
 80057ee:	3f01      	subs	r7, #1
 80057f0:	e7e7      	b.n	80057c2 <__mdiff+0xee>
 80057f2:	bf00      	nop
 80057f4:	08006138 	.word	0x08006138
 80057f8:	08006149 	.word	0x08006149

080057fc <__d2b>:
 80057fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005800:	460f      	mov	r7, r1
 8005802:	2101      	movs	r1, #1
 8005804:	ec59 8b10 	vmov	r8, r9, d0
 8005808:	4616      	mov	r6, r2
 800580a:	f7ff fccd 	bl	80051a8 <_Balloc>
 800580e:	4604      	mov	r4, r0
 8005810:	b930      	cbnz	r0, 8005820 <__d2b+0x24>
 8005812:	4602      	mov	r2, r0
 8005814:	4b23      	ldr	r3, [pc, #140]	@ (80058a4 <__d2b+0xa8>)
 8005816:	4824      	ldr	r0, [pc, #144]	@ (80058a8 <__d2b+0xac>)
 8005818:	f240 310f 	movw	r1, #783	@ 0x30f
 800581c:	f000 fae6 	bl	8005dec <__assert_func>
 8005820:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005824:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005828:	b10d      	cbz	r5, 800582e <__d2b+0x32>
 800582a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800582e:	9301      	str	r3, [sp, #4]
 8005830:	f1b8 0300 	subs.w	r3, r8, #0
 8005834:	d023      	beq.n	800587e <__d2b+0x82>
 8005836:	4668      	mov	r0, sp
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	f7ff fd7c 	bl	8005336 <__lo0bits>
 800583e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005842:	b1d0      	cbz	r0, 800587a <__d2b+0x7e>
 8005844:	f1c0 0320 	rsb	r3, r0, #32
 8005848:	fa02 f303 	lsl.w	r3, r2, r3
 800584c:	430b      	orrs	r3, r1
 800584e:	40c2      	lsrs	r2, r0
 8005850:	6163      	str	r3, [r4, #20]
 8005852:	9201      	str	r2, [sp, #4]
 8005854:	9b01      	ldr	r3, [sp, #4]
 8005856:	61a3      	str	r3, [r4, #24]
 8005858:	2b00      	cmp	r3, #0
 800585a:	bf0c      	ite	eq
 800585c:	2201      	moveq	r2, #1
 800585e:	2202      	movne	r2, #2
 8005860:	6122      	str	r2, [r4, #16]
 8005862:	b1a5      	cbz	r5, 800588e <__d2b+0x92>
 8005864:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005868:	4405      	add	r5, r0
 800586a:	603d      	str	r5, [r7, #0]
 800586c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005870:	6030      	str	r0, [r6, #0]
 8005872:	4620      	mov	r0, r4
 8005874:	b003      	add	sp, #12
 8005876:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800587a:	6161      	str	r1, [r4, #20]
 800587c:	e7ea      	b.n	8005854 <__d2b+0x58>
 800587e:	a801      	add	r0, sp, #4
 8005880:	f7ff fd59 	bl	8005336 <__lo0bits>
 8005884:	9b01      	ldr	r3, [sp, #4]
 8005886:	6163      	str	r3, [r4, #20]
 8005888:	3020      	adds	r0, #32
 800588a:	2201      	movs	r2, #1
 800588c:	e7e8      	b.n	8005860 <__d2b+0x64>
 800588e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005892:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005896:	6038      	str	r0, [r7, #0]
 8005898:	6918      	ldr	r0, [r3, #16]
 800589a:	f7ff fd2d 	bl	80052f8 <__hi0bits>
 800589e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80058a2:	e7e5      	b.n	8005870 <__d2b+0x74>
 80058a4:	08006138 	.word	0x08006138
 80058a8:	08006149 	.word	0x08006149

080058ac <__sfputc_r>:
 80058ac:	6893      	ldr	r3, [r2, #8]
 80058ae:	3b01      	subs	r3, #1
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	b410      	push	{r4}
 80058b4:	6093      	str	r3, [r2, #8]
 80058b6:	da08      	bge.n	80058ca <__sfputc_r+0x1e>
 80058b8:	6994      	ldr	r4, [r2, #24]
 80058ba:	42a3      	cmp	r3, r4
 80058bc:	db01      	blt.n	80058c2 <__sfputc_r+0x16>
 80058be:	290a      	cmp	r1, #10
 80058c0:	d103      	bne.n	80058ca <__sfputc_r+0x1e>
 80058c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058c6:	f000 b9df 	b.w	8005c88 <__swbuf_r>
 80058ca:	6813      	ldr	r3, [r2, #0]
 80058cc:	1c58      	adds	r0, r3, #1
 80058ce:	6010      	str	r0, [r2, #0]
 80058d0:	7019      	strb	r1, [r3, #0]
 80058d2:	4608      	mov	r0, r1
 80058d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058d8:	4770      	bx	lr

080058da <__sfputs_r>:
 80058da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058dc:	4606      	mov	r6, r0
 80058de:	460f      	mov	r7, r1
 80058e0:	4614      	mov	r4, r2
 80058e2:	18d5      	adds	r5, r2, r3
 80058e4:	42ac      	cmp	r4, r5
 80058e6:	d101      	bne.n	80058ec <__sfputs_r+0x12>
 80058e8:	2000      	movs	r0, #0
 80058ea:	e007      	b.n	80058fc <__sfputs_r+0x22>
 80058ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058f0:	463a      	mov	r2, r7
 80058f2:	4630      	mov	r0, r6
 80058f4:	f7ff ffda 	bl	80058ac <__sfputc_r>
 80058f8:	1c43      	adds	r3, r0, #1
 80058fa:	d1f3      	bne.n	80058e4 <__sfputs_r+0xa>
 80058fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005900 <_vfiprintf_r>:
 8005900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005904:	460d      	mov	r5, r1
 8005906:	b09d      	sub	sp, #116	@ 0x74
 8005908:	4614      	mov	r4, r2
 800590a:	4698      	mov	r8, r3
 800590c:	4606      	mov	r6, r0
 800590e:	b118      	cbz	r0, 8005918 <_vfiprintf_r+0x18>
 8005910:	6a03      	ldr	r3, [r0, #32]
 8005912:	b90b      	cbnz	r3, 8005918 <_vfiprintf_r+0x18>
 8005914:	f7fe fbee 	bl	80040f4 <__sinit>
 8005918:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800591a:	07d9      	lsls	r1, r3, #31
 800591c:	d405      	bmi.n	800592a <_vfiprintf_r+0x2a>
 800591e:	89ab      	ldrh	r3, [r5, #12]
 8005920:	059a      	lsls	r2, r3, #22
 8005922:	d402      	bmi.n	800592a <_vfiprintf_r+0x2a>
 8005924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005926:	f7fe fcee 	bl	8004306 <__retarget_lock_acquire_recursive>
 800592a:	89ab      	ldrh	r3, [r5, #12]
 800592c:	071b      	lsls	r3, r3, #28
 800592e:	d501      	bpl.n	8005934 <_vfiprintf_r+0x34>
 8005930:	692b      	ldr	r3, [r5, #16]
 8005932:	b99b      	cbnz	r3, 800595c <_vfiprintf_r+0x5c>
 8005934:	4629      	mov	r1, r5
 8005936:	4630      	mov	r0, r6
 8005938:	f000 f9e4 	bl	8005d04 <__swsetup_r>
 800593c:	b170      	cbz	r0, 800595c <_vfiprintf_r+0x5c>
 800593e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005940:	07dc      	lsls	r4, r3, #31
 8005942:	d504      	bpl.n	800594e <_vfiprintf_r+0x4e>
 8005944:	f04f 30ff 	mov.w	r0, #4294967295
 8005948:	b01d      	add	sp, #116	@ 0x74
 800594a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800594e:	89ab      	ldrh	r3, [r5, #12]
 8005950:	0598      	lsls	r0, r3, #22
 8005952:	d4f7      	bmi.n	8005944 <_vfiprintf_r+0x44>
 8005954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005956:	f7fe fcd7 	bl	8004308 <__retarget_lock_release_recursive>
 800595a:	e7f3      	b.n	8005944 <_vfiprintf_r+0x44>
 800595c:	2300      	movs	r3, #0
 800595e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005960:	2320      	movs	r3, #32
 8005962:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005966:	f8cd 800c 	str.w	r8, [sp, #12]
 800596a:	2330      	movs	r3, #48	@ 0x30
 800596c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005b1c <_vfiprintf_r+0x21c>
 8005970:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005974:	f04f 0901 	mov.w	r9, #1
 8005978:	4623      	mov	r3, r4
 800597a:	469a      	mov	sl, r3
 800597c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005980:	b10a      	cbz	r2, 8005986 <_vfiprintf_r+0x86>
 8005982:	2a25      	cmp	r2, #37	@ 0x25
 8005984:	d1f9      	bne.n	800597a <_vfiprintf_r+0x7a>
 8005986:	ebba 0b04 	subs.w	fp, sl, r4
 800598a:	d00b      	beq.n	80059a4 <_vfiprintf_r+0xa4>
 800598c:	465b      	mov	r3, fp
 800598e:	4622      	mov	r2, r4
 8005990:	4629      	mov	r1, r5
 8005992:	4630      	mov	r0, r6
 8005994:	f7ff ffa1 	bl	80058da <__sfputs_r>
 8005998:	3001      	adds	r0, #1
 800599a:	f000 80a7 	beq.w	8005aec <_vfiprintf_r+0x1ec>
 800599e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059a0:	445a      	add	r2, fp
 80059a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80059a4:	f89a 3000 	ldrb.w	r3, [sl]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	f000 809f 	beq.w	8005aec <_vfiprintf_r+0x1ec>
 80059ae:	2300      	movs	r3, #0
 80059b0:	f04f 32ff 	mov.w	r2, #4294967295
 80059b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059b8:	f10a 0a01 	add.w	sl, sl, #1
 80059bc:	9304      	str	r3, [sp, #16]
 80059be:	9307      	str	r3, [sp, #28]
 80059c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80059c6:	4654      	mov	r4, sl
 80059c8:	2205      	movs	r2, #5
 80059ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059ce:	4853      	ldr	r0, [pc, #332]	@ (8005b1c <_vfiprintf_r+0x21c>)
 80059d0:	f7fa fbfe 	bl	80001d0 <memchr>
 80059d4:	9a04      	ldr	r2, [sp, #16]
 80059d6:	b9d8      	cbnz	r0, 8005a10 <_vfiprintf_r+0x110>
 80059d8:	06d1      	lsls	r1, r2, #27
 80059da:	bf44      	itt	mi
 80059dc:	2320      	movmi	r3, #32
 80059de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059e2:	0713      	lsls	r3, r2, #28
 80059e4:	bf44      	itt	mi
 80059e6:	232b      	movmi	r3, #43	@ 0x2b
 80059e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059ec:	f89a 3000 	ldrb.w	r3, [sl]
 80059f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80059f2:	d015      	beq.n	8005a20 <_vfiprintf_r+0x120>
 80059f4:	9a07      	ldr	r2, [sp, #28]
 80059f6:	4654      	mov	r4, sl
 80059f8:	2000      	movs	r0, #0
 80059fa:	f04f 0c0a 	mov.w	ip, #10
 80059fe:	4621      	mov	r1, r4
 8005a00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a04:	3b30      	subs	r3, #48	@ 0x30
 8005a06:	2b09      	cmp	r3, #9
 8005a08:	d94b      	bls.n	8005aa2 <_vfiprintf_r+0x1a2>
 8005a0a:	b1b0      	cbz	r0, 8005a3a <_vfiprintf_r+0x13a>
 8005a0c:	9207      	str	r2, [sp, #28]
 8005a0e:	e014      	b.n	8005a3a <_vfiprintf_r+0x13a>
 8005a10:	eba0 0308 	sub.w	r3, r0, r8
 8005a14:	fa09 f303 	lsl.w	r3, r9, r3
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	9304      	str	r3, [sp, #16]
 8005a1c:	46a2      	mov	sl, r4
 8005a1e:	e7d2      	b.n	80059c6 <_vfiprintf_r+0xc6>
 8005a20:	9b03      	ldr	r3, [sp, #12]
 8005a22:	1d19      	adds	r1, r3, #4
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	9103      	str	r1, [sp, #12]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	bfbb      	ittet	lt
 8005a2c:	425b      	neglt	r3, r3
 8005a2e:	f042 0202 	orrlt.w	r2, r2, #2
 8005a32:	9307      	strge	r3, [sp, #28]
 8005a34:	9307      	strlt	r3, [sp, #28]
 8005a36:	bfb8      	it	lt
 8005a38:	9204      	strlt	r2, [sp, #16]
 8005a3a:	7823      	ldrb	r3, [r4, #0]
 8005a3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a3e:	d10a      	bne.n	8005a56 <_vfiprintf_r+0x156>
 8005a40:	7863      	ldrb	r3, [r4, #1]
 8005a42:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a44:	d132      	bne.n	8005aac <_vfiprintf_r+0x1ac>
 8005a46:	9b03      	ldr	r3, [sp, #12]
 8005a48:	1d1a      	adds	r2, r3, #4
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	9203      	str	r2, [sp, #12]
 8005a4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a52:	3402      	adds	r4, #2
 8005a54:	9305      	str	r3, [sp, #20]
 8005a56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005b2c <_vfiprintf_r+0x22c>
 8005a5a:	7821      	ldrb	r1, [r4, #0]
 8005a5c:	2203      	movs	r2, #3
 8005a5e:	4650      	mov	r0, sl
 8005a60:	f7fa fbb6 	bl	80001d0 <memchr>
 8005a64:	b138      	cbz	r0, 8005a76 <_vfiprintf_r+0x176>
 8005a66:	9b04      	ldr	r3, [sp, #16]
 8005a68:	eba0 000a 	sub.w	r0, r0, sl
 8005a6c:	2240      	movs	r2, #64	@ 0x40
 8005a6e:	4082      	lsls	r2, r0
 8005a70:	4313      	orrs	r3, r2
 8005a72:	3401      	adds	r4, #1
 8005a74:	9304      	str	r3, [sp, #16]
 8005a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a7a:	4829      	ldr	r0, [pc, #164]	@ (8005b20 <_vfiprintf_r+0x220>)
 8005a7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a80:	2206      	movs	r2, #6
 8005a82:	f7fa fba5 	bl	80001d0 <memchr>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	d03f      	beq.n	8005b0a <_vfiprintf_r+0x20a>
 8005a8a:	4b26      	ldr	r3, [pc, #152]	@ (8005b24 <_vfiprintf_r+0x224>)
 8005a8c:	bb1b      	cbnz	r3, 8005ad6 <_vfiprintf_r+0x1d6>
 8005a8e:	9b03      	ldr	r3, [sp, #12]
 8005a90:	3307      	adds	r3, #7
 8005a92:	f023 0307 	bic.w	r3, r3, #7
 8005a96:	3308      	adds	r3, #8
 8005a98:	9303      	str	r3, [sp, #12]
 8005a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a9c:	443b      	add	r3, r7
 8005a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aa0:	e76a      	b.n	8005978 <_vfiprintf_r+0x78>
 8005aa2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005aa6:	460c      	mov	r4, r1
 8005aa8:	2001      	movs	r0, #1
 8005aaa:	e7a8      	b.n	80059fe <_vfiprintf_r+0xfe>
 8005aac:	2300      	movs	r3, #0
 8005aae:	3401      	adds	r4, #1
 8005ab0:	9305      	str	r3, [sp, #20]
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	f04f 0c0a 	mov.w	ip, #10
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005abe:	3a30      	subs	r2, #48	@ 0x30
 8005ac0:	2a09      	cmp	r2, #9
 8005ac2:	d903      	bls.n	8005acc <_vfiprintf_r+0x1cc>
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0c6      	beq.n	8005a56 <_vfiprintf_r+0x156>
 8005ac8:	9105      	str	r1, [sp, #20]
 8005aca:	e7c4      	b.n	8005a56 <_vfiprintf_r+0x156>
 8005acc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ad0:	4604      	mov	r4, r0
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e7f0      	b.n	8005ab8 <_vfiprintf_r+0x1b8>
 8005ad6:	ab03      	add	r3, sp, #12
 8005ad8:	9300      	str	r3, [sp, #0]
 8005ada:	462a      	mov	r2, r5
 8005adc:	4b12      	ldr	r3, [pc, #72]	@ (8005b28 <_vfiprintf_r+0x228>)
 8005ade:	a904      	add	r1, sp, #16
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	f7fd fec3 	bl	800386c <_printf_float>
 8005ae6:	4607      	mov	r7, r0
 8005ae8:	1c78      	adds	r0, r7, #1
 8005aea:	d1d6      	bne.n	8005a9a <_vfiprintf_r+0x19a>
 8005aec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005aee:	07d9      	lsls	r1, r3, #31
 8005af0:	d405      	bmi.n	8005afe <_vfiprintf_r+0x1fe>
 8005af2:	89ab      	ldrh	r3, [r5, #12]
 8005af4:	059a      	lsls	r2, r3, #22
 8005af6:	d402      	bmi.n	8005afe <_vfiprintf_r+0x1fe>
 8005af8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005afa:	f7fe fc05 	bl	8004308 <__retarget_lock_release_recursive>
 8005afe:	89ab      	ldrh	r3, [r5, #12]
 8005b00:	065b      	lsls	r3, r3, #25
 8005b02:	f53f af1f 	bmi.w	8005944 <_vfiprintf_r+0x44>
 8005b06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b08:	e71e      	b.n	8005948 <_vfiprintf_r+0x48>
 8005b0a:	ab03      	add	r3, sp, #12
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	462a      	mov	r2, r5
 8005b10:	4b05      	ldr	r3, [pc, #20]	@ (8005b28 <_vfiprintf_r+0x228>)
 8005b12:	a904      	add	r1, sp, #16
 8005b14:	4630      	mov	r0, r6
 8005b16:	f7fe f941 	bl	8003d9c <_printf_i>
 8005b1a:	e7e4      	b.n	8005ae6 <_vfiprintf_r+0x1e6>
 8005b1c:	080062a0 	.word	0x080062a0
 8005b20:	080062aa 	.word	0x080062aa
 8005b24:	0800386d 	.word	0x0800386d
 8005b28:	080058db 	.word	0x080058db
 8005b2c:	080062a6 	.word	0x080062a6

08005b30 <__sflush_r>:
 8005b30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b38:	0716      	lsls	r6, r2, #28
 8005b3a:	4605      	mov	r5, r0
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	d454      	bmi.n	8005bea <__sflush_r+0xba>
 8005b40:	684b      	ldr	r3, [r1, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	dc02      	bgt.n	8005b4c <__sflush_r+0x1c>
 8005b46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	dd48      	ble.n	8005bde <__sflush_r+0xae>
 8005b4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b4e:	2e00      	cmp	r6, #0
 8005b50:	d045      	beq.n	8005bde <__sflush_r+0xae>
 8005b52:	2300      	movs	r3, #0
 8005b54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b58:	682f      	ldr	r7, [r5, #0]
 8005b5a:	6a21      	ldr	r1, [r4, #32]
 8005b5c:	602b      	str	r3, [r5, #0]
 8005b5e:	d030      	beq.n	8005bc2 <__sflush_r+0x92>
 8005b60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b62:	89a3      	ldrh	r3, [r4, #12]
 8005b64:	0759      	lsls	r1, r3, #29
 8005b66:	d505      	bpl.n	8005b74 <__sflush_r+0x44>
 8005b68:	6863      	ldr	r3, [r4, #4]
 8005b6a:	1ad2      	subs	r2, r2, r3
 8005b6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b6e:	b10b      	cbz	r3, 8005b74 <__sflush_r+0x44>
 8005b70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b72:	1ad2      	subs	r2, r2, r3
 8005b74:	2300      	movs	r3, #0
 8005b76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b78:	6a21      	ldr	r1, [r4, #32]
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	47b0      	blx	r6
 8005b7e:	1c43      	adds	r3, r0, #1
 8005b80:	89a3      	ldrh	r3, [r4, #12]
 8005b82:	d106      	bne.n	8005b92 <__sflush_r+0x62>
 8005b84:	6829      	ldr	r1, [r5, #0]
 8005b86:	291d      	cmp	r1, #29
 8005b88:	d82b      	bhi.n	8005be2 <__sflush_r+0xb2>
 8005b8a:	4a2a      	ldr	r2, [pc, #168]	@ (8005c34 <__sflush_r+0x104>)
 8005b8c:	410a      	asrs	r2, r1
 8005b8e:	07d6      	lsls	r6, r2, #31
 8005b90:	d427      	bmi.n	8005be2 <__sflush_r+0xb2>
 8005b92:	2200      	movs	r2, #0
 8005b94:	6062      	str	r2, [r4, #4]
 8005b96:	04d9      	lsls	r1, r3, #19
 8005b98:	6922      	ldr	r2, [r4, #16]
 8005b9a:	6022      	str	r2, [r4, #0]
 8005b9c:	d504      	bpl.n	8005ba8 <__sflush_r+0x78>
 8005b9e:	1c42      	adds	r2, r0, #1
 8005ba0:	d101      	bne.n	8005ba6 <__sflush_r+0x76>
 8005ba2:	682b      	ldr	r3, [r5, #0]
 8005ba4:	b903      	cbnz	r3, 8005ba8 <__sflush_r+0x78>
 8005ba6:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ba8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005baa:	602f      	str	r7, [r5, #0]
 8005bac:	b1b9      	cbz	r1, 8005bde <__sflush_r+0xae>
 8005bae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005bb2:	4299      	cmp	r1, r3
 8005bb4:	d002      	beq.n	8005bbc <__sflush_r+0x8c>
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f7ff f9f6 	bl	8004fa8 <_free_r>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8005bc0:	e00d      	b.n	8005bde <__sflush_r+0xae>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	47b0      	blx	r6
 8005bc8:	4602      	mov	r2, r0
 8005bca:	1c50      	adds	r0, r2, #1
 8005bcc:	d1c9      	bne.n	8005b62 <__sflush_r+0x32>
 8005bce:	682b      	ldr	r3, [r5, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d0c6      	beq.n	8005b62 <__sflush_r+0x32>
 8005bd4:	2b1d      	cmp	r3, #29
 8005bd6:	d001      	beq.n	8005bdc <__sflush_r+0xac>
 8005bd8:	2b16      	cmp	r3, #22
 8005bda:	d11e      	bne.n	8005c1a <__sflush_r+0xea>
 8005bdc:	602f      	str	r7, [r5, #0]
 8005bde:	2000      	movs	r0, #0
 8005be0:	e022      	b.n	8005c28 <__sflush_r+0xf8>
 8005be2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005be6:	b21b      	sxth	r3, r3
 8005be8:	e01b      	b.n	8005c22 <__sflush_r+0xf2>
 8005bea:	690f      	ldr	r7, [r1, #16]
 8005bec:	2f00      	cmp	r7, #0
 8005bee:	d0f6      	beq.n	8005bde <__sflush_r+0xae>
 8005bf0:	0793      	lsls	r3, r2, #30
 8005bf2:	680e      	ldr	r6, [r1, #0]
 8005bf4:	bf08      	it	eq
 8005bf6:	694b      	ldreq	r3, [r1, #20]
 8005bf8:	600f      	str	r7, [r1, #0]
 8005bfa:	bf18      	it	ne
 8005bfc:	2300      	movne	r3, #0
 8005bfe:	eba6 0807 	sub.w	r8, r6, r7
 8005c02:	608b      	str	r3, [r1, #8]
 8005c04:	f1b8 0f00 	cmp.w	r8, #0
 8005c08:	dde9      	ble.n	8005bde <__sflush_r+0xae>
 8005c0a:	6a21      	ldr	r1, [r4, #32]
 8005c0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005c0e:	4643      	mov	r3, r8
 8005c10:	463a      	mov	r2, r7
 8005c12:	4628      	mov	r0, r5
 8005c14:	47b0      	blx	r6
 8005c16:	2800      	cmp	r0, #0
 8005c18:	dc08      	bgt.n	8005c2c <__sflush_r+0xfc>
 8005c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c22:	81a3      	strh	r3, [r4, #12]
 8005c24:	f04f 30ff 	mov.w	r0, #4294967295
 8005c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c2c:	4407      	add	r7, r0
 8005c2e:	eba8 0800 	sub.w	r8, r8, r0
 8005c32:	e7e7      	b.n	8005c04 <__sflush_r+0xd4>
 8005c34:	dfbffffe 	.word	0xdfbffffe

08005c38 <_fflush_r>:
 8005c38:	b538      	push	{r3, r4, r5, lr}
 8005c3a:	690b      	ldr	r3, [r1, #16]
 8005c3c:	4605      	mov	r5, r0
 8005c3e:	460c      	mov	r4, r1
 8005c40:	b913      	cbnz	r3, 8005c48 <_fflush_r+0x10>
 8005c42:	2500      	movs	r5, #0
 8005c44:	4628      	mov	r0, r5
 8005c46:	bd38      	pop	{r3, r4, r5, pc}
 8005c48:	b118      	cbz	r0, 8005c52 <_fflush_r+0x1a>
 8005c4a:	6a03      	ldr	r3, [r0, #32]
 8005c4c:	b90b      	cbnz	r3, 8005c52 <_fflush_r+0x1a>
 8005c4e:	f7fe fa51 	bl	80040f4 <__sinit>
 8005c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d0f3      	beq.n	8005c42 <_fflush_r+0xa>
 8005c5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c5c:	07d0      	lsls	r0, r2, #31
 8005c5e:	d404      	bmi.n	8005c6a <_fflush_r+0x32>
 8005c60:	0599      	lsls	r1, r3, #22
 8005c62:	d402      	bmi.n	8005c6a <_fflush_r+0x32>
 8005c64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c66:	f7fe fb4e 	bl	8004306 <__retarget_lock_acquire_recursive>
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	4621      	mov	r1, r4
 8005c6e:	f7ff ff5f 	bl	8005b30 <__sflush_r>
 8005c72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c74:	07da      	lsls	r2, r3, #31
 8005c76:	4605      	mov	r5, r0
 8005c78:	d4e4      	bmi.n	8005c44 <_fflush_r+0xc>
 8005c7a:	89a3      	ldrh	r3, [r4, #12]
 8005c7c:	059b      	lsls	r3, r3, #22
 8005c7e:	d4e1      	bmi.n	8005c44 <_fflush_r+0xc>
 8005c80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c82:	f7fe fb41 	bl	8004308 <__retarget_lock_release_recursive>
 8005c86:	e7dd      	b.n	8005c44 <_fflush_r+0xc>

08005c88 <__swbuf_r>:
 8005c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c8a:	460e      	mov	r6, r1
 8005c8c:	4614      	mov	r4, r2
 8005c8e:	4605      	mov	r5, r0
 8005c90:	b118      	cbz	r0, 8005c9a <__swbuf_r+0x12>
 8005c92:	6a03      	ldr	r3, [r0, #32]
 8005c94:	b90b      	cbnz	r3, 8005c9a <__swbuf_r+0x12>
 8005c96:	f7fe fa2d 	bl	80040f4 <__sinit>
 8005c9a:	69a3      	ldr	r3, [r4, #24]
 8005c9c:	60a3      	str	r3, [r4, #8]
 8005c9e:	89a3      	ldrh	r3, [r4, #12]
 8005ca0:	071a      	lsls	r2, r3, #28
 8005ca2:	d501      	bpl.n	8005ca8 <__swbuf_r+0x20>
 8005ca4:	6923      	ldr	r3, [r4, #16]
 8005ca6:	b943      	cbnz	r3, 8005cba <__swbuf_r+0x32>
 8005ca8:	4621      	mov	r1, r4
 8005caa:	4628      	mov	r0, r5
 8005cac:	f000 f82a 	bl	8005d04 <__swsetup_r>
 8005cb0:	b118      	cbz	r0, 8005cba <__swbuf_r+0x32>
 8005cb2:	f04f 37ff 	mov.w	r7, #4294967295
 8005cb6:	4638      	mov	r0, r7
 8005cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cba:	6823      	ldr	r3, [r4, #0]
 8005cbc:	6922      	ldr	r2, [r4, #16]
 8005cbe:	1a98      	subs	r0, r3, r2
 8005cc0:	6963      	ldr	r3, [r4, #20]
 8005cc2:	b2f6      	uxtb	r6, r6
 8005cc4:	4283      	cmp	r3, r0
 8005cc6:	4637      	mov	r7, r6
 8005cc8:	dc05      	bgt.n	8005cd6 <__swbuf_r+0x4e>
 8005cca:	4621      	mov	r1, r4
 8005ccc:	4628      	mov	r0, r5
 8005cce:	f7ff ffb3 	bl	8005c38 <_fflush_r>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d1ed      	bne.n	8005cb2 <__swbuf_r+0x2a>
 8005cd6:	68a3      	ldr	r3, [r4, #8]
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	60a3      	str	r3, [r4, #8]
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	6022      	str	r2, [r4, #0]
 8005ce2:	701e      	strb	r6, [r3, #0]
 8005ce4:	6962      	ldr	r2, [r4, #20]
 8005ce6:	1c43      	adds	r3, r0, #1
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d004      	beq.n	8005cf6 <__swbuf_r+0x6e>
 8005cec:	89a3      	ldrh	r3, [r4, #12]
 8005cee:	07db      	lsls	r3, r3, #31
 8005cf0:	d5e1      	bpl.n	8005cb6 <__swbuf_r+0x2e>
 8005cf2:	2e0a      	cmp	r6, #10
 8005cf4:	d1df      	bne.n	8005cb6 <__swbuf_r+0x2e>
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	f7ff ff9d 	bl	8005c38 <_fflush_r>
 8005cfe:	2800      	cmp	r0, #0
 8005d00:	d0d9      	beq.n	8005cb6 <__swbuf_r+0x2e>
 8005d02:	e7d6      	b.n	8005cb2 <__swbuf_r+0x2a>

08005d04 <__swsetup_r>:
 8005d04:	b538      	push	{r3, r4, r5, lr}
 8005d06:	4b29      	ldr	r3, [pc, #164]	@ (8005dac <__swsetup_r+0xa8>)
 8005d08:	4605      	mov	r5, r0
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	460c      	mov	r4, r1
 8005d0e:	b118      	cbz	r0, 8005d18 <__swsetup_r+0x14>
 8005d10:	6a03      	ldr	r3, [r0, #32]
 8005d12:	b90b      	cbnz	r3, 8005d18 <__swsetup_r+0x14>
 8005d14:	f7fe f9ee 	bl	80040f4 <__sinit>
 8005d18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d1c:	0719      	lsls	r1, r3, #28
 8005d1e:	d422      	bmi.n	8005d66 <__swsetup_r+0x62>
 8005d20:	06da      	lsls	r2, r3, #27
 8005d22:	d407      	bmi.n	8005d34 <__swsetup_r+0x30>
 8005d24:	2209      	movs	r2, #9
 8005d26:	602a      	str	r2, [r5, #0]
 8005d28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d2c:	81a3      	strh	r3, [r4, #12]
 8005d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d32:	e033      	b.n	8005d9c <__swsetup_r+0x98>
 8005d34:	0758      	lsls	r0, r3, #29
 8005d36:	d512      	bpl.n	8005d5e <__swsetup_r+0x5a>
 8005d38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d3a:	b141      	cbz	r1, 8005d4e <__swsetup_r+0x4a>
 8005d3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d40:	4299      	cmp	r1, r3
 8005d42:	d002      	beq.n	8005d4a <__swsetup_r+0x46>
 8005d44:	4628      	mov	r0, r5
 8005d46:	f7ff f92f 	bl	8004fa8 <_free_r>
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d4e:	89a3      	ldrh	r3, [r4, #12]
 8005d50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d54:	81a3      	strh	r3, [r4, #12]
 8005d56:	2300      	movs	r3, #0
 8005d58:	6063      	str	r3, [r4, #4]
 8005d5a:	6923      	ldr	r3, [r4, #16]
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	89a3      	ldrh	r3, [r4, #12]
 8005d60:	f043 0308 	orr.w	r3, r3, #8
 8005d64:	81a3      	strh	r3, [r4, #12]
 8005d66:	6923      	ldr	r3, [r4, #16]
 8005d68:	b94b      	cbnz	r3, 8005d7e <__swsetup_r+0x7a>
 8005d6a:	89a3      	ldrh	r3, [r4, #12]
 8005d6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d74:	d003      	beq.n	8005d7e <__swsetup_r+0x7a>
 8005d76:	4621      	mov	r1, r4
 8005d78:	4628      	mov	r0, r5
 8005d7a:	f000 f8c1 	bl	8005f00 <__smakebuf_r>
 8005d7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d82:	f013 0201 	ands.w	r2, r3, #1
 8005d86:	d00a      	beq.n	8005d9e <__swsetup_r+0x9a>
 8005d88:	2200      	movs	r2, #0
 8005d8a:	60a2      	str	r2, [r4, #8]
 8005d8c:	6962      	ldr	r2, [r4, #20]
 8005d8e:	4252      	negs	r2, r2
 8005d90:	61a2      	str	r2, [r4, #24]
 8005d92:	6922      	ldr	r2, [r4, #16]
 8005d94:	b942      	cbnz	r2, 8005da8 <__swsetup_r+0xa4>
 8005d96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d9a:	d1c5      	bne.n	8005d28 <__swsetup_r+0x24>
 8005d9c:	bd38      	pop	{r3, r4, r5, pc}
 8005d9e:	0799      	lsls	r1, r3, #30
 8005da0:	bf58      	it	pl
 8005da2:	6962      	ldrpl	r2, [r4, #20]
 8005da4:	60a2      	str	r2, [r4, #8]
 8005da6:	e7f4      	b.n	8005d92 <__swsetup_r+0x8e>
 8005da8:	2000      	movs	r0, #0
 8005daa:	e7f7      	b.n	8005d9c <__swsetup_r+0x98>
 8005dac:	20000018 	.word	0x20000018

08005db0 <_sbrk_r>:
 8005db0:	b538      	push	{r3, r4, r5, lr}
 8005db2:	4d06      	ldr	r5, [pc, #24]	@ (8005dcc <_sbrk_r+0x1c>)
 8005db4:	2300      	movs	r3, #0
 8005db6:	4604      	mov	r4, r0
 8005db8:	4608      	mov	r0, r1
 8005dba:	602b      	str	r3, [r5, #0]
 8005dbc:	f7fb fc12 	bl	80015e4 <_sbrk>
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d102      	bne.n	8005dca <_sbrk_r+0x1a>
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	b103      	cbz	r3, 8005dca <_sbrk_r+0x1a>
 8005dc8:	6023      	str	r3, [r4, #0]
 8005dca:	bd38      	pop	{r3, r4, r5, pc}
 8005dcc:	200003e0 	.word	0x200003e0

08005dd0 <memcpy>:
 8005dd0:	440a      	add	r2, r1
 8005dd2:	4291      	cmp	r1, r2
 8005dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005dd8:	d100      	bne.n	8005ddc <memcpy+0xc>
 8005dda:	4770      	bx	lr
 8005ddc:	b510      	push	{r4, lr}
 8005dde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005de2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005de6:	4291      	cmp	r1, r2
 8005de8:	d1f9      	bne.n	8005dde <memcpy+0xe>
 8005dea:	bd10      	pop	{r4, pc}

08005dec <__assert_func>:
 8005dec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005dee:	4614      	mov	r4, r2
 8005df0:	461a      	mov	r2, r3
 8005df2:	4b09      	ldr	r3, [pc, #36]	@ (8005e18 <__assert_func+0x2c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4605      	mov	r5, r0
 8005df8:	68d8      	ldr	r0, [r3, #12]
 8005dfa:	b954      	cbnz	r4, 8005e12 <__assert_func+0x26>
 8005dfc:	4b07      	ldr	r3, [pc, #28]	@ (8005e1c <__assert_func+0x30>)
 8005dfe:	461c      	mov	r4, r3
 8005e00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e04:	9100      	str	r1, [sp, #0]
 8005e06:	462b      	mov	r3, r5
 8005e08:	4905      	ldr	r1, [pc, #20]	@ (8005e20 <__assert_func+0x34>)
 8005e0a:	f000 f841 	bl	8005e90 <fiprintf>
 8005e0e:	f000 f8d5 	bl	8005fbc <abort>
 8005e12:	4b04      	ldr	r3, [pc, #16]	@ (8005e24 <__assert_func+0x38>)
 8005e14:	e7f4      	b.n	8005e00 <__assert_func+0x14>
 8005e16:	bf00      	nop
 8005e18:	20000018 	.word	0x20000018
 8005e1c:	080062f6 	.word	0x080062f6
 8005e20:	080062c8 	.word	0x080062c8
 8005e24:	080062bb 	.word	0x080062bb

08005e28 <_calloc_r>:
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	fba1 5402 	umull	r5, r4, r1, r2
 8005e2e:	b93c      	cbnz	r4, 8005e40 <_calloc_r+0x18>
 8005e30:	4629      	mov	r1, r5
 8005e32:	f7ff f92d 	bl	8005090 <_malloc_r>
 8005e36:	4606      	mov	r6, r0
 8005e38:	b928      	cbnz	r0, 8005e46 <_calloc_r+0x1e>
 8005e3a:	2600      	movs	r6, #0
 8005e3c:	4630      	mov	r0, r6
 8005e3e:	bd70      	pop	{r4, r5, r6, pc}
 8005e40:	220c      	movs	r2, #12
 8005e42:	6002      	str	r2, [r0, #0]
 8005e44:	e7f9      	b.n	8005e3a <_calloc_r+0x12>
 8005e46:	462a      	mov	r2, r5
 8005e48:	4621      	mov	r1, r4
 8005e4a:	f7fe f9de 	bl	800420a <memset>
 8005e4e:	e7f5      	b.n	8005e3c <_calloc_r+0x14>

08005e50 <__ascii_mbtowc>:
 8005e50:	b082      	sub	sp, #8
 8005e52:	b901      	cbnz	r1, 8005e56 <__ascii_mbtowc+0x6>
 8005e54:	a901      	add	r1, sp, #4
 8005e56:	b142      	cbz	r2, 8005e6a <__ascii_mbtowc+0x1a>
 8005e58:	b14b      	cbz	r3, 8005e6e <__ascii_mbtowc+0x1e>
 8005e5a:	7813      	ldrb	r3, [r2, #0]
 8005e5c:	600b      	str	r3, [r1, #0]
 8005e5e:	7812      	ldrb	r2, [r2, #0]
 8005e60:	1e10      	subs	r0, r2, #0
 8005e62:	bf18      	it	ne
 8005e64:	2001      	movne	r0, #1
 8005e66:	b002      	add	sp, #8
 8005e68:	4770      	bx	lr
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	e7fb      	b.n	8005e66 <__ascii_mbtowc+0x16>
 8005e6e:	f06f 0001 	mvn.w	r0, #1
 8005e72:	e7f8      	b.n	8005e66 <__ascii_mbtowc+0x16>

08005e74 <__ascii_wctomb>:
 8005e74:	4603      	mov	r3, r0
 8005e76:	4608      	mov	r0, r1
 8005e78:	b141      	cbz	r1, 8005e8c <__ascii_wctomb+0x18>
 8005e7a:	2aff      	cmp	r2, #255	@ 0xff
 8005e7c:	d904      	bls.n	8005e88 <__ascii_wctomb+0x14>
 8005e7e:	228a      	movs	r2, #138	@ 0x8a
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	f04f 30ff 	mov.w	r0, #4294967295
 8005e86:	4770      	bx	lr
 8005e88:	700a      	strb	r2, [r1, #0]
 8005e8a:	2001      	movs	r0, #1
 8005e8c:	4770      	bx	lr
	...

08005e90 <fiprintf>:
 8005e90:	b40e      	push	{r1, r2, r3}
 8005e92:	b503      	push	{r0, r1, lr}
 8005e94:	4601      	mov	r1, r0
 8005e96:	ab03      	add	r3, sp, #12
 8005e98:	4805      	ldr	r0, [pc, #20]	@ (8005eb0 <fiprintf+0x20>)
 8005e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e9e:	6800      	ldr	r0, [r0, #0]
 8005ea0:	9301      	str	r3, [sp, #4]
 8005ea2:	f7ff fd2d 	bl	8005900 <_vfiprintf_r>
 8005ea6:	b002      	add	sp, #8
 8005ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005eac:	b003      	add	sp, #12
 8005eae:	4770      	bx	lr
 8005eb0:	20000018 	.word	0x20000018

08005eb4 <__swhatbuf_r>:
 8005eb4:	b570      	push	{r4, r5, r6, lr}
 8005eb6:	460c      	mov	r4, r1
 8005eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ebc:	2900      	cmp	r1, #0
 8005ebe:	b096      	sub	sp, #88	@ 0x58
 8005ec0:	4615      	mov	r5, r2
 8005ec2:	461e      	mov	r6, r3
 8005ec4:	da0d      	bge.n	8005ee2 <__swhatbuf_r+0x2e>
 8005ec6:	89a3      	ldrh	r3, [r4, #12]
 8005ec8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005ecc:	f04f 0100 	mov.w	r1, #0
 8005ed0:	bf14      	ite	ne
 8005ed2:	2340      	movne	r3, #64	@ 0x40
 8005ed4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005ed8:	2000      	movs	r0, #0
 8005eda:	6031      	str	r1, [r6, #0]
 8005edc:	602b      	str	r3, [r5, #0]
 8005ede:	b016      	add	sp, #88	@ 0x58
 8005ee0:	bd70      	pop	{r4, r5, r6, pc}
 8005ee2:	466a      	mov	r2, sp
 8005ee4:	f000 f848 	bl	8005f78 <_fstat_r>
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	dbec      	blt.n	8005ec6 <__swhatbuf_r+0x12>
 8005eec:	9901      	ldr	r1, [sp, #4]
 8005eee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005ef2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005ef6:	4259      	negs	r1, r3
 8005ef8:	4159      	adcs	r1, r3
 8005efa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005efe:	e7eb      	b.n	8005ed8 <__swhatbuf_r+0x24>

08005f00 <__smakebuf_r>:
 8005f00:	898b      	ldrh	r3, [r1, #12]
 8005f02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f04:	079d      	lsls	r5, r3, #30
 8005f06:	4606      	mov	r6, r0
 8005f08:	460c      	mov	r4, r1
 8005f0a:	d507      	bpl.n	8005f1c <__smakebuf_r+0x1c>
 8005f0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	6123      	str	r3, [r4, #16]
 8005f14:	2301      	movs	r3, #1
 8005f16:	6163      	str	r3, [r4, #20]
 8005f18:	b003      	add	sp, #12
 8005f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f1c:	ab01      	add	r3, sp, #4
 8005f1e:	466a      	mov	r2, sp
 8005f20:	f7ff ffc8 	bl	8005eb4 <__swhatbuf_r>
 8005f24:	9f00      	ldr	r7, [sp, #0]
 8005f26:	4605      	mov	r5, r0
 8005f28:	4639      	mov	r1, r7
 8005f2a:	4630      	mov	r0, r6
 8005f2c:	f7ff f8b0 	bl	8005090 <_malloc_r>
 8005f30:	b948      	cbnz	r0, 8005f46 <__smakebuf_r+0x46>
 8005f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f36:	059a      	lsls	r2, r3, #22
 8005f38:	d4ee      	bmi.n	8005f18 <__smakebuf_r+0x18>
 8005f3a:	f023 0303 	bic.w	r3, r3, #3
 8005f3e:	f043 0302 	orr.w	r3, r3, #2
 8005f42:	81a3      	strh	r3, [r4, #12]
 8005f44:	e7e2      	b.n	8005f0c <__smakebuf_r+0xc>
 8005f46:	89a3      	ldrh	r3, [r4, #12]
 8005f48:	6020      	str	r0, [r4, #0]
 8005f4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f4e:	81a3      	strh	r3, [r4, #12]
 8005f50:	9b01      	ldr	r3, [sp, #4]
 8005f52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005f56:	b15b      	cbz	r3, 8005f70 <__smakebuf_r+0x70>
 8005f58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f5c:	4630      	mov	r0, r6
 8005f5e:	f000 f81d 	bl	8005f9c <_isatty_r>
 8005f62:	b128      	cbz	r0, 8005f70 <__smakebuf_r+0x70>
 8005f64:	89a3      	ldrh	r3, [r4, #12]
 8005f66:	f023 0303 	bic.w	r3, r3, #3
 8005f6a:	f043 0301 	orr.w	r3, r3, #1
 8005f6e:	81a3      	strh	r3, [r4, #12]
 8005f70:	89a3      	ldrh	r3, [r4, #12]
 8005f72:	431d      	orrs	r5, r3
 8005f74:	81a5      	strh	r5, [r4, #12]
 8005f76:	e7cf      	b.n	8005f18 <__smakebuf_r+0x18>

08005f78 <_fstat_r>:
 8005f78:	b538      	push	{r3, r4, r5, lr}
 8005f7a:	4d07      	ldr	r5, [pc, #28]	@ (8005f98 <_fstat_r+0x20>)
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	4604      	mov	r4, r0
 8005f80:	4608      	mov	r0, r1
 8005f82:	4611      	mov	r1, r2
 8005f84:	602b      	str	r3, [r5, #0]
 8005f86:	f7fb fb05 	bl	8001594 <_fstat>
 8005f8a:	1c43      	adds	r3, r0, #1
 8005f8c:	d102      	bne.n	8005f94 <_fstat_r+0x1c>
 8005f8e:	682b      	ldr	r3, [r5, #0]
 8005f90:	b103      	cbz	r3, 8005f94 <_fstat_r+0x1c>
 8005f92:	6023      	str	r3, [r4, #0]
 8005f94:	bd38      	pop	{r3, r4, r5, pc}
 8005f96:	bf00      	nop
 8005f98:	200003e0 	.word	0x200003e0

08005f9c <_isatty_r>:
 8005f9c:	b538      	push	{r3, r4, r5, lr}
 8005f9e:	4d06      	ldr	r5, [pc, #24]	@ (8005fb8 <_isatty_r+0x1c>)
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	4608      	mov	r0, r1
 8005fa6:	602b      	str	r3, [r5, #0]
 8005fa8:	f7fb fb04 	bl	80015b4 <_isatty>
 8005fac:	1c43      	adds	r3, r0, #1
 8005fae:	d102      	bne.n	8005fb6 <_isatty_r+0x1a>
 8005fb0:	682b      	ldr	r3, [r5, #0]
 8005fb2:	b103      	cbz	r3, 8005fb6 <_isatty_r+0x1a>
 8005fb4:	6023      	str	r3, [r4, #0]
 8005fb6:	bd38      	pop	{r3, r4, r5, pc}
 8005fb8:	200003e0 	.word	0x200003e0

08005fbc <abort>:
 8005fbc:	b508      	push	{r3, lr}
 8005fbe:	2006      	movs	r0, #6
 8005fc0:	f000 f82c 	bl	800601c <raise>
 8005fc4:	2001      	movs	r0, #1
 8005fc6:	f7fb fa95 	bl	80014f4 <_exit>

08005fca <_raise_r>:
 8005fca:	291f      	cmp	r1, #31
 8005fcc:	b538      	push	{r3, r4, r5, lr}
 8005fce:	4605      	mov	r5, r0
 8005fd0:	460c      	mov	r4, r1
 8005fd2:	d904      	bls.n	8005fde <_raise_r+0x14>
 8005fd4:	2316      	movs	r3, #22
 8005fd6:	6003      	str	r3, [r0, #0]
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	bd38      	pop	{r3, r4, r5, pc}
 8005fde:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005fe0:	b112      	cbz	r2, 8005fe8 <_raise_r+0x1e>
 8005fe2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005fe6:	b94b      	cbnz	r3, 8005ffc <_raise_r+0x32>
 8005fe8:	4628      	mov	r0, r5
 8005fea:	f000 f831 	bl	8006050 <_getpid_r>
 8005fee:	4622      	mov	r2, r4
 8005ff0:	4601      	mov	r1, r0
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ff8:	f000 b818 	b.w	800602c <_kill_r>
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d00a      	beq.n	8006016 <_raise_r+0x4c>
 8006000:	1c59      	adds	r1, r3, #1
 8006002:	d103      	bne.n	800600c <_raise_r+0x42>
 8006004:	2316      	movs	r3, #22
 8006006:	6003      	str	r3, [r0, #0]
 8006008:	2001      	movs	r0, #1
 800600a:	e7e7      	b.n	8005fdc <_raise_r+0x12>
 800600c:	2100      	movs	r1, #0
 800600e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006012:	4620      	mov	r0, r4
 8006014:	4798      	blx	r3
 8006016:	2000      	movs	r0, #0
 8006018:	e7e0      	b.n	8005fdc <_raise_r+0x12>
	...

0800601c <raise>:
 800601c:	4b02      	ldr	r3, [pc, #8]	@ (8006028 <raise+0xc>)
 800601e:	4601      	mov	r1, r0
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	f7ff bfd2 	b.w	8005fca <_raise_r>
 8006026:	bf00      	nop
 8006028:	20000018 	.word	0x20000018

0800602c <_kill_r>:
 800602c:	b538      	push	{r3, r4, r5, lr}
 800602e:	4d07      	ldr	r5, [pc, #28]	@ (800604c <_kill_r+0x20>)
 8006030:	2300      	movs	r3, #0
 8006032:	4604      	mov	r4, r0
 8006034:	4608      	mov	r0, r1
 8006036:	4611      	mov	r1, r2
 8006038:	602b      	str	r3, [r5, #0]
 800603a:	f7fb fa4b 	bl	80014d4 <_kill>
 800603e:	1c43      	adds	r3, r0, #1
 8006040:	d102      	bne.n	8006048 <_kill_r+0x1c>
 8006042:	682b      	ldr	r3, [r5, #0]
 8006044:	b103      	cbz	r3, 8006048 <_kill_r+0x1c>
 8006046:	6023      	str	r3, [r4, #0]
 8006048:	bd38      	pop	{r3, r4, r5, pc}
 800604a:	bf00      	nop
 800604c:	200003e0 	.word	0x200003e0

08006050 <_getpid_r>:
 8006050:	f7fb ba38 	b.w	80014c4 <_getpid>

08006054 <_init>:
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	bf00      	nop
 8006058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605a:	bc08      	pop	{r3}
 800605c:	469e      	mov	lr, r3
 800605e:	4770      	bx	lr

08006060 <_fini>:
 8006060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006062:	bf00      	nop
 8006064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006066:	bc08      	pop	{r3}
 8006068:	469e      	mov	lr, r3
 800606a:	4770      	bx	lr
