<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p949" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_949{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_949{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_949{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_949{left:70px;bottom:570px;}
#t5_949{left:96px;bottom:574px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t6_949{left:303px;bottom:574px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t7_949{left:96px;bottom:557px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_949{left:748px;bottom:564px;}
#t9_949{left:760px;bottom:557px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#ta_949{left:96px;bottom:540px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tb_949{left:82px;bottom:1010px;}
#tc_949{left:184px;bottom:1010px;letter-spacing:-0.12px;}
#td_949{left:294px;bottom:1010px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#te_949{left:608px;bottom:1016px;}
#tf_949{left:623px;bottom:1010px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tg_949{left:294px;bottom:993px;letter-spacing:-0.12px;}
#th_949{left:294px;bottom:972px;letter-spacing:-0.11px;}
#ti_949{left:294px;bottom:955px;letter-spacing:-0.11px;}
#tj_949{left:294px;bottom:938px;letter-spacing:-0.11px;}
#tk_949{left:294px;bottom:921px;letter-spacing:-0.11px;}
#tl_949{left:294px;bottom:904px;letter-spacing:-0.12px;}
#tm_949{left:294px;bottom:883px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tn_949{left:294px;bottom:866px;letter-spacing:-0.1px;word-spacing:-0.33px;}
#to_949{left:294px;bottom:849px;letter-spacing:-0.11px;}
#tp_949{left:82px;bottom:820px;}
#tq_949{left:184px;bottom:820px;letter-spacing:-0.11px;}
#tr_949{left:184px;bottom:804px;letter-spacing:-0.11px;}
#ts_949{left:294px;bottom:820px;letter-spacing:-0.11px;}
#tt_949{left:294px;bottom:799px;letter-spacing:-0.11px;}
#tu_949{left:294px;bottom:782px;letter-spacing:-0.11px;}
#tv_949{left:294px;bottom:765px;letter-spacing:-0.12px;}
#tw_949{left:294px;bottom:744px;letter-spacing:-0.11px;}
#tx_949{left:294px;bottom:727px;letter-spacing:-0.12px;}
#ty_949{left:82px;bottom:698px;letter-spacing:-0.13px;}
#tz_949{left:184px;bottom:698px;letter-spacing:-0.13px;}
#t10_949{left:294px;bottom:698px;letter-spacing:-0.1px;}
#t11_949{left:73px;bottom:668px;letter-spacing:-0.14px;}
#t12_949{left:73px;bottom:649px;letter-spacing:-0.12px;}
#t13_949{left:87px;bottom:632px;letter-spacing:-0.11px;}
#t14_949{left:73px;bottom:612px;letter-spacing:-0.12px;}
#t15_949{left:70px;bottom:188px;letter-spacing:-0.16px;}
#t16_949{left:92px;bottom:188px;letter-spacing:-0.12px;}
#t17_949{left:92px;bottom:171px;letter-spacing:-0.1px;}
#t18_949{left:118px;bottom:178px;}
#t19_949{left:133px;bottom:171px;letter-spacing:-0.11px;}
#t1a_949{left:92px;bottom:154px;letter-spacing:-0.11px;}
#t1b_949{left:787px;bottom:161px;}
#t1c_949{left:802px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_949{left:92px;bottom:137px;letter-spacing:-0.12px;}
#t1e_949{left:288px;bottom:506px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1f_949{left:374px;bottom:506px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1g_949{left:81px;bottom:474px;letter-spacing:-0.08px;}
#t1h_949{left:81px;bottom:459px;letter-spacing:-0.11px;}
#t1i_949{left:183px;bottom:474px;letter-spacing:-0.16px;word-spacing:0.08px;}
#t1j_949{left:293px;bottom:474px;letter-spacing:-0.18px;}
#t1k_949{left:81px;bottom:430px;letter-spacing:-0.09px;}
#t1l_949{left:183px;bottom:430px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_949{left:293px;bottom:430px;letter-spacing:-0.11px;}
#t1n_949{left:293px;bottom:413px;letter-spacing:-0.11px;}
#t1o_949{left:81px;bottom:384px;letter-spacing:-0.14px;}
#t1p_949{left:183px;bottom:384px;letter-spacing:-0.13px;}
#t1q_949{left:293px;bottom:384px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_949{left:81px;bottom:355px;letter-spacing:-0.15px;}
#t1s_949{left:183px;bottom:355px;letter-spacing:-0.15px;}
#t1t_949{left:293px;bottom:355px;letter-spacing:-0.11px;}
#t1u_949{left:293px;bottom:338px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_949{left:690px;bottom:345px;}
#t1w_949{left:81px;bottom:309px;letter-spacing:-0.13px;}
#t1x_949{left:183px;bottom:309px;letter-spacing:-0.12px;}
#t1y_949{left:183px;bottom:293px;letter-spacing:-0.13px;}
#t1z_949{left:293px;bottom:309px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t20_949{left:293px;bottom:293px;letter-spacing:-0.12px;}
#t21_949{left:293px;bottom:276px;letter-spacing:-0.12px;}
#t22_949{left:293px;bottom:259px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_949{left:81px;bottom:230px;letter-spacing:-0.13px;}
#t24_949{left:183px;bottom:230px;letter-spacing:-0.14px;}
#t25_949{left:293px;bottom:230px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t26_949{left:284px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t27_949{left:369px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t28_949{left:82px;bottom:1054px;letter-spacing:-0.09px;}
#t29_949{left:82px;bottom:1039px;letter-spacing:-0.13px;}
#t2a_949{left:184px;bottom:1054px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2b_949{left:294px;bottom:1054px;letter-spacing:-0.16px;}

.s1_949{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_949{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_949{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_949{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_949{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_949{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_949{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_949{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_949{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_949{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sb_949{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts949" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg949Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg949" style="-webkit-user-select: none;"><object width="935" height="1210" data="949/949.svg" type="image/svg+xml" id="pdf949" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_949" class="t s1_949">Vol. 3C </span><span id="t2_949" class="t s1_949">25-7 </span>
<span id="t3_949" class="t s2_949">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_949" class="t s3_949">• </span><span id="t5_949" class="t s4_949">Pending debug exceptions </span><span id="t6_949" class="t s5_949">(64 bits; 32 bits on processors that do not support Intel 64 architecture). IA-32 </span>
<span id="t7_949" class="t s5_949">processors may recognize one or more debug exceptions without immediately delivering them. </span>
<span id="t8_949" class="t s6_949">1 </span>
<span id="t9_949" class="t s5_949">This field </span>
<span id="ta_949" class="t s5_949">contains information about such exceptions. This field is described in Table 25-4. </span>
<span id="tb_949" class="t s7_949">3 </span><span id="tc_949" class="t s7_949">Blocking by NMI </span><span id="td_949" class="t s7_949">See Section 6.7.1, “Handling Multiple NMIs,” in the Intel </span>
<span id="te_949" class="t s6_949">® </span>
<span id="tf_949" class="t s7_949">64 and IA-32 Architectures Software </span>
<span id="tg_949" class="t s7_949">Developer’s Manual, Volume 3A and Section 32.8, “NMI Handling While in SMM.” </span>
<span id="th_949" class="t s7_949">Delivery of a non-maskable interrupt (NMI) or a system-management interrupt (SMI) blocks </span>
<span id="ti_949" class="t s7_949">subsequent NMIs until the next execution of IRET. See Section 26.3 for how this behavior of </span>
<span id="tj_949" class="t s7_949">IRET may change in VMX non-root operation. Setting this bit indicates that blocking of NMIs is </span>
<span id="tk_949" class="t s7_949">in effect. Clearing this bit does not imply that NMIs are not (temporarily) blocked for other </span>
<span id="tl_949" class="t s7_949">reasons. </span>
<span id="tm_949" class="t s7_949">If the “virtual NMIs” VM-execution control (see Section 25.6.1) is 1, this bit does not control the </span>
<span id="tn_949" class="t s7_949">blocking of NMIs. Instead, it refers to “virtual-NMI blocking” (the fact that guest software is not </span>
<span id="to_949" class="t s7_949">ready for an NMI). </span>
<span id="tp_949" class="t s7_949">4 </span><span id="tq_949" class="t s7_949">Enclave </span>
<span id="tr_949" class="t s7_949">interruption </span>
<span id="ts_949" class="t s7_949">Set to 1 if the VM exit occurred while the logical processor was in enclave mode. </span>
<span id="tt_949" class="t s7_949">Such VM exits includes those caused by interrupts, non-maskable interrupts, system- </span>
<span id="tu_949" class="t s7_949">management interrupts, INIT signals, and exceptions occurring in enclave mode as well as </span>
<span id="tv_949" class="t s7_949">exceptions encountered during the delivery of such events incident to enclave mode. </span>
<span id="tw_949" class="t s7_949">A VM exit that is incident to delivery of an event injected by VM entry leaves this bit </span>
<span id="tx_949" class="t s7_949">unmodified. </span>
<span id="ty_949" class="t s7_949">31:5 </span><span id="tz_949" class="t s7_949">Reserved </span><span id="t10_949" class="t s7_949">VM entry will fail if these bits are not 0. See Section 27.3.1.5. </span>
<span id="t11_949" class="t s8_949">NOTES: </span>
<span id="t12_949" class="t s7_949">1. Nonmaskable interrupts and system-management interrupts may also be inhibited on the instruction boundary following such an </span>
<span id="t13_949" class="t s7_949">execution of STI. </span>
<span id="t14_949" class="t s7_949">2. System-management interrupts may also be inhibited on the instruction boundary following such an execution of MOV or POP. </span>
<span id="t15_949" class="t s7_949">1. </span><span id="t16_949" class="t s7_949">For example, execution of a MOV to SS or a POP to SS may inhibit some debug exceptions for one instruction. See Section 6.8.3 of </span>
<span id="t17_949" class="t s7_949">Intel </span>
<span id="t18_949" class="t s6_949">® </span>
<span id="t19_949" class="t s7_949">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. In addition, certain events incident to an instruction </span>
<span id="t1a_949" class="t s7_949">(for example, an INIT signal) may take priority over debug traps generated by that instruction. See Table 6-2 in the Intel </span>
<span id="t1b_949" class="t s6_949">® </span>
<span id="t1c_949" class="t s7_949">64 and </span>
<span id="t1d_949" class="t s7_949">IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="t1e_949" class="t s9_949">Table 25-4. </span><span id="t1f_949" class="t s9_949">Format of Pending-Debug-Exceptions </span>
<span id="t1g_949" class="t sa_949">Bit </span>
<span id="t1h_949" class="t sa_949">Position(s) </span>
<span id="t1i_949" class="t sa_949">Bit Name </span><span id="t1j_949" class="t sa_949">Notes </span>
<span id="t1k_949" class="t s7_949">3:0 </span><span id="t1l_949" class="t s7_949">B3 – B0 </span><span id="t1m_949" class="t s7_949">When set, each of these bits indicates that the corresponding breakpoint condition was met. </span>
<span id="t1n_949" class="t s7_949">Any of these bits may be set even if the corresponding enabling bit in DR7 is not set. </span>
<span id="t1o_949" class="t s7_949">10:4 </span><span id="t1p_949" class="t s7_949">Reserved </span><span id="t1q_949" class="t s7_949">VM entry fails if these bits are not 0. See Section 27.3.1.5. </span>
<span id="t1r_949" class="t s7_949">11 </span><span id="t1s_949" class="t s7_949">BLD </span><span id="t1t_949" class="t s7_949">When set, this bit indicates that a bus lock was asserted while OS bus-lock detection was </span>
<span id="t1u_949" class="t s7_949">enabled and CPL &gt; 0 (see Section 18.3.1.6, “OS Bus-Lock Detection”). </span>
<span id="t1v_949" class="t sb_949">1 </span>
<span id="t1w_949" class="t s7_949">12 </span><span id="t1x_949" class="t s7_949">Enabled </span>
<span id="t1y_949" class="t s7_949">breakpoint </span>
<span id="t1z_949" class="t s7_949">When set, this bit indicates that at least one data or I/O breakpoint was met and was enabled in </span>
<span id="t20_949" class="t s7_949">DR7; the XBEGIN instruction was executed immediately before the VM exit and advanced </span>
<span id="t21_949" class="t s7_949">debugging of RTM transactional regions had been enabled; or a bus lock was asserted while </span>
<span id="t22_949" class="t s7_949">CPL &gt; 0 and OS bus-lock detection had been enabled. </span>
<span id="t23_949" class="t s7_949">13 </span><span id="t24_949" class="t s7_949">Reserved </span><span id="t25_949" class="t s7_949">VM entry fails if this bit is not 0. See Section 27.3.1.5. </span>
<span id="t26_949" class="t s9_949">Table 25-3. </span><span id="t27_949" class="t s9_949">Format of Interruptibility State (Contd.) </span>
<span id="t28_949" class="t sa_949">Bit </span>
<span id="t29_949" class="t sa_949">Position(s) </span>
<span id="t2a_949" class="t sa_949">Bit Name </span><span id="t2b_949" class="t sa_949">Notes </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
