
---------- Begin Simulation Statistics ----------
final_tick                                 5336819500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   142516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.25                       # Real time elapsed on the host
host_tick_rate                               40355373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005337                       # Number of seconds simulated
sim_ticks                                  5336819500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12067039                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5804927                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.067364                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.067364                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    528469                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   290221                       # number of floating regfile writes
system.cpu.idleCycles                           87094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                52754                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2174534                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.852609                       # Inst execution rate
system.cpu.iew.exec_refs                      4018508                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1649660                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  850145                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2406943                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 65                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1681                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1686873                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20243759                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2368848                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            111283                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19774085                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7276                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                706726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  45019                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                720698                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            189                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        38695                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14059                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22418841                       # num instructions consuming a value
system.cpu.iew.wb_count                      19722622                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609119                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13655751                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.847788                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19744250                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30663531                       # number of integer regfile reads
system.cpu.int_regfile_writes                15778235                       # number of integer regfile writes
system.cpu.ipc                               0.936888                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.936888                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            198385      1.00%      1.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15213037     76.50%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85856      0.43%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116754      0.59%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42721      0.21%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  450      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22571      0.11%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                33107      0.17%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              121540      0.61%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                275      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2299378     11.56%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1512235      7.60%     98.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           89776      0.45%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149226      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19885369                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  498185                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              984764                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       469305                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             596627                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      290375                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014602                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  239431     82.46%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    721      0.25%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   320      0.11%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23085      7.95%     90.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16095      5.54%     96.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               285      0.10%     96.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10415      3.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19479174                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49670219                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19253317                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21043933                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20243604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19885369                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1396614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7325                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1718151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10586546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.878362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.364645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5328682     50.33%     50.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              778285      7.35%     57.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              901071      8.51%     66.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              932686      8.81%     75.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              777172      7.34%     82.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              609747      5.76%     88.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              674272      6.37%     94.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              373219      3.53%     98.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              211412      2.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10586546                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.863035                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             68966                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15279                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2406943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1686873                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8337233                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10673640                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            577                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2361794                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1912902                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             54963                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1001148                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  919326                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.827182                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  122196                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           55510                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52592                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2918                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          415                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1387792                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             44074                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10381523                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.815450                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.661698                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5716019     55.06%     55.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1076060     10.37%     65.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          553130      5.33%     70.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          935658      9.01%     79.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          244010      2.35%     82.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          371678      3.58%     85.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          333394      3.21%     88.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          189547      1.83%     90.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          962027      9.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10381523                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        962027                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3453058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3453058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3453058                       # number of overall hits
system.cpu.dcache.overall_hits::total         3453058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69330                       # number of overall misses
system.cpu.dcache.overall_misses::total         69330                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4409780997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4409780997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4409780997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4409780997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3522388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3522388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3522388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3522388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63605.668498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63605.668498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63605.668498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63605.668498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15934                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.440594                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40494                       # number of writebacks
system.cpu.dcache.writebacks::total             40494                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24675                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44655                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3142067497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3142067497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3142067497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3142067497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70363.173150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70363.173150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70363.173150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70363.173150                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44141                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1871962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1871962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1898028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1898028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1906262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1906262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55336.093294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55336.093294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    711504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    711504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        58320                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        58320                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2511752997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2511752997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71702.911704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71702.911704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2430563497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2430563497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74890.263349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74890.263349                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.300750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3497713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44653                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.330974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.300750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7089429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7089429                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1993837                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5281984                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2972298                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293408                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  45019                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               904070                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11100                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20730796                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60463                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2370368                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1649665                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           603                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18330                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2209279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11311888                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2361794                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1094114                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8319202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  112220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  230                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1705                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1753463                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21317                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10586546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.018017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.165004                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7008069     66.20%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   162789      1.54%     67.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   388864      3.67%     71.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   306111      2.89%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   213810      2.02%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   231164      2.18%     78.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   259948      2.46%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   192095      1.81%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1823696     17.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10586546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.221274                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.059797                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1735870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1735870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1735870                       # number of overall hits
system.cpu.icache.overall_hits::total         1735870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17593                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17593                       # number of overall misses
system.cpu.icache.overall_misses::total         17593                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    324362000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    324362000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    324362000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    324362000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1753463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1753463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1753463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1753463                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18436.991985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18436.991985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18436.991985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18436.991985                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16689                       # number of writebacks
system.cpu.icache.writebacks::total             16689                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          394                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          394                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          394                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          394                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17199                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17199                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17199                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17199                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    285247000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    285247000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    285247000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    285247000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009809                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16585.092157                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16585.092157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16585.092157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16585.092157                       # average overall mshr miss latency
system.cpu.icache.replacements                  16689                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1735870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1735870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17593                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    324362000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    324362000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1753463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1753463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18436.991985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18436.991985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          394                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          394                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17199                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17199                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    285247000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    285247000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16585.092157                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16585.092157                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.973549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753069                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17199                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.928542                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.973549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3524125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3524125                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1753703                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           372                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      458422                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  167259                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5708                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 189                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  70748                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5259                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5336819500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  45019                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2147057                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1683115                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3255                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3105156                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3602944                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20555540                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7882                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 129591                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1779                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3423916                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22805727                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    53995750                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 31978484                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    601254                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1942021                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1702159                       # count of insts added to the skid buffer
system.cpu.rob.reads                         29644372                       # The number of ROB reads
system.cpu.rob.writes                        40676657                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7009                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22881                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15872                       # number of overall hits
system.l2.overall_hits::.cpu.data                7009                       # number of overall hits
system.l2.overall_hits::total                   22881                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37644                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38968                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1324                       # number of overall misses
system.l2.overall_misses::.cpu.data             37644                       # number of overall misses
system.l2.overall_misses::total                 38968                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92569500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2999551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3092120500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92569500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2999551000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3092120500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17196                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44653                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61849                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17196                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44653                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61849                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.076995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.843034                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.630051                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.076995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.843034                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.630051                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69916.540785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79682.047604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79350.248922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69916.540785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79682.047604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79350.248922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27395                       # number of writebacks
system.l2.writebacks::total                     27395                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38968                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2616099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2695134500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2616099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2695134500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.076995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.843034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.630051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.076995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.843034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.630051                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59694.486405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69495.776219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69162.761753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59694.486405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69495.776219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69162.761753                       # average overall mshr miss latency
system.l2.replacements                          30816                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40494                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40494                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16689                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16689                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16689                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16689                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3687                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28775                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28775                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2342662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2342662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.886421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81413.119027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81413.119027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2049748750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2049748750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.886421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71233.666377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71233.666377                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.076995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.076995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69916.540785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69916.540785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.076995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.076995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59694.486405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59694.486405                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    656888500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    656888500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.727504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.727504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74065.678205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74065.678205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    566350250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    566350250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.727504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.727504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63857.283797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63857.283797                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7664.734820                       # Cycle average of tags in use
system.l2.tags.total_refs                      122675                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39008                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.144868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.938004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       245.004352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7411.792464                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935637                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1603                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1020424                       # Number of tag accesses
system.l2.tags.data_accesses                  1020424                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000788500500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25704                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27395                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38968                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27395                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27395                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.315380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.465227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.221811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1666     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1361     81.45%     81.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              297     17.77%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.72%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2493952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    467.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    328.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5336559000                       # Total gap between requests
system.mem_ctrls.avgGap                      80414.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15877621.493475655094                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 451432918.051659762859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 328225453.380988419056                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1324                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37644                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27395                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35343500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1373844500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 120061566750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26694.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36495.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4382608.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2493952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1324                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37644                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38968                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27395                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27395                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15877621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    451432918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        467310540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15877621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15877621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    328525257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       328525257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    328525257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15877621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    451432918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       795835797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38968                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27370                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1701                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               678538000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1409188000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17412.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36162.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19086                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14653                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32589                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.248611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.642997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.569049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21267     65.26%     65.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7155     21.96%     87.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1782      5.47%     92.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1000      3.07%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          710      2.18%     97.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          291      0.89%     98.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          149      0.46%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           66      0.20%     99.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          169      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32589                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2493952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              467.310540                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              328.225453                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117003180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62165895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139622700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71461800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2363143050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     59323680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3233748705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   605.931811                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    134607250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    178100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5024112250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115753680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61509360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138608820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71409600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2355564900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     65705280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3229580040                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   605.150697                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    151135500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    178100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5007584000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27395                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2848                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28775                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108179                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108179                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108179                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4247232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4247232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4247232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38968                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44697750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48710000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16689                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7068                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32462                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17199                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51084                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133451                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184535                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2168640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5449408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7618048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30819                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006442                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080543                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92077     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    589      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92670                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5336819500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118525000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25798999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66980500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
