<?xml version="1.0"?>
<RegisterParserConfiguration xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xsd="http://www.w3.org/2001/XMLSchema">
	<IgnoredSubregisters>AFIO_MAPR_PD01_REMAP;AFIO_MAPR_TIM5CH4_IREMAP;AFIO_MAPR_ADC1_ETRGINJ_REMAP;AFIO_MAPR_ADC1_ETRGREG_REMAP;AFIO_MAPR_ADC2_ETRGINJ_REMAP;AFIO_MAPR_ADC2_ETRGREG_REMAP;ADC_CFGR2_TOVS;AFIO_MAPR_SWJ_CFG_RESET;AFIO_MAPR_SWJ_CFG_NOJNTRST;AFIO_MAPR_SWJ_CFG_JTAGDISABLE;AFIO_MAPR_SWJ_CFG_DISABLE;AFIO_MAPR_ETH_REMAP;AFIO_MAPR_CAN2_REMAP;AFIO_MAPR_MII_RMII_SEL;AFIO_MAPR_SPI3_REMAP;AFIO_MAPR_TIM2ITR1_IREMAP;AFIO_MAPR_PTP_PPS_REMAP;AFIO_MAPR2_TIM15_REMAP;AFIO_MAPR2_TIM16_REMAP;AFIO_MAPR2_TIM17_REMAP;AFIO_MAPR2_CEC_REMAP;AFIO_MAPR2_TIM1_DMA_REMAP;AFIO_MAPR2_TIM13_REMAP;AFIO_MAPR2_TIM14_REMAP;AFIO_MAPR2_FSMC_NADV_REMAP;AFIO_MAPR2_TIM67_DAC_DMA_REMAP;AFIO_MAPR2_TIM12_REMAP;AFIO_MAPR2_MISC_REMAP;AFIO_MAPR2_TIM9_REMAP;AFIO_MAPR2_TIM10_REMAP;AFIO_MAPR2_TIM11_REMAP;CRYP_CR_ALGOMODE;CRYP_CR_ALGOMODE_TDES_ECB;CRYP_CR_ALGOMODE_TDES_CBC;CRYP_CR_ALGOMODE_DES_ECB;CRYP_CR_ALGOMODE_DES_CBC;CRYP_CR_ALGOMODE_AES_ECB;CRYP_CR_ALGOMODE_AES_CBC;CRYP_CR_ALGOMODE_AES_CTR;CRYP_CR_ALGOMODE_AES_KEY;FLASH_FKEY1;FLASH_FKEY2;FLASH_OPTKEY1;FLASH_OPTKEY2;FLASH_OBR_USER;FLASH_OBR_RDPRT;FLASH_ACR_BYTE0_ADDRESS;FLASH_ACR_BYTE2_ADDRESS;FLASH_ACR_LATENCY_0;RDP_KEY;FLASH_KEY1;FLASH_KEY2;GPIO_CRL_MODE;GPIO_CRL_CNF;GPIO_CRH_MODE;GPIO_CRH_CNF;HASH_CR_ALGO;OB_USER_USER;OB_USER_nUSER;OB_WRP1_WRP1;OB_WRP1_nWRP1;OB_WRP3_WRP3;OB_WRP3_nWRP3;FLASH_USER_USER;FLASH_USER_nUSER;FLASH_Data1_Data1;FLASH_Data1_nData1;FLASH_Rsvd0_Rsvd0;FLASH_Rsvd0_nRsvd0;FLASH_Rsvd2_Rsvd2;FLASH_Rsvd2_nRsvd2;RCC_CFGR_SW_HSI;RCC_CFGR_SW_HSE;RCC_CFGR_SW_PLL;RCC_CFGR_SW_MSI;RCC_CFGR_SW_HSI48;RCC_CFGR_SWS_HSI;RCC_CFGR_SWS_HSE;RCC_CFGR_SWS_PLL;RCC_CFGR_SWS_MSI;RCC_CFGR_SWS_HSI48;RCC_CFGR_PLLSRC_HSE;RCC_CFGR_PLLSRC_HSI;RCC_CFGR_PLLSRC_PREDIV1;RCC_CFGR_PLLSRC_HSI_DIV2;RCC_CFGR_PLLSRC_HSI_PREDIV;RCC_CFGR_PLLSRC_HSE_PREDIV;RCC_CFGR_PLLSRC_HSI48_PREDIV;RCC_CFGR_PLLXTPRE_PREDIV1;RCC_CFGR_PLLXTPRE_HSE;RCC_CFGR_PLLXTPRE_HSE_Div2;RCC_CFGR_PLLXTPRE_PREDIV1_Div2;RCC_CFGR_MCO_NOCLOCK;RCC_CFGR_MCO_PLLCLK_Div2;RCC_CFGR_MCO_PLL2CLK;RCC_CFGR_MCO_PLL3CLK_Div2;RCC_CFGR_MCO_PLL3CLK;RCC_CFGR_PLLSRC_HSI_Div2;RCC_CFGR_MCO_Ext_HSE;RCC_CFGR_MCO_HSI14;RCC_CFGR_MCO_LSI;RCC_CFGR_MCO_MSI;RCC_CFGR_MCO_LSE;RCC_CFGR_MCO_SYSCLK;RCC_CFGR_MCO_HSI;RCC_CFGR_MCO_HSE;RCC_CFGR_MCO_PLL;RCC_CFGR_MCO_HSI48;RCC_CFGR2_ADCPRE12_NO;RCC_CFGR2_ADCPRE34_NO;RCC_CFGR2_PREDIV1SRC;RCC_CFGR2_PREDIV1SRC_PLL2;RCC_CFGR2_PREDIV1SRC_HSE;RCC_CFGR2_I2S2SRC;RCC_CFGR2_I2S3SRC;RCC_CSR_RTCSEL_NOCLOCK;RCC_CSR_RTCSEL_LSE;RCC_CSR_RTCSEL_LSI;RCC_CSR_RTCSEL_HSE;RCC_BDCR_RTCSEL_NOCLOCK;RCC_BDCR_RTCSEL_LSE;RCC_BDCR_RTCSEL_LSI;RCC_BDCR_RTCSEL_HSE;RCC_PLLCFGR_PLLSRC_HSE;RCC_PLLCFGR_PLLSRC_HSI;RI_ASCR1_CH;TIM_IMR_RSVD;TIM_SMCR_SMS;TIM_CCMR1_OC1M;TIM_CCMR1_OC2M;USART_CR1_M;SPDIFRX_DIR_THI;RCC_CFGR_MCO_EXT_HSE;FLASH_OPTKEYR_OPTKEYR2;FLASH_AR_FAR2;SYSCFG_CFGR1_DMA_RMP;RCC_CFGR2_ADC1PRES_NO;LPTIM_CR_SNGSTRT;TIM9_OR_ITR1_RMP;TIM2_OR_ITR1_RMP;TIM3_OR_ITR2_RMP;RCC_PLLCFGR_PLLSRC_MSI;SYSCFG_SKR_KEY;AES_CR_CHMOD;DAC_SR_BWST1;I2C_OAR2_OA2NOMASK</IgnoredSubregisters>
	<IgnoredSubregisterPrefixes>GPIO_BSRR_BS_;GPIO_BSRR_BR_;AFIO_EVCR_PIN_PX;AFIO_EVCR_PORT_P;AFIO_EXTICR1_EXTI0_;COMP_CSR_COMP2SPEED;AFIO_EXTICR1_EXTI1_;AFIO_EXTICR1_EXTI2_;AFIO_EXTICR1_EXTI3_;COMP_CSR_COMPx;AFIO_EXTICR2_EXTI4_;AFIO_EXTICR2_EXTI5_;AFIO_EXTICR2_EXTI6_;AFIO_EXTICR2_EXTI7_;AFIO_EXTICR3_EXTI8_;AFIO_EXTICR3_EXTI9_;AFIO_EXTICR3_EXTI10_;AFIO_EXTICR3_EXTI11_;AFIO_EXTICR4_EXTI12_;AFIO_EXTICR4_EXTI13_;AFIO_EXTICR4_EXTI14_;AFIO_EXTICR4_EXTI15_;ETH_MACCR_IFG_;ETH_MACCR_BL_;ETH_MACFFR_PCF_;ETH_MACMIIAR_CR_;ETH_MACFCR_PLT_;ETH_MACA1HR_MBC_;ETH_MACA2HR_MBC_;ETH_MACA3HR_MBC_;ETH_DMABMR_RDP_;ETH_DMABMR_RTPR_;ETH_DMABMR_PBL_;ETH_DMASR_EBS_;ETH_DMASR_TPS_;ETH_DMAOMR_RTC_;ETH_DMAOMR_TTC_;ETH_DMASR_RPS_;ETH_DMASR_RPS_;PWR_CR_PLS_LEV;PWR_CR_PLS_2V;RCC_CFGR_HPRE_DIV;RCC_CFGR_PPRE_DIV;RCC_CFGR_PPRE1_DIV;RCC_CFGR_PPRE2_DIV;RCC_CFGR2_PREDIV1_DIV;RCC_CFGR2_PPRE2_DIV;RCC_CFGR_ADCPRE_DIV;RCC_CFGR2_ADCPRE12_DIV;RCC_CFGR2_ADCPRE34_DIV;RCC_CFGR_MCO_DIV;RCC_CFGR_MCO_PRE_;RCC_CFGR2_PREDIV1_DIV;RCC_CFGR2_PREDIV2_DIV;RCC_CFGR_SDADCPRE_DIV;RCC_ICSCR_MSIRANGE_;SYSCFG_EXTICR1_EXTI0_;SYSCFG_EXTICR1_EXTI1_;SYSCFG_EXTICR1_EXTI2_;SYSCFG_EXTICR1_EXTI3_;SYSCFG_EXTICR2_EXTI4_;SYSCFG_EXTICR2_EXTI5_;SYSCFG_EXTICR2_EXTI6_;SYSCFG_EXTICR2_EXTI7_;SYSCFG_EXTICR3_EXTI8_;SYSCFG_EXTICR3_EXTI9_;SYSCFG_EXTICR3_EXTI10_;SYSCFG_EXTICR3_EXTI11_;SYSCFG_EXTICR3_EXTI12_;SYSCFG_EXTICR3_EXTI13_;SYSCFG_EXTICR3_EXTI14_;SYSCFG_EXTICR3_EXTI15_;SYSCFG_EXTICR4_EXTI12_;SYSCFG_EXTICR4_EXTI13_;SYSCFG_EXTICR4_EXTI14_;SYSCFG_EXTICR4_EXTI15_;SYSCFG_EXTIRCR_EXTI4_;SYSCFG_EXTIRCR_EXTI5_;SYSCFG_EXTIRCR_EXTI6_;SYSCFG_EXTIRCR_EXTI7_;DMA_RMPCR;SYSCFG_ITLINE;RCC_CFGR_MCO_PLL3CLK_DIV;DMA1_CSELR;DMA2_CSELR;PWR_CR1_PLS_LEV;AES_KEYR;AES_SUSP;FLASH_OPTR_BOR_LEV_;RCC_CR_MSIRANGE_;I2C_OAR2_OA2MASK0;PWR_CR1_LPMS_;PWR_CR2_PLS_;RCC_CSR_MSISRANGE_</IgnoredSubregisterPrefixes>
	<IgnoredSubregisterRegexes>RCC_CFGR2?_PLL[23]?(MULL?[23]?|DIV)[^_].*;SCB_AIRCR_PRIGROUP[^_]+;FLASH_ACR_LATENCY_.*WS;FLASH_DATA[0-9]_n?DATA[0-9];CAN_FFA[0-9]R?_FFA[0-9]+;RCC_CFGR3_[^_]+SW.*;RCC_CFGR.*(DIV|SRC).*;COMP[0-9]?_CSR_COMP[0-9]?I(N|P|)NSEL.*;TIM_CCMR[23]_OC[0-9]M.*;FLASH_WRPR?[1-9]?_n?WRP[1-9]?;FW_[A-Z]+_(ADD|LENG)</IgnoredSubregisterRegexes>
	<IgnoredSubregisterSuffixes>_REMAP1;_REMAP2;_REMAP3;_NOREMAP;_PARTIALREMAP;_PARTIALREMAP1;_PARTIALREMAP;_FULLREMAP</IgnoredSubregisterSuffixes>
	<IgnoredMismatchingSubregisters>RTC_BKP0R;DMA_SxNDT;AES_DINR;AES_DOUTR;AES_KEYR0;AES_KEYR1;AES_KEYR2;AES_KEYR3;AES_IVR0;AES_IVR1;AES_IVR2;AES_IVR3;RTC_BKP.*;NVIC.*;SysTick.*;SCB_.*;TIM(2|21|22)_OR_.*;HRTIM1?_.*</IgnoredMismatchingSubregisters>
	<IgnoredDefinitionsInBaseAddressArea>FSMC_BANK1;FSMC_BANK1_1;FSMC_BANK1_2;FSMC_BANK1_3;FSMC_BANK1_4;FSMC_BANK2;FSMC_BANK3;FSMC_BANK4;SRAM1_SIZE_MAX;SRAM2_SIZE;FMC_BANK1;FMC_BANK1_1;FMC_BANK1_2;FMC_BANK1_3;FMC_BANK1_4;FMC_BANK3</IgnoredDefinitionsInBaseAddressArea>
	<KnownRegistersWithoutSubregisters>OB/DATA[01]|RDP|USER|WRP.*;TSC/.*;FS?MC_Bank1E?/BTCR|BWTR;GPIO.*/LCKR|AFR[LH];FLASH/KEYR|OPTKEYR;DMA[12]_Stream.*/PAR|M0AR|M1AR;ETH/DMARSWTR;DCMI/ESCR|ESUR|CWSTRTR|CWSIZER|DR;CRYP/CSGCM.*|CSGCMCCM.*|DR|DOUT|K[0123][LR]R|IV[01][LR]R;(HASH|HASH_DIGEST)/HR.*|CSR.*|DIN;RNG/DR;TIM.*/OR;DMA2D/IFCR|[FB]GCLUT.*;CMD_BANK1:BTCR.*;GPIO:BRR.*;MEM:(RAM|DMA)PROTR.*|RAMCR;SC_DMA_Channel:DMA(BEG|END)ADD[AB]R;RTC:CALR.*;FW:.*;DMA_Request:.*;SYSCFG:IT_LINE_SR.*|PMC;DMA:RPMCR;SPDIFRX:DR;USB_OTG:GHWCFG3|GDFIFOCFG|GADPCTL;I2C.*/DR;COMP:CSR;DMA:CSELR;USB:EP.*|ISTR|DADDR|BTABLE|LPMCS?R;CRC:POL;LPTIM:OR;FLASH:WRPR[0-9];TIM[0-9]+/OR[0-9]+;FIREWALL:.*;FLASH:PDKEYR</KnownRegistersWithoutSubregisters>
	<RegisterSetRenameRules>
		<RegisterSetRenameRule>
			<OriginalName>COMPx</OriginalName>
			<RegisterNames>CSR</RegisterNames>
			<NewName>COMP</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>SPDIF</OriginalName>
			<RegisterNames>CR</RegisterNames>
			<NewName>SPDIFRX</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>ADC</OriginalName>
			<RegisterNames>CCR;CSR;CDR</RegisterNames>
			<NewName>ADC_Common</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>ADC1</OriginalName>
			<RegisterNames>CCR;CSR;CDR</RegisterNames>
			<NewName>ADC_Common</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>ADC12</OriginalName>
			<RegisterNames>CCR;CSR;CDR</RegisterNames>
			<NewName>ADC_Common</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>ADC34</OriginalName>
			<RegisterNames>CCR;CSR;CDR</RegisterNames>
			<NewName>ADC_Common</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>ADC</OriginalName>
			<RegisterNames>APB1_FZ</RegisterNames>
			<NewName>ADC_Common</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>ADC</OriginalName>
			<RegisterNames>CCR;CSR;CDR</RegisterNames>
			<NewName>ADC_Common</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>DMA</OriginalName>
			<RegisterNames>CCR;CNDTR;CPAR;CMAR</RegisterNames>
			<NewName>DMA_Channel</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FLASH</OriginalName>
			<RegisterNames>RDP;USER;Data0;Data1;WRP0;WRP1;WRP2;WRP3;Rsvd0;Rsvd1;Rsvd2</RegisterNames>
			<NewName>OB</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FSMC</OriginalName>
			<RegisterNames>PCR2;SR2;PMEM2;PATT2;ECCR2</RegisterNames>
			<NewName>FSMC_Bank2</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FSMC</OriginalName>
			<RegisterNames>PCR3;SR3;PMEM3;PATT3;ECCR3</RegisterNames>
			<NewName>FSMC_Bank3</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FSMC</OriginalName>
			<RegisterNames>PCR4;SR4;PMEM4;PATT4;PIO4</RegisterNames>
			<NewName>FSMC_Bank4</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FSMC</OriginalName>
			<RegisterNames>BWTR1;BWTR2;BWTR3;BWTR4</RegisterNames>
			<NewName>FSMC_Bank1E</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FMC</OriginalName>
			<RegisterNames>BWTR1;BWTR2;BWTR3;BWTR4</RegisterNames>
			<NewName>FMC_Bank1E</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FMC</OriginalName>
			<RegisterNames>PCR2;SR2;PMEM2;PATT2;ECCR2</RegisterNames>
			<NewName>FMC_Bank2</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FMC</OriginalName>
			<RegisterNames>PCR3;SR3;PMEM3;PATT3;ECCR3</RegisterNames>
			<NewName>FMC_Bank3</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FMC</OriginalName>
			<RegisterNames>PCR4;SR4;PMEM4;PATT4;PIO4</RegisterNames>
			<NewName>FMC_Bank4</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>FMC</OriginalName>
			<RegisterNames>SDCR1;SDCR2;SDTR1;SDTR2;SDCMR;SDRTR;SDSR</RegisterNames>
			<NewName>FMC_Bank5_6</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>GPIO</OriginalName>
			<RegisterNames>PCTRACECR;DBGCR;DBGSR</RegisterNames>
			<NewName>GPIO_DBG</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>SC</OriginalName>
			<RegisterNames>UARTSR;UARTCR;UARTBRR1;UARTBRR2</RegisterNames>
			<NewName>SC_UART</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>SC</OriginalName>
			<RegisterNames>SPISR;SPICR</RegisterNames>
			<NewName>SC_SPI</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>SC</OriginalName>
			<RegisterNames>I2CSR;I2CCR1;I2CCR2</RegisterNames>
			<NewName>SC_I2C</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>MGMT</OriginalName>
			<RegisterNames>ISR;IER</RegisterNames>
			<NewName>MGMT_IT</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>TIM</OriginalName>
			<RegisterNames>ISR;IER;IMR</RegisterNames>
			<NewName>TIM_IT</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>SC</OriginalName>
			<RegisterNames>ISR;IER;ICR</RegisterNames>
			<NewName>SC_IT</NewName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>SC</OriginalName>
			<RegisterNames>DMARXCNTAR;DMARXCNTBR;DMATXCNTR;DMASR;DMACR;DMARXERRAR;DMARXERRBR;DMARXCNTSAVEDR</RegisterNames>
			<NewName>SC_DMA</NewName>
		</RegisterSetRenameRule>		
		<RegisterSetRenameRule>
			<OriginalName>DBGMCU</OriginalName>
			<RegisterNames>APB1_FZ</RegisterNames>
			<NewRegisterName>APB1FZ</NewRegisterName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>DBGMCU</OriginalName>
			<RegisterNames>APB2_FZ</RegisterNames>
			<NewRegisterName>APB2FZ</NewRegisterName>
		</RegisterSetRenameRule>
		<RegisterSetRenameRule>
			<OriginalName>COMP</OriginalName>
			<RegisterNames>CSR</RegisterNames>
			<NewName>COMP1_2</NewName>
		</RegisterSetRenameRule>
	</RegisterSetRenameRules>
	<LinePatches>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>Bit definition forUSB_OTG_GPWRDN)</SearchedText>
			<ReplacementText>Bit definition for USB_OTG_GPWRDN</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>Bit definition forUSB</SearchedText>
			<ReplacementText>Bit definition for USB</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>Bit definition for PCGCCTL register</SearchedText>
			<ReplacementText>Bit definition for USB_OTG_PCGCCTL register</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>Bit definition for OTG register</SearchedText>
			<ReplacementText>Bit definition for USB_OTG register</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>Bit definition for PCGCCTL register</SearchedText>
			<ReplacementText>Bit definition for PCGCCTL register</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>COMP_CSR register (COMP1 and COMP2)</SearchedText>
			<ReplacementText>COMP_CSR register</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>Bit definition for RCC_AHBRST register</SearchedText>
			<ReplacementText>Bit definition for RCC_AHBRSTR register</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/***</Prefix>
			<SearchedText>Bit definition for SYSCFG_xxx ISR Wrapper register</SearchedText>
			<ReplacementText>Bit definition for SYSCFG_ITLINE register</ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/*</Prefix>
			<SearchedText>Bit definition for NVIC_ISER, NVIC_ICER, NVIC_ISPR, NVIC_ICPR and NVIC_IABR</SearchedText>
			<ReplacementText>* Bit definition for NVIC_IxxR register </ReplacementText>
		</LinePatch>
		<LinePatch>
			<Prefix>/*</Prefix>
			<SearchedText>Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL;LSSA;LSL register</SearchedText>
			<ReplacementText> Bit definition for FW_XXXR register</ReplacementText>
		</LinePatch>
	</LinePatches>
	<SubregisterLinePatches>
		<LinePatch>
			<Prefix>#define</Prefix>
			<SearchedText>((uint32_t)0x00000FFF         /*!</SearchedText>
			<ReplacementText>((uint32_t)0x00000FFF)         /*!</ReplacementText>
		</LinePatch>
	</SubregisterLinePatches>
	<IgnoredBitDefinitionBlocks>
		<string>Bit definition for COMP_CSR register common</string>
		<string>Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register</string>
		<string>Bit definition for CR register</string>
		<string>Bit definition for SPDIFRX_DR register</string>
	</IgnoredBitDefinitionBlocks>
	<SubregisterRenameRules>
		<SubregisterRenameRule>
			<OldSubregister>CEC_TXDR_RXD</OldSubregister>
			<NewSubregister>RXD</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSubregister>IWDG_WINR_WIN</OldSubregister>
			<NewSubregister>WIN</NewSubregister>
			<NewRegister>WINR</NewRegister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>GPIO</OldSet>
			<OldRegister>OSPEEDR</OldRegister>
			<OldSubregister>GPIO_OSPEEDER_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSubregister>TIM14_OR_(TI1_RMP|TI1_RMP_[01])</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ADC</OldSet>
			<OldRegister>SQR4</OldRegister>
			<OldSubregister>ADC_SQR3_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ADC34</OldSet>
			<OldRegister>CSR</OldRegister>
			<OldSubregister>ADC12_CSR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ADC</OldSet>
			<OldRegister>CCR|CDR</OldRegister>
			<OldSubregister>ADC(12|34)_(CCR|CDR)_(.*)</OldSubregister>
			<NewSubregister>\u3</NewSubregister>
			<NewSet>ADC\u1</NewSet>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SLPTMR</OldSet>
			<OldRegister>CNTR</OldRegister>
			<OldSubregister>MACTMR_CNTR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<NewSet>MACTMR</NewSet>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>RTC</OldSet>
			<OldRegister>CAL</OldRegister>
			<OldSubregister>RTC_CALR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<NewRegister>CALR</NewRegister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC</OldSet>
			<OldRegister>DMARXENDADDBR</OldRegister>
			<OldSubregister>SC_DMATXENDADD(A|B)R_(.*)</OldSubregister>
			<NewSubregister>\u2</NewSubregister>
			<NewRegister>DMATXENDADD\u1AR</NewRegister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SYSCFG</OldSet>
			<OldRegister>EXTICR2</OldRegister>
			<OldSubregister>SYSCFG_EXTIRCR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SDADC</OldSet>
			<OldRegister>CLRISR</OldRegister>
			<OldSubregister>SDADC_ISR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ADC_Common</OldSet>
			<OldRegister>CCR|CSR|CDR</OldRegister>
			<OldSubregister>ADC_(?!Common)([^_]+)_(.*)</OldSubregister>
			<NewSubregister>\u2</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ETH</OldSet>
			<OldRegister>PTPTSCR</OldRegister>
			<OldSubregister>ETH_PTPTSSR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ADC</OldSet>
			<OldRegister>SMPR0</OldRegister>
			<OldSubregister>ADC_SMPR3_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>OPAMP</OldSet>
			<OldRegister>LPOTR</OldRegister>
			<OldSubregister>OPAMP_LP_OTR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>RI</OldSet>
			<OldRegister>HYSCR3</OldRegister>
			<OldSubregister>RI_HYSCR2_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC</OldSet>
			<OldRegister>UARTBRR2</OldRegister>
			<OldSubregister>SC_UARTBRR1_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DBGMCU</OldSet>
			<OldRegister>APB1FZ</OldRegister>
			<OldSubregister>DBGMCU_APB1_FZ_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DBGMCU</OldSet>
			<OldRegister>APB2FZ</OldRegister>
			<OldSubregister>DBGMCU_APB2_FZ_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DMA_Channel</OldSet>
			<OldRegister>CCR|CNDTR[1-7]?|CPAR[1-9]?|CMAR[1-9]?</OldRegister>
			<OldSubregister>DMA_(CCR|CNDTR[1-7]?|CPAR[1-9]?|CMAR[1-9]?)_(.*)</OldSubregister>
			<NewSubregister>\u2</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>OB</OldSet>
			<OldRegister>RDP|USER|Data0|Data1|WRP0|WRP1|WRP2|WRP3|Rsvd0|Rsvd1|Rsvd2</OldRegister>
			<OldSubregister>FLASH_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FSMC_Bank2</OldSet>
			<OldRegister>PCR2|SR2|PMEM2|PATT2|ECCR2</OldRegister>
			<OldSubregister>FSMC_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FSMC_Bank3</OldSet>
			<OldRegister>PCR3|SR3|PMEM3|PATT3|ECCR3</OldRegister>
			<OldSubregister>FSMC_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FSMC_Bank4</OldSet>
			<OldRegister>PCR4|SR4|PMEM4|PATT4|PIO4</OldRegister>
			<OldSubregister>FSMC_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DMA</OldSet>
			<OldRegister>SxCNDTR</OldRegister>
			<OldSubregister>DMA_SxNDT_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>OPAMPx</OldSet>
			<OldRegister>CSR</OldRegister>
			<OldSubregister>OPAMP_CSR_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FS?MC_Bank1E</OldSet>
			<OldRegister>BWTR.*</OldRegister>
			<OldSubregister>FS?MC_[^_]+_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FMC_Bank2</OldSet>
			<OldRegister>PCR2|SR2|PMEM2|PATT2|ECCR2</OldRegister>
			<OldSubregister>FMC_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FMC_Bank3</OldSet>
			<OldRegister>PCR3|SR3|PMEM3|PATT3|ECCR3</OldRegister>
			<OldSubregister>FMC_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FMC_Bank4</OldSet>
			<OldRegister>PCR4|SR4|PMEM4|PATT4|PIO4</OldRegister>
			<OldSubregister>FMC_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FMC_Bank5_6</OldSet>
			<OldRegister>(SDTR|SDCMR|SDRTR|SDSR|SDCR).*</OldRegister>
			<OldSubregister>FMC_[^_]+_(.*)</OldSubregister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>GPIO_DBG</OldSet>
			<OldRegister>PCTRACECR|DBGCR|DBGSR</OldRegister>
			<OldSubregister>GPIO_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC_UART</OldSet>
			<OldRegister>UARTBRR2</OldRegister>
			<OldSubregister>SC_UARTBRR1_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC_UART</OldSet>
			<OldRegister>UARTSR|UARTCR|UARTBRR1|UARTBRR2</OldRegister>
			<OldSubregister>SC_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC_SPI</OldSet>
			<OldRegister>SPISR|SPICR</OldRegister>
			<OldSubregister>SC_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC_I2C</OldSet>
			<OldRegister>I2CSR|I2CCR1|I2CCR2</OldRegister>
			<OldSubregister>SC_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>MGMT_IT</OldSet>
			<OldRegister>ISR|IER</OldRegister>
			<OldSubregister>MGMT_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>TIM_IT</OldSet>
			<OldRegister>ISR|IER|IMR</OldRegister>
			<OldSubregister>TIM_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC_IT</OldSet>
			<OldRegister>ISR|IER|ICR</OldRegister>
			<OldSubregister>SC_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SC_DMA</OldSet>
			<OldRegister>DMARXCNTAR|DMARXCNTBR|DMATXCNTR|DMASR|DMACR|DMARXERRAR|DMARXERRBR|DMARXCNTSAVEDR</OldRegister>
			<OldSubregister>SC_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>SYSCFG</OldSet>
			<OldSubregister>SYSCFG_SWP_FMC</OldSubregister> 
			<NewSubregister>FMC</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>I2C</OldSet>
			<OldSubregister>FMPI2C_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<StripRegisterNameFromSubregister>true</StripRegisterNameFromSubregister>
			<NewSet>FMPI2C</NewSet>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>COMP1_2</OldSet>
			<OldRegister>CSR</OldRegister>
			<OldSubregister>COMP_CSR_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister> 
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ADC_Common</OldSet>
			<OldRegister>CCR|CDR|CSR</OldRegister>
			<OldSubregister>ADC(12|34|1)_(CCR|CDR|CSR)_(.*)</OldSubregister> 
			<NewSubregister>\u2</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>ADC_Common</OldSet>
			<OldRegister>CCR|CDR|CSR</OldRegister>
			<OldSubregister>ADC1_(CCR|CDR|CSR)_(.*)</OldSubregister> 
			<NewSubregister>\u2</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DBGMCU</OldSet>
			<OldRegister>APB2FZ</OldRegister>
			<OldSubregister>DBGMCU_APB1_FZ_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>OPAMP</OldSet>
			<OldRegister>LPOTR</OldRegister>
			<OldSubregister>OPAMP_OTR_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DFSDM</OldSet>
			<OldRegister>CHWDATR</OldRegister>
			<OldSubregister>DFSDM_AWSCDR_WDATA</OldSubregister> 
			<NewSubregister>WDATA</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DFSDM</OldSet>
			<OldRegister>CHDATINR</OldRegister>
			<OldSubregister>DFSDM_AWSCDR_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>DFSDM</OldSet>
			<OldRegister>EXMIN</OldRegister>
			<OldSubregister>DFSDM_CNVTIMR_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<NewRegister>CNVTIMR</NewRegister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>FLASH</OldSet>
			<OldRegister>WRPB1R</OldRegister>
			<NewRegister>WRP1BR</NewRegister>
			<OldSubregister>FLASH_WRP1BR_WRP1B_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>RCC</OldSet>
			<OldRegister>APB1RSTR2</OldRegister>
			<OldSubregister>RCC_APB1ENR2_(.*)</OldSubregister> 
			<NewRegister>APB1ENR2</NewRegister>
			<NewSubregister>\u1</NewSubregister>
		</SubregisterRenameRule>
		<SubregisterRenameRule>
			<OldSet>RTC</OldSet>
			<OldRegister>0R</OldRegister>
			<OldSubregister>RTC_OR_(.*)</OldSubregister> 
			<NewSubregister>\u1</NewSubregister>
			<NewRegister>OR</NewRegister>
		</SubregisterRenameRule>
	</SubregisterRenameRules>
</RegisterParserConfiguration>
