srcscan starts
INFO: analyzing module FSM (VERI-9002)
INFO: analyzing module lfsr (VERI-9002)
INFO: analyzing module counter (VERI-9002)
INFO: analyzing module tb_top_module (VERI-9002)
INFO: analyzing module top_module (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:tb_top_module
END of tops
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 2/Final/project_Final/project_Final.srcs/sim_1/new/tb_top_module.v(3): INFO: compiling module 'tb_top_module_default' (VERI-1018)
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 2/Final/project_Final/project_Final.srcs/sources_1/new/top_module.v(34): ERROR: cannot find port 'matched' on this module (VERI-1010)
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 2/Final/project_Final/project_Final.srcs/sources_1/new/FSM.v(3): INFO: 'FSM' is declared here (VERI-9035)
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 2/Final/project_Final/project_Final.srcs/sources_1/new/top_module.v(33): ERROR: cannot find port 'serial_in' on this module (VERI-1010)
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 2/Final/project_Final/project_Final.srcs/sources_1/new/FSM.v(3): INFO: 'FSM' is declared here (VERI-9035)
srcscan exits with return value 0
