

================================================================
== Vitis HLS Report for 'GIN_compute_one_graph'
================================================================
* Date:           Mon Apr 12 19:27:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_CONV_layer_fu_566       |compute_CONV_layer       |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_load_graph_fu_604               |load_graph               |        4|        ?|  40.000 ns|         ?|    4|    ?|     none|
        |grp_global_mean_pooling_fu_621      |global_mean_pooling      |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_compute_node_embedding_fu_630   |compute_node_embedding   |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_global_graph_prediction_fu_643  |global_graph_prediction  |      309|      309|   3.090 us|  3.090 us|  309|  309|     none|
        +------------------------------------+-------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_397_1                   |        6|        6|         3|          1|          1|      5|       yes|
        |- VITIS_LOOP_403_3                   |      301|      301|         3|          1|          1|    300|       yes|
        |- VITIS_LOOP_408_4_VITIS_LOOP_409_5  |    51902|    51902|         4|          1|          1|  51900|       yes|
        |- VITIS_LOOP_414_6_VITIS_LOOP_415_7  |    19502|    19502|         4|          1|          1|  19500|       yes|
        |- VITIS_LOOP_481_1                   |        ?|        ?|         ?|          -|          -|      5|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 4, States = { 31 32 33 34 }
  Pipeline-3 : II = 1, D = 4, States = { 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 35 32 
32 --> 33 
33 --> 34 
34 --> 31 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 46 43 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 61 
60 --> 59 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%eps_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %eps_fixed" [GIN_compute.cpp:424]   --->   Operation 64 'read' 'eps_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%graph_pred_linear_bias_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %graph_pred_linear_bias_fixed" [GIN_compute.cpp:424]   --->   Operation 65 'read' 'graph_pred_linear_bias_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%graph_pred_linear_weight_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %graph_pred_linear_weight_fixed" [GIN_compute.cpp:424]   --->   Operation 66 'read' 'graph_pred_linear_weight_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%gnn_edge_embedding_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_edge_embedding_fixed" [GIN_compute.cpp:424]   --->   Operation 67 'read' 'gnn_edge_embedding_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%gnn_node_embedding_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_embedding_fixed" [GIN_compute.cpp:424]   --->   Operation 68 'read' 'gnn_node_embedding_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%gnn_node_mlp_2_bias_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_2_bias_fixed" [GIN_compute.cpp:424]   --->   Operation 69 'read' 'gnn_node_mlp_2_bias_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%gnn_node_mlp_2_weights_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_2_weights_fixed" [GIN_compute.cpp:424]   --->   Operation 70 'read' 'gnn_node_mlp_2_weights_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%gnn_node_mlp_1_bias_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_1_bias_fixed" [GIN_compute.cpp:424]   --->   Operation 71 'read' 'gnn_node_mlp_1_bias_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%gnn_node_mlp_1_weights_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_1_weights_fixed" [GIN_compute.cpp:424]   --->   Operation 72 'read' 'gnn_node_mlp_1_weights_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%task_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %task_r" [GIN_compute.cpp:424]   --->   Operation 73 'read' 'task_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%graph_attr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %graph_attr" [GIN_compute.cpp:424]   --->   Operation 74 'read' 'graph_attr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %edge_attr_in" [GIN_compute.cpp:424]   --->   Operation 75 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %edge_list_in" [GIN_compute.cpp:424]   --->   Operation 76 'read' 'edge_list_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%node_feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %node_feature_in" [GIN_compute.cpp:424]   --->   Operation 77 'read' 'node_feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %eps_fixed_read, i32 2, i32 63" [GIN_compute.cpp:397]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i62 %trunc_ln" [GIN_compute.cpp:397]   --->   Operation 79 'sext' 'sext_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln397" [GIN_compute.cpp:397]   --->   Operation 80 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 81 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 84 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_32, i32 0, i32 100000, void @empty_37, void @empty_7, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %node_feature_in, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %node_feature_in, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_list_in, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_23, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_list_in, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_attr_in, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_3, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_attr_in, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_attr, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_46, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_attr, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %task_r, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_20, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %task_r, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_weights_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_29, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_weights_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_bias_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_45, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_bias_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_weights_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_41, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_weights_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_bias_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_40, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_bias_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_embedding_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_39, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_embedding_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_edge_embedding_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_44, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_edge_embedding_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_weight_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_16, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_weight_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_bias_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_9, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_bias_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %eps_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_27, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %eps_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln435 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:435]   --->   Operation 119 'specmemcore' 'specmemcore_ln435' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln453 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:453]   --->   Operation 120 'specmemcore' 'specmemcore_ln453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln454 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:454]   --->   Operation 121 'specmemcore' 'specmemcore_ln454' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln457 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:457]   --->   Operation 122 'specmemcore' 'specmemcore_ln457' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln458 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:458]   --->   Operation 123 'specmemcore' 'specmemcore_ln458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln459 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:459]   --->   Operation 124 'specmemcore' 'specmemcore_ln459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln460 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:460]   --->   Operation 125 'specmemcore' 'specmemcore_ln460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln461 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:461]   --->   Operation 126 'specmemcore' 'specmemcore_ln461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln462 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:462]   --->   Operation 127 'specmemcore' 'specmemcore_ln462' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln397 = br void" [GIN_compute.cpp:397]   --->   Operation 129 'br' 'br_ln397' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.57>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln397, void %.split16, i3 0, void" [GIN_compute.cpp:397]   --->   Operation 130 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.57ns)   --->   "%add_ln397 = add i3 %i, i3 1" [GIN_compute.cpp:397]   --->   Operation 131 'add' 'add_ln397' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.49ns)   --->   "%icmp_ln397 = icmp_eq  i3 %i, i3 5" [GIN_compute.cpp:397]   --->   Operation 133 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty_260 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 134 'speclooptripcount' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %icmp_ln397, void %.split16, void" [GIN_compute.cpp:397]   --->   Operation 135 'br' 'br_ln397' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 136 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GIN_compute.cpp:398]   --->   Operation 136 'read' 'mem_addr_read' <Predicate = (!icmp_ln397)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [GIN_compute.cpp:397]   --->   Operation 137 'zext' 'i_cast' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln397 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [GIN_compute.cpp:397]   --->   Operation 138 'specloopname' 'specloopname_ln397' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%mlp_eps_V_addr = getelementptr i32 %mlp_eps_V, i64 0, i64 %i_cast" [GIN_compute.cpp:398]   --->   Operation 139 'getelementptr' 'mlp_eps_V_addr' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.69ns)   --->   "%store_ln398 = store i32 %mem_addr_read, i3 %mlp_eps_V_addr" [GIN_compute.cpp:398]   --->   Operation 140 'store' 'store_ln398' <Predicate = (!icmp_ln397)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = (!icmp_ln397)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_bias_fixed_read, i32 2, i32 63" [GIN_compute.cpp:402]   --->   Operation 142 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln402 = sext i62 %trunc_ln1" [GIN_compute.cpp:402]   --->   Operation 143 'sext' 'sext_ln402' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln402" [GIN_compute.cpp:402]   --->   Operation 144 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 145 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_weight_fixed_read, i32 2, i32 63" [GIN_compute.cpp:403]   --->   Operation 146 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln403 = sext i62 %trunc_ln2" [GIN_compute.cpp:403]   --->   Operation 147 'sext' 'sext_ln403' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%mem_addr_7 = getelementptr i32 %mem, i64 %sext_ln403" [GIN_compute.cpp:403]   --->   Operation 148 'getelementptr' 'mem_addr_7' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 149 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 149 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 150 [7/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 150 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 151 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 151 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 152 [6/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 152 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 153 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 153 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 154 [5/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 154 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 155 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 155 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 156 [4/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 156 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 157 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 157 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 158 [3/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 158 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 159 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 159 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [2/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 160 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 161 [1/1] (7.30ns)   --->   "%mem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_6" [GIN_compute.cpp:402]   --->   Operation 161 'read' 'mem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 162 [1/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 162 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 0.69>
ST_20 : Operation 163 [1/1] (0.69ns)   --->   "%store_ln402 = store i32 %mem_addr_6_read, i32 0" [GIN_compute.cpp:402]   --->   Operation 163 'store' 'store_ln402' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln403 = br void" [GIN_compute.cpp:403]   --->   Operation 164 'br' 'br_ln403' <Predicate = true> <Delay = 0.38>

State 21 <SV = 18> <Delay = 0.71>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%dim_in = phi i9 %add_ln403, void %.split14, i9 0, void" [GIN_compute.cpp:403]   --->   Operation 165 'phi' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.71ns)   --->   "%add_ln403 = add i9 %dim_in, i9 1" [GIN_compute.cpp:403]   --->   Operation 166 'add' 'add_ln403' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.59ns)   --->   "%icmp_ln403 = icmp_eq  i9 %dim_in, i9 300" [GIN_compute.cpp:403]   --->   Operation 168 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%empty_262 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 169 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %icmp_ln403, void %.split14, void" [GIN_compute.cpp:403]   --->   Operation 170 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 171 [1/1] (7.30ns)   --->   "%mem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_7" [GIN_compute.cpp:404]   --->   Operation 171 'read' 'mem_addr_7_read' <Predicate = (!icmp_ln403)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 1.19>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%dim_in_cast = zext i9 %dim_in" [GIN_compute.cpp:403]   --->   Operation 172 'zext' 'dim_in_cast' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_addr = getelementptr i32 %graph_pred_weights_V, i64 0, i64 %dim_in_cast" [GIN_compute.cpp:404]   --->   Operation 173 'getelementptr' 'graph_pred_weights_V_addr' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln403 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GIN_compute.cpp:403]   --->   Operation 174 'specloopname' 'specloopname_ln403' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (1.19ns)   --->   "%store_ln404 = store i32 %mem_addr_7_read, i9 %graph_pred_weights_V_addr" [GIN_compute.cpp:404]   --->   Operation 175 'store' 'store_ln404' <Predicate = (!icmp_ln403)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln403)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gnn_node_embedding_fixed_read, i32 2, i32 63" [GIN_compute.cpp:408]   --->   Operation 177 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i62 %trunc_ln3" [GIN_compute.cpp:408]   --->   Operation 178 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%mem_addr_8 = getelementptr i32 %mem, i64 %sext_ln408" [GIN_compute.cpp:408]   --->   Operation 179 'getelementptr' 'mem_addr_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [7/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 180 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 181 [6/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 181 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 182 [5/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 182 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 183 [4/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 183 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 184 [3/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 184 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 185 [2/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 185 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 186 [1/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 186 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 187 [1/1] (0.38ns)   --->   "%br_ln408 = br void" [GIN_compute.cpp:408]   --->   Operation 187 'br' 'br_ln408' <Predicate = true> <Delay = 0.38>

State 31 <SV = 26> <Delay = 2.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void, i16 %add_ln408_1, void %.split12" [GIN_compute.cpp:408]   --->   Operation 188 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%i_3 = phi i8 0, void, i8 %select_ln408_1, void %.split12" [GIN_compute.cpp:408]   --->   Operation 189 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln409, void %.split12" [GIN_compute.cpp:409]   --->   Operation 190 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.78ns)   --->   "%add_ln408_1 = add i16 %indvar_flatten, i16 1" [GIN_compute.cpp:408]   --->   Operation 191 'add' 'add_ln408_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.67ns)   --->   "%icmp_ln408 = icmp_eq  i16 %indvar_flatten, i16 51900" [GIN_compute.cpp:408]   --->   Operation 193 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln408, void %.split12, void" [GIN_compute.cpp:408]   --->   Operation 194 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.70ns)   --->   "%add_ln408 = add i8 %i_3, i8 1" [GIN_compute.cpp:408]   --->   Operation 195 'add' 'add_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [1/1] (0.59ns)   --->   "%icmp_ln409 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:409]   --->   Operation 196 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 197 [1/1] (0.30ns)   --->   "%select_ln408 = select i1 %icmp_ln409, i9 0, i9 %dim" [GIN_compute.cpp:408]   --->   Operation 197 'select' 'select_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 198 [1/1] (0.30ns)   --->   "%select_ln408_1 = select i1 %icmp_ln409, i8 %add_ln408, i8 %i_3" [GIN_compute.cpp:408]   --->   Operation 198 'select' 'select_ln408_1' <Predicate = (!icmp_ln408)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%select_ln408_1_cast = zext i8 %select_ln408_1" [GIN_compute.cpp:408]   --->   Operation 199 'zext' 'select_ln408_1_cast' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_31 : Operation 200 [3/3] (0.99ns) (grouped into DSP with root node add_ln410)   --->   "%mul_ln410 = mul i16 %select_ln408_1_cast, i16 300" [GIN_compute.cpp:408]   --->   Operation 200 'mul' 'mul_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 201 [1/1] (0.71ns)   --->   "%add_ln409 = add i9 %select_ln408, i9 1" [GIN_compute.cpp:409]   --->   Operation 201 'add' 'add_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 0.99>
ST_32 : Operation 202 [2/3] (0.99ns) (grouped into DSP with root node add_ln410)   --->   "%mul_ln410 = mul i16 %select_ln408_1_cast, i16 300" [GIN_compute.cpp:408]   --->   Operation 202 'mul' 'mul_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 28> <Delay = 7.30>
ST_33 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln410)   --->   "%mul_ln410 = mul i16 %select_ln408_1_cast, i16 300" [GIN_compute.cpp:408]   --->   Operation 203 'mul' 'mul_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i9 %select_ln408" [GIN_compute.cpp:410]   --->   Operation 204 'zext' 'zext_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_33 : Operation 205 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln410 = add i16 %mul_ln410, i16 %zext_ln410" [GIN_compute.cpp:410]   --->   Operation 205 'add' 'add_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 206 [1/1] (7.30ns)   --->   "%mem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_8" [GIN_compute.cpp:410]   --->   Operation 206 'read' 'mem_addr_8_read' <Predicate = (!icmp_ln408)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 29> <Delay = 2.68>
ST_34 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_408_4_VITIS_LOOP_409_5_str"   --->   Operation 207 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%empty_264 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 51900, i64 51900, i64 51900"   --->   Operation 208 'speclooptripcount' 'empty_264' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 209 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 210 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln410 = add i16 %mul_ln410, i16 %zext_ln410" [GIN_compute.cpp:410]   --->   Operation 210 'add' 'add_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i16 %add_ln410" [GIN_compute.cpp:410]   --->   Operation 211 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln410_1" [GIN_compute.cpp:410]   --->   Operation 212 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [GIN_compute.cpp:409]   --->   Operation 213 'specloopname' 'specloopname_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (2.03ns)   --->   "%store_ln410 = store i32 %mem_addr_8_read, i16 %node_embedding_table_V_addr" [GIN_compute.cpp:410]   --->   Operation 214 'store' 'store_ln410' <Predicate = (!icmp_ln408)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 215 'br' 'br_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>

State 35 <SV = 27> <Delay = 7.30>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gnn_edge_embedding_fixed_read, i32 2, i32 63" [GIN_compute.cpp:414]   --->   Operation 216 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i62 %trunc_ln4" [GIN_compute.cpp:414]   --->   Operation 217 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%mem_addr_9 = getelementptr i32 %mem, i64 %sext_ln414" [GIN_compute.cpp:414]   --->   Operation 218 'getelementptr' 'mem_addr_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [7/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 219 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 28> <Delay = 7.30>
ST_36 : Operation 220 [6/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 220 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 7.30>
ST_37 : Operation 221 [5/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 221 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 7.30>
ST_38 : Operation 222 [4/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 222 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 7.30>
ST_39 : Operation 223 [3/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 223 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 32> <Delay = 7.30>
ST_40 : Operation 224 [2/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 224 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 33> <Delay = 7.30>
ST_41 : Operation 225 [1/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 225 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln414 = br void" [GIN_compute.cpp:414]   --->   Operation 226 'br' 'br_ln414' <Predicate = true> <Delay = 0.38>

State 42 <SV = 34> <Delay = 2.00>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i15 0, void, i15 %add_ln414_1, void %.split8" [GIN_compute.cpp:414]   --->   Operation 227 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (0.00ns)   --->   "%i_4 = phi i7 0, void, i7 %select_ln414_1, void %.split8" [GIN_compute.cpp:414]   --->   Operation 228 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%dim_1 = phi i9 0, void, i9 %add_ln415, void %.split8" [GIN_compute.cpp:415]   --->   Operation 229 'phi' 'dim_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (0.77ns)   --->   "%add_ln414_1 = add i15 %indvar_flatten7, i15 1" [GIN_compute.cpp:414]   --->   Operation 230 'add' 'add_ln414_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 231 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 232 [1/1] (0.66ns)   --->   "%icmp_ln414 = icmp_eq  i15 %indvar_flatten7, i15 19500" [GIN_compute.cpp:414]   --->   Operation 232 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %.split8, void %_Z17load_misc_weightsP8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_S3_.exit" [GIN_compute.cpp:414]   --->   Operation 233 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 234 [1/1] (0.70ns)   --->   "%add_ln414 = add i7 %i_4, i7 1" [GIN_compute.cpp:414]   --->   Operation 234 'add' 'add_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (0.59ns)   --->   "%icmp_ln415 = icmp_eq  i9 %dim_1, i9 300" [GIN_compute.cpp:415]   --->   Operation 235 'icmp' 'icmp_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [1/1] (0.30ns)   --->   "%select_ln414 = select i1 %icmp_ln415, i9 0, i9 %dim_1" [GIN_compute.cpp:414]   --->   Operation 236 'select' 'select_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 237 [1/1] (0.30ns)   --->   "%select_ln414_1 = select i1 %icmp_ln415, i7 %add_ln414, i7 %i_4" [GIN_compute.cpp:414]   --->   Operation 237 'select' 'select_ln414_1' <Predicate = (!icmp_ln414)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%select_ln414_1_cast = zext i7 %select_ln414_1" [GIN_compute.cpp:414]   --->   Operation 238 'zext' 'select_ln414_1_cast' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_42 : Operation 239 [3/3] (0.99ns) (grouped into DSP with root node add_ln416)   --->   "%mul_ln416 = mul i15 %select_ln414_1_cast, i15 300" [GIN_compute.cpp:414]   --->   Operation 239 'mul' 'mul_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 240 [1/1] (0.71ns)   --->   "%add_ln415 = add i9 %select_ln414, i9 1" [GIN_compute.cpp:415]   --->   Operation 240 'add' 'add_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 35> <Delay = 0.99>
ST_43 : Operation 241 [2/3] (0.99ns) (grouped into DSP with root node add_ln416)   --->   "%mul_ln416 = mul i15 %select_ln414_1_cast, i15 300" [GIN_compute.cpp:414]   --->   Operation 241 'mul' 'mul_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 36> <Delay = 7.30>
ST_44 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln416)   --->   "%mul_ln416 = mul i15 %select_ln414_1_cast, i15 300" [GIN_compute.cpp:414]   --->   Operation 242 'mul' 'mul_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i9 %select_ln414" [GIN_compute.cpp:416]   --->   Operation 243 'zext' 'zext_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_44 : Operation 244 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln416 = add i15 %mul_ln416, i15 %zext_ln416" [GIN_compute.cpp:416]   --->   Operation 244 'add' 'add_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 245 [1/1] (7.30ns)   --->   "%mem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_9" [GIN_compute.cpp:416]   --->   Operation 245 'read' 'mem_addr_9_read' <Predicate = (!icmp_ln414)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 37> <Delay = 2.51>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_414_6_VITIS_LOOP_415_7_str"   --->   Operation 246 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%empty_266 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19500, i64 19500, i64 19500"   --->   Operation 247 'speclooptripcount' 'empty_266' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 249 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln416 = add i15 %mul_ln416, i15 %zext_ln416" [GIN_compute.cpp:416]   --->   Operation 249 'add' 'add_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i15 %add_ln416" [GIN_compute.cpp:416]   --->   Operation 250 'zext' 'zext_ln416_1' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln416_1" [GIN_compute.cpp:416]   --->   Operation 251 'getelementptr' 'edge_embedding_table_V_addr' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln415 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GIN_compute.cpp:415]   --->   Operation 252 'specloopname' 'specloopname_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (1.86ns)   --->   "%store_ln416 = store i32 %mem_addr_9_read, i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:416]   --->   Operation 253 'store' 'store_ln416' <Predicate = (!icmp_ln414)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 254 'br' 'br_ln0' <Predicate = (!icmp_ln414)> <Delay = 0.00>

State 46 <SV = 35> <Delay = 7.30>
ST_46 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_attr_read, i32 2, i32 63" [GIN_compute.cpp:469]   --->   Operation 255 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln469 = sext i62 %trunc_ln5" [GIN_compute.cpp:469]   --->   Operation 256 'sext' 'sext_ln469' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 257 [1/1] (0.00ns)   --->   "%mem_addr_10 = getelementptr i32 %mem, i64 %sext_ln469" [GIN_compute.cpp:469]   --->   Operation 257 'getelementptr' 'mem_addr_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 258 [7/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 258 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 36> <Delay = 7.30>
ST_47 : Operation 259 [6/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 259 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 37> <Delay = 7.30>
ST_48 : Operation 260 [5/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 260 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 38> <Delay = 7.30>
ST_49 : Operation 261 [4/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 261 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 39> <Delay = 7.30>
ST_50 : Operation 262 [3/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 262 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 40> <Delay = 7.30>
ST_51 : Operation 263 [2/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 263 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 41> <Delay = 7.30>
ST_52 : Operation 264 [1/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 264 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 42> <Delay = 7.30>
ST_53 : Operation 265 [1/1] (7.30ns)   --->   "%num_of_nodes = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_10" [GIN_compute.cpp:469]   --->   Operation 265 'read' 'num_of_nodes' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 43> <Delay = 7.30>
ST_54 : Operation 266 [1/1] (7.30ns)   --->   "%num_of_edges = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_10" [GIN_compute.cpp:469]   --->   Operation 266 'read' 'num_of_edges' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 44> <Delay = 7.30>
ST_55 : Operation 267 [2/2] (7.30ns)   --->   "%call_ln473 = call void @load_graph, i32 %mem, i64 %node_feature_in_read, i64 %edge_list_in_read, i64 %edge_attr_in_read, i32 %num_of_nodes, i32 %num_of_edges, i32 %node_feature, i32 %edge_attr, i32 %edge_list" [GIN_compute.cpp:473]   --->   Operation 267 'call' 'call_ln473' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 45> <Delay = 0.00>
ST_56 : Operation 268 [1/2] (0.00ns)   --->   "%call_ln473 = call void @load_graph, i32 %mem, i64 %node_feature_in_read, i64 %edge_list_in_read, i64 %edge_attr_in_read, i32 %num_of_nodes, i32 %num_of_edges, i32 %node_feature, i32 %edge_attr, i32 %edge_list" [GIN_compute.cpp:473]   --->   Operation 268 'call' 'call_ln473' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 46> <Delay = 0.00>
ST_57 : Operation 269 [2/2] (0.00ns)   --->   "%call_ln478 = call void @compute_node_embedding, i32 %num_of_nodes, i32 %node_embedding_V, i5 %nd_feature_table_1, i32 %node_embedding_table_V, i32 %node_feature" [GIN_compute.cpp:478]   --->   Operation 269 'call' 'call_ln478' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 47> <Delay = 0.38>
ST_58 : Operation 270 [1/2] (0.00ns)   --->   "%call_ln478 = call void @compute_node_embedding, i32 %num_of_nodes, i32 %node_embedding_V, i5 %nd_feature_table_1, i32 %node_embedding_table_V, i32 %node_feature" [GIN_compute.cpp:478]   --->   Operation 270 'call' 'call_ln478' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 271 [1/1] (0.38ns)   --->   "%br_ln481 = br void" [GIN_compute.cpp:481]   --->   Operation 271 'br' 'br_ln481' <Predicate = true> <Delay = 0.38>

State 59 <SV = 48> <Delay = 3.72>
ST_59 : Operation 272 [1/1] (0.00ns)   --->   "%layer = phi i3 0, void %_Z17load_misc_weightsP8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_S3_.exit, i3 %layer_1, void %.split"   --->   Operation 272 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 273 [1/1] (0.57ns)   --->   "%layer_1 = add i3 %layer, i3 1" [GIN_compute.cpp:481]   --->   Operation 273 'add' 'layer_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 274 [1/1] (0.49ns)   --->   "%icmp_ln481 = icmp_eq  i3 %layer, i3 5" [GIN_compute.cpp:481]   --->   Operation 274 'icmp' 'icmp_ln481' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 275 [1/1] (0.00ns)   --->   "%empty_268 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 275 'speclooptripcount' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %icmp_ln481, void %.split, void" [GIN_compute.cpp:481]   --->   Operation 276 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 277 [2/2] (3.22ns)   --->   "%call_ln482 = call void @compute_CONV_layer, i32 %mem, i32 %num_of_nodes, i32 %num_of_edges, i3 %layer, i64 %gnn_node_mlp_1_weights_fixed_read, i64 %gnn_node_mlp_1_bias_fixed_read, i64 %gnn_node_mlp_2_weights_fixed_read, i64 %gnn_node_mlp_2_bias_fixed_read, i32 %edge_embedding_V, i3 %ed_feature_table_1, i32 %edge_embedding_table_V, i32 %edge_attr, i32 %message_V, i32 %edge_list, i32 %node_embedding_V, i32 %mlp_1_bias_V, i32 %mlp_1_weights_V, i32 %mlp_2_bias_V, i32 %mlp_2_weights_V, i32 %mlp_eps_V" [GIN_compute.cpp:482]   --->   Operation 277 'call' 'call_ln482' <Predicate = (!icmp_ln481)> <Delay = 3.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 278 [2/2] (0.00ns)   --->   "%call_ln488 = call void @global_mean_pooling, i32 %num_of_nodes, i32 %node_embedding_V, i32 %graph_embedding_V" [GIN_compute.cpp:488]   --->   Operation 278 'call' 'call_ln488' <Predicate = (icmp_ln481)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 49> <Delay = 0.00>
ST_60 : Operation 279 [1/1] (0.00ns)   --->   "%specloopname_ln481 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [GIN_compute.cpp:481]   --->   Operation 279 'specloopname' 'specloopname_ln481' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln482 = call void @compute_CONV_layer, i32 %mem, i32 %num_of_nodes, i32 %num_of_edges, i3 %layer, i64 %gnn_node_mlp_1_weights_fixed_read, i64 %gnn_node_mlp_1_bias_fixed_read, i64 %gnn_node_mlp_2_weights_fixed_read, i64 %gnn_node_mlp_2_bias_fixed_read, i32 %edge_embedding_V, i3 %ed_feature_table_1, i32 %edge_embedding_table_V, i32 %edge_attr, i32 %message_V, i32 %edge_list, i32 %node_embedding_V, i32 %mlp_1_bias_V, i32 %mlp_1_weights_V, i32 %mlp_2_bias_V, i32 %mlp_2_weights_V, i32 %mlp_eps_V" [GIN_compute.cpp:482]   --->   Operation 280 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 281 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 61 <SV = 49> <Delay = 0.00>
ST_61 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln488 = call void @global_mean_pooling, i32 %num_of_nodes, i32 %node_embedding_V, i32 %graph_embedding_V" [GIN_compute.cpp:488]   --->   Operation 282 'call' 'call_ln488' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 50> <Delay = 0.00>
ST_62 : Operation 283 [2/2] (0.00ns)   --->   "%call_ln491 = call void @global_graph_prediction, i32 %mem, i64 %task_read, i32 %graph_embedding_V, i32 %graph_pred_weights_V, i32 %graph_pred_bias_V" [GIN_compute.cpp:491]   --->   Operation 283 'call' 'call_ln491' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 51> <Delay = 0.00>
ST_63 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln491 = call void @global_graph_prediction, i32 %mem, i64 %task_read, i32 %graph_embedding_V, i32 %graph_pred_weights_V, i32 %graph_pred_bias_V" [GIN_compute.cpp:491]   --->   Operation 284 'call' 'call_ln491' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln500 = ret" [GIN_compute.cpp:500]   --->   Operation 285 'ret' 'ret_ln500' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ node_feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_list_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_attr_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_attr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ task_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_1_weights_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_1_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_2_weights_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_2_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_embedding_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_edge_embedding_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_pred_linear_weight_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_pred_linear_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mlp_eps_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ graph_pred_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ node_embedding_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_embedding_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ node_feature]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_attr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ node_embedding_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ nd_feature_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ edge_embedding_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ ed_feature_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ message_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ mlp_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mlp_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mlp_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mlp_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ graph_embedding_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ graph_pred_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eps_fixed_read                      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
graph_pred_linear_bias_fixed_read   (read             ) [ 0011111111111000000000000000000000000000000000000000000000000000]
graph_pred_linear_weight_fixed_read (read             ) [ 0011111111111000000000000000000000000000000000000000000000000000]
gnn_edge_embedding_fixed_read       (read             ) [ 0011111111111111111111111111111111110000000000000000000000000000]
gnn_node_embedding_fixed_read       (read             ) [ 0011111111111111111111111000000000000000000000000000000000000000]
gnn_node_mlp_2_bias_fixed_read      (read             ) [ 0011111111111111111111111111111111111111111111111111111111111000]
gnn_node_mlp_2_weights_fixed_read   (read             ) [ 0011111111111111111111111111111111111111111111111111111111111000]
gnn_node_mlp_1_bias_fixed_read      (read             ) [ 0011111111111111111111111111111111111111111111111111111111111000]
gnn_node_mlp_1_weights_fixed_read   (read             ) [ 0011111111111111111111111111111111111111111111111111111111111000]
task_read                           (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
graph_attr_read                     (read             ) [ 0011111111111111111111111111111111111111111111100000000000000000]
edge_attr_in_read                   (read             ) [ 0011111111111111111111111111111111111111111111111111111110000000]
edge_list_in_read                   (read             ) [ 0011111111111111111111111111111111111111111111111111111110000000]
node_feature_in_read                (read             ) [ 0011111111111111111111111111111111111111111111111111111110000000]
trunc_ln                            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln397                          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr                            (getelementptr    ) [ 0011111111110000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                   (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln435                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln453                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln454                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln457                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln458                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln459                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln460                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln461                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln462                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty                               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln397                            (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000]
i                                   (phi              ) [ 0000000001110000000000000000000000000000000000000000000000000000]
add_ln397                           (add              ) [ 0000000011110000000000000000000000000000000000000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln397                          (icmp             ) [ 0000000001110000000000000000000000000000000000000000000000000000]
empty_260                           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln397                            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_read                       (read             ) [ 0000000001010000000000000000000000000000000000000000000000000000]
i_cast                              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln397                  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mlp_eps_V_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln398                         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000]
trunc_ln1                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln402                          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_6                          (getelementptr    ) [ 0000000000000111111100000000000000000000000000000000000000000000]
trunc_ln2                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln403                          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_7                          (getelementptr    ) [ 0000000000000111111111110000000000000000000000000000000000000000]
mem_load_req                        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_6_read                     (read             ) [ 0000000000000000000010000000000000000000000000000000000000000000]
empty_261                           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln402                         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln403                            (br               ) [ 0000000000000000000011110000000000000000000000000000000000000000]
dim_in                              (phi              ) [ 0000000000000000000001110000000000000000000000000000000000000000]
add_ln403                           (add              ) [ 0000000000000000000011110000000000000000000000000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln403                          (icmp             ) [ 0000000000000000000001110000000000000000000000000000000000000000]
empty_262                           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln403                            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_7_read                     (read             ) [ 0000000000000000000001010000000000000000000000000000000000000000]
dim_in_cast                         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
graph_pred_weights_V_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln403                  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln404                         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000011110000000000000000000000000000000000000000]
trunc_ln3                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln408                          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_8                          (getelementptr    ) [ 0000000000000000000000000111111111100000000000000000000000000000]
empty_263                           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln408                            (br               ) [ 0000000000000000000000000000001111100000000000000000000000000000]
indvar_flatten                      (phi              ) [ 0000000000000000000000000000000100000000000000000000000000000000]
i_3                                 (phi              ) [ 0000000000000000000000000000000100000000000000000000000000000000]
dim                                 (phi              ) [ 0000000000000000000000000000000100000000000000000000000000000000]
add_ln408_1                         (add              ) [ 0000000000000000000000000000001111100000000000000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln408                          (icmp             ) [ 0000000000000000000000000000000111100000000000000000000000000000]
br_ln408                            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln408                           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln409                          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln408                        (select           ) [ 0000000000000000000000000000000111000000000000000000000000000000]
select_ln408_1                      (select           ) [ 0000000000000000000000000000001111100000000000000000000000000000]
select_ln408_1_cast                 (zext             ) [ 0000000000000000000000000000000111000000000000000000000000000000]
add_ln409                           (add              ) [ 0000000000000000000000000000001111100000000000000000000000000000]
mul_ln410                           (mul              ) [ 0000000000000000000000000000000100100000000000000000000000000000]
zext_ln410                          (zext             ) [ 0000000000000000000000000000000100100000000000000000000000000000]
mem_addr_8_read                     (read             ) [ 0000000000000000000000000000000100100000000000000000000000000000]
specloopname_ln0                    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_264                           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln410                           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln410_1                        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
node_embedding_table_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln409                  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln410                         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000000001111100000000000000000000000000000]
trunc_ln4                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln414                          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_9                          (getelementptr    ) [ 0000000000000000000000000000000000001111111111000000000000000000]
empty_265                           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln414                            (br               ) [ 0000000000000000000000000000000000000000011111000000000000000000]
indvar_flatten7                     (phi              ) [ 0000000000000000000000000000000000000000001000000000000000000000]
i_4                                 (phi              ) [ 0000000000000000000000000000000000000000001000000000000000000000]
dim_1                               (phi              ) [ 0000000000000000000000000000000000000000001000000000000000000000]
add_ln414_1                         (add              ) [ 0000000000000000000000000000000000000000011111000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln414                          (icmp             ) [ 0000000000000000000000000000000000000000001111000000000000000000]
br_ln414                            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln414                           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln415                          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln414                        (select           ) [ 0000000000000000000000000000000000000000001110000000000000000000]
select_ln414_1                      (select           ) [ 0000000000000000000000000000000000000000011111000000000000000000]
select_ln414_1_cast                 (zext             ) [ 0000000000000000000000000000000000000000001110000000000000000000]
add_ln415                           (add              ) [ 0000000000000000000000000000000000000000011111000000000000000000]
mul_ln416                           (mul              ) [ 0000000000000000000000000000000000000000001001000000000000000000]
zext_ln416                          (zext             ) [ 0000000000000000000000000000000000000000001001000000000000000000]
mem_addr_9_read                     (read             ) [ 0000000000000000000000000000000000000000001001000000000000000000]
specloopname_ln0                    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_266                           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln416                           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln416_1                        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
edge_embedding_table_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln415                  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln416                         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000000000000000000011111000000000000000000]
trunc_ln5                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln469                          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mem_addr_10                         (getelementptr    ) [ 0000000000000000000000000000000000000000000000011111111000000000]
empty_267                           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
num_of_nodes                        (read             ) [ 0000000000000000000000000000000000000000000000000000001111111100]
num_of_edges                        (read             ) [ 0000000000000000000000000000000000000000000000000000000111111000]
call_ln473                          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln478                          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln481                            (br               ) [ 0000000000000000000000000000000000000000000000000000000000111000]
layer                               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000011000]
layer_1                             (add              ) [ 0000000000000000000000000000000000000000000000000000000000111000]
icmp_ln481                          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000011000]
empty_268                           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln481                            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln481                  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln482                          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                              (br               ) [ 0000000000000000000000000000000000000000000000000000000000111000]
call_ln488                          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln491                          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ret_ln500                           (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="node_feature_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_list_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="edge_attr_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="graph_attr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_attr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="task_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="task_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gnn_node_mlp_1_weights_fixed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_1_weights_fixed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gnn_node_mlp_1_bias_fixed">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_1_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gnn_node_mlp_2_weights_fixed">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_2_weights_fixed"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gnn_node_mlp_2_bias_fixed">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_2_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gnn_node_embedding_fixed">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_embedding_fixed"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gnn_edge_embedding_fixed">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_edge_embedding_fixed"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="graph_pred_linear_weight_fixed">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_linear_weight_fixed"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="graph_pred_linear_bias_fixed">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_linear_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="eps_fixed">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_fixed"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mlp_eps_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_eps_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="graph_pred_weights_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_weights_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="node_embedding_table_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_table_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="edge_embedding_table_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_table_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="node_feature">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="edge_attr">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="edge_list">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="node_embedding_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="nd_feature_table_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nd_feature_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="edge_embedding_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ed_feature_table_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ed_feature_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="message_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="mlp_1_bias_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mlp_1_weights_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weights_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mlp_2_bias_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_bias_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mlp_2_weights_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_weights_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="graph_embedding_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="graph_pred_bias_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_bias_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_408_4_VITIS_LOOP_409_5_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_414_6_VITIS_LOOP_415_7_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_graph"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_node_embedding"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_CONV_layer"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_mean_pooling"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_graph_prediction"/></StgValue>
</bind>
</comp>

<comp id="242" class="1004" name="eps_fixed_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_fixed_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="graph_pred_linear_bias_fixed_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="graph_pred_linear_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="graph_pred_linear_weight_fixed_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="graph_pred_linear_weight_fixed_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="gnn_edge_embedding_fixed_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_edge_embedding_fixed_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="gnn_node_embedding_fixed_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_embedding_fixed_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="gnn_node_mlp_2_bias_fixed_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="48"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_2_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="gnn_node_mlp_2_weights_fixed_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="48"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_2_weights_fixed_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gnn_node_mlp_1_bias_fixed_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="48"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_1_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="gnn_node_mlp_1_weights_fixed_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="48"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_1_weights_fixed_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="task_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="50"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="task_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="graph_attr_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="64" slack="35"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="graph_attr_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="edge_attr_in_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="1" index="2" bw="64" slack="44"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_attr_in_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="edge_list_in_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="1" index="2" bw="64" slack="44"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_list_in_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="node_feature_in_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="44"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_feature_in_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_readreq_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="mem_addr_read_read_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="9"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_readreq_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_readreq_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_261/13 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mem_addr_6_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="7"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_6_read/19 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mem_addr_7_read_read_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="10"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_7_read/22 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_readreq_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="17" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_263/24 "/>
</bind>
</comp>

<comp id="369" class="1004" name="mem_addr_8_read_read_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="9"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_8_read/33 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_readreq_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_265/35 "/>
</bind>
</comp>

<comp id="381" class="1004" name="mem_addr_9_read_read_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="9"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_9_read/44 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_readreq_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="3" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_267/46 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_read_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="7"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes/53 num_of_edges/54 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mlp_eps_V_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_eps_V_addr/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln398_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln398/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln402_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln402/20 "/>
</bind>
</comp>

<comp id="417" class="1004" name="graph_pred_weights_V_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="9" slack="0"/>
<pin id="421" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="graph_pred_weights_V_addr/23 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln404_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln404/23 "/>
</bind>
</comp>

<comp id="430" class="1004" name="node_embedding_table_V_addr_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="16" slack="0"/>
<pin id="434" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_table_V_addr/34 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln410_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="0" slack="0"/>
<pin id="442" dir="0" index="4" bw="16" slack="1"/>
<pin id="443" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="445" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln410/34 "/>
</bind>
</comp>

<comp id="447" class="1004" name="edge_embedding_table_V_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="15" slack="0"/>
<pin id="451" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_embedding_table_V_addr/45 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln416_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="0" slack="0"/>
<pin id="459" dir="0" index="4" bw="15" slack="1"/>
<pin id="460" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="462" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/45 "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="1" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="476" class="1005" name="dim_in_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="1"/>
<pin id="478" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim_in (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="dim_in_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_in/21 "/>
</bind>
</comp>

<comp id="488" class="1005" name="indvar_flatten_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="indvar_flatten_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="16" slack="0"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/31 "/>
</bind>
</comp>

<comp id="499" class="1005" name="i_3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="i_3_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/31 "/>
</bind>
</comp>

<comp id="510" class="1005" name="dim_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="1"/>
<pin id="512" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="dim_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="9" slack="0"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/31 "/>
</bind>
</comp>

<comp id="521" class="1005" name="indvar_flatten7_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="1"/>
<pin id="523" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="indvar_flatten7_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="15" slack="0"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/42 "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_4_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_4_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="7" slack="0"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/42 "/>
</bind>
</comp>

<comp id="543" class="1005" name="dim_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="1"/>
<pin id="545" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim_1 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="dim_1_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="9" slack="0"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_1/42 "/>
</bind>
</comp>

<comp id="554" class="1005" name="layer_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="1"/>
<pin id="556" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="layer_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="3" slack="0"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer/59 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_compute_CONV_layer_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="0" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="6"/>
<pin id="570" dir="0" index="3" bw="32" slack="5"/>
<pin id="571" dir="0" index="4" bw="3" slack="0"/>
<pin id="572" dir="0" index="5" bw="64" slack="48"/>
<pin id="573" dir="0" index="6" bw="64" slack="48"/>
<pin id="574" dir="0" index="7" bw="64" slack="48"/>
<pin id="575" dir="0" index="8" bw="64" slack="48"/>
<pin id="576" dir="0" index="9" bw="32" slack="0"/>
<pin id="577" dir="0" index="10" bw="3" slack="0"/>
<pin id="578" dir="0" index="11" bw="32" slack="0"/>
<pin id="579" dir="0" index="12" bw="32" slack="0"/>
<pin id="580" dir="0" index="13" bw="32" slack="0"/>
<pin id="581" dir="0" index="14" bw="32" slack="0"/>
<pin id="582" dir="0" index="15" bw="32" slack="0"/>
<pin id="583" dir="0" index="16" bw="32" slack="0"/>
<pin id="584" dir="0" index="17" bw="32" slack="0"/>
<pin id="585" dir="0" index="18" bw="32" slack="0"/>
<pin id="586" dir="0" index="19" bw="32" slack="0"/>
<pin id="587" dir="0" index="20" bw="32" slack="0"/>
<pin id="588" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln482/59 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_load_graph_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="0" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="64" slack="44"/>
<pin id="608" dir="0" index="3" bw="64" slack="44"/>
<pin id="609" dir="0" index="4" bw="64" slack="44"/>
<pin id="610" dir="0" index="5" bw="32" slack="2"/>
<pin id="611" dir="0" index="6" bw="32" slack="1"/>
<pin id="612" dir="0" index="7" bw="32" slack="0"/>
<pin id="613" dir="0" index="8" bw="32" slack="0"/>
<pin id="614" dir="0" index="9" bw="32" slack="0"/>
<pin id="615" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln473/55 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_global_mean_pooling_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="0" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="6"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="0" index="3" bw="32" slack="0"/>
<pin id="626" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln488/59 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_compute_node_embedding_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="0" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="4"/>
<pin id="633" dir="0" index="2" bw="32" slack="0"/>
<pin id="634" dir="0" index="3" bw="5" slack="0"/>
<pin id="635" dir="0" index="4" bw="32" slack="0"/>
<pin id="636" dir="0" index="5" bw="32" slack="0"/>
<pin id="637" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln478/57 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_global_graph_prediction_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="0" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="64" slack="50"/>
<pin id="647" dir="0" index="3" bw="32" slack="0"/>
<pin id="648" dir="0" index="4" bw="32" slack="0"/>
<pin id="649" dir="0" index="5" bw="32" slack="0"/>
<pin id="650" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln491/62 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="62" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="0" index="2" bw="3" slack="0"/>
<pin id="660" dir="0" index="3" bw="7" slack="0"/>
<pin id="661" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln397_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="62" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln397/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="mem_addr_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="62" slack="0"/>
<pin id="673" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln397_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln397/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln397_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln397/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="i_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="2"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="62" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="9"/>
<pin id="696" dir="0" index="2" bw="3" slack="0"/>
<pin id="697" dir="0" index="3" bw="7" slack="0"/>
<pin id="698" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sext_ln402_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="62" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln402/12 "/>
</bind>
</comp>

<comp id="706" class="1004" name="mem_addr_6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="62" slack="0"/>
<pin id="709" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_6/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="62" slack="0"/>
<pin id="715" dir="0" index="1" bw="64" slack="9"/>
<pin id="716" dir="0" index="2" bw="3" slack="0"/>
<pin id="717" dir="0" index="3" bw="7" slack="0"/>
<pin id="718" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/12 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln403_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="62" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln403/12 "/>
</bind>
</comp>

<comp id="726" class="1004" name="mem_addr_7_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="62" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_7/12 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln403_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln403/21 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln403_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="0"/>
<pin id="740" dir="0" index="1" bw="9" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln403/21 "/>
</bind>
</comp>

<comp id="744" class="1004" name="dim_in_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="2"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dim_in_cast/23 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="62" slack="0"/>
<pin id="751" dir="0" index="1" bw="64" slack="19"/>
<pin id="752" dir="0" index="2" bw="3" slack="0"/>
<pin id="753" dir="0" index="3" bw="7" slack="0"/>
<pin id="754" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/24 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln408_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="62" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln408/24 "/>
</bind>
</comp>

<comp id="762" class="1004" name="mem_addr_8_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="62" slack="0"/>
<pin id="765" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_8/24 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln408_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408_1/31 "/>
</bind>
</comp>

<comp id="775" class="1004" name="icmp_ln408_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="0" index="1" bw="15" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/31 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln408_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408/31 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln409_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="0"/>
<pin id="789" dir="0" index="1" bw="9" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/31 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln408_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="0" index="2" bw="9" slack="0"/>
<pin id="797" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408/31 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln408_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="0"/>
<pin id="804" dir="0" index="2" bw="8" slack="0"/>
<pin id="805" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408_1/31 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln408_1_cast_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln408_1_cast/31 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln409_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="9" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409/31 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln410_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="9" slack="2"/>
<pin id="821" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410/33 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln410_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_1/34 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="62" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="27"/>
<pin id="829" dir="0" index="2" bw="3" slack="0"/>
<pin id="830" dir="0" index="3" bw="7" slack="0"/>
<pin id="831" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/35 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln414_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="62" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln414/35 "/>
</bind>
</comp>

<comp id="839" class="1004" name="mem_addr_9_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="62" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_9/35 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln414_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="15" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_1/42 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln414_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="15" slack="0"/>
<pin id="854" dir="0" index="1" bw="15" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/42 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln414_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="7" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414/42 "/>
</bind>
</comp>

<comp id="864" class="1004" name="icmp_ln415_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="0"/>
<pin id="866" dir="0" index="1" bw="9" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln415/42 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln414_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="0" index="2" bw="9" slack="0"/>
<pin id="874" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/42 "/>
</bind>
</comp>

<comp id="878" class="1004" name="select_ln414_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="7" slack="0"/>
<pin id="881" dir="0" index="2" bw="7" slack="0"/>
<pin id="882" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/42 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln414_1_cast_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="0"/>
<pin id="888" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln414_1_cast/42 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln415_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="9" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/42 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln416_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="9" slack="2"/>
<pin id="898" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/44 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln416_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="15" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416_1/45 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln5_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="62" slack="0"/>
<pin id="905" dir="0" index="1" bw="64" slack="35"/>
<pin id="906" dir="0" index="2" bw="3" slack="0"/>
<pin id="907" dir="0" index="3" bw="7" slack="0"/>
<pin id="908" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/46 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sext_ln469_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="62" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln469/46 "/>
</bind>
</comp>

<comp id="916" class="1004" name="mem_addr_10_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="62" slack="0"/>
<pin id="919" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_10/46 "/>
</bind>
</comp>

<comp id="923" class="1004" name="layer_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="3" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer_1/59 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln481_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="0" index="1" bw="3" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln481/59 "/>
</bind>
</comp>

<comp id="935" class="1007" name="grp_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="16" slack="0"/>
<pin id="938" dir="0" index="2" bw="9" slack="0"/>
<pin id="939" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln410/31 add_ln410/33 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="7" slack="0"/>
<pin id="946" dir="0" index="1" bw="15" slack="0"/>
<pin id="947" dir="0" index="2" bw="9" slack="0"/>
<pin id="948" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln416/42 add_ln416/44 "/>
</bind>
</comp>

<comp id="953" class="1005" name="graph_pred_linear_bias_fixed_read_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="64" slack="9"/>
<pin id="955" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="graph_pred_linear_bias_fixed_read "/>
</bind>
</comp>

<comp id="958" class="1005" name="graph_pred_linear_weight_fixed_read_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="9"/>
<pin id="960" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="graph_pred_linear_weight_fixed_read "/>
</bind>
</comp>

<comp id="963" class="1005" name="gnn_edge_embedding_fixed_read_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="27"/>
<pin id="965" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="gnn_edge_embedding_fixed_read "/>
</bind>
</comp>

<comp id="968" class="1005" name="gnn_node_embedding_fixed_read_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="19"/>
<pin id="970" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="gnn_node_embedding_fixed_read "/>
</bind>
</comp>

<comp id="973" class="1005" name="gnn_node_mlp_2_bias_fixed_read_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="48"/>
<pin id="975" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_2_bias_fixed_read "/>
</bind>
</comp>

<comp id="978" class="1005" name="gnn_node_mlp_2_weights_fixed_read_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="48"/>
<pin id="980" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_2_weights_fixed_read "/>
</bind>
</comp>

<comp id="983" class="1005" name="gnn_node_mlp_1_bias_fixed_read_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="48"/>
<pin id="985" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_1_bias_fixed_read "/>
</bind>
</comp>

<comp id="988" class="1005" name="gnn_node_mlp_1_weights_fixed_read_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="48"/>
<pin id="990" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_1_weights_fixed_read "/>
</bind>
</comp>

<comp id="993" class="1005" name="task_read_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="50"/>
<pin id="995" dir="1" index="1" bw="64" slack="50"/>
</pin_list>
<bind>
<opset="task_read "/>
</bind>
</comp>

<comp id="998" class="1005" name="graph_attr_read_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="35"/>
<pin id="1000" dir="1" index="1" bw="64" slack="35"/>
</pin_list>
<bind>
<opset="graph_attr_read "/>
</bind>
</comp>

<comp id="1003" class="1005" name="edge_attr_in_read_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="44"/>
<pin id="1005" dir="1" index="1" bw="64" slack="44"/>
</pin_list>
<bind>
<opset="edge_attr_in_read "/>
</bind>
</comp>

<comp id="1008" class="1005" name="edge_list_in_read_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="44"/>
<pin id="1010" dir="1" index="1" bw="64" slack="44"/>
</pin_list>
<bind>
<opset="edge_list_in_read "/>
</bind>
</comp>

<comp id="1013" class="1005" name="node_feature_in_read_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="64" slack="44"/>
<pin id="1015" dir="1" index="1" bw="64" slack="44"/>
</pin_list>
<bind>
<opset="node_feature_in_read "/>
</bind>
</comp>

<comp id="1018" class="1005" name="mem_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln397_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="0"/>
<pin id="1026" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln397 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="icmp_ln397_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln397 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="mem_addr_read_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="1038" class="1005" name="mem_addr_6_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_6 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="mem_addr_7_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_7 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="mem_addr_6_read_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_6_read "/>
</bind>
</comp>

<comp id="1055" class="1005" name="add_ln403_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="9" slack="0"/>
<pin id="1057" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln403 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="icmp_ln403_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln403 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="mem_addr_7_read_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_7_read "/>
</bind>
</comp>

<comp id="1069" class="1005" name="mem_addr_8_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_8 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="add_ln408_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="16" slack="0"/>
<pin id="1077" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln408_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="icmp_ln408_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln408 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="select_ln408_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="9" slack="2"/>
<pin id="1086" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln408 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="select_ln408_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln408_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="select_ln408_1_cast_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="1"/>
<pin id="1096" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln408_1_cast "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln409_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="9" slack="0"/>
<pin id="1101" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln409 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="zext_ln410_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="1"/>
<pin id="1106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln410 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="mem_addr_8_read_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_8_read "/>
</bind>
</comp>

<comp id="1114" class="1005" name="mem_addr_9_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_9 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="add_ln414_1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="15" slack="0"/>
<pin id="1122" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln414_1 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="icmp_ln414_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="select_ln414_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="9" slack="2"/>
<pin id="1131" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln414 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="select_ln414_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="7" slack="0"/>
<pin id="1136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln414_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="select_ln414_1_cast_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="15" slack="1"/>
<pin id="1141" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln414_1_cast "/>
</bind>
</comp>

<comp id="1144" class="1005" name="add_ln415_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="9" slack="0"/>
<pin id="1146" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln415 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="zext_ln416_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="15" slack="1"/>
<pin id="1151" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="mem_addr_9_read_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_9_read "/>
</bind>
</comp>

<comp id="1159" class="1005" name="mem_addr_10_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_10 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="num_of_nodes_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="2"/>
<pin id="1167" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_of_nodes "/>
</bind>
</comp>

<comp id="1173" class="1005" name="num_of_edges_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_edges "/>
</bind>
</comp>

<comp id="1179" class="1005" name="layer_1_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="3" slack="0"/>
<pin id="1181" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="layer_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="246"><net_src comp="66" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="66" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="66" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="66" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="4" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="76" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="164" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="172" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="154" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="174" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="176" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="164" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="190" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="164" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="210" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="164" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="164" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="170" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="178" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="32" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="170" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="170" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="446"><net_src comp="430" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="170" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="463"><net_src comp="447" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="146" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="479"><net_src comp="180" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="491"><net_src comp="192" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="194" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="180" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="212" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="214" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="180" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="146" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="558" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="589"><net_src comp="234" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="590"><net_src comp="0" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="591"><net_src comp="558" pin="4"/><net_sink comp="566" pin=4"/></net>

<net id="592"><net_src comp="48" pin="0"/><net_sink comp="566" pin=9"/></net>

<net id="593"><net_src comp="50" pin="0"/><net_sink comp="566" pin=10"/></net>

<net id="594"><net_src comp="36" pin="0"/><net_sink comp="566" pin=11"/></net>

<net id="595"><net_src comp="40" pin="0"/><net_sink comp="566" pin=12"/></net>

<net id="596"><net_src comp="52" pin="0"/><net_sink comp="566" pin=13"/></net>

<net id="597"><net_src comp="42" pin="0"/><net_sink comp="566" pin=14"/></net>

<net id="598"><net_src comp="44" pin="0"/><net_sink comp="566" pin=15"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="566" pin=16"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="566" pin=17"/></net>

<net id="601"><net_src comp="58" pin="0"/><net_sink comp="566" pin=18"/></net>

<net id="602"><net_src comp="60" pin="0"/><net_sink comp="566" pin=19"/></net>

<net id="603"><net_src comp="30" pin="0"/><net_sink comp="566" pin=20"/></net>

<net id="616"><net_src comp="230" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="617"><net_src comp="0" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="618"><net_src comp="38" pin="0"/><net_sink comp="604" pin=7"/></net>

<net id="619"><net_src comp="40" pin="0"/><net_sink comp="604" pin=8"/></net>

<net id="620"><net_src comp="42" pin="0"/><net_sink comp="604" pin=9"/></net>

<net id="627"><net_src comp="236" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="44" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="638"><net_src comp="232" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="44" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="640"><net_src comp="46" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="641"><net_src comp="34" pin="0"/><net_sink comp="630" pin=4"/></net>

<net id="642"><net_src comp="38" pin="0"/><net_sink comp="630" pin=5"/></net>

<net id="651"><net_src comp="240" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="0" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="62" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="654"><net_src comp="32" pin="0"/><net_sink comp="643" pin=4"/></net>

<net id="655"><net_src comp="64" pin="0"/><net_sink comp="643" pin=5"/></net>

<net id="662"><net_src comp="68" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="242" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="70" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="72" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="656" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="0" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="468" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="148" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="468" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="158" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="464" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="699"><net_src comp="68" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="70" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="701"><net_src comp="72" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="705"><net_src comp="693" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="0" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="706" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="719"><net_src comp="68" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="70" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="721"><net_src comp="72" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="725"><net_src comp="713" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="0" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="722" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="480" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="182" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="480" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="184" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="476" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="755"><net_src comp="68" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="757"><net_src comp="72" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="761"><net_src comp="749" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="0" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="768"><net_src comp="762" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="773"><net_src comp="492" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="196" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="492" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="198" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="503" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="200" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="514" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="184" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="180" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="514" pin="4"/><net_sink comp="793" pin=2"/></net>

<net id="806"><net_src comp="787" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="781" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="503" pin="4"/><net_sink comp="801" pin=2"/></net>

<net id="812"><net_src comp="801" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="793" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="182" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="832"><net_src comp="68" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="70" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="834"><net_src comp="72" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="838"><net_src comp="826" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="0" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="839" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="850"><net_src comp="525" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="216" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="525" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="218" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="536" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="220" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="547" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="184" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="180" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="547" pin="4"/><net_sink comp="870" pin=2"/></net>

<net id="883"><net_src comp="864" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="858" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="536" pin="4"/><net_sink comp="878" pin=2"/></net>

<net id="889"><net_src comp="878" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="870" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="182" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="902"><net_src comp="899" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="909"><net_src comp="68" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="70" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="911"><net_src comp="72" pin="0"/><net_sink comp="903" pin=3"/></net>

<net id="915"><net_src comp="903" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="0" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="912" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="922"><net_src comp="916" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="927"><net_src comp="558" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="148" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="558" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="158" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="940"><net_src comp="809" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="202" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="819" pin="1"/><net_sink comp="935" pin=2"/></net>

<net id="943"><net_src comp="935" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="949"><net_src comp="886" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="222" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="896" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="952"><net_src comp="944" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="956"><net_src comp="248" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="961"><net_src comp="254" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="966"><net_src comp="260" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="971"><net_src comp="266" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="976"><net_src comp="272" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="566" pin=8"/></net>

<net id="981"><net_src comp="278" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="566" pin=7"/></net>

<net id="986"><net_src comp="284" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="566" pin=6"/></net>

<net id="991"><net_src comp="290" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="566" pin=5"/></net>

<net id="996"><net_src comp="296" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="1001"><net_src comp="302" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1006"><net_src comp="308" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="604" pin=4"/></net>

<net id="1011"><net_src comp="314" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="604" pin=3"/></net>

<net id="1016"><net_src comp="320" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1021"><net_src comp="670" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1027"><net_src comp="676" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1032"><net_src comp="682" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="333" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1041"><net_src comp="706" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1047"><net_src comp="726" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1053"><net_src comp="352" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1058"><net_src comp="732" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1063"><net_src comp="738" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="357" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1072"><net_src comp="762" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1078"><net_src comp="769" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1083"><net_src comp="775" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="793" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1092"><net_src comp="801" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1097"><net_src comp="809" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1102"><net_src comp="813" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1107"><net_src comp="819" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1112"><net_src comp="369" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="437" pin=4"/></net>

<net id="1117"><net_src comp="839" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1123"><net_src comp="846" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1128"><net_src comp="852" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="870" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1137"><net_src comp="878" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1142"><net_src comp="886" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1147"><net_src comp="890" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1152"><net_src comp="896" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1157"><net_src comp="381" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="1162"><net_src comp="916" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1168"><net_src comp="393" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="604" pin=5"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1176"><net_src comp="393" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="604" pin=6"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="566" pin=3"/></net>

<net id="1182"><net_src comp="923" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="558" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {62 63 }
	Port: mlp_eps_V | {11 }
	Port: graph_pred_weights_V | {23 }
	Port: node_embedding_table_V | {34 }
	Port: edge_embedding_table_V | {45 }
	Port: node_feature | {55 56 }
	Port: edge_attr | {55 56 }
	Port: edge_list | {55 56 }
	Port: node_embedding_V | {57 58 59 60 }
	Port: edge_embedding_V | {59 60 }
	Port: message_V | {59 60 }
	Port: mlp_1_bias_V | {59 60 }
	Port: mlp_1_weights_V | {59 60 }
	Port: mlp_2_bias_V | {59 60 }
	Port: mlp_2_weights_V | {59 60 }
	Port: graph_embedding_V | {59 61 }
	Port: graph_pred_bias_V | {20 }
 - Input state : 
	Port: GIN_compute_one_graph : mem | {2 3 4 5 6 7 8 10 12 13 14 15 16 17 18 19 22 24 25 26 27 28 29 30 33 35 36 37 38 39 40 41 44 46 47 48 49 50 51 52 53 54 55 56 59 60 }
	Port: GIN_compute_one_graph : node_feature_in | {1 }
	Port: GIN_compute_one_graph : edge_list_in | {1 }
	Port: GIN_compute_one_graph : edge_attr_in | {1 }
	Port: GIN_compute_one_graph : graph_attr | {1 }
	Port: GIN_compute_one_graph : task_r | {1 }
	Port: GIN_compute_one_graph : gnn_node_mlp_1_weights_fixed | {1 }
	Port: GIN_compute_one_graph : gnn_node_mlp_1_bias_fixed | {1 }
	Port: GIN_compute_one_graph : gnn_node_mlp_2_weights_fixed | {1 }
	Port: GIN_compute_one_graph : gnn_node_mlp_2_bias_fixed | {1 }
	Port: GIN_compute_one_graph : gnn_node_embedding_fixed | {1 }
	Port: GIN_compute_one_graph : gnn_edge_embedding_fixed | {1 }
	Port: GIN_compute_one_graph : graph_pred_linear_weight_fixed | {1 }
	Port: GIN_compute_one_graph : graph_pred_linear_bias_fixed | {1 }
	Port: GIN_compute_one_graph : eps_fixed | {1 }
	Port: GIN_compute_one_graph : mlp_eps_V | {59 60 }
	Port: GIN_compute_one_graph : graph_pred_weights_V | {62 63 }
	Port: GIN_compute_one_graph : node_embedding_table_V | {57 58 }
	Port: GIN_compute_one_graph : edge_embedding_table_V | {59 60 }
	Port: GIN_compute_one_graph : node_feature | {57 58 }
	Port: GIN_compute_one_graph : edge_attr | {59 60 }
	Port: GIN_compute_one_graph : edge_list | {59 60 }
	Port: GIN_compute_one_graph : node_embedding_V | {57 58 59 60 61 }
	Port: GIN_compute_one_graph : nd_feature_table_1 | {57 58 }
	Port: GIN_compute_one_graph : edge_embedding_V | {59 60 }
	Port: GIN_compute_one_graph : ed_feature_table_1 | {59 60 }
	Port: GIN_compute_one_graph : message_V | {59 60 }
	Port: GIN_compute_one_graph : mlp_1_bias_V | {59 60 }
	Port: GIN_compute_one_graph : mlp_1_weights_V | {59 60 }
	Port: GIN_compute_one_graph : mlp_2_bias_V | {59 60 }
	Port: GIN_compute_one_graph : mlp_2_weights_V | {59 60 }
	Port: GIN_compute_one_graph : graph_embedding_V | {62 63 }
	Port: GIN_compute_one_graph : graph_pred_bias_V | {62 63 }
  - Chain level:
	State 1
		sext_ln397 : 1
		mem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln397 : 1
		icmp_ln397 : 1
		br_ln397 : 2
	State 10
	State 11
		mlp_eps_V_addr : 1
		store_ln398 : 2
	State 12
		sext_ln402 : 1
		mem_addr_6 : 2
		mem_load_req : 3
		sext_ln403 : 1
		mem_addr_7 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		add_ln403 : 1
		icmp_ln403 : 1
		br_ln403 : 2
	State 22
	State 23
		graph_pred_weights_V_addr : 1
		store_ln404 : 2
	State 24
		sext_ln408 : 1
		mem_addr_8 : 2
		empty_263 : 3
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		add_ln408_1 : 1
		icmp_ln408 : 1
		br_ln408 : 2
		add_ln408 : 1
		icmp_ln409 : 1
		select_ln408 : 2
		select_ln408_1 : 2
		select_ln408_1_cast : 3
		mul_ln410 : 4
		add_ln409 : 3
	State 32
	State 33
		add_ln410 : 1
	State 34
		zext_ln410_1 : 1
		node_embedding_table_V_addr : 2
		store_ln410 : 3
	State 35
		sext_ln414 : 1
		mem_addr_9 : 2
		empty_265 : 3
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		add_ln414_1 : 1
		icmp_ln414 : 1
		br_ln414 : 2
		add_ln414 : 1
		icmp_ln415 : 1
		select_ln414 : 2
		select_ln414_1 : 2
		select_ln414_1_cast : 3
		mul_ln416 : 4
		add_ln415 : 3
	State 43
	State 44
		add_ln416 : 1
	State 45
		zext_ln416_1 : 1
		edge_embedding_table_V_addr : 2
		store_ln416 : 3
	State 46
		sext_ln469 : 1
		mem_addr_10 : 2
		empty_267 : 3
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		layer_1 : 1
		icmp_ln481 : 1
		br_ln481 : 2
		call_ln482 : 1
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |          grp_compute_CONV_layer_fu_566          |    64   |    8    |  37.539 |  10427  |   8001  |
|          |              grp_load_graph_fu_604              |    0    |    0    |  1.548  |   822   |   383   |
|   call   |          grp_global_mean_pooling_fu_621         |    0    |    0    |  0.774  |   758   |   455   |
|          |        grp_compute_node_embedding_fu_630        |    0    |    1    |  3.096  |   417   |   575   |
|          |        grp_global_graph_prediction_fu_643       |    0    |    0    |  1.161  |   165   |   126   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 add_ln397_fu_676                |    0    |    0    |    0    |    0    |    10   |
|          |                 add_ln403_fu_732                |    0    |    0    |    0    |    0    |    16   |
|          |                add_ln408_1_fu_769               |    0    |    0    |    0    |    0    |    23   |
|          |                 add_ln408_fu_781                |    0    |    0    |    0    |    0    |    15   |
|    add   |                 add_ln409_fu_813                |    0    |    0    |    0    |    0    |    16   |
|          |                add_ln414_1_fu_846               |    0    |    0    |    0    |    0    |    22   |
|          |                 add_ln414_fu_858                |    0    |    0    |    0    |    0    |    14   |
|          |                 add_ln415_fu_890                |    0    |    0    |    0    |    0    |    16   |
|          |                  layer_1_fu_923                 |    0    |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                icmp_ln397_fu_682                |    0    |    0    |    0    |    0    |    8    |
|          |                icmp_ln403_fu_738                |    0    |    0    |    0    |    0    |    11   |
|          |                icmp_ln408_fu_775                |    0    |    0    |    0    |    0    |    13   |
|   icmp   |                icmp_ln409_fu_787                |    0    |    0    |    0    |    0    |    11   |
|          |                icmp_ln414_fu_852                |    0    |    0    |    0    |    0    |    12   |
|          |                icmp_ln415_fu_864                |    0    |    0    |    0    |    0    |    11   |
|          |                icmp_ln481_fu_929                |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |               select_ln408_fu_793               |    0    |    0    |    0    |    0    |    9    |
|  select  |              select_ln408_1_fu_801              |    0    |    0    |    0    |    0    |    8    |
|          |               select_ln414_fu_870               |    0    |    0    |    0    |    0    |    9    |
|          |              select_ln414_1_fu_878              |    0    |    0    |    0    |    0    |    7    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|  muladd  |                    grp_fu_935                   |    0    |    1    |    0    |    0    |    0    |
|          |                    grp_fu_944                   |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |            eps_fixed_read_read_fu_242           |    0    |    0    |    0    |    0    |    0    |
|          |  graph_pred_linear_bias_fixed_read_read_fu_248  |    0    |    0    |    0    |    0    |    0    |
|          | graph_pred_linear_weight_fixed_read_read_fu_254 |    0    |    0    |    0    |    0    |    0    |
|          |    gnn_edge_embedding_fixed_read_read_fu_260    |    0    |    0    |    0    |    0    |    0    |
|          |    gnn_node_embedding_fixed_read_read_fu_266    |    0    |    0    |    0    |    0    |    0    |
|          |    gnn_node_mlp_2_bias_fixed_read_read_fu_272   |    0    |    0    |    0    |    0    |    0    |
|          |  gnn_node_mlp_2_weights_fixed_read_read_fu_278  |    0    |    0    |    0    |    0    |    0    |
|          |    gnn_node_mlp_1_bias_fixed_read_read_fu_284   |    0    |    0    |    0    |    0    |    0    |
|          |  gnn_node_mlp_1_weights_fixed_read_read_fu_290  |    0    |    0    |    0    |    0    |    0    |
|   read   |              task_read_read_fu_296              |    0    |    0    |    0    |    0    |    0    |
|          |           graph_attr_read_read_fu_302           |    0    |    0    |    0    |    0    |    0    |
|          |          edge_attr_in_read_read_fu_308          |    0    |    0    |    0    |    0    |    0    |
|          |          edge_list_in_read_read_fu_314          |    0    |    0    |    0    |    0    |    0    |
|          |         node_feature_in_read_read_fu_320        |    0    |    0    |    0    |    0    |    0    |
|          |            mem_addr_read_read_fu_333            |    0    |    0    |    0    |    0    |    0    |
|          |           mem_addr_6_read_read_fu_352           |    0    |    0    |    0    |    0    |    0    |
|          |           mem_addr_7_read_read_fu_357           |    0    |    0    |    0    |    0    |    0    |
|          |           mem_addr_8_read_read_fu_369           |    0    |    0    |    0    |    0    |    0    |
|          |           mem_addr_9_read_read_fu_381           |    0    |    0    |    0    |    0    |    0    |
|          |                 grp_read_fu_393                 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                grp_readreq_fu_326               |    0    |    0    |    0    |    0    |    0    |
|          |                grp_readreq_fu_338               |    0    |    0    |    0    |    0    |    0    |
|  readreq |                grp_readreq_fu_345               |    0    |    0    |    0    |    0    |    0    |
|          |                grp_readreq_fu_362               |    0    |    0    |    0    |    0    |    0    |
|          |                grp_readreq_fu_374               |    0    |    0    |    0    |    0    |    0    |
|          |                grp_readreq_fu_386               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 trunc_ln_fu_656                 |    0    |    0    |    0    |    0    |    0    |
|          |                 trunc_ln1_fu_693                |    0    |    0    |    0    |    0    |    0    |
|partselect|                 trunc_ln2_fu_713                |    0    |    0    |    0    |    0    |    0    |
|          |                 trunc_ln3_fu_749                |    0    |    0    |    0    |    0    |    0    |
|          |                 trunc_ln4_fu_826                |    0    |    0    |    0    |    0    |    0    |
|          |                 trunc_ln5_fu_903                |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                sext_ln397_fu_666                |    0    |    0    |    0    |    0    |    0    |
|          |                sext_ln402_fu_702                |    0    |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln403_fu_722                |    0    |    0    |    0    |    0    |    0    |
|          |                sext_ln408_fu_758                |    0    |    0    |    0    |    0    |    0    |
|          |                sext_ln414_fu_835                |    0    |    0    |    0    |    0    |    0    |
|          |                sext_ln469_fu_912                |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  i_cast_fu_688                  |    0    |    0    |    0    |    0    |    0    |
|          |                dim_in_cast_fu_744               |    0    |    0    |    0    |    0    |    0    |
|          |            select_ln408_1_cast_fu_809           |    0    |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln410_fu_819                |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln410_1_fu_822               |    0    |    0    |    0    |    0    |    0    |
|          |            select_ln414_1_cast_fu_886           |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln416_fu_896                |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln416_1_fu_899               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    64   |    11   |  44.118 |  12589  |   9789  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|  ed_feature_table_1  |    0   |    4   |    5   |    -   |
|       edge_attr      |   16   |    0   |    0   |    -   |
|   edge_embedding_V   |    -   |    4   |   300  |   12   |
|edge_embedding_table_V|    -   |    3   |   149  |    5   |
|       edge_list      |    8   |    0   |    0   |    -   |
|   graph_embedding_V  |    1   |    0   |    0   |    -   |
|   graph_pred_bias_V  |    0   |   32   |   33   |    -   |
| graph_pred_weights_V |    1   |    0   |    0   |    -   |
|       message_V      |    -   |    4   |   300  |   12   |
|     mlp_1_bias_V     |    2   |    0   |    0   |    -   |
|    mlp_1_weights_V   |   16   |    0   |    0   |    -   |
|     mlp_2_bias_V     |    1   |    0   |    0   |    -   |
|    mlp_2_weights_V   |   16   |    0   |    0   |    -   |
|       mlp_eps_V      |    0   |   32   |   33   |    -   |
|  nd_feature_table_1  |    0   |    8   |    9   |    -   |
|   node_embedding_V   |    -   |    4   |   300  |   12   |
|node_embedding_table_V|    -   |    4   |   300  |   12   |
|     node_feature     |   16   |    0   |    0   |    -   |
+----------------------+--------+--------+--------+--------+
|         Total        |   77   |   95   |  1429  |   53   |
+----------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|             add_ln397_reg_1024            |    3   |
|             add_ln403_reg_1055            |    9   |
|            add_ln408_1_reg_1075           |   16   |
|             add_ln409_reg_1099            |    9   |
|            add_ln414_1_reg_1120           |   15   |
|             add_ln415_reg_1144            |    9   |
|               dim_1_reg_543               |    9   |
|               dim_in_reg_476              |    9   |
|                dim_reg_510                |    9   |
|         edge_attr_in_read_reg_1003        |   64   |
|         edge_list_in_read_reg_1008        |   64   |
|   gnn_edge_embedding_fixed_read_reg_963   |   64   |
|   gnn_node_embedding_fixed_read_reg_968   |   64   |
|   gnn_node_mlp_1_bias_fixed_read_reg_983  |   64   |
| gnn_node_mlp_1_weights_fixed_read_reg_988 |   64   |
|   gnn_node_mlp_2_bias_fixed_read_reg_973  |   64   |
| gnn_node_mlp_2_weights_fixed_read_reg_978 |   64   |
|          graph_attr_read_reg_998          |   64   |
| graph_pred_linear_bias_fixed_read_reg_953 |   64   |
|graph_pred_linear_weight_fixed_read_reg_958|   64   |
|                i_3_reg_499                |    8   |
|                i_4_reg_532                |    7   |
|                 i_reg_464                 |    3   |
|            icmp_ln397_reg_1029            |    1   |
|            icmp_ln403_reg_1060            |    1   |
|            icmp_ln408_reg_1080            |    1   |
|            icmp_ln414_reg_1125            |    1   |
|          indvar_flatten7_reg_521          |   15   |
|           indvar_flatten_reg_488          |   16   |
|              layer_1_reg_1179             |    3   |
|               layer_reg_554               |    3   |
|            mem_addr_10_reg_1159           |   32   |
|          mem_addr_6_read_reg_1050         |   32   |
|            mem_addr_6_reg_1038            |   32   |
|          mem_addr_7_read_reg_1064         |   32   |
|            mem_addr_7_reg_1044            |   32   |
|          mem_addr_8_read_reg_1109         |   32   |
|            mem_addr_8_reg_1069            |   32   |
|          mem_addr_9_read_reg_1154         |   32   |
|            mem_addr_9_reg_1114            |   32   |
|           mem_addr_read_reg_1033          |   32   |
|             mem_addr_reg_1018             |   32   |
|       node_feature_in_read_reg_1013       |   64   |
|           num_of_edges_reg_1173           |   32   |
|           num_of_nodes_reg_1165           |   32   |
|        select_ln408_1_cast_reg_1094       |   16   |
|          select_ln408_1_reg_1089          |    8   |
|           select_ln408_reg_1084           |    9   |
|        select_ln414_1_cast_reg_1139       |   15   |
|          select_ln414_1_reg_1134          |    7   |
|           select_ln414_reg_1129           |    9   |
|             task_read_reg_993             |   64   |
|            zext_ln410_reg_1104            |   16   |
|            zext_ln416_reg_1149            |   15   |
+-------------------------------------------+--------+
|                   Total                   |  1490  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_338 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_362 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_374 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_386 |  p1  |   2  |  32  |   64   ||    9    |
|      i_reg_464     |  p0  |   2  |   3  |    6   ||    9    |
|   dim_in_reg_476   |  p0  |   2  |   9  |   18   ||    9    |
|    layer_reg_554   |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_935     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_935     |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_944     |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_944     |  p1  |   2  |  15  |   30   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   378  ||  4.257  ||    99   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   64   |   11   |   44   |  12589 |  9789  |    -   |
|   Memory  |   77   |    -   |    -   |   95   |  1429  |   53   |
|Multiplexer|    -   |    -   |    4   |    -   |   99   |    -   |
|  Register |    -   |    -   |    -   |  1490  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   141  |   11   |   48   |  14174 |  11317 |   53   |
+-----------+--------+--------+--------+--------+--------+--------+
