
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102028                       # Number of seconds simulated
sim_ticks                                102027588075                       # Number of ticks simulated
final_tick                               629021485353                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144853                       # Simulator instruction rate (inst/s)
host_op_rate                                   182784                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6720064                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885948                       # Number of bytes of host memory used
host_seconds                                 15182.53                       # Real time elapsed on the host
sim_insts                                  2199233617                       # Number of instructions simulated
sim_ops                                    2775124279                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5190144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2617856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7811456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1518592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1518592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        40548                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20452                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 61027                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11864                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11864                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50870006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25658315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76562194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33873                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14884131                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14884131                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14884131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50870006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25658315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               91446325                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               244670476                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21938569                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17775227                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014381                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8979283                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285548                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465061                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91131                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185589601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121937828                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21938569                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750609                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26716158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6168636                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4452364                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11616345                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013949                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220868032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194151874     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483865      1.12%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960245      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590495      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998207      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1556135      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184370      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741929      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13200912      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220868032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498376                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183504206                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6597885                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26609196                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        88397                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4068342                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780447                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42154                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149563756                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75166                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4068342                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184010739                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1750467                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3405847                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26159431                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1473200                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149426880                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31010                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275874                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539412                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       214340                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210209668                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697262152                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697262152                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39514150                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36501                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19953                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4757006                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14537790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7208782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133269                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1603234                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148361252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139371130                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       141098                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24747193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51488760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3414                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220868032                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.631015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160775627     72.79%     72.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25757689     11.66%     84.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12495504      5.66%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337135      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7723593      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592338      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677688      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378826      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129632      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220868032                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         399527     59.11%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138229     20.45%     79.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138160     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117065166     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113497      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022928      9.34%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7153005      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139371130                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.569628                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675916                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004850                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500427304                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173145407                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135799415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140047046                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351360                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3303853                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1025                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          480                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       183056                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4068342                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1046847                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96541                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148397734                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14537790                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7208782                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19948                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          480                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138030                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236831                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136833133                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574501                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2537995                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19726263                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19400402                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7151762                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.559255                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135800179                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135799415                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80439431                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222027929                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.555030                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362294                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25589560                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016834                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216799690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165227879     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24272194     11.20%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601431      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6015567      2.77%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359835      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709704      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324960      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954954      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333166      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216799690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333166                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362865467                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300866306                       # The number of ROB writes
system.switch_cpus0.timesIdled                3016737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               23802444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.446705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.446705                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.408713                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.408713                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616353466                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189139402                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138106162                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               244670476                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21798770                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17688485                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2008293                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8834273                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8256564                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2366039                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94660                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188844275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121566409                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21798770                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10622603                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26766390                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6133303                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4834763                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11672013                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2006735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224544554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.665069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.024419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197778164     88.08%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1862467      0.83%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3397456      1.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3134616      1.40%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1990111      0.89%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1637153      0.73%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          936762      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          952944      0.42%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12854881      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224544554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089094                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.496858                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186928574                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6767975                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26703790                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45310                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4098901                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3768765                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149237881                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4098901                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187406663                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1201001                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4475218                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26241521                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1121239                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149112407                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        179941                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       486019                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211486905                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    694611876                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    694611876                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174009587                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37477287                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34268                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17134                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4156128                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14097306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7279590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82251                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1615775                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148112263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139807463                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118204                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22435177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47286171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    224544554                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.622627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.296339                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164246948     73.15%     73.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25524877     11.37%     84.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13738229      6.12%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6961827      3.10%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8280179      3.69%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2687598      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2516021      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       445185      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       143690      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224544554                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         422008     59.53%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147123     20.75%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139780     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117562440     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2004809      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17134      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12966413      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7256667      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139807463                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.571411                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             708911                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005071                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    504986593                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170581922                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136779037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140516374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271469                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2753589                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93417                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4098901                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         816609                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114927                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148146531                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14097306                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7279590                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17134                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1070433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1119954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2190387                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137791499                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12510398                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2015962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19766900                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19449069                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7256502                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563172                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136779078                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136779037                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78958531                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219936602                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559034                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359006                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101342413                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124782426                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23364461                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2033769                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220445653                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566046                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.365744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    167894575     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24193412     10.97%     87.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12547322      5.69%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4031632      1.83%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5539622      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1857232      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1074997      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       950044      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2356817      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220445653                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101342413                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124782426                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18529890                       # Number of memory references committed
system.switch_cpus1.commit.loads             11343717                       # Number of loads committed
system.switch_cpus1.commit.membars              17134                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18010969                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112419502                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2573693                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2356817                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           366235723                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          300392718                       # The number of ROB writes
system.switch_cpus1.timesIdled                2927071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20125922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101342413                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124782426                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101342413                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.414295                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.414295                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414200                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414200                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619763182                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191428627                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137703938                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34268                       # number of misc regfile writes
system.l2.replacements                          61173                       # number of replacements
system.l2.tagsinuse                              2048                       # Cycle average of tags in use
system.l2.total_refs                            87270                       # Total number of references to valid blocks.
system.l2.sampled_refs                          63221                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.380396                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.333891                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.360540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1109.094101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.366872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    760.255724                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             95.090751                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             70.498121                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006022                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000176                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.541550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.371219                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.046431                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.034423                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32687                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        18852                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   51539                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            16056                       # number of Writeback hits
system.l2.Writeback_hits::total                 16056                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        18852                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51539                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32687                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        18852                       # number of overall hits
system.l2.overall_hits::total                   51539                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        40548                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        20452                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 61027                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        40548                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        20452                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61027                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        40548                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        20452                       # number of overall misses
system.l2.overall_misses::total                 61027                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1901019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6691638435                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2117230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3380850917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10076507601                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1901019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   6691638435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2117230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3380850917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10076507601                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1901019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   6691638435                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2117230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3380850917                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10076507601                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39304                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112566                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        16056                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             16056                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73235                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39304                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112566                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73235                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39304                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112566                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.553670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.520354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.542144                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.553670                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.520354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.542144                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.553670                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.520354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.542144                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146232.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165030.049201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151230.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165306.616321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165115.565258                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146232.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165030.049201                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151230.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165306.616321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165115.565258                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146232.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165030.049201                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151230.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165306.616321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165115.565258                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11864                       # number of writebacks
system.l2.writebacks::total                     11864                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        40548                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        20452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            61027                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        40548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61027                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        40548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61027                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1145434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4328699103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1300996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2189101870                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6520247403                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1145434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4328699103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1300996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2189101870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6520247403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1145434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4328699103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1300996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2189101870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6520247403                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.553670                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.520354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.542144                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.553670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.520354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.542144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.553670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.520354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.542144                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88110.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106754.934966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92928.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107036.078134                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106842.010962                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88110.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106754.934966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92928.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107036.078134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106842.010962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88110.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106754.934966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92928.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107036.078134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106842.010962                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996670                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011623954                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060333.918534                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996670                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11616330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11616330                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11616330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11616330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11616330                       # number of overall hits
system.cpu0.icache.overall_hits::total       11616330                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2411426                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2411426                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2411426                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2411426                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2411426                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2411426                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11616345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11616345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11616345                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11616345                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11616345                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11616345                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160761.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160761.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160761.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160761.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160761.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160761.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2008919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2008919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2008919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2008919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2008919                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2008919                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154532.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 154532.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 154532.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 154532.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 154532.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 154532.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73235                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179481934                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73491                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2442.230123                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.018378                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.981622                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902416                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097584                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417630                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19711                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19711                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410288                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410288                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410288                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410288                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179832                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179832                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179832                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179832                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179832                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179832                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23754445722                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23754445722                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23754445722                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23754445722                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23754445722                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23754445722                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590120                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590120                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590120                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590120                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018737                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018737                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010840                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010840                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010840                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010840                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 132092.429167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 132092.429167                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132092.429167                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132092.429167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132092.429167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132092.429167                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7592                       # number of writebacks
system.cpu0.dcache.writebacks::total             7592                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106597                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106597                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106597                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106597                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106597                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73235                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73235                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73235                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9176213154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9176213154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9176213154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9176213154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9176213154                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9176213154                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004414                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004414                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004414                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004414                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125298.192859                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 125298.192859                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 125298.192859                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 125298.192859                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 125298.192859                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 125298.192859                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997002                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009570847                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180498.589633                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997002                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11671997                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11671997                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11671997                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11671997                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11671997                       # number of overall hits
system.cpu1.icache.overall_hits::total       11671997                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2609090                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2609090                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2609090                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2609090                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2609090                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2609090                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11672013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11672013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11672013                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11672013                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11672013                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11672013                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163068.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163068.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163068.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163068.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163068.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163068.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2233630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2233630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2233630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2233630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2233630                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2233630                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       159545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       159545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       159545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       159545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       159545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       159545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39304                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167992782                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39560                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4246.531395                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.224696                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.775304                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907128                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092872                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9402368                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9402368                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7153618                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7153618                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17134                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17134                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17134                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16555986                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16555986                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16555986                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16555986                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118507                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118507                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118507                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118507                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118507                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16246192458                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16246192458                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16246192458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16246192458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16246192458                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16246192458                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9520875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9520875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7153618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7153618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16674493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16674493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16674493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16674493                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137090.572354                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137090.572354                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 137090.572354                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137090.572354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 137090.572354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137090.572354                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8464                       # number of writebacks
system.cpu1.dcache.writebacks::total             8464                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79203                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79203                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79203                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79203                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79203                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79203                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39304                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39304                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4785022809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4785022809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4785022809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4785022809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4785022809                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4785022809                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 121743.914334                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 121743.914334                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 121743.914334                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121743.914334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 121743.914334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121743.914334                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
