<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Platform-specific intrinsics for the `riscv32` platform."><title>core::arch::riscv32 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0bd2dfd4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.95.0" data-rustdoc-version="1.95.0-nightly (e96bb7e44 2026-01-27)" data-channel="nightly" data-search-js="search-86d08462.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../static.files/storage-f9617a14.js"></script><script defer src="../sidebar-items1.95.0.js"></script><script defer src="../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-ffcac47a.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module riscv32</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../core/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-9a9549ea.svg" alt="logo"></a><h2><a href="../../../core/index.html">core</a><span class="version">1.95.0-nightly</span></h2></div><div class="version">(e96bb7e44	2026-01-27)</div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module riscv32</a></h2><h3><a href="#functions">Module Items</a></h3><ul class="block"><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In core::<wbr>arch</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">core</a>::<wbr><a href="../index.html">arch</a></div><h1>Module <span>riscv32</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/core/stdarch/crates/core_arch/src/mod.rs.html#84">Source</a> </span></div><span class="item-info"><div class="stab unstable"><span class="emoji">ðŸ”¬</span><span>This is a nightly-only experimental API. (<code>riscv_ext_intrinsics</code>&nbsp;<a href="https://github.com/rust-lang/rust/issues/114544">#114544</a>)</span></div><div class="stab portability">Available on <strong>RISC-V RV32</strong> only.</div></span><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Platform-specific intrinsics for the <code>riscv32</code> platform.</p>
<p>See the <a href="../index.html">module documentation</a> for more details.</p>
</div></details><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.add8.html" title="fn core::arch::riscv32::add8">add8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds packed 8-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.add16.html" title="fn core::arch::riscv32::add16">add16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds packed 16-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.aes32dsi.html" title="fn core::arch::riscv32::aes32dsi">aes32dsi</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknd` only"><code>zknd</code></span></dt><dd>AES final round decryption instruction for RV32.</dd><dt><a class="fn" href="fn.aes32dsmi.html" title="fn core::arch::riscv32::aes32dsmi">aes32dsmi</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknd` only"><code>zknd</code></span></dt><dd>AES middle round decryption instruction for RV32.</dd><dt><a class="fn" href="fn.aes32esi.html" title="fn core::arch::riscv32::aes32esi">aes32esi</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zkne` only"><code>zkne</code></span></dt><dd>AES final round encryption instruction for RV32.</dd><dt><a class="fn" href="fn.aes32esmi.html" title="fn core::arch::riscv32::aes32esmi">aes32esmi</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zkne` only"><code>zkne</code></span></dt><dd>AES middle round encryption instruction for RV32 with.</dd><dt><a class="fn" href="fn.clmul.html" title="fn core::arch::riscv32::clmul">clmul</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbkc` only"><code>zbkc</code></span></dt><dd>Carry-less multiply (low-part)</dd><dt><a class="fn" href="fn.clmulh.html" title="fn core::arch::riscv32::clmulh">clmulh</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbkc` only"><code>zbkc</code></span></dt><dd>Carry-less multiply (high-part)</dd><dt><a class="fn" href="fn.clmulr.html" title="fn core::arch::riscv32::clmulr">clmulr</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbc` only"><code>zbc</code></span></dt><dd>Carry-less multiply (reversed)</dd><dt><a class="fn" href="fn.clrs8.html" title="fn core::arch::riscv32::clrs8">clrs8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Count the number of redundant sign bits of the packed 8-bit elements</dd><dt><a class="fn" href="fn.clrs16.html" title="fn core::arch::riscv32::clrs16">clrs16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Count the number of redundant sign bits of the packed 16-bit elements</dd><dt><a class="fn" href="fn.clrs32.html" title="fn core::arch::riscv32::clrs32">clrs32</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Count the number of redundant sign bits of the packed 32-bit elements</dd><dt><a class="fn" href="fn.clz8.html" title="fn core::arch::riscv32::clz8">clz8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Count the number of leading zero bits of the packed 8-bit elements</dd><dt><a class="fn" href="fn.clz16.html" title="fn core::arch::riscv32::clz16">clz16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Count the number of leading zero bits of the packed 16-bit elements</dd><dt><a class="fn" href="fn.clz32.html" title="fn core::arch::riscv32::clz32">clz32</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Count the number of leading zero bits of the packed 32-bit elements</dd><dt><a class="fn" href="fn.cmpeq8.html" title="fn core::arch::riscv32::cmpeq8">cmpeq8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare equality for packed 8-bit elements</dd><dt><a class="fn" href="fn.cmpeq16.html" title="fn core::arch::riscv32::cmpeq16">cmpeq16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare equality for packed 16-bit elements</dd><dt><a class="fn" href="fn.cras16.html" title="fn core::arch::riscv32::cras16">cras16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross adds and subtracts packed 16-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.crsa16.html" title="fn core::arch::riscv32::crsa16">crsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross subtracts and adds packed 16-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.fence_i.html" title="fn core::arch::riscv32::fence_i">fence_i</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <code>FENCE.I</code> instruction</dd><dt><a class="fn" href="fn.frrm.html" title="fn core::arch::riscv32::frrm">frrm</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Reads the floating-point rounding mode register <code>frm</code></dd><dt><a class="fn" href="fn.hfence_gvma.html" title="fn core::arch::riscv32::hfence_gvma">hfence_<wbr>gvma</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for guest physical address and virtual machine</dd><dt><a class="fn" href="fn.hfence_gvma_all.html" title="fn core::arch::riscv32::hfence_gvma_all">hfence_<wbr>gvma_<wbr>all</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for all virtual machines and guest physical addresses</dd><dt><a class="fn" href="fn.hfence_gvma_gaddr.html" title="fn core::arch::riscv32::hfence_gvma_gaddr">hfence_<wbr>gvma_<wbr>gaddr</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for guest physical address</dd><dt><a class="fn" href="fn.hfence_gvma_vmid.html" title="fn core::arch::riscv32::hfence_gvma_vmid">hfence_<wbr>gvma_<wbr>vmid</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for given virtual machine</dd><dt><a class="fn" href="fn.hfence_vvma.html" title="fn core::arch::riscv32::hfence_vvma">hfence_<wbr>vvma</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for given guest virtual address and guest address space</dd><dt><a class="fn" href="fn.hfence_vvma_all.html" title="fn core::arch::riscv32::hfence_vvma_all">hfence_<wbr>vvma_<wbr>all</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for all guest address spaces and guest virtual addresses</dd><dt><a class="fn" href="fn.hfence_vvma_asid.html" title="fn core::arch::riscv32::hfence_vvma_asid">hfence_<wbr>vvma_<wbr>asid</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for given guest address space</dd><dt><a class="fn" href="fn.hfence_vvma_vaddr.html" title="fn core::arch::riscv32::hfence_vvma_vaddr">hfence_<wbr>vvma_<wbr>vaddr</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Hypervisor memory management fence for given guest virtual address</dd><dt><a class="fn" href="fn.hinval_gvma.html" title="fn core::arch::riscv32::hinval_gvma">hinval_<wbr>gvma</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for guest physical address and virtual machine</dd><dt><a class="fn" href="fn.hinval_gvma_all.html" title="fn core::arch::riscv32::hinval_gvma_all">hinval_<wbr>gvma_<wbr>all</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for all virtual machines and guest physical addresses</dd><dt><a class="fn" href="fn.hinval_gvma_gaddr.html" title="fn core::arch::riscv32::hinval_gvma_gaddr">hinval_<wbr>gvma_<wbr>gaddr</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for guest physical address</dd><dt><a class="fn" href="fn.hinval_gvma_vmid.html" title="fn core::arch::riscv32::hinval_gvma_vmid">hinval_<wbr>gvma_<wbr>vmid</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for given virtual machine</dd><dt><a class="fn" href="fn.hinval_vvma.html" title="fn core::arch::riscv32::hinval_vvma">hinval_<wbr>vvma</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for given guest virtual address and guest address space</dd><dt><a class="fn" href="fn.hinval_vvma_all.html" title="fn core::arch::riscv32::hinval_vvma_all">hinval_<wbr>vvma_<wbr>all</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for all guest address spaces and guest virtual addresses</dd><dt><a class="fn" href="fn.hinval_vvma_asid.html" title="fn core::arch::riscv32::hinval_vvma_asid">hinval_<wbr>vvma_<wbr>asid</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for given guest address space</dd><dt><a class="fn" href="fn.hinval_vvma_vaddr.html" title="fn core::arch::riscv32::hinval_vvma_vaddr">hinval_<wbr>vvma_<wbr>vaddr</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate hypervisor translation cache for given guest virtual address</dd><dt><a class="fn" href="fn.hlv_b.html" title="fn core::arch::riscv32::hlv_b">hlv_b</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Loads virtual machine memory by signed byte integer</dd><dt><a class="fn" href="fn.hlv_bu.html" title="fn core::arch::riscv32::hlv_bu">hlv_bu</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Loads virtual machine memory by unsigned byte integer</dd><dt><a class="fn" href="fn.hlv_h.html" title="fn core::arch::riscv32::hlv_h">hlv_h</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Loads virtual machine memory by signed half integer</dd><dt><a class="fn" href="fn.hlv_hu.html" title="fn core::arch::riscv32::hlv_hu">hlv_hu</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Loads virtual machine memory by unsigned half integer</dd><dt><a class="fn" href="fn.hlv_w.html" title="fn core::arch::riscv32::hlv_w">hlv_w</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Loads virtual machine memory by signed word integer</dd><dt><a class="fn" href="fn.hlvx_hu.html" title="fn core::arch::riscv32::hlvx_hu">hlvx_hu</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Accesses virtual machine instruction by unsigned half integer</dd><dt><a class="fn" href="fn.hlvx_wu.html" title="fn core::arch::riscv32::hlvx_wu">hlvx_wu</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Accesses virtual machine instruction by unsigned word integer</dd><dt><a class="fn" href="fn.hsv_b.html" title="fn core::arch::riscv32::hsv_b">hsv_b</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Stores virtual machine memory by byte integer</dd><dt><a class="fn" href="fn.hsv_h.html" title="fn core::arch::riscv32::hsv_h">hsv_h</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Stores virtual machine memory by half integer</dd><dt><a class="fn" href="fn.hsv_w.html" title="fn core::arch::riscv32::hsv_w">hsv_w</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Stores virtual machine memory by word integer</dd><dt><a class="fn" href="fn.kabs8.html" title="fn core::arch::riscv32::kabs8">kabs8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compute the absolute value of packed 8-bit signed integers</dd><dt><a class="fn" href="fn.kabs16.html" title="fn core::arch::riscv32::kabs16">kabs16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compute the absolute value of packed 16-bit signed integers</dd><dt><a class="fn" href="fn.kadd8.html" title="fn core::arch::riscv32::kadd8">kadd8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds packed 8-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.kadd16.html" title="fn core::arch::riscv32::kadd16">kadd16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds packed 16-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.kaddh.html" title="fn core::arch::riscv32::kaddh">kaddh</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds signed lower 16-bit content of two registers with Q15 saturation</dd><dt><a class="fn" href="fn.kcras16.html" title="fn core::arch::riscv32::kcras16">kcras16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross adds and subtracts packed 16-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.kcrsa16.html" title="fn core::arch::riscv32::kcrsa16">kcrsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross subtracts and adds packed 16-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ksll8.html" title="fn core::arch::riscv32::ksll8">ksll8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical left shift packed 8-bit elements, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ksll16.html" title="fn core::arch::riscv32::ksll16">ksll16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical left shift packed 16-bit elements, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.kslra8.html" title="fn core::arch::riscv32::kslra8">kslra8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical saturating left then arithmetic right shift packed 8-bit elements</dd><dt><a class="fn" href="fn.kslra8u.html" title="fn core::arch::riscv32::kslra8u">kslra8u</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical saturating left then arithmetic right shift packed 8-bit elements</dd><dt><a class="fn" href="fn.kslra16.html" title="fn core::arch::riscv32::kslra16">kslra16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical saturating left then arithmetic right shift packed 16-bit elements</dd><dt><a class="fn" href="fn.kslra16u.html" title="fn core::arch::riscv32::kslra16u">kslra16u</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical saturating left then arithmetic right shift packed 16-bit elements</dd><dt><a class="fn" href="fn.kstas16.html" title="fn core::arch::riscv32::kstas16">kstas16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight adds and subtracts packed 16-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.kstsa16.html" title="fn core::arch::riscv32::kstsa16">kstsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight subtracts and adds packed 16-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ksub8.html" title="fn core::arch::riscv32::ksub8">ksub8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts packed 8-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ksub16.html" title="fn core::arch::riscv32::ksub16">ksub16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts packed 16-bit signed numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ksubh.html" title="fn core::arch::riscv32::ksubh">ksubh</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts signed lower 16-bit content of two registers with Q15 saturation</dd><dt><a class="fn" href="fn.nop.html" title="fn core::arch::riscv32::nop">nop</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <code>NOP</code> instruction</dd><dt><a class="fn" href="fn.orc_b.html" title="fn core::arch::riscv32::orc_b">orc_b</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbb` only"><code>zbb</code></span></dt><dd>Bitwise OR-Combine, byte granule</dd><dt><a class="fn" href="fn.pause.html" title="fn core::arch::riscv32::pause">pause</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <code>PAUSE</code> instruction</dd><dt><a class="fn" href="fn.pbsad.html" title="fn core::arch::riscv32::pbsad">pbsad</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Calculate the sum of absolute difference of unsigned 8-bit data elements</dd><dt><a class="fn" href="fn.pbsada.html" title="fn core::arch::riscv32::pbsada">pbsada</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Calculate and accumulate the sum of absolute difference of unsigned 8-bit data elements</dd><dt><a class="fn" href="fn.pkbt16.html" title="fn core::arch::riscv32::pkbt16">pkbt16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Pack two 16-bit data from bottom and top half from 32-bit chunks</dd><dt><a class="fn" href="fn.pktb16.html" title="fn core::arch::riscv32::pktb16">pktb16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Pack two 16-bit data from top and bottom half from 32-bit chunks</dd><dt><a class="fn" href="fn.radd8.html" title="fn core::arch::riscv32::radd8">radd8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the sum of packed 8-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.radd16.html" title="fn core::arch::riscv32::radd16">radd16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the sum of packed 16-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.rcras16.html" title="fn core::arch::riscv32::rcras16">rcras16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross halves of adds and subtracts packed 16-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.rcrsa16.html" title="fn core::arch::riscv32::rcrsa16">rcrsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross halves of subtracts and adds packed 16-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.rstas16.html" title="fn core::arch::riscv32::rstas16">rstas16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight halves of adds and subtracts packed 16-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.rstsa16.html" title="fn core::arch::riscv32::rstsa16">rstsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight halves of subtracts and adds packed 16-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.rsub8.html" title="fn core::arch::riscv32::rsub8">rsub8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the subtraction result of packed 8-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.rsub16.html" title="fn core::arch::riscv32::rsub16">rsub16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the subtraction result of packed 16-bit signed numbers, dropping least bits</dd><dt><a class="fn" href="fn.scmple8.html" title="fn core::arch::riscv32::scmple8">scmple8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 8-bit packed signed integers are less than or equal to the others</dd><dt><a class="fn" href="fn.scmple16.html" title="fn core::arch::riscv32::scmple16">scmple16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 16-bit packed signed integers are less than or equal to the others</dd><dt><a class="fn" href="fn.scmplt8.html" title="fn core::arch::riscv32::scmplt8">scmplt8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 8-bit packed signed integers are less than the others</dd><dt><a class="fn" href="fn.scmplt16.html" title="fn core::arch::riscv32::scmplt16">scmplt16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 16-bit packed signed integers are less than the others</dd><dt><a class="fn" href="fn.sfence_inval_ir.html" title="fn core::arch::riscv32::sfence_inval_ir">sfence_<wbr>inval_<wbr>ir</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <code>SFENCE.INVAL.IR</code> instruction</dd><dt><a class="fn" href="fn.sfence_vma.html" title="fn core::arch::riscv32::sfence_vma">sfence_<wbr>vma</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Supervisor memory management fence for given virtual address and address space</dd><dt><a class="fn" href="fn.sfence_vma_all.html" title="fn core::arch::riscv32::sfence_vma_all">sfence_<wbr>vma_<wbr>all</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Supervisor memory management fence for all address spaces and virtual addresses</dd><dt><a class="fn" href="fn.sfence_vma_asid.html" title="fn core::arch::riscv32::sfence_vma_asid">sfence_<wbr>vma_<wbr>asid</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Supervisor memory management fence for given address space</dd><dt><a class="fn" href="fn.sfence_vma_vaddr.html" title="fn core::arch::riscv32::sfence_vma_vaddr">sfence_<wbr>vma_<wbr>vaddr</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Supervisor memory management fence for given virtual address</dd><dt><a class="fn" href="fn.sfence_w_inval.html" title="fn core::arch::riscv32::sfence_w_inval">sfence_<wbr>w_<wbr>inval</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <code>SFENCE.W.INVAL</code> instruction</dd><dt><a class="fn" href="fn.sha256sig0.html" title="fn core::arch::riscv32::sha256sig0">sha256sig0</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the Sigma0 transformation function as used in the SHA2-256 hash function [49]
(Section 4.1.2).</dd><dt><a class="fn" href="fn.sha256sig1.html" title="fn core::arch::riscv32::sha256sig1">sha256sig1</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the Sigma1 transformation function as used in the SHA2-256 hash function [49]
(Section 4.1.2).</dd><dt><a class="fn" href="fn.sha256sum0.html" title="fn core::arch::riscv32::sha256sum0">sha256sum0</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the Sum0 transformation function as used in the SHA2-256 hash function [49]
(Section 4.1.2).</dd><dt><a class="fn" href="fn.sha256sum1.html" title="fn core::arch::riscv32::sha256sum1">sha256sum1</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the Sum1 transformation function as used in the SHA2-256 hash function [49]
(Section 4.1.2).</dd><dt><a class="fn" href="fn.sha512sig0h.html" title="fn core::arch::riscv32::sha512sig0h">sha512sig0h</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the high half of the Sigma0 transformation, as used in the SHA2-512 hash
function [49] (Section 4.1.3).</dd><dt><a class="fn" href="fn.sha512sig0l.html" title="fn core::arch::riscv32::sha512sig0l">sha512sig0l</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the low half of the Sigma0 transformation, as used in the SHA2-512 hash function
[49] (Section 4.1.3).</dd><dt><a class="fn" href="fn.sha512sig1h.html" title="fn core::arch::riscv32::sha512sig1h">sha512sig1h</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the high half of the Sigma1 transformation, as used in the SHA2-512 hash
function [49] (Section 4.1.3).</dd><dt><a class="fn" href="fn.sha512sig1l.html" title="fn core::arch::riscv32::sha512sig1l">sha512sig1l</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the low half of the Sigma1 transformation, as used in the SHA2-512 hash function
[49] (Section 4.1.3).</dd><dt><a class="fn" href="fn.sha512sum0r.html" title="fn core::arch::riscv32::sha512sum0r">sha512sum0r</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the Sum0 transformation, as used in the SHA2-512 hash function [49] (Section
4.1.3).</dd><dt><a class="fn" href="fn.sha512sum1r.html" title="fn core::arch::riscv32::sha512sum1r">sha512sum1r</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zknh` only"><code>zknh</code></span></dt><dd>Implements the Sum1 transformation, as used in the SHA2-512 hash function [49] (Section
4.1.3).</dd><dt><a class="fn" href="fn.sinval_vma.html" title="fn core::arch::riscv32::sinval_vma">sinval_<wbr>vma</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate supervisor translation cache for given virtual address and address space</dd><dt><a class="fn" href="fn.sinval_vma_all.html" title="fn core::arch::riscv32::sinval_vma_all">sinval_<wbr>vma_<wbr>all</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate supervisor translation cache for all address spaces and virtual addresses</dd><dt><a class="fn" href="fn.sinval_vma_asid.html" title="fn core::arch::riscv32::sinval_vma_asid">sinval_<wbr>vma_<wbr>asid</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate supervisor translation cache for given address space</dd><dt><a class="fn" href="fn.sinval_vma_vaddr.html" title="fn core::arch::riscv32::sinval_vma_vaddr">sinval_<wbr>vma_<wbr>vaddr</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Invalidate supervisor translation cache for given virtual address</dd><dt><a class="fn" href="fn.sll8.html" title="fn core::arch::riscv32::sll8">sll8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical left shift packed 8-bit elements, discarding overflow bits</dd><dt><a class="fn" href="fn.sll16.html" title="fn core::arch::riscv32::sll16">sll16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical left shift packed 16-bit elements, discarding overflow bits</dd><dt><a class="fn" href="fn.sm3p0.html" title="fn core::arch::riscv32::sm3p0">sm3p0</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zksh` only"><code>zksh</code></span></dt><dd>Implements the P0 transformation function as used in the SM3 hash function [4, 30].</dd><dt><a class="fn" href="fn.sm3p1.html" title="fn core::arch::riscv32::sm3p1">sm3p1</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zksh` only"><code>zksh</code></span></dt><dd>Implements the P1 transformation function as used in the SM3 hash function [4, 30].</dd><dt><a class="fn" href="fn.sm4ed.html" title="fn core::arch::riscv32::sm4ed">sm4ed</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zksed` only"><code>zksed</code></span></dt><dd>Accelerates the block encrypt/decrypt operation of the SM4 block cipher [5, 31].</dd><dt><a class="fn" href="fn.sm4ks.html" title="fn core::arch::riscv32::sm4ks">sm4ks</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zksed` only"><code>zksed</code></span></dt><dd>Accelerates the Key Schedule operation of the SM4 block cipher [5, 31] with <code>bs=0</code>.</dd><dt><a class="fn" href="fn.smaqa.html" title="fn core::arch::riscv32::smaqa">smaqa</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Multiply signed 8-bit elements and add 16-bit elements on results for packed 32-bit chunks</dd><dt><a class="fn" href="fn.smaqasu.html" title="fn core::arch::riscv32::smaqasu">smaqasu</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Multiply signed to unsigned 8-bit and add 16-bit elements on results for packed 32-bit chunks</dd><dt><a class="fn" href="fn.smax8.html" title="fn core::arch::riscv32::smax8">smax8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get maximum values from 8-bit packed signed integers</dd><dt><a class="fn" href="fn.smax16.html" title="fn core::arch::riscv32::smax16">smax16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get maximum values from 16-bit packed signed integers</dd><dt><a class="fn" href="fn.smin8.html" title="fn core::arch::riscv32::smin8">smin8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get minimum values from 8-bit packed signed integers</dd><dt><a class="fn" href="fn.smin16.html" title="fn core::arch::riscv32::smin16">smin16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get minimum values from 16-bit packed signed integers</dd><dt><a class="fn" href="fn.sra8.html" title="fn core::arch::riscv32::sra8">sra8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Arithmetic right shift packed 8-bit elements without rounding up</dd><dt><a class="fn" href="fn.sra8u.html" title="fn core::arch::riscv32::sra8u">sra8u</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Arithmetic right shift packed 8-bit elements with rounding up</dd><dt><a class="fn" href="fn.sra16.html" title="fn core::arch::riscv32::sra16">sra16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Arithmetic right shift packed 16-bit elements without rounding up</dd><dt><a class="fn" href="fn.sra16u.html" title="fn core::arch::riscv32::sra16u">sra16u</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Arithmetic right shift packed 16-bit elements with rounding up</dd><dt><a class="fn" href="fn.srl8.html" title="fn core::arch::riscv32::srl8">srl8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical right shift packed 8-bit elements without rounding up</dd><dt><a class="fn" href="fn.srl8u.html" title="fn core::arch::riscv32::srl8u">srl8u</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical right shift packed 8-bit elements with rounding up</dd><dt><a class="fn" href="fn.srl16.html" title="fn core::arch::riscv32::srl16">srl16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical right shift packed 16-bit elements without rounding up</dd><dt><a class="fn" href="fn.srl16u.html" title="fn core::arch::riscv32::srl16u">srl16u</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Logical right shift packed 16-bit elements with rounding up</dd><dt><a class="fn" href="fn.stas16.html" title="fn core::arch::riscv32::stas16">stas16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight adds and subtracts packed 16-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.stsa16.html" title="fn core::arch::riscv32::stsa16">stsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight subtracts and adds packed 16-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.sub8.html" title="fn core::arch::riscv32::sub8">sub8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts packed 8-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.sub16.html" title="fn core::arch::riscv32::sub16">sub16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts packed 16-bit signed numbers, discarding overflow bits</dd><dt><a class="fn" href="fn.sunpkd810.html" title="fn core::arch::riscv32::sunpkd810">sunpkd810</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack first and zeroth into two 16-bit signed halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.sunpkd820.html" title="fn core::arch::riscv32::sunpkd820">sunpkd820</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack second and zeroth into two 16-bit signed halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.sunpkd830.html" title="fn core::arch::riscv32::sunpkd830">sunpkd830</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack third and zeroth into two 16-bit signed halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.sunpkd831.html" title="fn core::arch::riscv32::sunpkd831">sunpkd831</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack third and first into two 16-bit signed halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.sunpkd832.html" title="fn core::arch::riscv32::sunpkd832">sunpkd832</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack third and second into two 16-bit signed halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.swap8.html" title="fn core::arch::riscv32::swap8">swap8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Swap the 8-bit bytes within each 16-bit halfword of a register.</dd><dt><a class="fn" href="fn.swap16.html" title="fn core::arch::riscv32::swap16">swap16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Swap the 16-bit halfwords within each 32-bit word of a register</dd><dt><a class="fn" href="fn.ucmple8.html" title="fn core::arch::riscv32::ucmple8">ucmple8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 8-bit packed unsigned integers are less than or equal to the others</dd><dt><a class="fn" href="fn.ucmple16.html" title="fn core::arch::riscv32::ucmple16">ucmple16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 16-bit packed unsigned integers are less than or equal to the others</dd><dt><a class="fn" href="fn.ucmplt8.html" title="fn core::arch::riscv32::ucmplt8">ucmplt8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 8-bit packed unsigned integers are less than the others</dd><dt><a class="fn" href="fn.ucmplt16.html" title="fn core::arch::riscv32::ucmplt16">ucmplt16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Compare whether 16-bit packed unsigned integers are less than the others</dd><dt><a class="fn" href="fn.ukadd8.html" title="fn core::arch::riscv32::ukadd8">ukadd8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds packed 8-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ukadd16.html" title="fn core::arch::riscv32::ukadd16">ukadd16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds packed 16-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ukaddh.html" title="fn core::arch::riscv32::ukaddh">ukaddh</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Adds signed lower 16-bit content of two registers with U16 saturation</dd><dt><a class="fn" href="fn.ukcras16.html" title="fn core::arch::riscv32::ukcras16">ukcras16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross adds and subtracts packed 16-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ukcrsa16.html" title="fn core::arch::riscv32::ukcrsa16">ukcrsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross subtracts and adds packed 16-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ukstas16.html" title="fn core::arch::riscv32::ukstas16">ukstas16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight adds and subtracts packed 16-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.ukstsa16.html" title="fn core::arch::riscv32::ukstsa16">ukstsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight subtracts and adds packed 16-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.uksub8.html" title="fn core::arch::riscv32::uksub8">uksub8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts packed 8-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.uksub16.html" title="fn core::arch::riscv32::uksub16">uksub16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts packed 16-bit unsigned numbers, saturating at the numeric bounds</dd><dt><a class="fn" href="fn.uksubh.html" title="fn core::arch::riscv32::uksubh">uksubh</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Subtracts signed lower 16-bit content of two registers with U16 saturation</dd><dt><a class="fn" href="fn.umaqa.html" title="fn core::arch::riscv32::umaqa">umaqa</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Multiply unsigned 8-bit elements and add 16-bit elements on results for packed 32-bit chunks</dd><dt><a class="fn" href="fn.umax8.html" title="fn core::arch::riscv32::umax8">umax8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get maximum values from 8-bit packed unsigned integers</dd><dt><a class="fn" href="fn.umax16.html" title="fn core::arch::riscv32::umax16">umax16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get maximum values from 16-bit packed unsigned integers</dd><dt><a class="fn" href="fn.umin8.html" title="fn core::arch::riscv32::umin8">umin8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get minimum values from 8-bit packed unsigned integers</dd><dt><a class="fn" href="fn.umin16.html" title="fn core::arch::riscv32::umin16">umin16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Get minimum values from 16-bit packed unsigned integers</dd><dt><a class="fn" href="fn.unzip.html" title="fn core::arch::riscv32::unzip">unzip</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbkb` only"><code>zbkb</code></span></dt><dd>Place odd and even bits of the source word into upper/lower halves of the destination.</dd><dt><a class="fn" href="fn.uradd8.html" title="fn core::arch::riscv32::uradd8">uradd8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the sum of packed 8-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.uradd16.html" title="fn core::arch::riscv32::uradd16">uradd16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the sum of packed 16-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.urcras16.html" title="fn core::arch::riscv32::urcras16">urcras16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross halves of adds and subtracts packed 16-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.urcrsa16.html" title="fn core::arch::riscv32::urcrsa16">urcrsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Cross halves of subtracts and adds packed 16-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.urstas16.html" title="fn core::arch::riscv32::urstas16">urstas16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight halves of adds and subtracts packed 16-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.urstsa16.html" title="fn core::arch::riscv32::urstsa16">urstsa16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Straight halves of subtracts and adds packed 16-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.ursub8.html" title="fn core::arch::riscv32::ursub8">ursub8</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the subtraction result of packed 8-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.ursub16.html" title="fn core::arch::riscv32::ursub16">ursub16</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Halves the subtraction result of packed 16-bit unsigned numbers, dropping least bits</dd><dt><a class="fn" href="fn.wfi.html" title="fn core::arch::riscv32::wfi">wfi</a><sup title="unsafe function">âš </sup><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <code>WFI</code> instruction</dd><dt><a class="fn" href="fn.xperm4.html" title="fn core::arch::riscv32::xperm4">xperm4</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbkx` only"><code>zbkx</code></span></dt><dd>Nibble-wise lookup of indicies into a vector.</dd><dt><a class="fn" href="fn.xperm8.html" title="fn core::arch::riscv32::xperm8">xperm8</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbkx` only"><code>zbkx</code></span></dt><dd>Byte-wise lookup of indicies into a vector in registers.</dd><dt><a class="fn" href="fn.zip.html" title="fn core::arch::riscv32::zip">zip</a><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `zbkb` only"><code>zbkb</code></span></dt><dd>Place upper/lower halves of the source register into odd/even bits of the destination
respectivley.</dd><dt><a class="fn" href="fn.zunpkd810.html" title="fn core::arch::riscv32::zunpkd810">zunpkd810</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack first and zeroth into two 16-bit unsigned halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.zunpkd820.html" title="fn core::arch::riscv32::zunpkd820">zunpkd820</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack second and zeroth into two 16-bit unsigned halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.zunpkd830.html" title="fn core::arch::riscv32::zunpkd830">zunpkd830</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack third and zeroth into two 16-bit unsigned halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.zunpkd831.html" title="fn core::arch::riscv32::zunpkd831">zunpkd831</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack third and first into two 16-bit unsigned halfwords in each 32-bit chunk</dd><dt><a class="fn" href="fn.zunpkd832.html" title="fn core::arch::riscv32::zunpkd832">zunpkd832</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Unpack third and second into two 16-bit unsigned halfwords in each 32-bit chunk</dd></dl></section></div></main></body></html>