<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 09.11-s084_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Wed May  7 08:37:28 2014</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Assign Statements Infomation Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>The assignment statements can impact CTS and IPO.
<P>
    <LI>You can use "setDoAssign" properly to slove the problem.
<P>
setDoAssign: Yes
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: edge_detect_DW_mult_uns_0<BR></TD>
    <TR>
    <TD>n354 = a[1]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: edge_detect_DW_mult_uns_1<BR></TD>
    <TR>
    <TD>n354 = a[1]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: hyst<BR></TD>
    <TR>
    <TD>out_pixel[7] = out_pixel[7]<BR></TD>
    <TR>
    <TD>out_pixel[6] = out_pixel[7]<BR></TD>
    <TR>
    <TD>out_pixel[5] = out_pixel[7]<BR></TD>
    <TR>
    <TD>out_pixel[4] = out_pixel[7]<BR></TD>
    <TR>
    <TD>out_pixel[3] = out_pixel[7]<BR></TD>
    <TR>
    <TD>out_pixel[2] = out_pixel[7]<BR></TD>
    <TR>
    <TD>out_pixel[1] = out_pixel[7]<BR></TD>
    <TR>
    <TD>out_pixel[0] = out_pixel[7]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: gradient_mag_angle_BITS11_PRECISION8<BR></TD>
    <TR>
    <TD>N13 = in_y[10]<BR></TD>
    <TR>
    <TD>N3 = in_x[10]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: gradient_weight_BITS11_0_DW01_add_2<BR></TD>
    <TR>
    <TD>B[0] = B[0]<BR></TD>
    <TR>
    <TD>SUM[0] = B[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: gradient_weight_BITS11_1_DW01_add_8<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>SUM[0] = A[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: gradient_weight_BITS11_2_DW01_add_8<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>SUM[0] = A[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: gradient_weight_BITS11_3_DW01_add_8<BR></TD>
    <TR>
    <TD>A[0] = A[0]<BR></TD>
    <TR>
    <TD>SUM[0] = A[0]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: anchor_controller<BR></TD>
    <TR>
    <TD>y_end[0] = height[0]<BR></TD>
    <TR>
    <TD>y_end[1] = height[1]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: flex_counter_NUM_CNT_BITS16_ZERO_RESET1_DW01_inc_5<BR></TD>
    <TR>
    <TD>n77 = A[0]<BR></TD>
    <TR>
    <TD>n75 = A[1]<BR></TD>
    <TR>
    <TD>n71 = A[2]<BR></TD>
    <TR>
    <TD>n68 = A[3]<BR></TD>
    <TR>
    <TD>n63 = A[4]<BR></TD>
    <TR>
    <TD>n59 = A[5]<BR></TD>
    <TR>
    <TD>n53 = A[6]<BR></TD>
    <TR>
    <TD>n49 = A[7]<BR></TD>
    <TR>
    <TD>n44 = A[8]<BR></TD>
    <TR>
    <TD>n40 = A[9]<BR></TD>
    <TR>
    <TD>n34 = A[10]<BR></TD>
    <TR>
    <TD>n30 = A[11]<BR></TD>
    <TR>
    <TD>n24 = A[12]<BR></TD>
    <TR>
    <TD>n20 = A[13]<BR></TD>
    <TR>
    <TD>n14 = A[14]<BR></TD>
    <TR>
    <TD>n8 = A[15]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: flex_counter_NUM_CNT_BITS16_ZERO_RESET1_DW01_inc_3<BR></TD>
    <TR>
    <TD>n76 = A[0]<BR></TD>
    <TR>
    <TD>n74 = A[1]<BR></TD>
    <TR>
    <TD>n70 = A[2]<BR></TD>
    <TR>
    <TD>n67 = A[3]<BR></TD>
    <TR>
    <TD>n62 = A[4]<BR></TD>
    <TR>
    <TD>n58 = A[5]<BR></TD>
    <TR>
    <TD>n52 = A[6]<BR></TD>
    <TR>
    <TD>n48 = A[7]<BR></TD>
    <TR>
    <TD>n43 = A[8]<BR></TD>
    <TR>
    <TD>n39 = A[9]<BR></TD>
    <TR>
    <TD>n33 = A[10]<BR></TD>
    <TR>
    <TD>n29 = A[11]<BR></TD>
    <TR>
    <TD>n23 = A[12]<BR></TD>
    <TR>
    <TD>n19 = A[13]<BR></TD>
    <TR>
    <TD>n13 = A[14]<BR></TD>
    <TR>
    <TD>n7 = A[15]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: mapped/edge_detect.v<BR></TD>
    <TR>
    <TD>Module Name: edge_detect<BR></TD>
    <TR>
    <TD>N164 = height[0]<BR></TD>
    <TR>
    <TD>N165 = height[1]<BR></TD>
    <TR>
    <TD>anchor_x[0] = N132<BR></TD>
    <TR>
    <TD>anchor_y[2] = N83<BR></TD>
    <TR>
    <TD>anchor_y[1] = N82<BR></TD>
    <TR>
    <TD>anchor_y[0] = N81<BR></TD>
</TABLE>
<P>

</BODY>
</HTML>
