INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
