PROJECT = de1_play

# Here the VHDL files for synthesis are defined. 
include ../../sim/de1_play/makefile.sources

SOURCE_FILES = $(SYN_SOURCE_FILES)

include ../makefile
