<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="x2amap" fid="5211" alias="x2amap" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1000" type="Error" text="The design contains DDR memory component that is not available in the targeted device package '$$s'."/>
	<msg uid="1001" type="Warning" level="2" text="For DELAYD component '$$s', the input DEL$$d is floating.  Connecting input to GND.\n"/>
	<msg uid="1002" type="Error" text="The output of PLLREFCS component '$$s' should drive the CLKI pin of single instance of PLL component."/>
	<msg uid="1003" type="Error" text="Dynamic Delay '$$s' is not supported for IREG '$$s'. Use Static Delay instead.\n"/>
	<msg uid="1004" type="Error" text="Dynamic Delay '$$s' is not supported for IDDRX1 '$$s'. Use Static Delay or use IDDRX2 or IDDRX4 modes instead.\n"/>
	<msg uid="1005" type="Error" text="Dynamic Delay '$$s' is not supported for IDDRDQSX1A component '$$s'.\n"/>
	<msg uid="1006" type="Error" text="Dynamic delay component '$$s' cannot be connected as driver of $$s pin of IDDR '$$s'. Drive needed to input data pin."/>
	<msg uid="1007" type="Error" text="Dynamic delay component '$$s' cannot drive component '$$s'.\n"/>
	<msg uid="1008" type="Error" text="Static delay component '$$s' cannot be connected as driver of $$s pin of register '$$s'. Drive needed to input data pin."/>
	<msg uid="1009" type="Error" text="Static delay component '$$s' cannot be connected as driver of $$s pin of input DDR '$$s'. Drive needed to input data pin."/>
	<msg uid="1010" type="Error" text="Static Delay '$$s' is not supported for IDDRDQSX1A component '$$s'.\n"/>
	<msg uid="1011" type="Error" text="Static delay component '$$s' cannot drive component '$$s'.\n"/>
	<msg uid="1012" type="Error" text="The LVDSOB component '$$s' output signal '$$s' can only drive a single output buffer. The signal cannot fanout to other logic.\n"/>
	<msg uid="1013" type="Error" text="The LVDSOB component '$$s' output signal '$$s' cannot drive component '$$s'. The LVDSOB component needs to drive an LVDS output buffer."/>
	<msg uid="1014" type="Error" text="X2A : Attempting to program input register in IDDR. \n"/>
	<msg uid="1015" type="Error" text="X2A : Attempting to program output register in ODDR. \n"/>
	<msg uid="1016" type="Error" text="Error(s) in PIO control signal(s). Check your design."/>
	<msg uid="1017" type="Error" text="$$s DDR '$$s' has incompatible $$s control with $$s DDR '$$s' of PIO '$$s'."/>
	<msg uid="1018" type="Error" text="$$s DDR '$$s' has incompatible $$s control with $$s Register/Latch '$$s' of PIO '$$s'."/>
	<msg uid="1019" type="Error" text="$$s DDR $$s is not uniquely connected to IO $$s."/>
	<msg uid="1020" type="Error" text="Cannot pack generic DDRs '$$s' and '$$s' in the same external PIO/PIC (port: $$s, iobuf: $$s)."/>
	<msg uid="1021" type="Error" text="Cannot pack memory and generic DDRs '$$s' and '$$s' in the same external PIO/PIC (port: $$s, iobuf: $$s)."/>
	<msg uid="1022" type="Error" text="Input register $$s cannot be packed into DDR only PIC site.\n"/>
	<msg uid="1023" type="Error" text="Output register $$s cannot be packed into DDR only PIC site.\n"/>
	<msg uid="1024" type="Warning" level="2" text="This device does not allow packing DDR and input register in same PIC component. Cannot pack register $$s in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1025" type="Warning" level="2" text="This device does not allow packing DDR and output register in same PIC component. Cannot pack register $$s in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1026" type="Warning" level="2" text="This device does not allow packing IDDR and tristate register in same PIC component. Cannot pack register $$s in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1027" type="Error" text="Cannot pack register '$$s' as tristate register with DDR in external PIO/PIC (port: $$s, iobuf: $$s)."/>
	<msg uid="1028" type="Error" text="Register '$$s' cannot be used as tristate register with ODDRDQS '$$s'. Use a TDDRA component as tristate."/>
	<msg uid="1029" type="Warning" level="2" text="$$s Cannot pack register as tristate register with DDR in external PIO/PIC (port: $$s, iobuf: $$s). Converting into internal PFU register."/>
	<msg uid="1030" type="Warning" level="2" text="Unknown DDR type.\n"/>
	<msg uid="1031" type="Error" text="DDR component $$s cannot be packed in any I/O logic block."/>
	<msg uid="1032" type="Error" text="The Dynamic Bank Controller BCLVDSO '$$s' is not driven by a signal connected to the LVDSENI port."/>
	<msg uid="1033" type="Warning" level="2" text="Invalid BANKID '$$d' on Dynamic Bank Controller BCLVDSO '$$s'. Using BANKID value of 0."/>
	<msg uid="1034" type="Error" text="More than one instance of Dynamic Bank Controller BCLVDSO instantiated ($$s, $$s). Only one can be used."/>
	<msg uid="1035" type="Warning" level="2" text="Non-output IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s'. LVDSOB is applicable for LVDS output buffer and will be ignored."/>
	<msg uid="1036" type="Warning" level="2" text="IO component '$$s' of IO_TYPE $$s is combined with instantiated power saving component LVDSOB '$$s'. LVDSOB is not applicable for IO_TYPE $$s and will be ignored."/>
	<msg uid="1037" type="Warning" level="2" text="IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' that has its control signal '$$s' tied to GND. LVDSOB is disabled in this case and will be ignored."/>
	<msg uid="1038" type="Warning" level="2" text="Output IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' that has an invalid BANKID '$$d'. Using BANKID value of 0."/>
	<msg uid="1039" type="Error" text="IO component '$$s' LVDS power saving usage is being attempted in 2 ways. One using instantiated LVDSOB '$$s', the other using bank controller BCLVDSO '$$s'. Use on of the ways to program the LVDS."/>
	<msg uid="1040" type="Error" text="IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' that is missing the control signal to port E."/>
	<msg uid="1041" type="Error" text="IO component '$$s' is combined with instantiated power saving component LVDSOB '$$s' with control signal '$$s' that causes conflict with bank controller '$$s' and its control signal '$$s'."/>
	<msg uid="1042" type="Warning" level="2" text="The Dynamic Bank Controller BCLVDSO '$$s' does not control any IOs. It will be removed."/>
	<msg uid="1043" type="Error" text="ECLKSYNC component '$$s' used for DDR ECLK is driven by IO '$$s'. The IO to ECLKSYNC connectivity has to be routed through an ECLKBRIDGECS component. ECLKBRIDGECS cannot be used with GDDRX2/GDDRX4 RX DDR interfaces.  ECLKBRIDGECS can only be used with GDDRX71 RX and all GDDRX2/4/71 TX DDR interfaces."/>
	<msg uid="1044" type="Error" text="DQSDLLC component '$$s' cannot drive more than 5 DLLDELC components"/>
	<msg uid="1045" type="Error" text="The $$s component '$$s' has signal '$$s' on DQSI pin driven by a non-PIO component '$$s'. DQSI pin should be driven by a PIO component. \n"/>
	<msg uid="1046" type="Error" text="The $$s component '$$s' is driven by DQS pad '$$s' that is connected to multiple DQSBUF components. The DQS pad can drive only a single $$s component via the DQSI port. \n"/>
	<msg uid="1047" type="Error" text="Only 1 DQSDLL can be used for memory implementation in the device. The design has DQSDLL components '$$s' and '$$s' used for memory implementation."/>
	<msg uid="1048" type="Error" text="The output pin DQSR90 of DQSBUF component '$$s' has incorrect connection to component '$$s' via signal '$$s'. The DQSR90 pin can only drive the DQSR90 pin of IDDRDQSX1A component."/>
	<msg uid="1049" type="Error" text="The output pin DQSW90 of DQSBUF component '$$s' has incorrect connection to component '$$s' via signal '$$s'. The DQSW90 pin can only drive the DQSW90 pin of either ODDRDQSX1A or TDDRA components."/>
	<msg uid="1050" type="Error" text="Cannot find component for ddrConnectivityCheckDriverOfPin."/>
	<msg uid="1051" type="Error" text="Input pin $$s of DDR component $$s for port $$s is not properly connected."/>
	<msg uid="1052" type="Error" text="Input pin $$s of DDR component $$s for port $$s is driven by component $$s($$s).  Expect a $$s component to drive this pin."/>
	<msg uid="1053" type="Error" text="Input pin $$s of DDR component $$s for port $$s is driven by pin $$s of component $$s($$s).  Expect pin $$s to be the driver."/>
	<msg uid="1054" type="Error" text="Input pin DDRCLKPOL of input DDR component '$$s' must use DDRCLKPOL from DQSBUFH component."/>
	<msg uid="1055" type="Error" text="The input pin DQSR90 of IDDR component '$$s' must use DQSR90 from DQSBUFH component to implement 90 degree phase shift during DDR memory read."/>
	<msg uid="1056" type="Error" text="The input pin DQSW90 of ODDR component '$$s' used for DM implementation must use DQSW90 from DQSBUFH component to implement 90 degree phase shift during DDR memory write."/>
	<msg uid="1057" type="Error" text="The ODDR component '$$s' used for DM implementation has DQSW90 pin tied to SCLK. The DQSW90 pin must be connected to DQSW90 of DQSBUFH component to implement 90 degree phase shift during DDR memory write."/>
	<msg uid="1058" type="Error" text="The input pin DQSW90 of ODDR component '$$s' used for DQ implementation must use DQSW90 from DQSBUFH component to implement 90 degree phase shift during DDR memory write."/>
	<msg uid="1059" type="Error" text="The input pin DQSW90 of TDDR component '$$s' used for DQ implementation must use DQSW90 from DQSBUFH component to implement 90 degree phase shift during DDR memory write."/>
	<msg uid="1060" type="Error" text="The ODDR component '$$s' used for DQS implementation must have the DQSW90 pin tied to SCLK to implement 0 degree phase shift during DQS implementation for memory write."/>
	<msg uid="1061" type="Error" text="The TDDRA component '$$s' has the DQSW90_INVERT property ENABLED for DQS implementation. The DQSW90 pin must be tied to SCLK to implement 0 degree phase shift during DQS implementation for memory write."/>
	<msg uid="1062" type="Error" text="The DQSW90_INVERT property of DQS TDDRA component '$$s' is not correctly set. The DQSW90_INVERT must be set to ENABLED."/>
	<msg uid="1063" type="Warning" level="2" text="The IDDR component '$$s' is part of GDDRX_RX.Aligned with PLL interface that has not been validated in the hardware. Use IPexpress to re-generate a compatible module."/>
	<msg uid="1064" type="Error" text="$$s component '$$s' must have clock signal driving ECLK port."/>
	<msg uid="1065" type="Error" text="$$s component '$$s' must have clock signal driving SCLK port."/>
	<msg uid="1066" type="Error" text="$$s component '$$s' ECLK signal '$$s' must be driven by ECLKSYNC component output ECLKO port, otherwise ECLK/SCLK domain crossing cannot be guaranteed."/>
	<msg uid="1067" type="Error" text="$$s component '$$s' SCLK signal '$$s' must be driven by CLKDIV component$$s output CDIVX port, otherwise ECLK/SCLK domain crossing cannot be guaranteed."/>
	<msg uid="1068" type="Error" text="$$s component '$$s' ECLK signal '$$s' needs to drive both $$s ECLK and CLKDIV component$$sCLKI ports to guarantee bus synchronization."/>
	<msg uid="1069" type="Error" text="$$s component '$$s' ALIGNWD signal '$$s' needs to drive both $$s ALIGNWD and CLKDIV component$$sALIGNWD ports to perform proper word alignment."/>
	<msg uid="1070" type="Error" text="$$s component '$$s' has ECLKBRIDGECS in its ECLK path. Component ECLKBRIDGECS can only be used in GDDRX71_RX and all GDDRX2/4/71_TX interfaces."/>
	<msg uid="1071" type="Error" text="Signal CLKI is missing in $$s '$$s'.\n"/>
	<msg uid="1072" type="Error" text="$$s '$$s' output clocks are missing.\n"/>
	<msg uid="1073" type="Error" text="The $$s component '$$s' clock input is connected to signal '$$s' that is driven by OSC component '$$s'. The OSC NOM_FREQ property value of '$$1.2f' has been converted to FREQUENCY preference on the OSC output (PLL clock input). The value of $$1.2fMHz is invalid PLL input frequency and needs to be a valid value of $$1.2f to $$1.2fMHz. Update NOM_FREQ of OSC to a compatible frequency value."/>
	<msg uid="1074" type="Error" text="$$s '$$s' has invalid input frequency FIN value ($$1.2f MHz). Valid values of FIN are $$1.2f to $$1.2f MHz."/>
	<msg uid="1075" type="Warning" level="2" text="Input frequency for $$s component '$$s' not specified. The $$s component should have the input frequency defined by the FREQUENCY preference. Using the default of $$1.2f Mhz in the absence of specified value.\n"/>
	<msg uid="1076" type="Error" text="$$s '$$s' has invalid CLKI divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1077" type="Error" text="$$s '$$s' has invalid CLKFB divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1078" type="Error" text="$$s '$$s' has invalid CLKOP divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1079" type="Error" text="$$s '$$s' has invalid CLKOS divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1080" type="Error" text="$$s '$$s' has invalid CLKOS2 divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1081" type="Error" text="$$s '$$s' has invalid CLKOS3 divider setting. Valid values are (1,2,3,...,$$d).\n"/>
	<msg uid="1082" type="Error" text="The CLKFB of $$s component '$$s' has feedback connection, but the FEEDBK_PATH property has a value of '$$s' that does not match connectivity."/>
	<msg uid="1083" type="Error" text="The CLKFB of $$s component '$$s' has feedback connection, but the FEEDBK_PATH property has a value of '$$s' that indicates in internal feedback setting."/>
	<msg uid="1084" type="Error" text="The CLKFB of $$s component '$$s' does not have feedback connection, but the FEEDBK_PATH property has a value of '$$s' that indicates user selected signal to be connected as feedback."/>
	<msg uid="1085" type="Warning" level="2" text="The $$s component '$$s' has a new signal '$$s' added as feedback from $$s port to CLKFB port based on FEEDBK_PATH property setting."/>
	<msg uid="1086" type="Error" text="$$s '$$s' has invalid CLKOP output frequency value ($$1.3f MHz). Valid values are $$1.3f to $$1.3f MHz."/>
	<msg uid="1087" type="Error" text="$$s '$$s' has invalid CLKOS output frequency value ($$1.3f MHz). Valid values are $$1.3f to $$1.3f MHz."/>
	<msg uid="1088" type="Error" text="$$s '$$s' has invalid CLKOS2 output frequency value ($$1.3f MHz). Valid values are $$1.3f to $$1.3f MHz."/>
	<msg uid="1089" type="Error" text="$$s '$$s' has invalid CLKOS3 output frequency value ($$1.3f MHz). Valid values are $$1.3f to $$1.3f MHz."/>
	<msg uid="1090" type="Error" text="$$s '$$s' has invalid CLKOP_CPHASE value $$d. Valid values are $$d to $$d."/>
	<msg uid="1091" type="Error" text="$$s '$$s' has invalid CLKOS_CPHASE value $$d. Valid values are $$d to $$d."/>
	<msg uid="1092" type="Error" text="$$s '$$s' has invalid CLKOS2_CPHASE value $$d. Valid values are $$d to $$d."/>
	<msg uid="1093" type="Error" text="$$s '$$s' has invalid CLKOS3_CPHASE value $$d. Valid values are $$d to $$d."/>
	<msg uid="1094" type="Error" text="$$s '$$s' has invalid LPF_RESISTOR value $$d. Valid values are $$d to $$d."/>
	<msg uid="1095" type="Error" text="$$s '$$s' has invalid ICP_CURRENT value $$d. Valid values are $$d to $$d."/>
	<msg uid="1096" type="Error" text="$$s '$$s' has invalid FRACN_DIV value $$d. Valid values are $$d to $$d."/>
	<msg uid="1097" type="Error" text="The $$s component '$$s' has port(s) connected for phase related operation. The following port(s) also need to be connected for phase related operations: $$s."/>
	<msg uid="1098" type="Error" text="The $$s component '$$s' has port(s) connected for power related operation. The following port(s) also need to be connected for power related operation: $$s."/>
	<msg uid="1099" type="Error" text="The $$s component '$$s' has STDBY port connected to VCC. This will keep the PLL in standby mode. Connect STDBY port to either GND or signal."/>
	<msg uid="1100" type="Error" text="The $$s component '$$s' has port(s) connected for wishbone related operation. The following port(s) also need to be connected for wishbone related operation: $$s."/>
	<msg uid="1101" type="Warning" level="2" text="The $$s component '$$s' has connection to EFB component, but the PLL_USE_WB property is DISABLED. The PLL to EFB connectivity bit will not be turned on."/>
	<msg uid="1102" type="Error" text="The CLKFB of $$s component '$$s' has feedback connection from $$s which is bypassed."/>
	<msg uid="1103" type="Error" text="The CLKFB of $$s component '$$s' has feedback connection from $$s which has its $$s bypassed."/>
	<msg uid="1104" type="Error" text="The PLL component '$$s' has the $$s component '$$s' incorrectly connected in the feedback path. The $$s component should be driven by CLKOP of the PLL.\n"/>
	<msg uid="1105" type="Error" text="Incorrect feedback connection in PLL component '$$s' that drives the IDDR component '$$s' configured as GDDRX71 interface. The PLL FEEDBK_PATH property value should be set to USERCLOCK and the CLKFBBUFA component must be used in the PLL feedback from CLKOP to CLKFB.\n "/>
	<msg uid="1106" type="Error" text="$$s '$$s' output CLKOP with $$d degree phase shift should not be used as the feedback signal (FEEDBK_PATH = $$s)."/>
	<msg uid="1107" type="Error" text="$$s '$$s' output CLKOS with $$d degree phase shift should not be used as the feedback signal (FEEDBK_PATH = $$s)."/>
	<msg uid="1108" type="Error" text="$$s '$$s' output CLKOS2 with $$d degree phase shift should not be used as the feedback signal (FEEDBK_PATH = $$s)."/>
	<msg uid="1109" type="Error" text="$$s '$$s' output CLKOS3 with $$d degree phase shift should not be used as the feedback signal (FEEDBK_PATH = $$s)."/>
	<msg uid="1110" type="Warning" text="$$s '$$s' cannot obtain FREQUENCY_PIN_$$s=$$1.3f when FREQUENCY_PIN_CLKI=$$1.3f, CLKI_DIV=$$d, CLKFB_DIV=$$d, $$s_DIV=$$d."/>

	</messages>
</messageFile>
