===== 506 DSM (MESI with Full-bit Vector Simulator Configuration =====
L1_SIZE:               8192
L1_ASSOC:              8
L1_BLOCKSIZE:          64
NUMBER OF PROCESSORS:  4
TRACE FILE:            canneal.04t.longTrace
===== Simulation results (Cache_0)      =====
01. number of reads:                              112661
02. number of read misses:                        9154
03. number of writes:                             11942
04. number of write misses:                       39
05. total miss rate:                              0.073778
06. number of writebacks:                         904
07. number of invalidations:                      2004
08. number of cache to cache transfers:           5455
===== Simulation results (Cache_1)      =====
01. number of reads:                              110830
02. number of read misses:                        8962
03. number of writes:                             11710
04. number of write misses:                       41
05. total miss rate:                              0.073470
06. number of writebacks:                         1090
07. number of invalidations:                      2025
08. number of cache to cache transfers:           1934
===== Simulation results (Cache_2)      =====
01. number of reads:                              114938
02. number of read misses:                        8964
03. number of writes:                             12383
04. number of write misses:                       42
05. total miss rate:                              0.070735
06. number of writebacks:                         1237
07. number of invalidations:                      1997
08. number of cache to cache transfers:           174
===== Simulation results (Cache_3)      =====
01. number of reads:                              113428
02. number of read misses:                        9058
03. number of writes:                             12108
04. number of write misses:                       39
05. total miss rate:                              0.072465
06. number of writebacks:                         1222
07. number of invalidations:                      2007
08. number of cache to cache transfers:           173
