/*
 * imx27regs.h - i.MX27 registers definition
 *
 * Copyright (C) 2008 armadeus systems
 * Derivated from pxaregs (c) Copyright 2002 by M&N Logistik-Loesungen Online GmbH
 * Author: Julien Boibessot
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2, or (at your option)
 * any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */

#include "definitions.h"

#define IMX_TYPE "i.MX27"

static struct reg_info regs[] =
{
// AIPI1
{ "PSR0", 0x10000000, 0, 0xffffffff, 'x', "Peripheral Size Register 0" },
{ "PSR1", 0x10000004, 0, 0xffffffff, 'x', "Peripheral Size Register 1" },
{ "PAR",  0x10000008, 0, 0xffffffff, 'x', "Peripheral Access Register" },
{ "AAOR", 0x1000000C, 0, 0xffffffff, 'x', "Atomic Access Only Register" },
// DMAC
{ "DCR",    0x10001000, 0, 0xffffffff, 'x', "DMA Control Register" },
{ "DISR",   0x10001004, 0, 0xffffffff, 'x', "DMA Interrupt Status Register" },
{ "DIMR",   0x10001008, 0, 0xffffffff, 'x', "DMA Interrupt Mask Register" },
{ "DBTOSR", 0x1000100C, 0, 0xffffffff, 'x', "DMA Burst Time-Out Status Register" },
{ "DRTOSR", 0x10001010, 0, 0xffffffff, 'x', "DMA Request Time-Out Status Register" },
{ "DSESR",  0x10001014, 0, 0xffffffff, 'x', "DMA Transfer Error Status Register" },
{ "DBOSR",  0x10001018, 0, 0xffffffff, 'x', "DMA Buffer Overflow Status Register" },
{ "DBTOCR", 0x1000101C, 0, 0xffffffff, 'x', "DMA Burst Time-Out Control Register" },
{ "WSRA",   0x10001040, 0, 0xffffffff, 'x', "W-Size Register A" },
{ "XSRA",   0x10001044, 0, 0xffffffff, 'x', "X-Size Register A" },
{ "YSRA",   0x10001048, 0, 0xffffffff, 'x', "Y-Size Register A" },
{ "WSRB",   0x1000104C, 0, 0xffffffff, 'x', "W-Size Register B" },
{ "XSRB",   0x10001050, 0, 0xffffffff, 'x', "X-Size Register B" },
{ "YSRB",   0x10001054, 0, 0xffffffff, 'x', "Y-Size Register B" },
{ "SAR0",   0x10001080, 0, 0xffffffff, 'x', "Channel 0 Source Address Register" },
{ "DAR0",   0x10001084, 0, 0xffffffff, 'x', "Channel 0 Destination Address Register" },
{ "CNTR0",  0x10001088, 0, 0xffffffff, 'x', "Channel 0 Count Register" },
{ "CCR0",   0x1000108C, 0, 0xffffffff, 'x', "Channel 0 Control Register" },
{ "RSSR0",  0x10001090, 0, 0xffffffff, 'x', "Channel 0 Request Source Select Register" },
{ "BLR0",   0x10001094, 0, 0xffffffff, 'x', "Channel 0 Burst Length Register" },
{ "RTOR0",  0x10001098, 0, 0xffffffff, 'x', "Channel 0 Request Time-Out Register" },
{ "BUCR0",  0x10001098, 0, 0xffffffff, 'x', "Channel 0 Bus Utilization Control Register" },
{ "CCNR0",  0x1000109C, 0, 0xffffffff, 'x', "Channel 0 Channel Counter Register" },
{ "SAR1",   0x100010C0, 0, 0xffffffff, 'x', "Channel 1 Source Address Register" },
{ "DAR1",   0x100010C4, 0, 0xffffffff, 'x', "Channel 1 Destination Address Register" },
{ "CNTR1",  0x100010C8, 0, 0xffffffff, 'x', "Channel 1 Count Register" },
{ "CCR1",   0x100010CC, 0, 0xffffffff, 'x', "Channel 1 Control Register" },
{ "RSSR1",  0x100010D0, 0, 0xffffffff, 'x', "Channel 1 Request Source Select Register" },
{ "BLR1",   0x100010D4, 0, 0xffffffff, 'x', "Channel 1 Burst Length Register" },
{ "RTOR1",  0x100010D8, 0, 0xffffffff, 'x', "Channel 1 Request Time-Out Register" },
{ "BUCR1",  0x100010D8, 0, 0xffffffff, 'x', "Channel 1 Bus Utilization Control Register" },
{ "CCNR1",  0x100010DC, 0, 0xffffffff, 'x', "Channel 1 Channel Counter Register" },
{ "SAR2",   0x10001100, 0, 0xffffffff, 'x', "Channel 2 Source Address Register" },
{ "DAR2",   0x10001104, 0, 0xffffffff, 'x', "Channel 2 Destination Address Register" },
{ "CNTR2",  0x10001108, 0, 0xffffffff, 'x', "Channel 2 Count Register" },
{ "CCR2",   0x1000110C, 0, 0xffffffff, 'x', "Channel 2 Control Register" },
{ "RSSR2",  0x10001110, 0, 0xffffffff, 'x', "Channel 2 Request Source Select Register" },
{ "BLR2",   0x10001114, 0, 0xffffffff, 'x', "Channel 2 Burst Length Register" },
{ "RTOR2",  0x10001118, 0, 0xffffffff, 'x', "Channel 2 Request Time-Out Register" },
{ "BUCR2",  0x10001118, 0, 0xffffffff, 'x', "Channel 2 Bus Utilization Control Register" },
{ "CCNR2",  0x1000111C, 0, 0xffffffff, 'x', "Channel 2 Channel Counter Register" },
{ "SAR3",   0x10001140, 0, 0xffffffff, 'x', "Channel 3 Source Address Register" },
{ "DAR3",   0x10001144, 0, 0xffffffff, 'x', "Channel 3 Destination Address Register" },
{ "CNTR3",  0x10001148, 0, 0xffffffff, 'x', "Channel 3 Count Register" },
{ "CCR3",   0x1000114C, 0, 0xffffffff, 'x', "Channel 3 Control Register" },
{ "RSSR3",  0x10001150, 0, 0xffffffff, 'x', "Channel 3 Request Source Select Register" },
{ "BLR3",   0x10001154, 0, 0xffffffff, 'x', "Channel 3 Burst Length Register" },
{ "RTOR3",  0x10001158, 0, 0xffffffff, 'x', "Channel 3 Request Time-Out Register" },
{ "BUCR3",  0x10001158, 0, 0xffffffff, 'x', "Channel 3 Bus Utilization Control Register" },
{ "CCNR3",  0x1000115C, 0, 0xffffffff, 'x', "Channel 3 Channel Counter Register" },
{ "SAR4",   0x10001180, 0, 0xffffffff, 'x', "Channel 4 Source Address Register" },
{ "DAR4",   0x10001184, 0, 0xffffffff, 'x', "Channel 4 Destination Address Register" },
{ "CNTR4",  0x10001188, 0, 0xffffffff, 'x', "Channel 4 Count Register" },
{ "CCR4",   0x1000118C, 0, 0xffffffff, 'x', "Channel 4 Control Register" },
{ "RSSR4",  0x10001190, 0, 0xffffffff, 'x', "Channel 4 Request Source Select Register" },
{ "BLR4",   0x10001194, 0, 0xffffffff, 'x', "Channel 4 Burst Length Register" },
{ "RTOR4",  0x10001198, 0, 0xffffffff, 'x', "Channel 4 Request Time-Out Register" },
{ "BUCR4",  0x10001198, 0, 0xffffffff, 'x', "Channel 4 Bus Utilization Control Register" },
{ "CCNR4",  0x1000119C, 0, 0xffffffff, 'x', "Channel 4 Channel Counter Register" },
{ "SAR5",   0x100011C0, 0, 0xffffffff, 'x', "Channel 5 Source Address Register" },
{ "DAR5",   0x100011C4, 0, 0xffffffff, 'x', "Channel 5 Destination Address Register" },
{ "CNTR5",  0x100011C8, 0, 0xffffffff, 'x', "Channel 5 Count Register" },
{ "CCR5",   0x100011CC, 0, 0xffffffff, 'x', "Channel 5 Control Register" },
{ "RSSR5",  0x100011D0, 0, 0xffffffff, 'x', "Channel 5 Request Source Select Register" },
{ "BLR5",   0x100011D4, 0, 0xffffffff, 'x', "Channel 5 Burst Length Register" },
{ "RTOR5",  0x100011D8, 0, 0xffffffff, 'x', "Channel 5 Request Time-Out Register" },
{ "BUCR5",  0x100011D8, 0, 0xffffffff, 'x', "Channel 5 Bus Utilization Control Register" },
{ "CCNR5",  0x100011DC, 0, 0xffffffff, 'x', "Channel 5 Channel Counter Register" },
{ "SAR6",   0x10001200, 0, 0xffffffff, 'x', "Channel 6 Source Address Register" },
{ "DAR6",   0x10001204, 0, 0xffffffff, 'x', "Channel 6 Destination Address Register" },
{ "CNTR6",  0x10001208, 0, 0xffffffff, 'x', "Channel 6 Count Register" },
{ "CCR6",   0x1000120C, 0, 0xffffffff, 'x', "Channel 6 Control Register" },
{ "RSSR6",  0x10001210, 0, 0xffffffff, 'x', "Channel 6 Request Source Select Register" },
{ "BLR6",   0x10001214, 0, 0xffffffff, 'x', "Channel 6 Burst Length Register" },
{ "RTOR6",  0x10001218, 0, 0xffffffff, 'x', "Channel 6 Request Time-Out Register" },
{ "BUCR6",  0x10001218, 0, 0xffffffff, 'x', "Channel 6 Bus Utilization Control Register" },
{ "CCNR6",  0x1000121C, 0, 0xffffffff, 'x', "Channel 6 Channel Counter Register" },
{ "SAR7",   0x10001240, 0, 0xffffffff, 'x', "Channel 7 Source Address Register" },
{ "DAR7",   0x10001244, 0, 0xffffffff, 'x', "Channel 7 Destination Address Register" },
{ "CNTR7",  0x10001248, 0, 0xffffffff, 'x', "Channel 7 Count Register" },
{ "CCR7",   0x1000124C, 0, 0xffffffff, 'x', "Channel 7 Control Register" },
{ "RSSR7",  0x10001250, 0, 0xffffffff, 'x', "Channel 7 Request Source Select Register" },
{ "BLR7",   0x10001254, 0, 0xffffffff, 'x', "Channel 7 Burst Length Register" },
{ "RTOR7",  0x10001258, 0, 0xffffffff, 'x', "Channel 7 Request Time-Out Register" },
{ "BUCR7",  0x10001258, 0, 0xffffffff, 'x', "Channel 7 Bus Utilization Control Register" },
{ "CCNR7",  0x1000125C, 0, 0xffffffff, 'x', "Channel 7 Channel Counter Register" },
{ "SAR8",   0x10001280, 0, 0xffffffff, 'x', "Channel 8 Source Address Register" },
{ "DAR8",   0x10001284, 0, 0xffffffff, 'x', "Channel 8 Destination Address Register" },
{ "CNTR8",  0x10001288, 0, 0xffffffff, 'x', "Channel 8 Count Register" },
{ "CCR8",   0x1000128C, 0, 0xffffffff, 'x', "Channel 8 Control Register" },
{ "RSSR8",  0x10001290, 0, 0xffffffff, 'x', "Channel 8 Request Source Select Register" },
{ "BLR8",   0x10001294, 0, 0xffffffff, 'x', "Channel 8 Burst Length Register" },
{ "RTOR8",  0x10001298, 0, 0xffffffff, 'x', "Channel 8 Request Time-Out Register" },
{ "BUCR8",  0x10001298, 0, 0xffffffff, 'x', "Channel 8 Bus Utilization Control Register" },
{ "CCNR8",  0x1000129C, 0, 0xffffffff, 'x', "Channel 8 Channel Counter Register" },
{ "SAR9",   0x100012C0, 0, 0xffffffff, 'x', "Channel 9 Source Address Register" },
{ "DAR9",   0x100012C4, 0, 0xffffffff, 'x', "Channel 9 Destination Address Register" },
{ "CNTR9",  0x100012C8, 0, 0xffffffff, 'x', "Channel 9 Count Register" },
{ "CCR9",   0x100012CC, 0, 0xffffffff, 'x', "Channel 9 Control Register" },
{ "RSSR9",  0x100012D0, 0, 0xffffffff, 'x', "Channel 9 Request Source Select Register" },
{ "BLR9",   0x100012D4, 0, 0xffffffff, 'x', "Channel 9 Burst Length Register" },
{ "RTOR9",  0x100012D8, 0, 0xffffffff, 'x', "Channel 9 Request Time-Out Register" },
{ "BUCR9",  0x100012D8, 0, 0xffffffff, 'x', "Channel 9 Bus Utilization Control Register" },
{ "CCNR9",  0x100012DC, 0, 0xffffffff, 'x', "Channel 9 Channel Counter Register" },
{ "SAR10",  0x10001300, 0, 0xffffffff, 'x', "Channel 10 Source Address Register" },
{ "DAR10",  0x10001304, 0, 0xffffffff, 'x', "Channel 10 Destination Address Register" },
{ "CNTR10", 0x10001308, 0, 0xffffffff, 'x', "Channel 10 Count Register" },
{ "CCR10",  0x1000130C, 0, 0xffffffff, 'x', "Channel 10 Control Register" },
{ "RSSR10", 0x10001310, 0, 0xffffffff, 'x', "Channel 10 Request Source Select Register" },
{ "BLR10",  0x10001314, 0, 0xffffffff, 'x', "Channel 10 Burst Length Register" },
{ "RTOR10", 0x10001318, 0, 0xffffffff, 'x', "Channel 10 Request Time-Out Register" },
{ "BUCR10", 0x10001318, 0, 0xffffffff, 'x', "Channel 10 Bus Utilization Control Register" },
{ "CCNR10", 0x1000131C, 0, 0xffffffff, 'x', "Channel 10 Channel Counter Register" },
{ "SAR11",  0x10001340, 0, 0xffffffff, 'x', "Channel 11 Source Address Register" },
{ "DAR11",  0x10001344, 0, 0xffffffff, 'x', "Channel 11 Destination Address Register" },
{ "CNTR11", 0x10001348, 0, 0xffffffff, 'x', "Channel 11 Count Register" },
{ "CCR11",  0x1000134C, 0, 0xffffffff, 'x', "Channel 11 Control Register" },
{ "RSSR11", 0x10001350, 0, 0xffffffff, 'x', "Channel 11 Request Source Select Register" },
{ "BLR11",  0x10001354, 0, 0xffffffff, 'x', "Channel 11 Burst Length Register" },
{ "RTOR11", 0x10001358, 0, 0xffffffff, 'x', "Channel 11 Request Time-Out Register" },
{ "BUCR11", 0x10001358, 0, 0xffffffff, 'x', "Channel 11 Bus Utilization Control Register" },
{ "CCNR11", 0x1000135C, 0, 0xffffffff, 'x', "Channel 11 Channel Counter Register" },
{ "SAR12",  0x10001380, 0, 0xffffffff, 'x', "Channel 12 Source Address Register" },
{ "DAR12",  0x10001384, 0, 0xffffffff, 'x', "Channel 12 Destination Address Register" },
{ "CNTR12", 0x10001388, 0, 0xffffffff, 'x', "Channel 12 Count Register" },
{ "CCR12",  0x1000138C, 0, 0xffffffff, 'x', "Channel 12 Control Register" },
{ "RSSR12", 0x10001390, 0, 0xffffffff, 'x', "Channel 12 Request Source Select Register" },
{ "BLR12",  0x10001394, 0, 0xffffffff, 'x', "Channel 12 Burst Length Register" },
{ "RTOR12", 0x10001398, 0, 0xffffffff, 'x', "Channel 12 Request Time-Out Register" },
{ "BUCR12", 0x10001398, 0, 0xffffffff, 'x', "Channel 12 Bus Utilization Control Register" },
{ "CCNR12", 0x1000139C, 0, 0xffffffff, 'x', "Channel 14 Channel Counter Register" },
{ "SAR13",  0x100013C0, 0, 0xffffffff, 'x', "Channel 13 Source Address Register" },
{ "DAR13",  0x100013C4, 0, 0xffffffff, 'x', "Channel 13 Destination Address Register" },
{ "CNTR13", 0x100013C8, 0, 0xffffffff, 'x', "Channel 13 Count Register" },
{ "CCR13",  0x100013CC, 0, 0xffffffff, 'x', "Channel 13 Control Register" },
{ "RSSR13", 0x100013D0, 0, 0xffffffff, 'x', "Channel 13 Request Source Select Register" },
{ "BLR13",  0x100013D4, 0, 0xffffffff, 'x', "Channel 13 Burst Length Register" },
{ "RTOR13", 0x100013D8, 0, 0xffffffff, 'x', "Channel 13 Request Time-Out Register" },
{ "BUCR13", 0x100013D8, 0, 0xffffffff, 'x', "Channel 13 Bus Utilization Control Register" },
{ "CCNR13", 0x100013DC, 0, 0xffffffff, 'x', "Channel 13 Channel Counter Register" },
{ "SAR14",  0x10001400, 0, 0xffffffff, 'x', "Channel 14 Source Address Register" },
{ "DAR14",  0x10001404, 0, 0xffffffff, 'x', "Channel 14 Destination Address Register" },
{ "CNTR14", 0x10001408, 0, 0xffffffff, 'x', "Channel 14 Count Register" },
{ "CCR14",  0x1000140C, 0, 0xffffffff, 'x', "Channel 14 Control Register" },
{ "RSSR14", 0x10001410, 0, 0xffffffff, 'x', "Channel 14 Request Source Select Register" },
{ "BLR14",  0x10001414, 0, 0xffffffff, 'x', "Channel 14 Burst Length Register" },
{ "RTOR14", 0x10001418, 0, 0xffffffff, 'x', "Channel 14 Request Time-Out Register" },
{ "BUCR14", 0x10001418, 0, 0xffffffff, 'x', "Channel 14 Bus Utilization Control Register" },
{ "CCNR14", 0x1000141C, 0, 0xffffffff, 'x', "Channel 14 Channel Counter Register" },
{ "SAR15",  0x10001440, 0, 0xffffffff, 'x', "Channel 15 Source Address Register" },
{ "DAR15",  0x10001444, 0, 0xffffffff, 'x', "Channel 15 Destination Address Register" },
{ "CNTR15", 0x10001448, 0, 0xffffffff, 'x', "Channel 15 Count Register" },
{ "CCR15",  0x1000144C, 0, 0xffffffff, 'x', "Channel 15 Control Register" },
{ "RSSR15", 0x10001450, 0, 0xffffffff, 'x', "Channel 15 Request Source Select Register" },
{ "BLR15",  0x10001454, 0, 0xffffffff, 'x', "Channel 15 Burst Length Register" },
{ "RTOR15", 0x10001458, 0, 0xffffffff, 'x', "Channel 15 Request Time-Out Register" },
{ "BUCR15", 0x10001458, 0, 0xffffffff, 'x', "Channel 15 Bus Utilization Control Register" },
{ "CCNR15", 0x1000145C, 0, 0xffffffff, 'x', "Channel 15 Channel Counter Register" },
{ "TCR",    0x10001480, 0, 0xffffffff, 'x', "Test Control Register" },
{ "TFIFOAR", 0x10001484, 0, 0xffffffff, 'x', "Test FIFO A Register" },
{ "TDIPR",   0x1000148C, 0, 0xffffffff, 'x', "Test DMA In Progress Register" },
{ "TFIFOBR", 0x10001490, 0, 0xffffffff, 'x', "Test FIFO B Register" },
{ "TDRR_L",  0x10001498, 0, 0xffffffff, 'x', "Low 32 DMA Request Register" },
{ "TDRR_H",  0x1000149C, 0, 0xffffffff, 'x', "High 32 DMA Request Register" },
// WDOG
{ "WCR",  0x10002000, 0, 0xffffffff, 'x', "Watchdog Control Register" },
{ "WSR",  0x10002002, 0, 0xffffffff, 'x', "Watchdog Service Register" },
{ "WRSR", 0x10002004, 0, 0xffffffff, 'x', "Watchdog Reset Status Register" },
// GPT1
{ "TCTL1",  0x10003000, 0, 0xffffffff, 'x', "GPT Control Register 1" },
{ "TPRER1", 0x10003004, 0, 0xffffffff, 'x', "GPT Prescaler Register 1" },
{ "TCMP1",  0x10003008, 0, 0xffffffff, 'x', "GPT Compare Register 1" },
{ "TCR1",   0x1000300C, 0, 0xffffffff, 'x', "GPT Capture Register 1" },
{ "TCN1",   0x10003010, 0, 0xffffffff, 'x', "GPT Counter Register 1" },
{ "TSTAT1", 0x10003014, 0, 0xffffffff, 'x', "GPT Status Register 1" },
// GPT2
{ "TCTL2",  0x10004000, 0, 0xffffffff, 'x', "GPT Control Register 2" },
{ "TPRER2", 0x10004004, 0, 0xffffffff, 'x', "GPT Prescaler Register 2" },
{ "TCMP2",  0x10004008, 0, 0xffffffff, 'x', "GPT Compare Register 2" },
{ "TCR2",   0x1000400C, 0, 0xffffffff, 'x', "GPT Capture Register 2" },
{ "TCN2",   0x10004010, 0, 0xffffffff, 'x', "GPT Counter Register 2" },
{ "TSTAT2", 0x10004014, 0, 0xffffffff, 'x', "GPT Status Register 2" },
// GPT3
{ "TCTL3",  0x10005000, 0, 0xffffffff, 'x', "GPT Control Register 3" },
{ "TPRER3", 0x10005004, 0, 0xffffffff, 'x', "GPT Prescaler Register 3" },
{ "TCMP3",  0x10005008, 0, 0xffffffff, 'x', "GPT Compare Register 3" },
{ "TCR3",   0x1000500C, 0, 0xffffffff, 'x', "GPT Capture Register 3" },
{ "TCN3",   0x10005010, 0, 0xffffffff, 'x', "GPT Counter Register 3" },
{ "TSTAT3", 0x10005014, 0, 0xffffffff, 'x', "GPT Status Register 3" },
// PWM
{ "PWMCR",  0x10006000, 0, 0xffffffff, 'x', "PWM Control Register" },
{ "PWMSR",  0x10006004, 0, 0xffffffff, 'x', "PWM Status Register" },
{ "PWMIR",  0x10006008, 0, 0xffffffff, 'x', "PWM Interrupt Register" },
{ "PWMSAR", 0x1000600C, 0, 0xffffffff, 'x', "PWM Sample Register" },
{ "PWMPR",  0x10006010, 0, 0xffffffff, 'x', "PWM Period Register" },
{ "PWMCNR", 0x10006014, 0, 0xffffffff, 'x', "PWM Counter Register" },
// RTC
{ "HOURMIN",  0x10007000, 0, 0xffffffff, 'x', "RTC Hours and Minutes Counter Register" },
{ "SECONDS",  0x10007004, 0, 0xffffffff, 'x', "RTC Seconds Counter Register" },
{ "ALRM_HM",  0x10007008, 0, 0xffffffff, 'x', "RTC Hours and Minutes Alarm Register" },
{ "ALRM_SEC", 0x1000700C, 0, 0xffffffff, 'x', "RTC Seconds Alarm Register" },
{ "RCCTL",    0x10007010, 0, 0xffffffff, 'x', "RTC Control Register" },
{ "RTCISR",   0x10007014, 0, 0xffffffff, 'x', "RTC Interrupt Status Register" },
{ "RTCIENR",  0x10007018, 0, 0xffffffff, 'x', "RTC Interrupt Enable Register" },
{ "STPWCH",   0x1000701C, 0, 0xffffffff, 'x', "Stopwatch Minutes Register" },
{ "DAYR",     0x10007020, 0, 0xffffffff, 'x', "RTC Days Counter Register" },
{ "DAYALARM", 0x10007024, 0, 0xffffffff, 'x', "RTC Day Alarm Register" },
// KPP
{ "KPCR", 0x10008000, 0, 0xffffffff, 'x', "Keypad Control Register" },
{ "KPSR", 0x10008002, 0, 0xffffffff, 'x', "Keypad Status Register" },
{ "KDDR", 0x10008004, 0, 0xffffffff, 'x', "Keypad Data Direction Register" },
{ "KPDR", 0x10008006, 0, 0xffffffff, 'x', "Keypad Data Register" },
// O-Wire
{ "CONTROL",      0x10009000, 0, 0xffffffff, 'x', "1-Wire Control Register" },
{ "TIME_DIVIDER", 0x10009002, 0, 0xffffffff, 'x', "1-Wire Time Divider Register" },
{ "RESET",        0x10009004, 0, 0xffffffff, 'x', "1-Wire Reset Register" },
// UART1
{ "UXRD_1",  0x1000A000, 0, 0xffffffff, 'x', "UART1 Receiver Register" },
{ "UTXD_1",  0x1000A040, 0, 0xffffffff, 'x', "UART1 Transmitter Register" },
{ "UCR1_1",  0x1000A080, 0, 0xffffffff, 'x', "UART1 Control Register" },
{ "UCR2_1",  0x1000A084, 0, 0xffffffff, 'x', "UART1 Control Register 2" },
{ "UCR3_1",  0x1000A088, 0, 0xffffffff, 'x', "UART1 Control Register 3" },
{ "UCR4_1",  0x1000A08C, 0, 0xffffffff, 'x', "UART1 Control Register 4" },
{ "UFCR_1",  0x1000A090, 0, 0xffffffff, 'x', "UART1 FIFO Control Register" },
{ "USR1_1",  0x1000A094, 0, 0xffffffff, 'x', "UART1 Status Register 1" },
{ "USR2_1",  0x1000A098, 0, 0xffffffff, 'x', "UART1 Status Register 2" },
{ "UESC_1",  0x1000A09C, 0, 0xffffffff, 'x', "UART1 Escape Character Register" },
{ "UTIM_1",  0x1000A0A0, 0, 0xffffffff, 'x', "UART1 Escape Timer Register" },
{ "UBIR_1",  0x1000A0A4, 0, 0xffffffff, 'x', "UART1 BRM Incremental Register" },
{ "UBMR_1",  0x1000A0A8, 0, 0xffffffff, 'x', "UART1 BRM Modulator Register" },
{ "UBRC_1",  0x1000A0AC, 0, 0xffffffff, 'x', "UART1 Baud Rate Count Register" },
{ "ONEMS_1", 0x1000A0B0, 0, 0xffffffff, 'x', "UART1 One Millisecond Register" },
{ "UTS_1",   0x1000A0B4, 0, 0xffffffff, 'x', "UART1 Test Register 1" },
// UART2
{ "UXRD_2",  0x1000B000, 0, 0xffffffff, 'x', "UART2 Receiver Register" },
{ "UTXD_2",  0x1000B040, 0, 0xffffffff, 'x', "UART2 Transmitter Register" },
{ "UCR1_2",  0x1000B080, 0, 0xffffffff, 'x', "UART2 Control Register" },
{ "UCR2_2",  0x1000B084, 0, 0xffffffff, 'x', "UART2 Control Register 2" },
{ "UCR3_2",  0x1000B088, 0, 0xffffffff, 'x', "UART2 Control Register 3" },
{ "UCR4_2",  0x1000B08C, 0, 0xffffffff, 'x', "UART2 Control Register 4" },
{ "UFCR_2",  0x1000B090, 0, 0xffffffff, 'x', "UART2 FIFO Control Register" },
{ "USR1_2",  0x1000B094, 0, 0xffffffff, 'x', "UART2 Status Register 1" },
{ "USR2_2",  0x1000B098, 0, 0xffffffff, 'x', "UART2 Status Register 2" },
{ "UESC_2",  0x1000B09C, 0, 0xffffffff, 'x', "UART2 Escape Character Register" },
{ "UTIM_2",  0x1000B0A0, 0, 0xffffffff, 'x', "UART2 Escape Timer Register" },
{ "UBIR_2",  0x1000B0A4, 0, 0xffffffff, 'x', "UART2 BRM Incremental Register" },
{ "UBMR_2",  0x1000B0A8, 0, 0xffffffff, 'x', "UART2 BRM Modulator Register" },
{ "UBRC_2",  0x1000B0AC, 0, 0xffffffff, 'x', "UART2 Baud Rate Count Register" },
{ "ONEMS_2", 0x1000B0B0, 0, 0xffffffff, 'x', "UART2 One Millisecond Register" },
{ "UTS_2",   0x1000B0B4, 0, 0xffffffff, 'x', "UART2 Test Register 1" },
// UART3
{ "UXRD_3",  0x1000C000, 0, 0xffffffff, 'x', "UART3 Receiver Register" },
{ "UTXD_3",  0x1000C040, 0, 0xffffffff, 'x', "UART3 Transmitter Register" },
{ "UCR1_3",  0x1000C080, 0, 0xffffffff, 'x', "UART3 Control Register" },
{ "UCR2_3",  0x1000C084, 0, 0xffffffff, 'x', "UART3 Control Register 2" },
{ "UCR3_3",  0x1000C088, 0, 0xffffffff, 'x', "UART3 Control Register 3" },
{ "UCR4_3",  0x1000C08C, 0, 0xffffffff, 'x', "UART3 Control Register 4" },
{ "UFCR_3",  0x1000C090, 0, 0xffffffff, 'x', "UART3 FIFO Control Register" },
{ "USR1_3",  0x1000C094, 0, 0xffffffff, 'x', "UART3 Status Register 1" },
{ "USR2_3",  0x1000C098, 0, 0xffffffff, 'x', "UART3 Status Register 2" },
{ "UESC_3",  0x1000C09C, 0, 0xffffffff, 'x', "UART3 Escape Character Register" },
{ "UTIM_3",  0x1000C0A0, 0, 0xffffffff, 'x', "UART3 Escape Timer Register" },
{ "UBIR_3",  0x1000C0A4, 0, 0xffffffff, 'x', "UART3 BRM Incremental Register" },
{ "UBMR_3",  0x1000C0A8, 0, 0xffffffff, 'x', "UART3 BRM Modulator Register" },
{ "UBRC_3",  0x1000C0AC, 0, 0xffffffff, 'x', "UART3 Baud Rate Count Register" },
{ "ONEMS_3", 0x1000C0B0, 0, 0xffffffff, 'x', "UART3 One Millisecond Register" },
{ "UTS_3",   0x1000C0B4, 0, 0xffffffff, 'x', "UART3 Test Register 1" },
// UART4
{ "UXRD_4",  0x1000D000, 0, 0xffffffff, 'x', "UART4 Receiver Register" },
{ "UTXD_4",  0x1000D040, 0, 0xffffffff, 'x', "UART4 Transmitter Register" },
{ "UCR1_4",  0x1000D080, 0, 0xffffffff, 'x', "UART4 Control Register" },
{ "UCR2_4",  0x1000D084, 0, 0xffffffff, 'x', "UART4 Control Register 2" },
{ "UCR3_4",  0x1000D088, 0, 0xffffffff, 'x', "UART4 Control Register 3" },
{ "UCR4_4",  0x1000D08C, 0, 0xffffffff, 'x', "UART4 Control Register 4" },
{ "UFCR_4",  0x1000D090, 0, 0xffffffff, 'x', "UART4 FIFO Control Register" },
{ "USR1_4",  0x1000D094, 0, 0xffffffff, 'x', "UART4 Status Register 1" },
{ "USR2_4",  0x1000D098, 0, 0xffffffff, 'x', "UART4 Status Register 2" },
{ "UESC_4",  0x1000D09C, 0, 0xffffffff, 'x', "UART4 Escape Character Register" },
{ "UTIM_4",  0x1000D0A0, 0, 0xffffffff, 'x', "UART4 Escape Timer Register" },
{ "UBIR_4",  0x1000D0A4, 0, 0xffffffff, 'x', "UART4 BRM Incremental Register" },
{ "UBMR_4",  0x1000D0A8, 0, 0xffffffff, 'x', "UART4 BRM Modulator Register" },
{ "UBRC_4",  0x1000D0AC, 0, 0xffffffff, 'x', "UART4 Baud Rate Count Register" },
{ "ONEMS_4", 0x1000D0B0, 0, 0xffffffff, 'x', "UART4 One Millisecond Register" },
{ "UTS_4",   0x1000D0B4, 0, 0xffffffff, 'x', "UART4 Test Register 1" },
// CSPI1
{ "RXDATA1",      0x1000E000, 0, 0xffffffff, 'x', "Receive Data Register 1" },
{ "TXDATA1",      0x1000E004, 0, 0xffffffff, 'x', "Transmit Data Register 1" },
{ "CONTROL_REG1", 0x1000E008, 0, 0xffffffff, 'x', "CSPI Control Register 1" },
{ "INT_REG1",     0x1000E00C, 0, 0xffffffff, 'x', "Interrupt Control/Status Register 1" },
{ "TEST_REG",     0x1000E010, 0, 0xffffffff, 'x', "CSPI Test Register 1" },
{ "PERIOD1",      0x1000E014, 0, 0xffffffff, 'x', "CSPI Sample Period Control Register 1" },
{ "CSPI_DMA1",    0x1000E018, 0, 0xffffffff, 'x', "CSPI DMA Register 1" },
{ "CSPI_RESET1",  0x1000E01C, 0, 0xffffffff, 'x', "CSPI 1 Soft Reset Register" },
// CSPI2
{ "RXDATA2",      0x1000F000, 0, 0xffffffff, 'x', "Receive Data Register 2" },
{ "TXDATA2",      0x1000F004, 0, 0xffffffff, 'x', "Transmit Data Register 2" },
{ "CONTROL_REG2", 0x1000F008, 0, 0xffffffff, 'x', "CSPI Control Register 2" },
{ "INT_REG2",     0x1000F00C, 0, 0xffffffff, 'x', "Interrupt Control/Status Register 2" },
{ "TEST_REG",     0x1000F010, 0, 0xffffffff, 'x', "2 CSPI Test Register 2" },
{ "PERIOD2",      0x1000F014, 0, 0xffffffff, 'x', "CSPI Sample Period Control Register 2" },
{ "CSPI_DMA2",    0x1000F018, 0, 0xffffffff, 'x', "CSPI DMA Register 2" },
{ "CSPI_RESET2",  0x1000F01C, 0, 0xffffffff, 'x', "CSPI 2 Soft Reset Register" },
// SSI1
{ "STX0_1",    0x10010000, 0, 0xffffffff, 'x', "SSI_1 Transmit Data Register 0" },
{ "STX1_1",    0x10010004, 0, 0xffffffff, 'x', "SSI_1 Transmit Data Register 1" },
{ "SRX0_1",    0x10010008, 0, 0xffffffff, 'x', "SSI_1 Receive Data Register 0" },
{ "SRX1_1",    0x1001000C, 0, 0xffffffff, 'x', "SSI_1 Receive Data Register 1" },
{ "SCR_1",     0x10010010, 0, 0xffffffff, 'x', "SSI_1 Control Register" },
{ "SISR_1",    0x10010014, 0, 0xffffffff, 'x', "SSI_1 Interrupt Status Register" },
{ "SIER_1",    0x10010018, 0, 0xffffffff, 'x', "SSI_1 Interrupt Enable Register" },
{ "STCR_1",    0x1001001C, 0, 0xffffffff, 'x', "SSI_1 Transmit Configuration Register" },
{ "SRCR_1",    0x10010020, 0, 0xffffffff, 'x', "SSI_1 Receive Configuration Register" },
{ "STCCR_1",   0x10010024, 0, 0xffffffff, 'x', "SSI_1 Transmit Clock Control Register" },
{ "SRCCR_1",   0x10010028, 0, 0xffffffff, 'x', "SSI_1 Receive Clock Control Register" },
{ "SFCSR_1",   0x1001002C, 0, 0xffffffff, 'x', "SSI_1 FIFO Control/Status Register" },
{ "STR_1",     0x10010030, 0, 0xffffffff, 'x', "SSI_1 Test Register" },
{ "SOR_1",     0x10010034, 0, 0xffffffff, 'x', "SSI_1 Option Register" },
{ "SACNT_1",   0x10010038, 0, 0xffffffff, 'x', "SSI_1 AC97 Control Register" },
{ "SACADD_1",  0x1001003C, 0, 0xffffffff, 'x', "SSI_1 AC97 Command Address Register" },
{ "SACDAT_1",  0x10010040, 0, 0xffffffff, 'x', "SSI_1 AC97 Command Data Register" },
{ "SATAG_1",   0x10010044, 0, 0xffffffff, 'x', "SSI_1 AC97 Tag Register" },
{ "STMSK_1",   0x10010048, 0, 0xffffffff, 'x', "SSI_1 Transmit Time Slot Mask Register" },
{ "SRMSK_1",   0x1001004C, 0, 0xffffffff, 'x', "SSI_1 Receive Time Slot Mask Register" },
{ "SACCST_1",  0x10010050, 0, 0xffffffff, 'x', "SSI_1 AC97 Channel Status Register" },
{ "SACCEN_1",  0x10010054, 0, 0xffffffff, 'x', "SSI_1 AC97 Channel Enable Register" },
{ "SACCDIS_1", 0x10010058, 0, 0xffffffff, 'x', "SSI_1 AC97 Channel Disable Register" },
// SSI2
{ "STX0_2",    0x10011000, 0, 0xffffffff, 'x', "SSI_2 Transmit Data Register 0" },
{ "STX1_2",    0x10011004, 0, 0xffffffff, 'x', "SSI_2 Transmit Data Register 1" },
{ "SRX0_2",    0x10011008, 0, 0xffffffff, 'x', "SSI_2 Receive Data Register 0" },
{ "SRX1_2",    0x1001100C, 0, 0xffffffff, 'x', "SSI_2 Receive Data Register 1" },
{ "SCR_2",     0x10011010, 0, 0xffffffff, 'x', "SSI_2 Control Register" },
{ "SISR_2",    0x10011014, 0, 0xffffffff, 'x', "SSI_2 Interrupt Status Register" },
{ "SIER_2",    0x10011018, 0, 0xffffffff, 'x', "SSI_2 Interrupt Enable Register" },
{ "STCR_2",    0x1001101C, 0, 0xffffffff, 'x', "SSI_2 Transmit Configuration Register" },
{ "SRCR_2",    0x10011020, 0, 0xffffffff, 'x', "SSI_2 Receive Configuration Register" },
{ "STCCR_2",   0x10011024, 0, 0xffffffff, 'x', "SSI_2 Transmit Clock Control Register" },
{ "SRCCR_2",   0x10011028, 0, 0xffffffff, 'x', "SSI_2 Receive Clock Control Register" },
{ "SFCSR_2",   0x1001102C, 0, 0xffffffff, 'x', "SSI_2 FIFO Control/Status Register" },
{ "STR_2",     0x10011030, 0, 0xffffffff, 'x', "SSI_2 Test Register" },
{ "SOR_2",     0x10011034, 0, 0xffffffff, 'x', "SSI_2 Option Register" },
{ "SACNT_2",   0x10011038, 0, 0xffffffff, 'x', "SSI_2 AC97 Control Register" },
{ "SACADD_2",  0x1001103C, 0, 0xffffffff, 'x', "SSI_2 AC97 Command Address Register" },
{ "SACDAT_2",  0x10011040, 0, 0xffffffff, 'x', "SSI_2 AC97 Command Data Register" },
{ "SATAG_2",   0x10011044, 0, 0xffffffff, 'x', "SSI_2 AC97 Tag Register" },
{ "STMSK_2",   0x10011048, 0, 0xffffffff, 'x', "SSI_2 Transmit Time Slot Mask Register" },
{ "SRMSK_2",   0x1001104C, 0, 0xffffffff, 'x', "SSI_2 Receive Time Slot Mask Register" },
{ "SACCST_2",  0x10011050, 0, 0xffffffff, 'x', "SSI_2 AC97 Channel Status Register" },
{ "SACCEN_2",  0x10011054, 0, 0xffffffff, 'x', "SSI_2 AC97 Channel Enable Register" },
{ "SACCDIS_2", 0x10011058, 0, 0xffffffff, 'x', "SSI_2 AC97 Channel Disable Register" },
// I2C1
{ "IADR", 0x10012000, 0, 0xffffffff, 'x', "I2C Address Register" },
{ "IFDR", 0x10012004, 0, 0xffffffff, 'x', "I2C Frequency Divider Register" },
{ "I2CR", 0x10012008, 0, 0xffffffff, 'x', "I2C Control Register" },
{ "I2SR", 0x1001200C, 0, 0xffffffff, 'x', "I2C Status Register" },
{ "I2DR", 0x10012010, 0, 0xffffffff, 'x', "I2C Data I/O Register" },
// SDHC1
{ "STR_STP_CLK1",   0x10013000, 0, 0xffffffff, 'x', "MMC/SD1 Clock Control Register" },
{ "STATUS1",        0x10013004, 0, 0xffffffff, 'x', "(Read Only) MMC/SD1 Status Register" },
{ "STATUS1_CARD_INSERTION",    0x10013004, 31, 1, 'x', "1 = Card insertion (detected with DAT[3])" },
{ "STATUS1_CARD_REMOVAL",      0x10013004, 30, 1, 'x', "1 = Card removal (detected with DAT[3])" },
{ "STATUS1_YBUF_EMPTY",        0x10013004, 29, 1, 'x', "1 = empty" },
{ "STATUS1_XBUF_EMPTY",        0x10013004, 28, 1, 'x', "1 = empty" },
{ "STATUS1_YBUF_FULL",         0x10013004, 27, 1, 'x', "1 = full" },
{ "STATUS1_XBUF_FULL",         0x10013004, 26, 1, 'x', "1 = full" },
{ "STATUS1_BUF_UND_RUN",       0x10013004, 25, 1, 'x', "0 = no underrun" },
{ "STATUS1_BUF_OVFL",          0x10013004, 24, 1, 'x', "0 = no overflow" },
{ "STATUS1_SDIO_INT_ACTIVE",   0x10013004, 14, 1, 'x', "1 = Interrupt detected via SDIO card bus" },
{ "STATUS1_END_CMD_RESP",      0x10013004, 13, 1, 'x', "1 = Command transmitted successfully (response received)" },
{ "STATUS1_WRITE_OP_DONE",     0x10013004, 12, 1, 'x', "1 = Write operation complete" },
{ "STATUS1_READ_OP_DONE",      0x10013004, 11, 1, 'x', "1 = Data transfer complete" },
{ "STATUS1_WR_CRC_ERROR_CODE", 0x10013004,  9, 3, 'x', "00 = No transmission error, CRC status is 010 (positive)" },
{ "STATUS1_CARD_BUS_CLK_RUN",  0x10013004,  8, 1, 'x', "1 = MMC/SD clock is running" },
{ "STATUS1_BUF_READ_READY",    0x10013004,  7, 1, 'x', "1 = Buffer is full" },
{ "STATUS1_BUF_WRITE_READY",   0x10013004,  6, 1, 'x', "1 = Buffer is empty" },
{ "STATUS1_RESP_CRC_ERR",      0x10013004,  5, 1, 'x', "1 = Response CRC error occurred" },
{ "STATUS1_READ_CRC_ERR",      0x10013004,  3, 1, 'x', "1 = CRC read error occurred" },
{ "STATUS1_WRITE_CRC_ERR",     0x10013004,  2, 1, 'x', "1 = CRC write error occurred" },
{ "STATUS1_TIME_OUT_RESP",     0x10013004,  1, 1, 'x', "1 = Time-out response error occurred" },
{ "STATUS1_TIME_OUT_READ",     0x10013004,  0, 1, 'x', "1 = Time-out read data error occurred" },
{ "CLK_RATE1",      0x10013008, 0, 0xffffffff, 'x', "MMC/SD1 Clock Rate Register" },
{ "CMD_DAT_CONT1",  0x1001300C, 0, 0xffffffff, 'x', "MMC/SD1 Command and Data Control Register" },
{ "RES_TO1",        0x10013010, 0, 0xffffffff, 'x', "MMC/SD1 Response Time Out Register" },
{ "READ_TO1",       0x10013014, 0, 0xffffffff, 'x', "MMC/SD1 Read Time Out Register" },
{ "BLK_LEN1",       0x10013018, 0, 0xffffffff, 'x', "MMC/SD1 Block Length Register" },
{ "NOB1",           0x1001301C, 0, 0xffffffff, 'x', "MMC/SD1 Number of Block Register" },
{ "REV_NO1",        0x10013020, 0, 0xffffffff, 'x', "MMC/SD1 Revision Number Register" },
{ "INT_CNTR1",                       0x10013024, 0, 0xffffffff, 'x', "MMC/SD1 Interrupt Control Register" },
{ "INT_CNTR1_SDIO_INT_WKP_EN",       0x10013024, 18, 1, 'x', "1 = Enable SDIO card interrupt as wake-up event" },
{ "INT_CNTR1_CARD_INSERTION_WKP_EN", 0x10013024, 17, 1, 'x', "1 = Enable card insertion as wake-up event" },
{ "INT_CNTR1_CARD_REMOVAL_WKP_EN",   0x10013024, 16, 1, 'x', "1 = Enable card removal as wake-up event" },
{ "INT_CNTR1_CARD_INSERTION_EN",     0x10013024, 15, 1, 'x', "1 = Card insertion interrupt enabled" },
{ "INT_CNTR1_CARD_REMOVAL_EN",       0x10013024, 14, 1, 'x', "1 = Card removal interrupt enabled" },
{ "INT_CNTR1_SDIO_INT_EN",           0x10013024, 13, 1, 'x', "1 = SDIO interrupt enabled" },
{ "INT_CNTR1_DAT0_EN",               0x10013024, 12, 1, 'x', "Set it to 0 in 1-bit mode" },
{ "INT_CNTR1_BUF_READ_EN",           0x10013024,  4, 1, 'x', "1 = Buffer read ready interrupt enabled" },
{ "INT_CNTR1_BUF_WRITE_EN",          0x10013024,  3, 1, 'x', "1 = Buffer write ready interrupt enabled" },
{ "INT_CNTR1_END_CMD_RES",           0x10013024,  2, 1, 'x', "1 = End command response interrupt enabled" },
{ "INT_CNTR1_WRITE_OP_DONE",         0x10013024,  1, 1, 'x', "1 = Write operation done interrupt enabled" },
{ "INT_CNTR1_READ_OP_DONE",          0x10013024,  0, 1, 'x', "1 = Read operation done interrupt enabled" },
{ "CMD1",           0x10013028, 0, 0xffffffff, 'x', "MMC/SD1 Command Number Register" },
{ "ARG1",           0x1001302C, 0, 0xffffffff, 'x', "MMC/SD1 CMD Argument Register" },
{ "RES_FIFO1",      0x10013034, 0, 0xffffffff, 'x', "(Read Only) MMC/SD1 Response FIFO Register" },
{ "BUFFER_ACCESS1", 0x10013038, 0, 0xffffffff, 'x', "MMC/SD1 Buffer Access Register" },
// SDHC2
{ "STR_STP_CLK2",   0x10014000, 0, 0xffffffff, 'x', "MMC/SD2 Clock Control Register" },
{ "STATUS2",        0x10014004, 0, 0xffffffff, 'x', "(Read Only) MMC/SD2 Status Register" },
{ "CLK_RATE2",      0x10014008, 0, 0xffffffff, 'x', "MMC/SD2 Clock Rate Register" },
{ "CMD_DAT_CONT2",  0x1001400C, 0, 0xffffffff, 'x', "MMC/SD2 Command and Data Control Register" },
{ "RES_TO2",        0x10014010, 0, 0xffffffff, 'x', "MMC/SD2 Response Time Out Register" },
{ "READ_TO2",       0x10014014, 0, 0xffffffff, 'x', "MMC/SD2 Read Time Out Register" },
{ "BLK_LEN2",       0x10014018, 0, 0xffffffff, 'x', "MMC/SD2 Block Length Register" },
{ "NOB2",           0x1001401C, 0, 0xffffffff, 'x', "MMC/SD2 Number of Block Register" },
{ "REV_NO2",        0x10014020, 0, 0xffffffff, 'x', "MMC/SD2 Revision Number Register" },
{ "INT_CNTR2",      0x10014024, 0, 0xffffffff, 'x', "MMC/SD2 Interrupt Control Register" },
{ "CMD2",           0x10014028, 0, 0xffffffff, 'x', "MMC/SD2 Command Number Register" },
{ "ARG2",           0x1001402C, 0, 0xffffffff, 'x', "MMC/SD2 CMD Argument Register" },
{ "RES_FIFO2",      0x10014034, 0, 0xffffffff, 'x', "(Read Only) MMC/SD2 Response FIFO Register" },
{ "BUFFER_ACCESS2", 0x10014038, 0, 0xffffffff, 'x', "MMC/SD2 Buffer Access Register" },
// GPIO
{ "PTA_DDIR",    0x10015000, 0, 0xffffffff, 'x', "Data Direction Register, Port A" },
{ "PTA_OCR1",    0x10015004, 0, 0xffffffff, 'x', "Output Configuration Register 1 (OCR1), Port" },
{ "PTA_OCR2",    0x10015008, 0, 0xffffffff, 'x', "Output Configuration Register 2 (OCR2), Port" },
{ "PTA_ICONFA1", 0x1001500C, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA1), Port" },
{ "PTA_ICONFA2", 0x10015010, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA2), Port" },
{ "PTA_ICONFB1", 0x10015014, 0, 0xffffffff, 'x', "Input Configuration Register B1 (ICONFB1), Port" },
{ "PTA_ICONFB2", 0x10015018, 0, 0xffffffff, 'x', "Input Configuration Register B2 (ICONFB2), Port" },
{ "PTA_DR",      0x1001501c, 0, 0xffffffff, 'x', "Data Register, Port A" },
{ "PTA_GIUS",    0x10015020, 0, 0xffffffff, 'x', "GPIO In Use Register, Port A" },
{ "PTA_SSR",     0x10015024, 0, 0xffffffff, 'x', "Sample Status Register, Port A" },
{ "PTA_ICR1",    0x10015028, 0, 0xffffffff, 'x', "Interrupt Configuration Register 1, Port A" },
{ "PTA_ICR2",    0x1001502C, 0, 0xffffffff, 'x', "Interrupt Configuration Register 2, Port A" },
{ "PTA_IMR",     0x10015030, 0, 0xffffffff, 'x', "Interrupt Mask Register, Port A" },
{ "PTA_ISR",     0x10015034, 0, 0xffffffff, 'x', "Interrupt Status Register, Port A" },
{ "PTA_GPR",     0x10015038, 0, 0xffffffff, 'x', "General Purpose Register, Port A" },
{ "PTA_SWR",     0x1001503c, 0, 0xffffffff, 'x', "Software Reset Register, Port A" },
{ "PTA_PUEN",    0x10015040, 0, 0xffffffff, 'x', "Pull_up Enable Register, Port A" },
{ "PTB_DDIR",    0x10015100, 0, 0xffffffff, 'x', "Data Direction Register, Port B" },
{ "PTB_OCR1",    0x10015104, 0, 0xffffffff, 'x', "Output Configuration Register 1 (OCR1), Port" },
{ "PTB_OCR2",    0x10015108, 0, 0xffffffff, 'x', "Output Configuration Register 2 (OCR2), Port" },
{ "PTB_ICONFA1", 0x1001510c, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA1), Port" },
{ "PTB_ICONFA2", 0x10015110, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA2), Port" },
{ "PTB_ICONFB1", 0x10015114, 0, 0xffffffff, 'x', "Input Configuration Register B1 (ICONFB1), Port" },
{ "PTB_ICONFB2", 0x10015118, 0, 0xffffffff, 'x', "Input Configuration Register B2 (ICONFB2), Port" },
{ "PTB_DR",      0x1001511c, 0, 0xffffffff, 'x', "Data Register, Port B" },
{ "PTB_GIUS",    0x10015120, 0, 0xffffffff, 'x', "GPIO In Use Register, Port B" },
{ "PTB_SSR",     0x10015124, 0, 0xffffffff, 'x', "Sample Status Register, Port B" },
{ "PTB_ICR1",    0x10015128, 0, 0xffffffff, 'x', "Interrupt Configuration Register 1, Port B" },
{ "PTB_ICR2",    0x1001512C, 0, 0xffffffff, 'x', "Interrupt Configuration Register 2, Port B" },
{ "PTB_IMR",     0x10015130, 0, 0xffffffff, 'x', "Interrupt Mask Register, Port B" },
{ "PTB_ISR",     0x10015134, 0, 0xffffffff, 'x', "Interrupt Status Register, Port B" },
{ "PTB_GPR",     0x10015138, 0, 0xffffffff, 'x', "General Purpose Register, Port B" },
{ "PTB_SWR",     0x1001513c, 0, 0xffffffff, 'x', "Software Reset Register, Port B" },
{ "PTB_PUEN",    0x10015140, 0, 0xffffffff, 'x', "Pull_up Enable Register, Port B" },
{ "PTC_DDIR",    0x10015200, 0, 0xffffffff, 'x', "Data Direction Register, Port C" },
{ "PTC_OCR1",    0x10015204, 0, 0xffffffff, 'x', "Output Configuration Register 1 (OCR1), Port" },
{ "PTC_OCR2",    0x10015208, 0, 0xffffffff, 'x', "Output Configuration Register 2 (OCR2), Port" },
{ "PTC_ICONFA1", 0x1001520c, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA1), Port" },
{ "PTC_ICONFA2", 0x10015210, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA2), Port" },
{ "PTC_ICONFB1", 0x10015214, 0, 0xffffffff, 'x', "Input Configuration Register B1 (ICONFB1), Port" },
{ "PTC_ICONFB2", 0x10015218, 0, 0xffffffff, 'x', "Input Configuration Register B2 (ICONFB2), Port" },
{ "PTC_DR",      0x1001521C, 0, 0xffffffff, 'x', "Data Register, Port C" },
{ "PTC_GIUS",    0x10015220, 0, 0xffffffff, 'x', "GPIO In Use Register, Port C" },
{ "PTC_SSR",     0x10015224, 0, 0xffffffff, 'x', "Sample Status Register, Port C" },
{ "PTC_ICR1",    0x10015228, 0, 0xffffffff, 'x', "Interrupt Configuration Register 1, Port C" },
{ "PTC_ICR2",    0x1001522C, 0, 0xffffffff, 'x', "Interrupt Configuration Register 2, Port C" },
{ "PTC_IMR",     0x10015230, 0, 0xffffffff, 'x', "Interrupt Mask Register, Port C" },
{ "PTC_ISR",     0x10015234, 0, 0xffffffff, 'x', "Interrupt Status Register, Port C" },
{ "PTC_GPR",     0x10015238, 0, 0xffffffff, 'x', "General Purpose Register, Port C" },
{ "PTC_SWR",     0x1001523c, 0, 0xffffffff, 'x', "Software Reset Register, Port C" },
{ "PTC_PUEN",    0x10015240, 0, 0xffffffff, 'x', "Pull_up Enable Register, Port C" },
{ "PTD_DDIR",    0x10015300, 0, 0xffffffff, 'x', "Data Direction Register, Port D" },
{ "PTD_OCR1",    0x10015304, 0, 0xffffffff, 'x', "Output Configuration Register 1 (OCR1), Port" },
{ "PTD_OCR2",    0x10015308, 0, 0xffffffff, 'x', "Output Configuration Register 2 (OCR2), Port" },
{ "PTD_ICONFA1", 0x1001530c, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA1), Port" },
{ "PTD_ICONFA2", 0x10015310, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA2), Port" },
{ "PTD_ICONFB1", 0x10015314, 0, 0xffffffff, 'x', "Input Configuration Register B1 (ICONFB1), Port" },
{ "PTD_ICONFB2", 0x10015318, 0, 0xffffffff, 'x', "Input Configuration Register B2 (ICONFB2), Port" },
{ "PTD_DR",      0x1001531c, 0, 0xffffffff, 'x', "Data Register, Port D" },
{ "PTD_GIUS",    0x10015320, 0, 0xffffffff, 'x', "GPIO In Use Register, Port D" },
{ "PTD_SSR",     0x10015324, 0, 0xffffffff, 'x', "Sample Status Register, Port D" },
{ "PTD_ICR1",    0x10015328, 0, 0xffffffff, 'x', "Interrupt Configuration Register 1, Port D" },
{ "PTD_ICR2",    0x1001532C, 0, 0xffffffff, 'x', "Interrupt Configuration Register 2, Port D" },
{ "PTD_IMR",     0x10015330, 0, 0xffffffff, 'x', "Interrupt Mask Register, Port D" },
{ "PTD_ISR",     0x10015334, 0, 0xffffffff, 'x', "Interrupt Status Register, Port D" },
{ "PTD_GPR",     0x10015338, 0, 0xffffffff, 'x', "General Purpose Register, Port D" },
{ "PTD_SWR",     0x1001533c, 0, 0xffffffff, 'x', "Software Reset Register, Port D" },
{ "PTD_PUEN",    0x10015340, 0, 0xffffffff, 'x', "Pull_up Enable Register, Port D" },
{ "PTE_DDIR",    0x10015400, 0, 0xffffffff, 'x', "Data Direction Register, Port E" },
{ "PTE_OCR1",    0x10015404, 0, 0xffffffff, 'x', "Output Configuration Register 1 (OCR1), Port" },
{ "PTE_OCR2",    0x10015408, 0, 0xffffffff, 'x', "Output Configuration Register 2 (OCR2), Port" },
{ "PTE_ICONFA1", 0x1001540c, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA1), Port" },
{ "PTE_ICONFA2", 0x10015410, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA2), Port" },
{ "PTE_ICONFB1", 0x10015414, 0, 0xffffffff, 'x', "Input Configuration Register B1 (ICONFB1), Port" },
{ "PTE_ICONFB2", 0x10015418, 0, 0xffffffff, 'x', "Input Configuration Register B2 (ICONFB2), Port" },
{ "PTE_DR",      0x1001541c, 0, 0xffffffff, 'x', "Data Register, Port E" },
{ "PTE_GIUS",    0x10015420, 0, 0xffffffff, 'x', "GPIO In Use Register, Port E" },
{ "PTE_SSR",     0x10015424, 0, 0xffffffff, 'x', "Sample Status Register, Port E" },
{ "PTE_ICR1",    0x10015428, 0, 0xffffffff, 'x', "Interrupt Configuration Register 1, Port E" },
{ "PTE_ICR2",    0x1001542C, 0, 0xffffffff, 'x', "Interrupt Configuration Register 2, Port E" },
{ "PTE_IMR",     0x10015430, 0, 0xffffffff, 'x', "Interrupt Mask Register, Port E" },
{ "PTE_ISR",     0x10015434, 0, 0xffffffff, 'x', "Interrupt Status Register, Port E" },
{ "PTE_GPR",     0x10015438, 0, 0xffffffff, 'x', "General Purpose Register, Port E" },
{ "PTE_SWR",     0x1001543c, 0, 0xffffffff, 'x', "Software Reset Register, Port E" },
{ "PTE_PUEN",    0x10015440, 0, 0xffffffff, 'x', "Pull_up Enable Register, Port E" },
{ "PTF_DDIR",    0x10015500, 0, 0xffffffff, 'x', "Data Direction Register, Port F" },
{ "PTF_OCR1",    0x10015504, 0, 0xffffffff, 'x', "Output Configuration Register 1 (OCR1), Port" },
{ "PTF_OCR2",    0x10015508, 0, 0xffffffff, 'x', "Output Configuration Register 2 (OCR2), Port" },
{ "PTF_ICONFA1", 0x1001550C, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA1), Port" },
{ "PTF_ICONFA2", 0x10015510, 0, 0xffffffff, 'x', "Input Configuration Register A1 (ICONFA2), Port" },
{ "PTF_ICONFB1", 0x10015514, 0, 0xffffffff, 'x', "Input Configuration Register B1 (ICONFB1), Port" },
{ "PTF_ICONFB2", 0x10015518, 0, 0xffffffff, 'x', "Input Configuration Register B2 (ICONFB2), Port" },
{ "PTF_DR",      0x1001551c, 0, 0xffffffff, 'x', "Data Register, Port F" },
{ "PTF_GIUS",    0x10015520, 0, 0xffffffff, 'x', "GPIO In Use Register, Port F" },
{ "PTF_SSR",     0x10015524, 0, 0xffffffff, 'x', "Sample Status Register, Port F" },
{ "PTF_ICR1",    0x10015528, 0, 0xffffffff, 'x', "Interrupt Configuration Register 1, Port F" },
{ "PTF_ICR2",    0x1001552C, 0, 0xffffffff, 'x', "Interrupt Configuration Register 2, Port F" },
{ "PTF_IMR",     0x10015530, 0, 0xffffffff, 'x', "Interrupt Mask Register, Port F" },
{ "PTF_ISR",     0x10015534, 0, 0xffffffff, 'x', "Interrupt Status Register, Port F" },
{ "PTF_GPR",     0x10015538, 0, 0xffffffff, 'x', "General Purpose Register, Port F" },
{ "PTF_SWR",     0x1001553c, 0, 0xffffffff, 'x', "Software Reset Register, Port F" },
{ "PTF_PUEN",    0x10015540, 0, 0xffffffff, 'x', "Pull_up Enable Register, Port F" },
{ "PMASK",       0x10015600, 0, 0xffffffff, 'x', "GPIO Port Interrupt Mask" },
// AUDMUX
{ "HPCR1", 0x10016000, 0, 0xffffffff, 'x', "Host Port Configuration Register 1" },
{ "HPCR2", 0x10016004, 0, 0xffffffff, 'x', "Host Port Configuration Register 2" },
{ "HPCR3", 0x10016008, 0, 0xffffffff, 'x', "Host Port Configuration Register 3" },
{ "PPCR1", 0x10016010, 0, 0xffffffff, 'x', "Peripheral Port Configuration Register 1" },
{ "PPCR2", 0x10016014, 0, 0xffffffff, 'x', "Peripheral Port Configuration Register 2" },
{ "PPCR3", 0x1001601C, 0, 0xffffffff, 'x', "Peripheral Port Configuration Register 3" },
// CSPI3
{ "RXDATA3",      0x10017000, 0, 0xffffffff, 'x', "Receive Data Register 3" },
{ "TXDATA3",      0x10017004, 0, 0xffffffff, 'x', "Transmit Data Register 3" },
{ "CONTROL_REG3", 0x10017008, 0, 0xffffffff, 'x', "CSPI Control Register 3" },
{ "INT_REG3",     0x1001700C, 0, 0xffffffff, 'x', "Interrupt Control/Status Register 3" },
{ "TEST_REG3",    0x10017010, 0, 0xffffffff, 'x', "CSPI Test Register 3" },
{ "PERIOD3",      0x10017014, 0, 0xffffffff, 'x', "CSPI Sample Period Control Register 3" },
{ "CSPI_DMA3",    0x10017018, 0, 0xffffffff, 'x', "CSPI DMA Register 3" },
{ "CSPI_RESET3",  0x1001701C, 0, 0xffffffff, 'x', "CSPI Soft Reset Register 3" },
// MSHC
{ "COMMAND_REG", 0x10018000, 0, 0xffffffff, 'x', "MSHC Command Register" },
{ "DATA_REG",    0x10018008, 0, 0xffffffff, 'x', "MSHC Data Register" },
{ "STATUS_REG",  0x10018010, 0, 0xffffffff, 'x', "MSHC Status Register" },
{ "SYSTEM_REG",  0x10018018, 0, 0xffffffff, 'x', "MSHC System Register" },
// GPT4
{ "TCTL4",  0x10019000, 0, 0xffffffff, 'x', "GPT Control Register 4" },
{ "TPRER4", 0x10019004, 0, 0xffffffff, 'x', "GPT Prescaler Register 4" },
{ "TCMP4",  0x10019008, 0, 0xffffffff, 'x', "GPT Compare Register 4" },
{ "TCR4",   0x1001900C, 0, 0xffffffff, 'x', "GPT Capture Register 4" },
{ "TCN4",   0x10019010, 0, 0xffffffff, 'x', "GPT Counter Register 4" },
{ "TSTAT4", 0x10019014, 0, 0xffffffff, 'x', "GPT Status Register 4" },
// GPT5
{ "TCTL5",  0x1001A000, 0, 0xffffffff, 'x', "GPT Control Register 5" },
{ "TPRER5", 0x1001A004, 0, 0xffffffff, 'x', "GPT Prescaler Register 5" },
{ "TCMP5",  0x1001A008, 0, 0xffffffff, 'x', "GPT Compare Register 5" },
{ "TCR5",   0x1001A00C, 0, 0xffffffff, 'x', "GPT Capture Register 5" },
{ "TCN5",   0x1001A010, 0, 0xffffffff, 'x', "GPT Counter Register 5" },
{ "TSTAT5", 0x1001A014, 0, 0xffffffff, 'x', "GPT Status Register 5" },
// UART5
{ "UXRD_5",  0x1001B000, 0, 0xffffffff, 'x', "UART5 Receiver Register" },
{ "UTXD_5",  0x1001B040, 0, 0xffffffff, 'x', "UART5 Transmitter Register" },
{ "UCR1_5",  0x1001B080, 0, 0xffffffff, 'x', "UART5 Control Register" },
{ "UCR2_5",  0x1001B084, 0, 0xffffffff, 'x', "UART5 Control Register 2" },
{ "UCR3_5",  0x1001B088, 0, 0xffffffff, 'x', "UART5 Control Register 3" },
{ "UCR4_5",  0x1001B08C, 0, 0xffffffff, 'x', "UART5 Control Register 4" },
{ "UFCR_5",  0x1001B090, 0, 0xffffffff, 'x', "UART5 FIFO Control Register" },
{ "USR1_5",  0x1001B094, 0, 0xffffffff, 'x', "UART5 Status Register 1" },
{ "USR2_5",  0x1001B098, 0, 0xffffffff, 'x', "UART5 Status Register 2" },
{ "UESC_5",  0x1001B09C, 0, 0xffffffff, 'x', "UART5 Escape Character Register" },
{ "UTIM_5",  0x1001B0A0, 0, 0xffffffff, 'x', "UART5 Escape Timer Register" },
{ "UBIR_5",  0x1001B0A4, 0, 0xffffffff, 'x', "UART5 BRM Incremental Register" },
{ "UBMR_5",  0x1001B0A8, 0, 0xffffffff, 'x', "UART5 BRM Modulator Register" },
{ "UBRC_5",  0x1001B0AC, 0, 0xffffffff, 'x', "UART5 Baud Rate Count Register" },
{ "ONEMS_5", 0x1001B0B0, 0, 0xffffffff, 'x', "UART5 One Millisecond Register" },
{ "UTS_5",   0x1001B0B4, 0, 0xffffffff, 'x', "UART5 Test Register 1" },
// UART6
{ "UXRD_6",  0x1001C000, 0, 0xffffffff, 'x', "UART6 Receiver Register" },
{ "UTXD_6",  0x1001C040, 0, 0xffffffff, 'x', "UART6 Transmitter Register" },
{ "UCR1_6",  0x1001C080, 0, 0xffffffff, 'x', "UART6 Control Register" },
{ "UCR2_6",  0x1001C084, 0, 0xffffffff, 'x', "UART6 Control Register 2" },
{ "UCR3_6",  0x1001C088, 0, 0xffffffff, 'x', "UART6 Control Register 3" },
{ "UCR4_6",  0x1001C08C, 0, 0xffffffff, 'x', "UART6 Control Register 4" },
{ "UFCR_6",  0x1001C090, 0, 0xffffffff, 'x', "UART6 FIFO Control Register" },
{ "USR1_6",  0x1001C094, 0, 0xffffffff, 'x', "UART6 Status Register 1" },
{ "USR2_6",  0x1001C098, 0, 0xffffffff, 'x', "UART6 Status Register 2" },
{ "UESC_6",  0x1001C09C, 0, 0xffffffff, 'x', "UART6 Escape Character Register" },
{ "UTIM_6",  0x1001C0A0, 0, 0xffffffff, 'x', "UART6 Escape Timer Register" },
{ "UBIR_6",  0x1001C0A4, 0, 0xffffffff, 'x', "UART6 BRM Incremental Register" },
{ "UBMR_6",  0x1001C0A8, 0, 0xffffffff, 'x', "UART6 BRM Modulator Register" },
{ "UBRC_6",  0x1001C0AC, 0, 0xffffffff, 'x', "UART6 Baud Rate Count Register" },
{ "ONEMS_6", 0x1001C0B0, 0, 0xffffffff, 'x', "UART6 One Millisecond Register" },
{ "UTS_6",   0x1001C0B4, 0, 0xffffffff, 'x', "UART6 Test Register 1" },
// I2C2
{ "IADR", 0x1001D000, 0, 0xffffffff, 'x', "I2C Address Register" },
{ "IFDR", 0x1001D004, 0, 0xffffffff, 'x', "I2C Frequency Divider Register" },
{ "I2CR", 0x1001D008, 0, 0xffffffff, 'x', "I2C Control Register" },
{ "I2SR", 0x1001D00C, 0, 0xffffffff, 'x', "I2C Status Register" },
{ "I2DR", 0x1001D010, 0, 0xffffffff, 'x', "I2C Data I/O Register" },
// SDHC3
{ "STR_STP_CLK3",   0x1001E000, 0, 0xffffffff, 'x', "MMC/SD3 Clock Control Register" },
{ "STATUS3",        0x1001E004, 0, 0xffffffff, 'x', "(Read Only) MMC/SD3 Status Register" },
{ "CLK_RATE3",      0x1001E008, 0, 0xffffffff, 'x', "MMC/SD3 Clock Rate Register" },
{ "CMD_DAT_CONT3",  0x1001E00C, 0, 0xffffffff, 'x', "MMC/SD3 Command and Data Control Register" },
{ "RES_TO3",        0x1001E010, 0, 0xffffffff, 'x', "MMC/SD3 Response Time Out Register" },
{ "READ_TO3",       0x1001E014, 0, 0xffffffff, 'x', "MMC/SD3 Read Time Out Register" },
{ "BLK_LEN3",       0x1001E018, 0, 0xffffffff, 'x', "MMC/SD3 Block Length Register" },
{ "NOB3",           0x1001E01C, 0, 0xffffffff, 'x', "MMC/SD3 Number of Block Register" },
{ "REV_NO3",        0x1001E020, 0, 0xffffffff, 'x', "MMC/SD3 Revision Number Register" },
{ "INT_CNTR3",      0x1001E024, 0, 0xffffffff, 'x', "MMC/SD3 Interrupt Control Register" },
{ "CMD3",           0x1001E028, 0, 0xffffffff, 'x', "MMC/SD3 Command Number Register" },
{ "ARG3",           0x1001E02C, 0, 0xffffffff, 'x', "MMC/SD3 CMD Argument Register" },
{ "RES_FIFO3",      0x1001E034, 0, 0xffffffff, 'x', "(Read Only) MMC/SD3 Response FIFO Register" },
{ "BUFFER_ACCESS3", 0x1001E038, 0, 0xffffffff, 'x', "MMC/SD3 Buffer Access Register" },
// GPT6
{ "TCTL6",  0x1001F000, 0, 0xffffffff, 'x', "GPT Control Register 6" },
{ "TPRER6", 0x1001F004, 0, 0xffffffff, 'x', "GPT Prescaler Register 6" },
{ "TCMP6",  0x1001F008, 0, 0xffffffff, 'x', "GPT Compare Register 6" },
{ "TCR6",   0x1001F00C, 0, 0xffffffff, 'x', "GPT Capture Register 6" },
{ "TCN6",   0x1001F010, 0, 0xffffffff, 'x', "GPT Counter Register 6" },
{ "TSTAT6", 0x1001F014, 0, 0xffffffff, 'x', "GPT Status Register 6" },
// AIPI2
{ "PSR0", 0x10020000, 0, 0xffffffff, 'x', "Peripheral Size Register0" },
{ "PSR1", 0x10020004, 0, 0xffffffff, 'x', "Peripheral Size Register1" },
{ "PAR",  0x10020008, 0, 0xffffffff, 'x', "Peripheral Access Register" },
{ "AAOR", 0x1002000C, 0, 0xffffffff, 'x', "Atomic Access Only Register" },
// LCDC
{ "LSSAR",   0x10021000, 0, 0xffffffff, 'x', "LCDC Screen Start Address Register" },
{ "LSR",     0x10021004, 0, 0xffffffff, 'x', "LCDC Size Register" },
{ "LVPWR",   0x10021008, 0, 0xffffffff, 'x', "LCDC Virtual Page Width Register" },
{ "LCPR",    0x1002100C, 0, 0xffffffff, 'x', "LCDC Cursor Position Register" },
{ "LCWHBR",  0x10021010, 0, 0xffffffff, 'x', "LCDC Cursor Width Height and Blink" },
{ "LCCMR",   0x10021014, 0, 0xffffffff, 'x', "LCDC Color Cursor Mapping Register" },
{ "LPCR",    0x10021018, 0, 0xffffffff, 'x', "LCDC Panel Configuration Register" },
{ "LHCR",    0x1002101C, 0, 0xffffffff, 'x', "LCDC Horizontal Configuration Register" },
{ "LVCR",    0x10021020, 0, 0xffffffff, 'x', "LCDC Vertical Configuration Register" },
{ "LPOR",    0x10021024, 0, 0xffffffff, 'x', "LCDC Panning Offset Register" },
{ "LSCR",    0x10021028, 0, 0xffffffff, 'x', "LCDC Sharp Configuration Register" },
{ "LPCCR",   0x1002102C, 0, 0xffffffff, 'x', "LCDC PWM Contrast Control Register" },
{ "LDCR",    0x10021030, 0, 0xffffffff, 'x', "LCDC DMA Control Register" },
{ "LRMCR",   0x10021034, 0, 0xffffffff, 'x', "LCDC Refresh Mode Control Register" },
{ "LICR",    0x10021038, 0, 0xffffffff, 'x', "LCDC Interrupt Configuration Register" },
{ "LIER",    0x1002103C, 0, 0xffffffff, 'x', "LCDC Interrupt Enable Register" },
{ "LISR",    0x10021040, 0, 0xffffffff, 'x', "LCDC Interrupt Status Register" },
{ "LGWSAR",  0x10021050, 0, 0xffffffff, 'x', "LCDC Graphic Window Start Address Register" },
{ "LGWSR",   0x10021054, 0, 0xffffffff, 'x', "LCDC Graphic Window Size Register" },
{ "LGWVPWR", 0x10021058, 0, 0xffffffff, 'x', "LCDC Graphic Window Virtual Page Width" },
{ "LGWPOR",  0x1002105C, 0, 0xffffffff, 'x', "LCDC Graphic Window Panning Offset Register" },
{ "LGWPR",   0x10021060, 0, 0xffffffff, 'x', "LCDC Graphic Window Position Register" },
{ "LGWCR",   0x10021064, 0, 0xffffffff, 'x', "LCDC Graphic Window Control Register" },
{ "LGWDCR",  0x10021068, 0, 0xffffffff, 'x', "LCDC Graphic Window DMA Control Register" },
{ "LAUSCR",  0x10021080, 0, 0xffffffff, 'x', "LCDC Aus mode Control Register" },
{ "LAUSCCR", 0x10021084, 0, 0xffffffff, 'x', "LCDC Aus mode Cursor Control Register" },
// SLCD Controller
{ "DATA_BASE_ADDR",  0x10022000, 0, 0xffffffff, 'x', "SLCD Data Base Address Register" },
{ "DATA_BUFF_SIZE",  0x10022004, 0, 0xffffffff, 'x', "SLCD Data Buffer Size Register" },
{ "CMD_BASE_ADDR",   0x10022008, 0, 0xffffffff, 'x', "SLCD Command Buffer Base Address Register" },
{ "CMD_BUFF_SIZE",   0x1002200C, 0, 0xffffffff, 'x', "SLCD Command Buffer Size Register" },
{ "CMD_STR_SIZE",    0x10022010, 0, 0xffffffff, 'x', "SLCD Command String Size Register" },
{ "FIFO_CONFIG",     0x10022014, 0, 0xffffffff, 'x', "SLCD FIFO Configuration Register" },
{ "LCD_CONFIG",      0x10022018, 0, 0xffffffff, 'x', "SLCD Configuration Register" },
{ "LCD_XFER_CONFIG", 0x1002201C, 0, 0xffffffff, 'x', "SLCD Transfer Configuration Register" },
{ "DMA_CTRL_STAT",   0x10022020, 0, 0xffffffff, 'x', "SLCD DMA Control/Status Register" },
{ "LCD_CLK_CONFIG",  0x10022024, 0, 0xffffffff, 'x', "SLCD Clock Configuration Register" },
{ "LCD_WRITE_DATA",  0x10022028, 0, 0xffffffff, 'x', "SLCD Write Data Register" },
// Video Codec
{ "CodeRun",        0x10023000, 0, 0xffffffff, 'x', "BIT run start" },
{ "CodeDownLoad",   0x10023004, 0, 0xffffffff, 'x', "Code Download Data Register" },
{ "HostIntReq",     0x10023008, 0, 0xffffffff, 'x', "Host Interrupt Request to BI" },
{ "BitIntClear",    0x1002300C, 0, 0xffffffff, 'x', "BIT Interrupt Clear" },
{ "BitIntSts",      0x10023010, 0, 0xffffffff, 'x', "BIT Interrupt Status" },
{ "WorkBufAddr",    0x10023100, 0, 0xffffffff, 'x', "Working Buffer Address in External Memory" },
{ "CodeBufAddr",    0x10023104, 0, 0xffffffff, 'x', "Code Table Size in External Memory" },
{ "BitStreamCtrl",  0x10023108, 0, 0xffffffff, 'x', "Bit Stream Control" },
{ "FrameMemCtrl",   0x1002310C, 0, 0xffffffff, 'x', "Frame Memory Control" },
{ "SramAddr",       0x10023110, 0, 0xffffffff, 'x', "Internal SRAM Base Address" },
{ "SramSize",       0x10023114, 0, 0xffffffff, 'x', "Internal SRAM Size" },
{ "BitStreamRdPtr", 0x10023140, 0, 0xffffffff, 'x', "Bit Stream Buffer Read Address" },
{ "BitStreamWrPtr", 0x10023144, 0, 0xffffffff, 'x', "Bit Stream Buffer Write Address" },
{ "FrameNum",       0x10023148, 0, 0xffffffff, 'x', "Encoded/Decoded Frame Number" },
{ "BusyFlag",       0x10023160, 0, 0xffffffff, 'x', "Processing Busy Flag" },
{ "RunCommand",     0x10023164, 0, 0xffffffff, 'x', "Start/Stop Codec Run Command" },
{ "RunIndex",       0x10023168, 0, 0xffffffff, 'x', "Run Process Index" },
{ "RunCodStd",      0x1002316C, 0, 0xffffffff, 'x', "Run Codec Standard" },
{ "BitBufAddr",     0x10023180, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Bitstream" },
{ "BitBufSize",     0x10023184, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Bitstream" },
{ "FrameIntAddrY",  0x10023188, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Temporal" },
{ "FrameIntAddrCb", 0x1002318C, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Temporal" },
{ "FrameIntAddrCr", 0x10023190, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Temporal" },
{ "EncCodStd",      0x10023194, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "EncSrcFormat",   0x10023198, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "EncMp4Para",     0x1002319C, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "Enc263Para",     0x100231A0, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "Enc264Para",     0x100231A4, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "EncSliceMode",   0x100231A8, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "EncGopNum",      0x100231AC, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "EncPictureQs",   0x100231B0, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Encode" },
{ "RetStatus",      0x100231C0, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Command" },
{ "RetSrcFormat",   0x100231C4, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Decoded" },
{ "RetMp4Info",     0x100231C8, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Decoded" },
{ "Ret263Info",     0x100231CC, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Decoded" },
{ "Ret264Info",     0x100231D0, 0, 0xffffffff, 'x', "Parameter Registers in sequence initialization. Decoded" },
{ "FrameSrcAddrY",  0x10023180, 0, 0xffffffff, 'x', "Parameter Register in Processing Running. Source" },
{ "FrameSrcAddrCb", 0x10023184, 0, 0xffffffff, 'x', "Parameter Register in Processing Running. Source" },
{ "FrameSrcAddrCr", 0x10023188, 0, 0xffffffff, 'x', "Parameter Register in Processing Running. Source" },
{ "FrameDecAddrY",  0x1002318C, 0, 0xffffffff, 'x', "Parameter Register in Processing Running. Decode" },
{ "FrameDecAddrCb", 0x10023190, 0, 0xffffffff, 'x', "Parameter Register in Processing Running. Decode" },
{ "FrameDecAddrCr", 0x10023194, 0, 0xffffffff, 'x', "Parameter Register in Processing Running. Decode" },
{ "RetStatus",      0x100231C0, 0, 0xffffffff, 'x', "Parameter Register in Processing Running. Command" },
// USB On The Go
{ "UOG_ID",               0x10024000, 0, 0xffffffff, 'x', "ID (UOG_ID)" },
{ "UOG_HWGENERAL",        0x10024004, 0, 0xffffffff, 'x', "Hardware General (UOG_HWGENERAL)" },
{ "UOG_HWHOST",           0x10024008, 0, 0xffffffff, 'x', "Host Hardware Parameters (UOG_HWHOST)" },
{ "UOG_HWDEVICE",         0x1002400C, 0, 0xffffffff, 'x', "Device Hardware Parameters (UOG_HWDEVICE)" },
{ "UOG_HWTXBUF",          0x10024010, 0, 0xffffffff, 'x', "TX Buffer Hardware Parameters (UOG_HWTXBUF)" },
{ "UOG_HWRXBUF",          0x10024014, 0, 0xffffffff, 'x', "RX Buffer Hardware Parameters (UOG_HWRXBUF)" },
{ "GPTIMER0LD",           0x10024080, 0, 0xffffffff, 'x', "General Purpose Timer #0 Load (GPTIMER0LD)" },
{ "GPTIMER0CTRL",         0x10024084, 0, 0xffffffff, 'x', "General Purpose Timer #0 Controller" },
{ "GPTIMER0LD",           0x10024088, 0, 0xffffffff, 'x', "General Purpose Timer #1 Load (GPTIMER0LD)" },
{ "GPTIMER0CTRL",         0x1002408C, 0, 0xffffffff, 'x', "General Purpose Timer #1 Controller" },
{ "UOG_CAPLENGTH",        0x10024100, 0, 0xffffffff, 'x', "Capability Register Length (UOG_CAPLENGTH)" },
{ "UOG_HCIVERSION",       0x10024102, 0, 0xffffffff, 'x', "Host Interface Version (UOG_HCIVERSION)" },
{ "UOG_HCSPARAMS",        0x10024104, 0, 0xffffffff, 'x', "Host Control Structural Parameters" },
{ "UOG_HCCPARAMS",        0x10024108, 0, 0xffffffff, 'x', "Control Capability Parameters (UOG_HCCPARAMS)" },
{ "UOG_DCIVERSION",       0x10024120, 0, 0xffffffff, 'x', "Device Interface Version (UOG_DCIVERSION)" },
{ "UOG_DCCPARAMS",        0x10024124, 0, 0xffffffff, 'x', "Device Controller Capability Parameters" },
{ "UOG_USBCMD",           0x10024140, 0, 0xffffffff, 'x', "USB Command Register (UOG_USBCMD)" },
{ "UOG_USBSTS",           0x10024144, 0, 0xffffffff, 'x', "USB Status Register (UOG_USBSTS)" },
{ "UOG_USBINTR",          0x10024148, 0, 0xffffffff, 'x', "Interrupt Enable Register (UOG_USBINTR)" },
{ "UOG_FRINDEX",          0x1002414C, 0, 0xffffffff, 'x', "USB Frame Index (UOG_FRINDEX)" },
{ "UOG_PERIODICLISTBASE", 0x10024154, 0, 0xffffffff, 'x', "Host Controller Frame List Base Address" },
{ "UOG_ASYNCLISTADDR",    0x10024158, 0, 0xffffffff, 'x', "Host Controller Next Asynch. Address" },
{ "UOG_BURSTSIZE",        0x10024160, 0, 0xffffffff, 'x', "Host Controller Embedded TT Asynch. Buffer" },
{ "UOG_TXFILLTUNING",     0x10024164, 0, 0xffffffff, 'x', "TX FIFO Fill Tuning (UOG_TXFILLTUNING)" },
{ "UOG_ULPIVIEW",         0x10024170, 0, 0xffffffff, 'x', "OTG ULPI Viewport (ULPIVIEW)" },
{ "UOG_CFGFLAG",          0x10024180, 0, 0xffffffff, 'x', "Config Flag (UOG_CFGFLAG)" },
{ "UOG_PORTSC1",          0x10024184, 0, 0xffffffff, 'x', "Port Status and Control (UOG_PORTSC1)" },
{ "UOG_OTGSC",            0x100241A4, 0, 0xffffffff, 'x', "On-The-Go Status and control (UOG_OTGSC)" },
{ "UOG_USBMODE",          0x100241A8, 0, 0xffffffff, 'x', "USB Device Mode (UOG_USBMODE)" },
{ "UOG_ENDPTSETUPSTAT",   0x100241AC, 0, 0xffffffff, 'x', "Endpoint Setup Status (UOG_ENDPTSETUPSTAT)" },
{ "UOG_ENDPTPRIME",       0x100241B0, 0, 0xffffffff, 'x', "Endpoint Initialization (UOG_ENDPTPRIME)" },
{ "UOG_ENDPTFLUSH",       0x100241B4, 0, 0xffffffff, 'x', "Endpoint De-Initialize (UOG_ENDPTFLUSH)" },
{ "UOG_ENDPTSTAT",        0x100241B8, 0, 0xffffffff, 'x', "Endpoint Status (UOG_ENDPTSTAT)" },
{ "UOG_ENDPTCOMPLETE",    0x100241BC, 0, 0xffffffff, 'x', "Endpoint Complete (UOG_ENDPTCOMPLETE)" },
{ "ENDPTCTRL0",           0x100241C0, 0, 0xffffffff, 'x', "Endpoint Control 0 (ENDPTCTRL0)" },
{ "ENDPTCTRL1",           0x100241C4, 0, 0xffffffff, 'x', "Endpoint Control 1 (ENDPTCTRL1)" },
{ "ENDPTCTRL2",           0x100241C8, 0, 0xffffffff, 'x', "Endpoint Control 2 (ENDPTCTRL2)" },
{ "ENDPTCTRL3",           0x100241CC, 0, 0xffffffff, 'x', "Endpoint Control 3 (ENDPTCTRL3)" },
{ "ENDPTCTRL4",           0x100241D0, 0, 0xffffffff, 'x', "Endpoint Control 4 (ENDPTCTRL4)" },
{ "ENDPTCTRL5",           0x100241D4, 0, 0xffffffff, 'x', "Endpoint Control 5 (ENDPTCTRL5)" },
{ "ENDPTCTRL6",           0x100241D8, 0, 0xffffffff, 'x', "Endpoint Control 6 (ENDPTCTRL6)" },
{ "ENDPTCTRL7",           0x100241DC, 0, 0xffffffff, 'x', "Endpoint Control 7 (ENDPTCTRL7)" },
{ "UH1_ID",               0x10024200, 0, 0xffffffff, 'x', "Host 1 ID (UH1_ID)" },
{ "UH1_HWGENERAL",        0x10024204, 0, 0xffffffff, 'x', "Hardware General (UH1_HWGENERAL)" },
{ "UH1_HWHOST",           0x10024208, 0, 0xffffffff, 'x', "Host Hardware Parameters (UH1_HWHOST)" },
{ "UH1_HWTXBUF",          0x10024210, 0, 0xffffffff, 'x', "TX Buffer Hardware Parameters (UH1_HWTXBUF)" },
{ "UH1_HWRXBUF",          0x10024214, 0, 0xffffffff, 'x', "RX Buffer Hardware Parameters (UH1_HWRXBUF)" },
{ "GPTIMER0LD",           0x10024280, 0, 0xffffffff, 'x', "General Purpose Timer #0 Load (GPTIMER0LD)" },
{ "GPTIMER0CTRL",         0x10024284, 0, 0xffffffff, 'x', "General Purpose Timer #0 Controller" },
{ "GPTIMER0LD",           0x10024288, 0, 0xffffffff, 'x', "General Purpose Timer #1 Load (GPTIMER0LD)" },
{ "GPTIMER0CTRL",         0x1002428C, 0, 0xffffffff, 'x', "General Purpose Timer #1 Controller" },
{ "UH1_CAPLENGTH",        0x10024300, 0, 0xffffffff, 'x', "Capability Register Length (UH1_CAPLENGTH)" },
{ "UH1_HCIVERSION",       0x10024302, 0, 0xffffffff, 'x', "Host Interface Version (UH1_HCIVERSION)" },
{ "UH1_HCSPARAMS",        0x10024304, 0, 0xffffffff, 'x', "Host Control Structural Parameters" },
{ "UH1_HCCPARAMS",        0x10024308, 0, 0xffffffff, 'x', "Control Capability Parameters (UH1_HCCPARAMS)" },
{ "UH1_USBCMD",           0x10024340, 0, 0xffffffff, 'x', "USB Command Register (UH1_USBCMD)" },
{ "UH1_USBSTS",           0x10024344, 0, 0xffffffff, 'x', "USB Status Register (UH1_USBSTS)" },
{ "UH1_USBINTR",          0x10024348, 0, 0xffffffff, 'x', "Interrupt Enable Register (UH1_USBINTR)" },
{ "UH1_FRINDEX",          0x1002434C, 0, 0xffffffff, 'x', "USB Frame Index (UH1_FRINDEX)" },
{ "UH1_PERIODICLISTBASE", 0x10024354, 0, 0xffffffff, 'x', "Host Controller Frame List Base Address" },
{ "UH1_ASYNCLISTADDR",    0x10024358, 0, 0xffffffff, 'x', "Host Controller Next Asynch. Address" },
{ "UH1_BURSTSIZE",        0x10024360, 0, 0xffffffff, 'x', "Host Controller Embedded TT Asynch. Buffer" },
{ "UH1_TXFILLTUNING",     0x10024364, 0, 0xffffffff, 'x', "TX FIFO Fill Tuning (UH1_TXFILLTUNING)" },
{ "Reserved",             0x10024380, 0, 0xffffffff, 'x', "" },
{ "Reserved",             0x10024838, 0, 0xffffffff, 'x', "Port Status and Control (UH1_PORTSC1)" },
{ "UH1_PORTSC1",          0x10024384, 0, 0xffffffff, 'x', "Port Status and Control (UH1_PORTSC1)" },
{ "Reserved",             0x1002483C, 0, 0xffffffff, 'x', "Reserved" },
{ "UH1_USBMODE",          0x100243A8, 0, 0xffffffff, 'x', "USB Device Mode (UH1_USBMODE)" },
{ "UH2_ID",               0x10024400, 0, 0xffffffff, 'x', "ID (UH2_ID)" },
{ "UH2_HWGENERAL",        0x10024404, 0, 0xffffffff, 'x', "Hardware General (UH2_HWGENERAL)" },
{ "UH2_HWHOST",           0x10024408, 0, 0xffffffff, 'x', "Host Hardware Parameters (UH2_HWHOST)" },
{ "UH2_HWTXBUF",          0x10024410, 0, 0xffffffff, 'x', "TX Buffer Hardware Parameters (UH2_HWTXBUF)" },
{ "UH2_HWRXBUF",          0x10024414, 0, 0xffffffff, 'x', "RX Buffer Hardware Parameters (UH2_HWRXBUF)" },
{ "GPTIMER0LD",           0x10024480, 0, 0xffffffff, 'x', "General Purpose Timer #0 Load (GPTIMER0LD)" },
{ "GPTIMER0CTRL",         0x10024484, 0, 0xffffffff, 'x', "General Purpose Timer #0 Controller" },
{ "GPTIMER0LD",           0x10024488, 0, 0xffffffff, 'x', "General Purpose Timer #1 Load (GPTIMER0LD)" },
{ "GPTIMER0CTRL",         0x1002448C, 0, 0xffffffff, 'x', "General Purpose Timer #1 Controller" },
{ "UH2_CAPLENGTH",        0x10024500, 0, 0xffffffff, 'x', "Capability Register Length (UH2_CAPLENGTH)" },
{ "UH2_HCIVERSION",       0x10024502, 0, 0xffffffff, 'x', "Host Interface Version (UH2_HCIVERSION)" },
{ "UH2_HCSPARAMS",        0x10024504, 0, 0xffffffff, 'x', "Host Control Structural Parameters" },
{ "UH2_HCCPARAMS",        0x10024508, 0, 0xffffffff, 'x', "Control Capability Parameters (UH2_HCCPARAMS)" },
{ "UH2_USBCMD",           0x10024540, 0, 0xffffffff, 'x', "USB Command Register (UH2_USBCMD)" },
{ "UH2_USBSTS",           0x10024544, 0, 0xffffffff, 'x', "USB Status Register (UH2_USBSTS)" },
{ "UH2_USBINTR",          0x10024548, 0, 0xffffffff, 'x', "Interrupt Enable Register (UH2_USBINTR)" },
{ "UH2_FRINDEX",          0x1002454C, 0, 0xffffffff, 'x', "USB Frame Index (UH2_FRINDEX)" },
{ "UH2_PERIODICLISTBASE", 0x10024554, 0, 0xffffffff, 'x', "Host Controller Frame List Base Address" },
{ "UH2_ASYNCLISTADDR",    0x10024558, 0, 0xffffffff, 'x', "Host Controller Next Asynch. Address" },
{ "UH2_BURSTSIZE",        0x10024560, 0, 0xffffffff, 'x', "Host Controller Embedded TT Asynch. Buffer" },
{ "UH2_TXFILLTUNING",     0x10024564, 0, 0xffffffff, 'x', "TX FIFO Fill Tuning (UH2_TXFILLTUNING)" },
{ "UH2_ULPIVIEW",         0x10024570, 0, 0xffffffff, 'x', "Host2 ULPI Viewport (ULPIVIEW)" },
{ "Reserved",             0x10024580, 0, 0xffffffff, 'x', "" },
{ "UH2_PORTSC1",          0x10024584, 0, 0xffffffff, 'x', "Port Status and Control (UH2_PORTSC1)" },
{ "UH2_USBMODE",          0x100245A8, 0, 0xffffffff, 'x', "USB Device Mode (UH2_USBMODE)" },
{ "USB_CTRL",             0x10024600, 0, 0xffffffff, 'x', "USB Control Register (USB_CTRL)" },
{ "USB_OTG_MIRROR",       0x10024604, 0, 0xffffffff, 'x', "USB OTG Mirror Register (USB_OTG_MIRROR)" },
// SAHARA2
{ "VER_ID",              0x10025000, 0, 0xffffffff, 'x', "SAHARA2 Version ID Register" },
{ "DSC_ADR",             0x10025004, 0, 0xffffffff, 'x', "SAHARA2 Descriptor Address Register" },
{ "CONTROL",             0x10025008, 0, 0xffffffff, 'x', "SAHARA2 Control Register" },
{ "COMMAND",             0x1002500C, 0, 0xffffffff, 'x', "SAHARA2 Command Register" },
{ "STAT",                0x10025010, 0, 0xffffffff, 'x', "SAHARA2 Status Register" },
{ "ERR_STAT",            0x10025014, 0, 0xffffffff, 'x', "SAHARA2 Error Status Register" },
{ "FAULT_ADR",           0x10025018, 0, 0xffffffff, 'x', "SAHARA2 Fault Address Register" },
{ "C_DSC_ADR",           0x1002501C, 0, 0xffffffff, 'x', "SAHARA2 Current Descriptor Address Register" },
{ "I_DSC_ADR",           0x10025020, 0, 0xffffffff, 'x', "SAHARA2 Initial Descriptor Address Register" },
{ "BUFF_LVL",            0x10025024, 0, 0xffffffff, 'x', "SAHARA2 Buffer Level Register" },
{ "DSC_A",               0x10025080, 0, 0xffffffff, 'x', "Location to Store Descriptor" },
{ "DSC_B",               0x10025084, 0, 0xffffffff, 'x', "Location to Store Descriptor" },
{ "DSC_C",               0x10025088, 0, 0xffffffff, 'x', "Location to Store Descriptor" },
{ "DSC_D",               0x1002508C, 0, 0xffffffff, 'x', "Location to Store Descriptor" },
{ "DSC_E",               0x10025090, 0, 0xffffffff, 'x', "Location to Store Descriptor" },
{ "DSC_F",               0x10025094, 0, 0xffffffff, 'x', "Location to Store Descriptor" },
{ "LNK_1_A",             0x100250A0, 0, 0xffffffff, 'x', "Location to Store Link Data" },
{ "LNK_1_B",             0x100250A4, 0, 0xffffffff, 'x', "Location to Store Link Data" },
{ "LNK_1_C",             0x100250A8, 0, 0xffffffff, 'x', "Location to Store Link Data" },
{ "LNK_2_A",             0x100250B0, 0, 0xffffffff, 'x', "Location to Store Link Data" },
{ "LNK_2_B",             0x100250B4, 0, 0xffffffff, 'x', "Location to Store Link Data" },
{ "LNK_2_C",             0x100250B8, 0, 0xffffffff, 'x', "Location to Store Link Data" },
{ "FLOW_CTRL",           0x100250C0, 0, 0xffffffff, 'x', "SAHARA2 Internal Buffer and Data-Paths Control" },
{ "SKHA_MODE",           0x10025100, 0, 0xffffffff, 'x', "SKHA Mode Register" },
{ "SKHA_KEY_SIZE",       0x10025104, 0, 0xffffffff, 'x', "SKHA Key Size Register" },
{ "SKHA_DATA_SIZE",      0x10025108, 0, 0xffffffff, 'x', "SKHA Data Size Register" },
{ "SKHA_STAT",           0x1002510C, 0, 0xffffffff, 'x', "SKHA Status Register" },
{ "SKHA_ERR_STAT",       0x10025110, 0, 0xffffffff, 'x', "SKHA Error Status Register" },
{ "SKHA_End-of-Message", 0x10025114, 0, 0xffffffff, 'x', "SKHA End-of-Message Register" },
/*{ "SKHA_CXT",            0x10025140 - 0x1002517F, 0, 0xffffffff, 'x', "SKHA Context Register" },
{ "SKHA",                0x10025180 - 0x100251FF, 0, 0xffffffff, 'x', "Key SKHA Key Register" },*/
{ "MDHA_MODE",           0x10025200, 0, 0xffffffff, 'x', "MDHA Mode Register" },
{ "MDHA_KEY_SIZE",       0x10025204, 0, 0xffffffff, 'x', "MDHA Key Size Register" },
{ "MDHA_DATA_SIZE",      0x10025208, 0, 0xffffffff, 'x', "MDHA Data Size Register" },
{ "MDHA_STAT",           0x1002520C, 0, 0xffffffff, 'x', "MDHA Status Register" },
{ "MDHA_ERR_STAT",       0x10025210, 0, 0xffffffff, 'x', "MDHA Error Status Register" },
{ "MDHA_End-of-Message", 0x10025214, 0, 0xffffffff, 'x', "MDHA End-of-Message Register" },
/*{ "MDHA_Digest",         0x10025240 - 0x10025254, 0, 0xffffffff, 'x', "and Length MDHA Message Digest and" },
{ "MDHA_Key",            0x10025280 - 0x100252FF, 0, 0xffffffff, 'x', "MDHA Keys" },*/
{ "RNG_Mode",            0x10025300, 0, 0xffffffff, 'x', "RNG Mode Register" },
{ "RNG_Data_SIZE",       0x10025308, 0, 0xffffffff, 'x', "RNG Data Size Register" },
{ "RNG_STAT",            0x1002530C, 0, 0xffffffff, 'x', "RNG Status Register" },
{ "RNG_ERROR_STAT",      0x10025310, 0, 0xffffffff, 'x', "RNG Error Status Register" },
{ "RNG_End-of-Message",  0x10025314, 0, 0xffffffff, 'x', "RNG End-of-Message Register" },
// { "RNG_VERIFICATION",    0x10025340 - 0x1002537F, 0, 0xffffffff, 'x', "RNG Verification Register" },
{ "RNG_ENTROPY",         0x10025380, 0, 0xffffffff, 'x', "RNG Entropy Register" },
/*{ "Data",                0x10025400 - 0x100254FF, 0, 0xffffffff, 'x', "Input Buffer Data Input Buffers" },
{ "Data",                0x10025500 - 0x100255FF, 0, 0xffffffff, 'x', "Output Buffer Data Output Buffers" },
{ "SBOX",                0x10025600 - 0x100257FF, 0, 0xffffffff, 'x', "CONTEXT SBOX Context" },*/
// eMMA_lt
{ "PP_CNTL",                   0x10026000, 0, 0xffffffff, 'x', "PP Control Register" },
{ "PP_INTRCNTL",               0x10026004, 0, 0xffffffff, 'x', "PP Interrupt Control Register" },
{ "PP_INTRSTATUS",             0x10026008, 0, 0xffffffff, 'x', "PP interrupt Status Register" },
{ "PP_SOURCE_Y_PTR",           0x1002600C, 0, 0xffffffff, 'x', "PP Source Y Frame Data Pointer" },
{ "PP_SOURCE_CB_PTR",          0x10026010, 0, 0xffffffff, 'x', "PP Source CB Frame Data Pointer" },
{ "PP_SOURCE_CR_PTR",          0x10026014, 0, 0xffffffff, 'x', "PP Source CR Frame Data Pointer" },
{ "PP_DEST_RGB_PTR",           0x10026018, 0, 0xffffffff, 'x', "PP Destination RGB Frame Start Address" },
{ "PP_QUANTIZER_PTR",          0x1002601C, 0, 0xffffffff, 'x', "PP Quantizer Start Address Register" },
{ "PP_PROCESS_FRAME_PARA",     0x10026020, 0, 0xffffffff, 'x', "PP Process Frame Parameter, Width And" },
{ "PP_SOURCE_FRAME_WIDTH",     0x10026024, 0, 0xffffffff, 'x', "PP Source Frame Width Register" },
{ "PP_DEST_DISPLAY_WIDTH",     0x10026028, 0, 0xffffffff, 'x', "PP Destination Display Width Register" },
{ "PP_DEST_IMAGE_SIZE",        0x1002602C, 0, 0xffffffff, 'x', "PP Destination Image Size Register" },
{ "PP_DEST_FRAME_FMT_CNTL",    0x10026030, 0, 0xffffffff, 'x', "PP Destination Frame Format Control Register" },
{ "PP",                        0x10026034, 0, 0xffffffff, 'x', "Resize Table index Reg PP Resize" },
{ "PP_CSC_COEFF_012",          0x10026038, 0, 0xffffffff, 'x', "PP CSC Coefficient 0, 1, and" },
{ "PP_CSC_COEFF_34",           0x1002603C, 0, 0xffffffff, 'x', "PP CSC Coefficient 3 and 4" },
// { "PP_RESIZE_COEF_TBL",        0x10026100 - 0x1002617C, 0, 0xffffffff, 'x', "PP Resize Coefficient Table Register" },
{ "PRP_CNTL",                  0x10026400, 0, 0xffffffff, 'x', "PrP Control Register" },
{ "PRP_INTRCNTL",              0x10026404, 0, 0xffffffff, 'x', "PrP Interrupt Control Register" },
{ "PRP_INTRSTATUS",            0x10026408, 0, 0xffffffff, 'x', "PrP interrupt Status Register" },
{ "PRP_SOURCE_Y_PTR",          0x1002640C, 0, 0xffffffff, 'x', "PrP Source Y Frame Start Address" },
{ "PRP_SOURCE_CB_PTR",         0x10026410, 0, 0xffffffff, 'x', "PrP Source CB Frame Start Address" },
{ "PRP_SOURCE_CR_PTR",         0x10026414, 0, 0xffffffff, 'x', "PrP Source CR Frame Start Address" },
{ "PRP_DEST_RGB1_PTR",         0x10026418, 0, 0xffffffff, 'x', "PrP Destination RGB Frame-1 Start Address" },
{ "PRP_DEST_RGB2_PTR",         0x1002641C, 0, 0xffffffff, 'x', "PrP Destination RGB Frame-2 Start Address" },
{ "PRP_DEST_Y_PTR",            0x10026420, 0, 0xffffffff, 'x', "PrP Destination Y Frame Start Address" },
{ "PRP_DEST_CB_PTR",           0x10026424, 0, 0xffffffff, 'x', "PrP Destination CB Frame Start Address" },
{ "PRP_DEST_CR_PTR",           0x10026428, 0, 0xffffffff, 'x', "PrP Destination CR Frame Start Address" },
{ "PRP_SRC_FRAME_SIZE",        0x1002642C, 0, 0xffffffff, 'x', "PrP Source Frame Size Register" },
{ "PRP_CH1_LINE_STRIDE",       0x10026430, 0, 0xffffffff, 'x', "PrP Channel-1 Line stride Register" },
{ "PRP_SRC_PIXEL_FORMAT_CNTL", 0x10026434, 0, 0xffffffff, 'x', "PrP Source Pixel Format Control Register" },
{ "PRP_CH1_PIXEL_FORMAT_CNTL", 0x10026438, 0, 0xffffffff, 'x', "PrP CH1 Pixel Format Control Register" },
{ "PRP_CH1_OUT_IMAGE_SIZE",    0x1002643C, 0, 0xffffffff, 'x', "PrP CH1 Output Image Size Register" },
{ "PRP_CH2_OUT_IMAGE_SIZE",    0x10026440, 0, 0xffffffff, 'x', "PrP CH2 Output Image Size Register" },
{ "PRP_SRC_LINE_STRIDE",       0x10026444, 0, 0xffffffff, 'x', "PrP Source Line Stride Register" },
{ "PRP_CSC_COEFF_012",         0x10026448, 0, 0xffffffff, 'x', "PrP CSC Coefficients 0, 1, and" },
{ "PRP_CSC_COEFF_345",         0x1002644C, 0, 0xffffffff, 'x', "PrP CSC Coefficients 3, 4, and" },
{ "PRP_CSC_COEFF_678",         0x10026450, 0, 0xffffffff, 'x', "PrP CSC Coefficients 6, 7, and" },
{ "PRP_CH1_HRESIZE_COEFF1",    0x10026454, 0, 0xffffffff, 'x', "PrP CH1 Horizontal Resize Coefficients Register" },
{ "PRP_CH1_HRESIZE_COEFF2",    0x10026458, 0, 0xffffffff, 'x', "PrP CH1 Horizontal Resize Coefficients Register" },
{ "PRP_CH1_HRESIZE_VALID",     0x1002645C, 0, 0xffffffff, 'x', "PrP CH1 Horizontal Resize Valid Register" },
{ "PRP_CH1_VRESIZE_COEFF1",    0x10026460, 0, 0xffffffff, 'x', "PrP CH1 Vertical Resize Coefficients Register" },
{ "PRP_CH1_VRESIZE_COEFF2",    0x10026464, 0, 0xffffffff, 'x', "PrP CH1 Vertical Resize Coefficients Register" },
{ "PRP_CH1_VRESIZE_VALID",     0x10026468, 0, 0xffffffff, 'x', "PrP CH1 Vertical Resize Valid Register" },
{ "PRP_CH2_HRESIZE_COEFF1",    0x1002646C, 0, 0xffffffff, 'x', "PrP CH2 Horizontal Resize Coefficients Register" },
{ "PRP_CH2_HRESIZE_COEFF2",    0x10026470, 0, 0xffffffff, 'x', "PrP CH2 Horizontal Resize Coefficients Register" },
{ "PRP_CH2_HRESIZE_VALID",     0x10026474, 0, 0xffffffff, 'x', "PrP CH2 Horizontal Resize Valid Register" },
{ "PRP_CH2_VRESIZE_COEFF1",    0x10026478, 0, 0xffffffff, 'x', "PrP CH2 Vertical Resize Coefficients Register" },
{ "PRP_CH2_VRESIZE_COEFF2",    0x1002647C, 0, 0xffffffff, 'x', "PrP CH2 Vertical Resize Coefficients Register" },
{ "PRP_CH2_VRESIZE_VALID",     0x10026480, 0, 0xffffffff, 'x', "PrP CH2 Vertical Resize Valid Register" },
// PLLCLK
{ "CSCR",      0x10027000, 0, 0xffffffff, 'x', "Clock Source Control Register" },
{ "MPCTL0",    0x10027004, 0, 0xffffffff, 'x', "MPLL Control Register 0" },
{ "MPCTL1",    0x10027008, 0, 0xffffffff, 'x', "MPLL Control Register 1" },
{ "SPCTL0",    0x1002700C, 0, 0xffffffff, 'x', "SPLL Control Register 0" },
{ "SPCTL1",    0x10027010, 0, 0xffffffff, 'x', "SPLL Control Register 1" },
{ "OSC26MCTL", 0x10027014, 0, 0xffffffff, 'x', "Oscillator 26M Register" },
{ "PCDR0",     0x10027018, 0, 0xffffffff, 'x', "Peripheral Clock Divider Register 0" },
{ "PCDR1",     0x1002701C, 0, 0xffffffff, 'x', "Peripheral Clock Divider Register 1" },
{ "PCCR0",     0x10027020, 0, 0xffffffff, 'x', "Peripheral Clock Control Register 0" },
{ "PCCR1",     0x10027024, 0, 0xffffffff, 'x', "Peripheral Clock Control Register 1" },
{ "CCSR",      0x10027028, 0, 0xffffffff, 'x', "Clock Control Status Register" },
{ "PMCTL",     0x1002702C, 0, 0xffffffff, 'x', "PMOS Switch Control Register" },
{ "PMCOUNT",   0x10027030, 0, 0xffffffff, 'x', "PMOS Switch Counter Register" },
{ "WKGDCTL",   0x10027034, 0, 0xffffffff, 'x', "Wakeup Guard Mode Control Register" },
// SYSCTRL
{ "CID",    0x10027800, 0, 0xffffffff, 'x', "Chip ID Register" },
{ "FMCR",   0x10027814, 0, 0xffffffff, 'x', "Function Multiplexing Control Register" },
{ "GPCR",   0x10027818, 0, 0xffffffff, 'x', "Global Peripheral Control Register" },
{ "WBCR",   0x1002781C, 0, 0xffffffff, 'x', "Well Bias Control Register" },
{ "DSCR1",  0x10027820, 0, 0xffffffff, 'x', "Driving Strength Control Register 1" },
{ "DSCR2",  0x10027824, 0, 0xffffffff, 'x', "Driving Strength Control Register 2" },
{ "DSCR3",  0x10027828, 0, 0xffffffff, 'x', "Driving Strength Control Register 3" },
{ "DSCR4",  0x1002782C, 0, 0xffffffff, 'x', "Driving Strength Control Register 4" },
{ "DSCR5",  0x10027830, 0, 0xffffffff, 'x', "Driving Strength Control Register 5" },
{ "DSCR6",  0x10027834, 0, 0xffffffff, 'x', "Driving Strength Control Register 6" },
{ "DSCR7",  0x10027838, 0, 0xffffffff, 'x', "Driving Strength Control Register 7" },
{ "DSCR8",  0x1002783C, 0, 0xffffffff, 'x', "Driving Strength Control Register 8" },
{ "DSCR9",  0x10027840, 0, 0xffffffff, 'x', "Driving Strength Control Register 9" },
{ "DSCR10", 0x10027844, 0, 0xffffffff, 'x', "Driving Strength Control Register 10" },
{ "DSCR11", 0x10027848, 0, 0xffffffff, 'x', "Driving Strength Control Register 11" },
{ "DSCR12", 0x1002784C, 0, 0xffffffff, 'x', "Driving Strength Control Register 12" },
{ "DSCR13", 0x10027850, 0, 0xffffffff, 'x', "Driving Strength Control Register 13" },
{ "PSCR",   0x10027854, 0, 0xffffffff, 'x', "Pull Strength Control Register" },
{ "PCSR",   0x10027858, 0, 0xffffffff, 'x', "Priority Control and Select Register" },
{ "PMCR",   0x10027860, 0, 0xffffffff, 'x', "Power Management Control Register" },
{ "DCVR0",  0x10027864, 0, 0xffffffff, 'x', "DPTC Comparator Value Register 0" },
{ "DCVR1",  0x10027868, 0, 0xffffffff, 'x', "DPTC Comparator Value Register 1" },
{ "DCVR2",  0x1002786C, 0, 0xffffffff, 'x', "DPTC Comparator Value Register 2" },
{ "DCVR3",  0x10027870, 0, 0xffffffff, 'x', "DPTC Comparator Value Register 3" },
// IIM
{ "STAT",        0x10028000, 0, 0xffffffff, 'x', "Status Register" },
{ "STATM",       0x10028004, 0, 0xffffffff, 'x', "Status IRQ Mask Register" },
{ "ERR",         0x10028008, 0, 0xffffffff, 'x', "Module Errors Register" },
{ "EMASK",       0x1002800C, 0, 0xffffffff, 'x', "Error IRQ Mask Register" },
{ "FCTL",        0x10028010, 0, 0xffffffff, 'x', "Fuse Control Register" },
{ "UA",          0x10028014, 0, 0xffffffff, 'x', "Upper Address Register" },
{ "LA",          0x10028018, 0, 0xffffffff, 'x', "Lower Address Register" },
{ "SDAT",        0x1002801C, 0, 0xffffffff, 'x', "Explicit Sense Data Register" },
{ "PREV",        0x10028020, 0, 0xffffffff, 'x', "Product Revision Register" },
{ "SREV",        0x10028024, 0, 0xffffffff, 'x', "Silicon Revision Register" },
{ "PROG_P",      0x10028028, 0, 0xffffffff, 'x', "Program Protection Register" },
{ "SCS0",        0x1002802C, 0, 0xffffffff, 'x', "Software_Controllable Signals Register 0" },
{ "SCS1",        0x10028030, 0, 0xffffffff, 'x', "Software_Controllable Volatile Hardware - Visible Signals Register 1" },
{ "SCS2",        0x10028034, 0, 0xffffffff, 'x', "Software_Controllable Volatile Hardware - Visible Signals Register 2" },
{ "SCS3",        0x10028038, 0, 0xffffffff, 'x', "Software_Controllable Volatile Hardware - Visible Signals Register 3" },
{ "FBAC0",       0x1002803C, 0, 0xffffffff, 'x', "Fuse Bank 0 Access Protection Register" },
{ "WORD1_BANK0", 0x10028804, 0, 0xffffffff, 'x', "Word 1 of Fusebank 0" },
{ "WORD2_BANK0", 0x10028808, 0, 0xffffffff, 'x', "Word 2 of Fusebank 0" },
{ "WORD3_BANK0", 0x1002880C, 0, 0xffffffff, 'x', "Word 3 of Fusebank 0" },
{ "WORD4_BANK0", 0x10028810, 0, 0xffffffff, 'x', "Word 4 of Fusebank 0" },
/*{ "SUID",        0x10028814 - 0x1002_8828, 0, 0xffffffff, 'x', "Silicon_Unique_ID[47:0]" },
{ "SCC_KEY",     0x1002882C - 0x1002_887C, 0, 0xffffffff, 'x', "SCC_KEY[167:0]" },*/
{ "FBAC1",       0x10028C00, 0, 0xffffffff, 'x', "Fuse Bank 0 Access Protection register" },
/*{ "MAC_ADDR",    0x10028C04 - 0x1002_8C18, 0, 0xffffffff, 'x', "MAC Address of Ethernet" },
{ "RESERVED",    0x10028C1C - 0x1002_8C7C, 0, 0xffffffff, 'x', "Reserved for future use" },*/
// RTIC
{ "RTICSR",     0x1002A000, 0, 0xffffffff, 'x', "RTIC Status Register" },
{ "RTICCMDR",   0x1002A004, 0, 0xffffffff, 'x', "RTIC Command Register" },
{ "RTICCNTLR",  0x1002A008, 0, 0xffffffff, 'x', "RTIC Control Register" },
{ "RTICTR",     0x1002A00C, 0, 0xffffffff, 'x', "RTIC Throttle Register" },
{ "RTICAMSAR1", 0x1002A010, 0, 0xffffffff, 'x', "RTIC Memory A Start Address Register" },
{ "RTICAMLR1",  0x1002A014, 0, 0xffffffff, 'x', "RTIC Memory A Len Register 1" },
{ "RTICAMSAR2", 0x1002A018, 0, 0xffffffff, 'x', "RTIC Memory A Start Address Register" },
{ "RTICAMLR2",  0x1002A01C, 0, 0xffffffff, 'x', "RTIC Memory A Len Register 2" },
{ "RTICBMSAR1", 0x1002A030, 0, 0xffffffff, 'x', "RTIC Memory B Start Address Register" },
{ "RTICBMLR1",  0x1002A034, 0, 0xffffffff, 'x', "RTIC Memory B Len Register 1" },
{ "RTICBMSAR2", 0x1002A038, 0, 0xffffffff, 'x', "RTIC Memory B Start Address Register" },
{ "RTICBMLR2",  0x1002A03C, 0, 0xffffffff, 'x', "RTIC Memory B Len Register 2" },
{ "RTICCMSAR1", 0x1002A050, 0, 0xffffffff, 'x', "RTIC Memory C Start Address Register" },
{ "RTICCMLR1",  0x1002A054, 0, 0xffffffff, 'x', "RTIC Memory C Len Register 1" },
{ "RTICCMSAR2", 0x1002A058, 0, 0xffffffff, 'x', "RTIC Memory C Start Address Register" },
{ "RTICCMLR2",  0x1002A05C, 0, 0xffffffff, 'x', "RTIC Memory C Len Register 2" },
{ "RTICDMSAR1", 0x1002A070, 0, 0xffffffff, 'x', "RTIC Memory D Start Address Register" },
{ "RTICDMLR1",  0x1002A074, 0, 0xffffffff, 'x', "RTIC Memory D Len Register 1" },
{ "RTICDMSAR2", 0x1002A078, 0, 0xffffffff, 'x', "RTIC Memory D Start Address Register" },
{ "RTICDMLR2",  0x1002A07C, 0, 0xffffffff, 'x', "RTIC Memory D Len Register 2" },
{ "RTICFAR",    0x1002A090, 0, 0xffffffff, 'x', "RTIC Fault Address Register" },
{ "RTICWR",     0x1002A094, 0, 0xffffffff, 'x', "RTIC Watchdog Register" },
{ "RTICAMHR1",  0x1002A0A0, 0, 0xffffffff, 'x', "RTIC Memory A Hash Result [159:128]" },
{ "RTICAMHR2",  0x1002A0A4, 0, 0xffffffff, 'x', "RTIC Memory A Hash Result [127:96]" },
{ "RTICAMHR3",  0x1002A0A8, 0, 0xffffffff, 'x', "RTIC Memory A Hash Result [95:64]" },
{ "RTICAMHR4",  0x1002A0AC, 0, 0xffffffff, 'x', "RTIC Memory A Hash Result [63:32]" },
{ "RTICAMHR5",  0x1002A0B0, 0, 0xffffffff, 'x', "RTIC Memory A Hash Result [31:0]" },
{ "RTICBMHR1",  0x1002A0C0, 0, 0xffffffff, 'x', "RTIC Memory B Hash Result [159:128]" },
{ "RTICBMHR2",  0x1002A0C4, 0, 0xffffffff, 'x', "RTIC Memory B Hash Result [127:96]" },
{ "RTICBMHR3",  0x1002A0C8, 0, 0xffffffff, 'x', "RTIC Memory B Hash Result [95:64]" },
{ "RTICBMHR4",  0x1002A0CC, 0, 0xffffffff, 'x', "RTIC Memory B Hash Result [63:32" },
{ "RTICBMHR5",  0x1002A0D0, 0, 0xffffffff, 'x', "RTIC Memory B Hash Result [31:0]" },
{ "RTICCMHR1",  0x1002A0E0, 0, 0xffffffff, 'x', "RTIC Memory C Hash Result [159:128]" },
{ "RTICCMHR2",  0x1002A0E4, 0, 0xffffffff, 'x', "RTIC Memory C Hash Result [127:96]" },
{ "RTICCMHR3",  0x1002A0E8, 0, 0xffffffff, 'x', "RTIC Memory C Hash Result [95:64]" },
{ "RTICCMHR4",  0x1002A0EC, 0, 0xffffffff, 'x', "RTIC Memory C Hash Result [63:32]" },
{ "RTICCMHR5",  0x1002A0F0, 0, 0xffffffff, 'x', "RTIC Memory C Hash Result [31:0]" },
{ "RTICDMHR1",  0x1002A100, 0, 0xffffffff, 'x', "RTIC Memory D Hash Result [159:128]" },
{ "RTICDMHR2",  0x1002A104, 0, 0xffffffff, 'x', "RTIC Memory D Hash Result [127:96]" },
{ "RTICDMHR3",  0x1002A108, 0, 0xffffffff, 'x', "RTIC Memory D Hash Result [95:64]" },
{ "RTICDMHR4",  0x1002A10C, 0, 0xffffffff, 'x', "RTIC Memory D Hash Result [63:32]" },
{ "RTICDMHR5",  0x1002A110, 0, 0xffffffff, 'x', "RTIC Memory D Hash Result [31:0]" },
// FEC (Fast Ethernet Controller)
{ "EIR",                0x1002B004, 0, 0xffffffff, 'x', "Interrupt Event Register" },
{ "EIMR",               0x1002B008, 0, 0xffffffff, 'x', "Interrupt Mask Register" },
{ "RDAR",               0x1002B010, 0, 0xffffffff, 'x', "Receive Descriptor Active Register" },
{ "TDAR",               0x1002B014, 0, 0xffffffff, 'x', "Transmit Descriptor Active Register" },
{ "ECR",                0x1002B024, 0, 0xffffffff, 'x', "Ethernet Control Register" },
{ "MMFR",               0x1002B040, 0, 0xffffffff, 'x', "MII Management Frame Register" },
{ "MSCR",               0x1002B044, 0, 0xffffffff, 'x', "MII Speed Control Register" },
{ "MIBC",               0x1002B064, 0, 0xffffffff, 'x', "MIB Control/Status Register" },
{ "RCR",                0x1002B084, 0, 0xffffffff, 'x', "Receive Control Register" },
{ "TCR",                0x1002B0C4, 0, 0xffffffff, 'x', "Transmit Control Register" },
{ "PALR",               0x1002B0E4, 0, 0xffffffff, 'x', "Physical Address Low Register" },
{ "PAUR",               0x1002B0E8, 0, 0xffffffff, 'x', "Physical Address High+ Type Field" },
{ "OPD",                0x1002B0EC, 0, 0xffffffff, 'x', "Opcode + Pause Duration" },
{ "IAUR",               0x1002B118, 0, 0xffffffff, 'x', "Upper 32 bits of Individual Hash" },
{ "IALR",               0x1002B11C, 0, 0xffffffff, 'x', "Lower 32 Bits of Individual Hash" },
{ "GAUR",               0x1002B120, 0, 0xffffffff, 'x', "Upper 32 bits of Group Hash" },
{ "GALR",               0x1002B124, 0, 0xffffffff, 'x', "Lower 32 bits of Group Hash" },
{ "TFWR",               0x1002B144, 0, 0xffffffff, 'x', "Transmit FIFO Watermark" },
{ "FRBR",               0x1002B14C, 0, 0xffffffff, 'x', "FIFO Receive Bound Register" },
{ "FRSR",               0x1002B150, 0, 0xffffffff, 'x', "FIFO Receive FIFO Start Registers" },
{ "ERDSR",              0x1002B180, 0, 0xffffffff, 'x', "Pointer to Receive Descriptor Ring" },
{ "ETDSR",              0x1002B184, 0, 0xffffffff, 'x', "Pointer to Transmit Descriptor Ring" },
{ "EMRBR",              0x1002B188, 0, 0xffffffff, 'x', "Maximum Receive Buffer Size" },
{ "RMON_T_DROP",        0x1002B200, 0, 0xffffffff, 'x', "Count of frames not counted correctly" },
{ "RMON_T_PACKETS",     0x1002B204, 0, 0xffffffff, 'x', "RMON Tx packet count" },
{ "RMON_T_BC_PKT",      0x1002B208, 0, 0xffffffff, 'x', "RMON Tx Broadcast Packets" },
{ "RMON_T_MC_PKT",      0x1002B20C, 0, 0xffffffff, 'x', "RMON Tx Multicast Packets" },
{ "RMON_T_CRC_ALIGN",   0x1002B210, 0, 0xffffffff, 'x', "RMON Tx Packets w CRC/Align error" },
{ "RMON_T_UNDERSIZE",   0x1002B214, 0, 0xffffffff, 'x', "RMON Tx Packets < 64 bytes," },
{ "RMON_T_OVERSIZE",    0x1002B218, 0, 0xffffffff, 'x', "RMON Tx Packets > MAX_FL bytes," },
{ "RMON_T_FRAG",        0x1002B21C, 0, 0xffffffff, 'x', "RMON Tx Packets < 64 bytes," },
{ "RMON_T_JAB",         0x1002B220, 0, 0xffffffff, 'x', "RMON Tx Packets > MAX_FL bytes," },
{ "RMON_T_COL",         0x1002B224, 0, 0xffffffff, 'x', "RMON Tx collision count" },
{ "RMON_T_P64",         0x1002B228, 0, 0xffffffff, 'x', "RMON Tx 64 byte packets" },
{ "RMON_T_P65TO127",    0x1002B22C, 0, 0xffffffff, 'x', "RMON Tx 65 to 127 byte" },
{ "RMON_T_P128TO255",   0x1002B230, 0, 0xffffffff, 'x', "RMON Tx 128 to 255 byte" },
{ "RMON_T_P256TO511",   0x1002B234, 0, 0xffffffff, 'x', "RMON Tx 256 to 511 byte" },
{ "RMON_T_P512TO1023",  0x1002B238, 0, 0xffffffff, 'x', "RMON Tx 512 to 1023 byte" },
{ "RMON_T_P1024TO2047", 0x1002B23C, 0, 0xffffffff, 'x', "RMON Tx 1024 to 2047 byte" },
{ "RMON_T_P_GTE2048",   0x1002B240, 0, 0xffffffff, 'x', "RMON Tx packets w > 2048" },
{ "RMON_T_OCTETS",      0x1002B244, 0, 0xffffffff, 'x', "RMON Tx Octets" },
{ "IEEE_T_DROP",        0x1002B248, 0, 0xffffffff, 'x', "Count of frames not counted correctly" },
{ "IEEE_T_FRAME_OK",    0x1002B24C, 0, 0xffffffff, 'x', "Frames Transmitted OK" },
{ "IEEE_T_1COL",        0x1002B250, 0, 0xffffffff, 'x', "Frames Transmitted with Single Collision" },
{ "IEEE_T_MCOL",        0x1002B254, 0, 0xffffffff, 'x', "Frames Transmitted with Multiple Collisions" },
{ "IEEE_T_DEF",         0x1002B258, 0, 0xffffffff, 'x', "Frames Transmitted after Deferral Delay" },
{ "IEEE_T_LCOL",        0x1002B25C, 0, 0xffffffff, 'x', "Frames Transmitted with Late Collision" },
{ "IEEE_T_EXCOL",       0x1002B260, 0, 0xffffffff, 'x', "Frames Transmitted with Excessive Collisions" },
{ "IEEE_T_MACERR",      0x1002B264, 0, 0xffffffff, 'x', "Frames Transmitted with Tx FIFO Underrun" },
{ "IEEE_T_CSERR",       0x1002B268, 0, 0xffffffff, 'x', "Frames Transmitted with Carrier Sense Error" },
{ "IEEE_T_SQE",         0x1002B26C, 0, 0xffffffff, 'x', "Frames Transmitted with SQE Error" },
{ "IEEE_T_FDXFC",       0x1002B270, 0, 0xffffffff, 'x', "Flow Control Pause frames transmitted" },
{ "IEEE_T_OCTETS_OK",   0x1002B274, 0, 0xffffffff, 'x', "Octet count for Frames Transmitted w/o" },
{ "RMON_R_PACKETS",     0x1002B284, 0, 0xffffffff, 'x', "RMON Rx packet count" },
{ "RMON_R_BC_PKT",      0x1002B288, 0, 0xffffffff, 'x', "RMON Rx Broadcast Packets" },
{ "RMON_R_MC_PKT",      0x1002B28C, 0, 0xffffffff, 'x', "RMON Rx Multicast Packets" },
{ "RMON_R_CRC_ALIGN",   0x1002B290, 0, 0xffffffff, 'x', "RMON Rx Packets w CRC/Align error" },
{ "RMON_R_UNDERSIZE",   0x1002B294, 0, 0xffffffff, 'x', "RMON Rx Packets < 64 bytes," },
{ "RMON_R_OVERSIZE",    0x1002B298, 0, 0xffffffff, 'x', "RMON Rx Packets > MAX_FL bytes," },
{ "RMON_R_FRAG",        0x1002B29C, 0, 0xffffffff, 'x', "RMON Rx Packets < 64 bytes," },
{ "RMON_R_JAB",         0x1002B2A0, 0, 0xffffffff, 'x', "RMON Rx Packets > MAX_FL bytes," },
{ "RMON_R_RESVD_0",     0x1002B2A4, 0, 0xffffffff, 'x', "Reserved" },
{ "RMON_R_P64",         0x1002B2A8, 0, 0xffffffff, 'x', "RMON Rx 64 byte packets" },
{ "RMON_R_P65TO127",    0x1002B2AC, 0, 0xffffffff, 'x', "RMON Rx 65 to 127 byte" },
{ "RMON_R_P128TO255",   0x1002B2B0, 0, 0xffffffff, 'x', "RMON Rx 128 to 255 byte" },
{ "RMON_R_P256TO511",   0x1002B2B4, 0, 0xffffffff, 'x', "RMON Rx 256 to 511 byte" },
{ "RMON_R_P512TO1023",  0x1002B2B8, 0, 0xffffffff, 'x', "RMON Rx 512 to 1023 byte" },
{ "RMON_R_P1024TO2047", 0x1002B2BC, 0, 0xffffffff, 'x', "RMON Rx 1024 to 2047 byte" },
{ "RMON_R_P_GTE2048",   0x1002B2C0, 0, 0xffffffff, 'x', "RMON Rx packets w > 2048" },
{ "RMON_R_OCTETS",      0x1002B2C4, 0, 0xffffffff, 'x', "RMON Rx Octets" },
{ "IEEE_R_DROP",        0x1002B2C8, 0, 0xffffffff, 'x', "Count of frames not counted correctly" },
{ "IEEE_R_FRAME_OK",    0x1002B2CC, 0, 0xffffffff, 'x', "Frames Received OK" },
{ "IEEE_R_CRC",         0x1002B2D0, 0, 0xffffffff, 'x', "Frames Received with CRC Error" },
{ "IEEE_R_ALIGN",       0x1002B2D4, 0, 0xffffffff, 'x', "Frames Received with Alignment Error" },
{ "IEEE_R_MACERR",      0x1002B2D8, 0, 0xffffffff, 'x', "Receive Fifo Overflow count" },
{ "IEEE_R_FDXFC",       0x1002B2DC, 0, 0xffffffff, 'x', "Flow Control Pause frames received" },
{ "IEEE_R_OCTETS_OK",   0x1002B2E0, 0, 0xffffffff, 'x', "Octet count for Frames Rcvd w/o" },
// SCC
{ "RED_START",         0x1002C000, 0, 0xffffffff, 'x', "SCM Red Memory Start Addr Register" },
{ "BLACK_START",       0x1002C004, 0, 0xffffffff, 'x', "SCM Black Memory Start Addr Register" },
{ "LENGTH",            0x1002C008, 0, 0xffffffff, 'x', "SCM Encrypt/Decrypt Data Length Register" },
{ "SCM_STAT",          0x1002C010, 0, 0xffffffff, 'x', "SCM Status Register" },
{ "SCM_ERROR",         0x1002C014, 0, 0xffffffff, 'x', "SCC Error Status Register" },
{ "INTERRUPT_CONTROL", 0x1002C018, 0, 0xffffffff, 'x', "SCC Interrupt Control Register" },
{ "CONFIGURATION",     0x1002C01C, 0, 0xffffffff, 'x', "SCC Configuration Register" },
{ "INIT_VECTOR",       0x1002C020, 0, 0xffffffff, 'x', "0 Initial Vector 0 Register" },
{ "INIT_VECTOR1",      0x1002C024, 0, 0xffffffff, 'x', "Initial Vector 1 Register" },
/*{ "SCM_RED_MEM", 0x1002C400 - 0x1002C7FF, 0, 0xffffffff, 'x', "SCM Red Memory" },
{ "SCM_BLACK_MEM", 0x1002C800 - 0x1002CBFF, 0, 0xffffffff, 'x', "SCM Black Memory" },*/
{ "SMN_STAT",          0x1002D000, 0, 0xffffffff, 'x', "SMN Status Register" },
{ "SMN_COMMAND",       0x1002D004, 0, 0xffffffff, 'x', "SMN Command Register" },
{ "SEQ_START",         0x1002D008, 0, 0xffffffff, 'x', "Sequence Start Value Register" },
{ "SEQ_END",           0x1002D00C, 0, 0xffffffff, 'x', "Sequence End Value Register" },
{ "SEQ_CHECK",         0x1002D010, 0, 0xffffffff, 'x', "Sequence Check Register" },
{ "BIT_COUNT",         0x1002D014, 0, 0xffffffff, 'x', "Bit Count Register" },
{ "BIT_BANK_INC_SIZE", 0x1002D018, 0, 0xffffffff, 'x', "Bit Bank Increment Size Register" },
{ "BIT_BANK_DEC",      0x1002D01C, 0, 0xffffffff, 'x', "Bit Bank Decrement" },
{ "CMP_SIZE",          0x1002D020, 0, 0xffffffff, 'x', "Compare Size Register" },
{ "PLAINTEXT_CHECK",   0x1002D024, 0, 0xffffffff, 'x', "Plaintext Check Register" },
{ "CIPHER",            0x1002D028, 0, 0xffffffff, 'x', "CHECK Ciphertext Check Register" },
{ "TIMER",             0x1002D02C, 0, 0xffffffff, 'x', "IV Timer Initial Vector Register" },
{ "TIMER",             0x1002D030, 0, 0xffffffff, 'x', "CONTROL Timer Control Register" },
{ "DEBUG",             0x1002D034, 0, 0xffffffff, 'x', "DETECTOR STATUS Debug Port Detection Status" },
{ "TIMER",             0x1002D038, 0, 0xffffffff, 'x', "Timer Register" },
// ETBREG
{ "ETB_ID",              0x1003B000, 0, 0xffffffff, 'x', "ETB Identify Register" },
{ "ETB_RAM_DEPTH",       0x1003B004, 0, 0xffffffff, 'x', "ETB RAM depth Register" },
{ "ETB_RAM_WIDTH",       0x1003B008, 0, 0xffffffff, 'x', "ETB RAM width Register" },
{ "ETB_STATUS",          0x1003B00C, 0, 0xffffffff, 'x', "ETB Status Register" },
{ "ETB_DATA",            0x1003B010, 0, 0xffffffff, 'x', "ETB Data Register" },
{ "ETB_READ_POINTER",    0x1003B014, 0, 0xffffffff, 'x', "ETB Read Pointer Register" },
{ "ETB_WRITE_POINTER",   0x1003B018, 0, 0xffffffff, 'x', "ETB Write Pointer Register" },
{ "ETB_TRIGGER_COUNTER", 0x1003B01C, 0, 0xffffffff, 'x', "ETB Trigger Counter Register" },
{ "ETB_CONTROL",         0x1003B020, 0, 0xffffffff, 'x', "ETB Control Register" },
// JAM
{ "JAM_ARM9P_GPR0", 0x1003E000, 0, 0xffffffff, 'x', "JAM ARM9P General Purpose Register 0" },
{ "JAM_ARM9P_GPR4", 0x1003E010, 0, 0xffffffff, 'x', "JAM ARM9P General Purpose Register 4" },
// MAX
{ "MPR0",    0x1003F000, 0, 0xffffffff, 'x', "Master Priority Register for Slave Port" },
{ "MPR1",    0x1003F100, 0, 0xffffffff, 'x', "Master Priority Register for Slave Port" },
{ "MPR2",    0x1003F200, 0, 0xffffffff, 'x', "Master Priority Register for Slave Port" },
{ "AMPR0",   0x1003F004, 0, 0xffffffff, 'x', "Alternate Master Priority Register for Slave" },
{ "AMPR1",   0x1003F104, 0, 0xffffffff, 'x', "Alternate Master Priority Register for Slave" },
{ "AMPR2",   0x1003F204, 0, 0xffffffff, 'x', "Alternate Master Priority Register for Slave" },
{ "SGPCR0",  0x1003F010, 0, 0xffffffff, 'x', "General Purpose Control Register for Slave" },
{ "SGPCR1",  0x1003F110, 0, 0xffffffff, 'x', "General Purpose Control Register for Slave" },
{ "SGPCR2",  0x1003F210, 0, 0xffffffff, 'x', "General Purpose Control Register for Slave" },
{ "ASGPCR0", 0x1003F014, 0, 0xffffffff, 'x', "Alternate SGPCR for Slave Port 0" },
{ "ASGPCR1", 0x1003F114, 0, 0xffffffff, 'x', "Alternate SGPCR for Slave Port 1" },
{ "ASGPCR2", 0x1003F214, 0, 0xffffffff, 'x', "Alternate SGPCR for Slave Port 2" },
{ "MGPCR0",  0x1003F800, 0, 0xffffffff, 'x', "General Purpose Control Register for Master" },
{ "MGPCR1",  0x1003F900, 0, 0xffffffff, 'x', "General Purpose Control Register for Master" },
{ "MGPCR2",  0x1003FA00, 0, 0xffffffff, 'x', "General Purpose Control Register for Master" },
{ "MGPCR3",  0x1003FB00, 0, 0xffffffff, 'x', "General Purpose Control Register for Master" },
{ "MGPCR4",  0x1003FC00, 0, 0xffffffff, 'x', "General Purpose Control Register for Master" },
{ "MGPCR5",  0x1003FD00, 0, 0xffffffff, 'x', "General Purpose Control Register for Master" },
// AITC
{ "INTCNTL",     0x10040000, 0, 0xffffffff, 'x', "Interrupt Control Register" },
{ "NIMASK",      0x10040004, 0, 0xffffffff, 'x', "Normal Interrupt Mask Register" },
{ "INTENNUM",    0x10040008, 0, 0xffffffff, 'x', "Interrupt Enable Number Register" },
{ "INTDISNUM",   0x1004000C, 0, 0xffffffff, 'x', "Interrupt Disable Number Register" },
{ "INTENABLEH",  0x10040010, 0, 0xffffffff, 'x', "Interrupt Enable Register High" },
{ "INTENABLEL",  0x10040014, 0, 0xffffffff, 'x', "Interrupt Enable Register Low" },
{ "INTTYPEH",    0x10040018, 0, 0xffffffff, 'x', "Interrupt Type Register High" },
{ "INTTYPEL",    0x1004001C, 0, 0xffffffff, 'x', "Interrupt Type Register Low" },
{ "NIPRIORITY7", 0x10040020, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 7" },
{ "NIPRIORITY6", 0x10040024, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 6" },
{ "NIPRIORITY5", 0x10040028, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 5" },
{ "NIPRIORITY4", 0x1004002C, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 4" },
{ "NIPRIORITY3", 0x10040030, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 3" },
{ "NIPRIORITY2", 0x10040034, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 2" },
{ "NIPRIORITY1", 0x10040038, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 1" },
{ "NIPRIORITY0", 0x1004003C, 0, 0xffffffff, 'x', "Normal Interrupt Priority Level Register 0" },
{ "NIVECSR",     0x10040040, 0, 0xffffffff, 'x', "Normal Interrupt Vector and Status Register" },
{ "FIVECSR",     0x10040044, 0, 0xffffffff, 'x', "Fast Interrupt Vector and Status Register" },
{ "INTSRCH",     0x10040048, 0, 0xffffffff, 'x', "Interrupt Source Register High" },
{ "INTSRCL",     0x1004004C, 0, 0xffffffff, 'x', "Interrupt Source Register Low" },
{ "INTFRCH",     0x10040050, 0, 0xffffffff, 'x', "Interrupt Force Register High" },
{ "INTFRCL",     0x10040054, 0, 0xffffffff, 'x', "Interrupt Force Register Low" },
{ "NIPNDH",      0x10040058, 0, 0xffffffff, 'x', "Normal Interrupt Pending Register High" },
{ "NIPNDL",      0x1004005C, 0, 0xffffffff, 'x', "Normal Interrupt Pending Register Low" },
{ "FIPNDH",      0x10040060, 0, 0xffffffff, 'x', "Fast Interrupt Pending Register High" },
{ "FIPNDL",      0x10040064, 0, 0xffffffff, 'x', "Fast Interrupt Pending Register Low" },
// CSI
{ "CSICR1",      0x80000000, 0, 0xffffffff, 'x', "CSI Control Register 1" },
{ "CSICR2",      0x80000004, 0, 0xffffffff, 'x', "CSI Control Register 2" },
{ "CSISR",       0x80000008, 0, 0xffffffff, 'x', "CSI Status Register" },
{ "CSISTATFIFO", 0x8000000C, 0, 0xffffffff, 'x', "CSI Statistic FIFO Register" },
{ "CSIRFIFO",    0x80000010, 0, 0xffffffff, 'x', "CSI RxFIFO Register" },
{ "CSIRXCNT",    0x80000014, 0, 0xffffffff, 'x', "CSI RX Count Register" },
{ "CSIDEBUG",    0x80000018, 0, 0xffffffff, 'x', "CSI Debug Register" },
{ "CSICR3",      0x8000001C, 0, 0xffffffff, 'x', "CSI Control Register 3" },
// ATA
{ "TIME_CONFIG0", 0x80001000, 0, 0xffffffff, 'x', "ATA timing parameter 0." },
{ "TIME_CONFIG1", 0x80001004, 0, 0xffffffff, 'x', "ATA timing parameter 1." },
{ "TIME_CONFIG2", 0x80001008, 0, 0xffffffff, 'x', "ATA timing parameter 2." },
{ "TIME_CONFIG3", 0x8000100C, 0, 0xffffffff, 'x', "ATA timing parameter 3." },
{ "TIME_CONFIG4", 0x80001010, 0, 0xffffffff, 'x', "ATA timing parameter 4." },
{ "TIME_CONFIG5", 0x80001014, 0, 0xffffffff, 'x', "ATA timing parameter 5." },
{ "FIFO_DATA_32", 0x80001018, 0, 0xffffffff, 'x', "32-bit wide data port to/from FIFO" },
{ "FIFO_DATA_16", 0x8000101C, 0, 0xffffffff, 'x', "16-bit wide data port to/from FIFO" },
{ "FIFO_FILL",    0x80001020, 0, 0xffffffff, 'x', "FIFO Filling in Halfwords" },
{ "ATA_CONTROL",  0x80001024, 0, 0xffffffff, 'x', "ATA Interface Control Register" },
{ "INT_PENDING",  0x80001028, 0, 0xffffffff, 'x', "Interrupt Pending Register" },
{ "INT_ENABLE",   0x8000102c, 0, 0xffffffff, 'x', "Interrupt Enable Register" },
{ "INT_CLEAR",    0x80001030, 0, 0xffffffff, 'x', "Interrupt Clear Register" },
{ "FIFO_ALARM",   0x80001034, 0, 0xffffffff, 'x', "FIFO Alarm Threshold" },
{ "DCTR", 0x800010A0, 0, 0xffffffff, 'x', "Drive Data Register" },
{ "DDTR", 0x800010A4, 0, 0xffffffff, 'x', "Drive Features Register" },
{ "DFTR", 0x800010A8, 0, 0xffffffff, 'x', "Drive Sector Count Register" },
{ "DSCR", 0x800010AC, 0, 0xffffffff, 'x', "Drive Sector Number Register" },
{ "DSNR", 0x800010B0, 0, 0xffffffff, 'x', "Drive Cylinder Low Register" },
{ "DCLR", 0x800010B4, 0, 0xffffffff, 'x', "Drive Cylinder High Register" },
{ "DCHR", 0x800010B8, 0, 0xffffffff, 'x', "Drive Device Head Register" },
{ "DDHR", 0x800010BC, 0, 0xffffffff, 'x', "Drive Command Register (W)/ Drive Status" },
{ "DCDR", 0x800010D8, 0, 0xffffffff, 'x', "Drive Alternate Status Register (W)/ Drive" },
// NFC (Nand Flash Controller)
{ "NFC_BUFSIZE",          0xD8000E00, 0, 0xffffffff, 'x', "Internal SRAM Size" },
{ "BLOCK_ADD_LOCK",       0xD8000E02, 0, 0xffffffff, 'x', "NAND Flash Block Address for Lock" },
{ "RAM_BUFFER_ADDRESS",   0xD8000E04, 0, 0xffffffff, 'x', "Buffer Number for Page Data Transfer" },
{ "NAND_FLASH_ADD",       0xD8000E06, 0, 0xffffffff, 'x', "NAND Flash Address" },
{ "NAND_FLASH_CMD",       0xD8000E08, 0, 0xffffffff, 'x', "NAND Flash Command" },
{ "NFC_CONFIGURATION",    0xD8000E0A, 0, 0xffffffff, 'x', "NFC Internal Buffer Lock Control" },
{ "ECC_STATUS_RESULT",    0xD8000E0C, 0, 0xffffffff, 'x', "Controller Status/Result of Flash Operation" },
{ "ECC_RSLT_MAIN_AREA",   0xD8000E0E, 0, 0xffffffff, 'x', "ECC Error Position of Main Area" },
{ "ECC_RSLT_SPARE_AREA",  0xD8000E10, 0, 0xffffffff, 'x', "ECC Error Position of Spare Area" },
{ "NF_WR_PROT",           0xD8000E12, 0, 0xffffffff, 'x', "Nand Flash Write Protection" },
{ "UNLOCK_START_BLK_ADD", 0xD8000E14, 0, 0xffffffff, 'x', "Start Address for Write Protection Unlock" },
{ "UNLOCK_END_BLK_ADD",   0xD8000E16, 0, 0xffffffff, 'x', "End Address for Write Protection Unlock" },
{ "NAND_FLASH_WR_PR_ST",  0xD8000E18, 0, 0xffffffff, 'x', "Current Nand Flash Write Protection Status" },
{ "NAND_FLASH_CONFIG1",   0xD8000E1A, 0, 0xffffffff, 'x', "Nand Flash Operation Configuration 1" },
{ "NAND_FLASH_CONFIG2",   0xD8000E1C, 0, 0xffffffff, 'x', "Nand Flash Operation Configuration 2" },
// ESDCTL
{ "ESD_ESDCTL0", 0xD8001000, 0, 0xffffffff, 'x', "SDRAM/MDDR 0 Control Register" },
{ "ESD_ESDCFG0", 0xD8001004, 0, 0xffffffff, 'x', "SDRAM/MDDR 0 Timing Config Register" },
{ "ESD_ESDCTL1", 0xD8001008, 0, 0xffffffff, 'x', "SDRAM/MDDR 1 Control Register" },
{ "ESD_ESDCFG1", 0xD800100C, 0, 0xffffffff, 'x', "SDRAM/MDDR 1 Timing Config Register" },
{ "ESD_ESDMISC", 0xD8001010, 0, 0xffffffff, 'x', "SDRAM/MDDR Miscellaneous Register" },
// WEIM
{ "CS0U", 0xD8002000, 0, 0xffffffff, 'x', "Chip Select 0 Upper Control Register" },
{ "CS0L", 0xD8002004, 0, 0xffffffff, 'x', "Chip Select 0 Lower Control Register" },
{ "CS0A", 0xD8002008, 0, 0xffffffff, 'x', "Chip Select 0 Addition Control Register" },
{ "CS1U", 0xD8002010, 0, 0xffffffff, 'x', "Chip Select 1 Upper Control Register" },
{ "CS1L", 0xD8002014, 0, 0xffffffff, 'x', "Chip Select 1 Lower Control Register" },
{ "CS1A", 0xD8002018, 0, 0xffffffff, 'x', "Chip Select 1 Addition Control Register" },
{ "CS2U", 0xD8002020, 0, 0xffffffff, 'x', "Chip Select 2 Upper Control Register" },
{ "CS2L", 0xD8002024, 0, 0xffffffff, 'x', "Chip Select 2 Lower Control Register" },
{ "CS2A", 0xD8002028, 0, 0xffffffff, 'x', "Chip Select 2 Addition Control Register" },
{ "CS3U", 0xD8002030, 0, 0xffffffff, 'x', "Chip Select 3 Upper Control Register" },
{ "CS3L", 0xD8002034, 0, 0xffffffff, 'x', "Chip Select 3 Lower Control Register" },
{ "CS3A", 0xD8002038, 0, 0xffffffff, 'x', "Chip Select 3 Addition Control Register" },
{ "CS4U", 0xD8002040, 0, 0xffffffff, 'x', "Chip Select 4 Upper Control Register" },
{ "CS4L", 0xD8002044, 0, 0xffffffff, 'x', "Chip Select 4 Lower Control Register" },
{ "CS4A", 0xD8002048, 0, 0xffffffff, 'x', "Chip Select 4 Addition Control Register" },
{ "CS5U", 0xD8002050, 0, 0xffffffff, 'x', "Chip Select 5 Upper Control Register" },
{ "CS5L", 0xD8002054, 0, 0xffffffff, 'x', "Chip Select 5 Lower Control Register" },
{ "CS5A", 0xD8002058, 0, 0xffffffff, 'x', "Chip Select 5 Addition Control Register" },
{ "EIM",  0xD8002060, 0, 0xffffffff, 'x', "EIM Configuration Register" },
// M3IF
{ "M3IF_CTL",   0xD8003000, 0, 0xffffffff, 'x', "M3IF control register" },
{ "M3IF_SCFG0", 0xD8003028, 0, 0xffffffff, 'x', "M3IF Snooping Configuration Register 0" },
{ "M3IF_SCFG1", 0xD800302C, 0, 0xffffffff, 'x', "M3IF Snooping Configuration Register 1" },
{ "M3IF_SCFG2", 0xD8003030, 0, 0xffffffff, 'x', "M3IF Snooping Configuration Register 2" },
{ "M3IF_SSR0",  0xD8003034, 0, 0xffffffff, 'x', "M3IF Snooping Status Register 0" },
{ "M3IF_SSR1",  0xD8003038, 0, 0xffffffff, 'x', "M3IF Snooping Status Register 1" },
{ "M3IFMLWE0",  0xD8003040, 0, 0xffffffff, 'x', "M3IF Master Lock WEIM CS0 Register" },
{ "M3IFMLWE1",  0xD8003044, 0, 0xffffffff, 'x', "M3IF Master Lock WEIM CS1 Register" },
{ "M3IFMLWE2",  0xD8003048, 0, 0xffffffff, 'x', "M3IF Master Lock WEIM CS2 Register" },
{ "M3IFMLWE3",  0xD800304C, 0, 0xffffffff, 'x', "M3IF Master Lock WEIM CS3 Register" },
{ "M3IFMLWE4",  0xD8003050, 0, 0xffffffff, 'x', "M3IF Master Lock WEIM CS4 Register" },
{ "M3IFMLWE5",  0xD8003054, 0, 0xffffffff, 'x', "M3IF Master Lock WEIM CS5 Register" },
// PCMCIA
{ "PCMCIA_PIPR",  0xD8004000, 0, 0xffffffff, 'x', "PCMCIA Input Pins Register" },
{ "PCMCIA_PSCR",  0xD8004004, 0, 0xffffffff, 'x', "PCMCIA Status Changed Register" },
{ "PCMCIA_PER",   0xD8004008, 0, 0xffffffff, 'x', "PCMCIA Enable Register" },
{ "PCMCIA_PBR0",  0xD800400C, 0, 0xffffffff, 'x', "PCMCIA Base Register 0" },
{ "PCMCIA_PBR1",  0xD8004010, 0, 0xffffffff, 'x', "PCMCIA Base Register 1" },
{ "PCMCIA_PBR2",  0xD8004014, 0, 0xffffffff, 'x', "PCMCIA Base Register 2" },
{ "PCMCIA_PBR3",  0xD8004018, 0, 0xffffffff, 'x', "PCMCIA Base Register 3" },
{ "PCMCIA_PBR4",  0xD800401C, 0, 0xffffffff, 'x', "PCMCIA Base Register 4" },
{ "PCMCIA_PBR5",  0xD8004020, 0, 0xffffffff, 'x', "PCMCIA Base Register 5" },
{ "PCMCIA_PBR6",  0xD8004024, 0, 0xffffffff, 'x', "PCMCIA Base Register 6" },
{ "PCMCIA_POR0",  0xD8004028, 0, 0xffffffff, 'x', "PCMCIA Option Register 0" },
{ "PCMCIA_POR1",  0xD800402C, 0, 0xffffffff, 'x', "PCMCIA Option Register 1" },
{ "PCMCIA_POR2",  0xD8004030, 0, 0xffffffff, 'x', "PCMCIA Option Register 2" },
{ "PCMCIA_POR3",  0xD8004034, 0, 0xffffffff, 'x', "PCMCIA Option Register 3" },
{ "PCMCIA_POR4",  0xD8004038, 0, 0xffffffff, 'x', "PCMCIA Option Register 4" },
{ "PCMCIA_POR5",  0xD800403C, 0, 0xffffffff, 'x', "PCMCIA Option Register 5" },
{ "PCMCIA_POR6",  0xD8004040, 0, 0xffffffff, 'x', "PCMCIA Option Register 6" },
{ "PCMCIA_POFR0", 0xD8004044, 0, 0xffffffff, 'x', "PCMCIA Offset Register 0" },
{ "PCMCIA_POFR1", 0xD8004048, 0, 0xffffffff, 'x', "PCMCIA Offset Register 1" },
{ "PCMCIA_POFR2", 0xD800404C, 0, 0xffffffff, 'x', "PCMCIA Offset Register 2" },
{ "PCMCIA_POFR3", 0xD8004050, 0, 0xffffffff, 'x', "PCMCIA Offset Register 3" },
{ "PCMCIA_POFR4", 0xD8004054, 0, 0xffffffff, 'x', "PCMCIA Offset Register 4" },
{ "PCMCIA_POFR5", 0xD8004058, 0, 0xffffffff, 'x', "PCMCIA Offset Register 5" },
{ "PCMCIA_POFR6", 0xD800405C, 0, 0xffffffff, 'x', "PCMCIA Offset Register 6" },
{ "PCMCIA_PGCR",  0xD8004060, 0, 0xffffffff, 'x', "PCMCIA General Control Register" },
{ "PCMCIA_PGSR",  0xD8004064, 0, 0xffffffff, 'x', "PCMCIA General Status Register" },
};
