Analysis & Synthesis report for actividad06
Wed Mar 18 22:32:15 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Mar 18 22:32:15 2020       ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; actividad06                                 ;
; Top-level Entity Name       ; martes                                      ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 42                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; martes             ; actividad06        ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; memoria.v                        ; yes             ; User Verilog HDL File        ; /home/jorozco/Documentos/semArq/actividad07/memoria.v   ;         ;
; rom.v                            ; yes             ; User Verilog HDL File        ; /home/jorozco/Documentos/semArq/actividad07/rom.v       ;         ;
; bufferrom.v                      ; yes             ; User Verilog HDL File        ; /home/jorozco/Documentos/semArq/actividad07/bufferrom.v ;         ;
; bufferalu.v                      ; yes             ; User Verilog HDL File        ; /home/jorozco/Documentos/semArq/actividad07/bufferalu.v ;         ;
; martes.v                         ; yes             ; User Verilog HDL File        ; /home/jorozco/Documentos/semArq/actividad07/martes.v    ;         ;
; rom.mem                          ; yes             ; Auto-Found Unspecified File  ; /home/jorozco/Documentos/semArq/actividad07/rom.mem     ;         ;
; ALU.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/jorozco/Documentos/semArq/actividad07/ALU.v       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 42    ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |martes                    ; 0 (0)       ; 0            ; 0          ; 42   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |martes             ; martes      ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; bufferrom:bufrom|ins[0..31]            ; Stuck at GND due to stuck port data_in ;
; bufferalu:bufalu|dirout[0..6]          ; Stuck at GND due to stuck port data_in ;
; bufferalu:bufalu|resout[0..31]         ; Stuck at GND due to stuck port data_in ;
; bufferalu:bufalu|enout                 ; Lost fanout                            ;
; bufferrom:bufrom|enout                 ; Lost fanout                            ;
; Total Number of Removed Registers = 73 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------+
; bufferrom:bufrom|ins[22] ; Stuck at GND              ; bufferalu:bufalu|resout[12], bufferalu:bufalu|resout[13],                            ;
;                          ; due to stuck port data_in ; bufferalu:bufalu|resout[14], bufferalu:bufalu|resout[15],                            ;
;                          ;                           ; bufferalu:bufalu|resout[16], bufferalu:bufalu|resout[17],                            ;
;                          ;                           ; bufferalu:bufalu|resout[18], bufferalu:bufalu|resout[19],                            ;
;                          ;                           ; bufferalu:bufalu|resout[20], bufferalu:bufalu|resout[21],                            ;
;                          ;                           ; bufferalu:bufalu|resout[22], bufferalu:bufalu|resout[23],                            ;
;                          ;                           ; bufferalu:bufalu|resout[31], bufferalu:bufalu|resout[2], bufferalu:bufalu|resout[11] ;
; bufferrom:bufrom|ins[0]  ; Stuck at GND              ; bufferalu:bufalu|resout[0], bufferalu:bufalu|resout[3], bufferalu:bufalu|resout[4],  ;
;                          ; due to stuck port data_in ; bufferalu:bufalu|resout[5], bufferalu:bufalu|resout[6], bufferalu:bufalu|resout[7],  ;
;                          ;                           ; bufferalu:bufalu|resout[8], bufferalu:bufalu|resout[9], bufferalu:bufalu|resout[10]  ;
; bufferrom:bufrom|ins[25] ; Stuck at GND              ; bufferalu:bufalu|dirout[0], bufferalu:bufalu|enout, bufferrom:bufrom|enout           ;
;                          ; due to stuck port data_in ;                                                                                      ;
; bufferrom:bufrom|ins[1]  ; Stuck at GND              ; bufferalu:bufalu|resout[1]                                                           ;
;                          ; due to stuck port data_in ;                                                                                      ;
; bufferrom:bufrom|ins[26] ; Stuck at GND              ; bufferalu:bufalu|dirout[1]                                                           ;
;                          ; due to stuck port data_in ;                                                                                      ;
; bufferrom:bufrom|ins[27] ; Stuck at GND              ; bufferalu:bufalu|dirout[2]                                                           ;
;                          ; due to stuck port data_in ;                                                                                      ;
; bufferrom:bufrom|ins[28] ; Stuck at GND              ; bufferalu:bufalu|dirout[3]                                                           ;
;                          ; due to stuck port data_in ;                                                                                      ;
; bufferrom:bufrom|ins[29] ; Stuck at GND              ; bufferalu:bufalu|dirout[4]                                                           ;
;                          ; due to stuck port data_in ;                                                                                      ;
; bufferrom:bufrom|ins[30] ; Stuck at GND              ; bufferalu:bufalu|dirout[5]                                                           ;
;                          ; due to stuck port data_in ;                                                                                      ;
; bufferrom:bufrom|ins[31] ; Stuck at GND              ; bufferalu:bufalu|dirout[6]                                                           ;
;                          ; due to stuck port data_in ;                                                                                      ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Mar 18 22:32:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off actividad07 -c actividad06
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file ../actividad05/ALU.v is missing
Warning (12019): Can't analyze file -- file ALU_tb.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file memoria.v
    Info (12023): Found entity 1: memoria File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 1
Warning (12019): Can't analyze file -- file memoria_tb.v is missing
Warning (12019): Can't analyze file -- file actividad06.v is missing
Warning (12019): Can't analyze file -- file actividad06_tb.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: /home/jorozco/Documentos/semArq/actividad07/rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bufferrom.v
    Info (12023): Found entity 1: bufferrom File: /home/jorozco/Documentos/semArq/actividad07/bufferrom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bufferalu.v
    Info (12023): Found entity 1: bufferalu File: /home/jorozco/Documentos/semArq/actividad07/bufferalu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file martes.v
    Info (12023): Found entity 1: martes File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file martes_tb.v
    Info (12023): Found entity 1: martes_tb File: /home/jorozco/Documentos/semArq/actividad07/martes_tb.v Line: 3
Info (12127): Elaborating entity "martes" for the top level hierarchy
Info (12128): Elaborating entity "rom" for hierarchy "rom:ROM" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 18
Warning (10850): Verilog HDL warning at rom.v(10): number of words (40) in memory file does not match the number of elements in the address range [0:127] File: /home/jorozco/Documentos/semArq/actividad07/rom.v Line: 10
Warning (10855): Verilog HDL warning at rom.v(9): initial value for variable isa should be constant File: /home/jorozco/Documentos/semArq/actividad07/rom.v Line: 9
Warning (10030): Net "isa" at rom.v(5) has no driver or initial value, using a default initial value '0' File: /home/jorozco/Documentos/semArq/actividad07/rom.v Line: 5
Info (12128): Elaborating entity "bufferrom" for hierarchy "bufferrom:bufrom" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 26
Warning (12125): Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU File: /home/jorozco/Documentos/semArq/actividad07/ALU.v Line: 1
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 34
Info (12128): Elaborating entity "bufferalu" for hierarchy "bufferalu:bufalu" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 44
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:mem" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 51
Warning (10240): Verilog HDL Always Construct warning at memoria.v(11): inferring latch(es) for variable "dataOut", which holds its previous value in one or more paths through the always construct File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 11
Info (10041): Inferred latch for "dataOut[0]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[1]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[2]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[3]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[4]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[5]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[6]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[7]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[8]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[9]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[10]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[11]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[12]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[13]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[14]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[15]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[16]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[17]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[18]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[19]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[20]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[21]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[22]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[23]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[24]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[25]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[26]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[27]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[28]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[29]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[30]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Info (10041): Inferred latch for "dataOut[31]" at memoria.v(17) File: /home/jorozco/Documentos/semArq/actividad07/memoria.v Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dataOut[0]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[1]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[2]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[3]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[4]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[5]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[6]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[7]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[8]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[9]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[10]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[11]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[12]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[13]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[14]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[15]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[16]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[17]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[18]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[19]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[20]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[21]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[22]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[23]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[24]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[25]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[26]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[27]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[28]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[29]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[30]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "dataOut[31]" is stuck at GND File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 6
    Warning (13410): Pin "zeroFlag" is stuck at VCC File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 8
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dir[0]" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 2
    Warning (15610): No output dependent on input pin "dir[1]" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 2
    Warning (15610): No output dependent on input pin "dir[2]" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 2
    Warning (15610): No output dependent on input pin "dir[3]" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 2
    Warning (15610): No output dependent on input pin "dir[4]" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 2
    Warning (15610): No output dependent on input pin "dir[5]" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 2
    Warning (15610): No output dependent on input pin "dir[6]" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 2
    Warning (15610): No output dependent on input pin "en" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 4
    Warning (15610): No output dependent on input pin "clk" File: /home/jorozco/Documentos/semArq/actividad07/martes.v Line: 5
Info (21057): Implemented 42 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 33 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 902 megabytes
    Info: Processing ended: Wed Mar 18 22:32:15 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:29


