
STM32WB5MM_DK_BLE_HeartRate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013578  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025cc  080136b8  080136b8  000146b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015c84  08015c84  00016c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015c8c  08015c8c  00016c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015c90  08015c90  00016c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000274  20000008  08015c94  00017008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000041  2000027c  08015f08  0001727c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200002c0  08015f49  000172c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bc4  200002e0  08015f5a  000172e0  2**4
                  ALLOC
 10 ._user_heap_stack 00001404  20001ea4  08015f5a  00017ea4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000172d1  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00018000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00018000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  00018000  2**2
                  ALLOC
 15 .debug_line   0003b205  00000000  00000000  00017301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 000000c2  00000000  00000000  00052506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   00037f52  00000000  00000000  000525c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00007c60  00000000  00000000  0008a51a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 000030e0  00000000  00000000  00092180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010cf81  00000000  00000000  00095260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00002562  00000000  00000000  001a21e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  00031b05  00000000  00000000  001a4743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  001d6248  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000de1c  00000000  00000000  001d628c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200002e0 	.word	0x200002e0
 800015c:	00000000 	.word	0x00000000
 8000160:	080136a0 	.word	0x080136a0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200002e4 	.word	0x200002e4
 800017c:	080136a0 	.word	0x080136a0

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr
	...

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	@ 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b8c:	f000 b988 	b.w	8000ea0 <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9d08      	ldr	r5, [sp, #32]
 8000bae:	468e      	mov	lr, r1
 8000bb0:	4604      	mov	r4, r0
 8000bb2:	4688      	mov	r8, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d14a      	bne.n	8000c4e <__udivmoddi4+0xa6>
 8000bb8:	428a      	cmp	r2, r1
 8000bba:	4617      	mov	r7, r2
 8000bbc:	d962      	bls.n	8000c84 <__udivmoddi4+0xdc>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	b14e      	cbz	r6, 8000bd8 <__udivmoddi4+0x30>
 8000bc4:	f1c6 0320 	rsb	r3, r6, #32
 8000bc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd0:	40b7      	lsls	r7, r6
 8000bd2:	ea43 0808 	orr.w	r8, r3, r8
 8000bd6:	40b4      	lsls	r4, r6
 8000bd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bdc:	fa1f fc87 	uxth.w	ip, r7
 8000be0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000be4:	0c23      	lsrs	r3, r4, #16
 8000be6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bee:	fb01 f20c 	mul.w	r2, r1, ip
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x62>
 8000bf6:	18fb      	adds	r3, r7, r3
 8000bf8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000bfc:	f080 80ea 	bcs.w	8000dd4 <__udivmoddi4+0x22c>
 8000c00:	429a      	cmp	r2, r3
 8000c02:	f240 80e7 	bls.w	8000dd4 <__udivmoddi4+0x22c>
 8000c06:	3902      	subs	r1, #2
 8000c08:	443b      	add	r3, r7
 8000c0a:	1a9a      	subs	r2, r3, r2
 8000c0c:	b2a3      	uxth	r3, r4
 8000c0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c1e:	459c      	cmp	ip, r3
 8000c20:	d909      	bls.n	8000c36 <__udivmoddi4+0x8e>
 8000c22:	18fb      	adds	r3, r7, r3
 8000c24:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c28:	f080 80d6 	bcs.w	8000dd8 <__udivmoddi4+0x230>
 8000c2c:	459c      	cmp	ip, r3
 8000c2e:	f240 80d3 	bls.w	8000dd8 <__udivmoddi4+0x230>
 8000c32:	443b      	add	r3, r7
 8000c34:	3802      	subs	r0, #2
 8000c36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c3a:	eba3 030c 	sub.w	r3, r3, ip
 8000c3e:	2100      	movs	r1, #0
 8000c40:	b11d      	cbz	r5, 8000c4a <__udivmoddi4+0xa2>
 8000c42:	40f3      	lsrs	r3, r6
 8000c44:	2200      	movs	r2, #0
 8000c46:	e9c5 3200 	strd	r3, r2, [r5]
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d905      	bls.n	8000c5e <__udivmoddi4+0xb6>
 8000c52:	b10d      	cbz	r5, 8000c58 <__udivmoddi4+0xb0>
 8000c54:	e9c5 0100 	strd	r0, r1, [r5]
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4608      	mov	r0, r1
 8000c5c:	e7f5      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c5e:	fab3 f183 	clz	r1, r3
 8000c62:	2900      	cmp	r1, #0
 8000c64:	d146      	bne.n	8000cf4 <__udivmoddi4+0x14c>
 8000c66:	4573      	cmp	r3, lr
 8000c68:	d302      	bcc.n	8000c70 <__udivmoddi4+0xc8>
 8000c6a:	4282      	cmp	r2, r0
 8000c6c:	f200 8105 	bhi.w	8000e7a <__udivmoddi4+0x2d2>
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	4690      	mov	r8, r2
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d0e5      	beq.n	8000c4a <__udivmoddi4+0xa2>
 8000c7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c82:	e7e2      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c84:	2a00      	cmp	r2, #0
 8000c86:	f000 8090 	beq.w	8000daa <__udivmoddi4+0x202>
 8000c8a:	fab2 f682 	clz	r6, r2
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	f040 80a4 	bne.w	8000ddc <__udivmoddi4+0x234>
 8000c94:	1a8a      	subs	r2, r1, r2
 8000c96:	0c03      	lsrs	r3, r0, #16
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	b280      	uxth	r0, r0
 8000c9e:	b2bc      	uxth	r4, r7
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ca6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cae:	fb04 f20c 	mul.w	r2, r4, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x11e>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cbc:	d202      	bcs.n	8000cc4 <__udivmoddi4+0x11c>
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f200 80e0 	bhi.w	8000e84 <__udivmoddi4+0x2dc>
 8000cc4:	46c4      	mov	ip, r8
 8000cc6:	1a9b      	subs	r3, r3, r2
 8000cc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ccc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cd4:	fb02 f404 	mul.w	r4, r2, r4
 8000cd8:	429c      	cmp	r4, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x144>
 8000cdc:	18fb      	adds	r3, r7, r3
 8000cde:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x142>
 8000ce4:	429c      	cmp	r4, r3
 8000ce6:	f200 80ca 	bhi.w	8000e7e <__udivmoddi4+0x2d6>
 8000cea:	4602      	mov	r2, r0
 8000cec:	1b1b      	subs	r3, r3, r4
 8000cee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cf2:	e7a5      	b.n	8000c40 <__udivmoddi4+0x98>
 8000cf4:	f1c1 0620 	rsb	r6, r1, #32
 8000cf8:	408b      	lsls	r3, r1
 8000cfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000cfe:	431f      	orrs	r7, r3
 8000d00:	fa0e f401 	lsl.w	r4, lr, r1
 8000d04:	fa20 f306 	lsr.w	r3, r0, r6
 8000d08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d10:	4323      	orrs	r3, r4
 8000d12:	fa00 f801 	lsl.w	r8, r0, r1
 8000d16:	fa1f fc87 	uxth.w	ip, r7
 8000d1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d1e:	0c1c      	lsrs	r4, r3, #16
 8000d20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x1a0>
 8000d34:	193c      	adds	r4, r7, r4
 8000d36:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d3a:	f080 809c 	bcs.w	8000e76 <__udivmoddi4+0x2ce>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f240 8099 	bls.w	8000e76 <__udivmoddi4+0x2ce>
 8000d44:	3802      	subs	r0, #2
 8000d46:	443c      	add	r4, r7
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	fa1f fe83 	uxth.w	lr, r3
 8000d50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d54:	fb09 4413 	mls	r4, r9, r3, r4
 8000d58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d60:	45a4      	cmp	ip, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1ce>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d6a:	f080 8082 	bcs.w	8000e72 <__udivmoddi4+0x2ca>
 8000d6e:	45a4      	cmp	ip, r4
 8000d70:	d97f      	bls.n	8000e72 <__udivmoddi4+0x2ca>
 8000d72:	3b02      	subs	r3, #2
 8000d74:	443c      	add	r4, r7
 8000d76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d7a:	eba4 040c 	sub.w	r4, r4, ip
 8000d7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d82:	4564      	cmp	r4, ip
 8000d84:	4673      	mov	r3, lr
 8000d86:	46e1      	mov	r9, ip
 8000d88:	d362      	bcc.n	8000e50 <__udivmoddi4+0x2a8>
 8000d8a:	d05f      	beq.n	8000e4c <__udivmoddi4+0x2a4>
 8000d8c:	b15d      	cbz	r5, 8000da6 <__udivmoddi4+0x1fe>
 8000d8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d92:	eb64 0409 	sbc.w	r4, r4, r9
 8000d96:	fa04 f606 	lsl.w	r6, r4, r6
 8000d9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d9e:	431e      	orrs	r6, r3
 8000da0:	40cc      	lsrs	r4, r1
 8000da2:	e9c5 6400 	strd	r6, r4, [r5]
 8000da6:	2100      	movs	r1, #0
 8000da8:	e74f      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000daa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dae:	0c01      	lsrs	r1, r0, #16
 8000db0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000db4:	b280      	uxth	r0, r0
 8000db6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dba:	463b      	mov	r3, r7
 8000dbc:	4638      	mov	r0, r7
 8000dbe:	463c      	mov	r4, r7
 8000dc0:	46b8      	mov	r8, r7
 8000dc2:	46be      	mov	lr, r7
 8000dc4:	2620      	movs	r6, #32
 8000dc6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dca:	eba2 0208 	sub.w	r2, r2, r8
 8000dce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dd2:	e766      	b.n	8000ca2 <__udivmoddi4+0xfa>
 8000dd4:	4601      	mov	r1, r0
 8000dd6:	e718      	b.n	8000c0a <__udivmoddi4+0x62>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	e72c      	b.n	8000c36 <__udivmoddi4+0x8e>
 8000ddc:	f1c6 0220 	rsb	r2, r6, #32
 8000de0:	fa2e f302 	lsr.w	r3, lr, r2
 8000de4:	40b7      	lsls	r7, r6
 8000de6:	40b1      	lsls	r1, r6
 8000de8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df0:	430a      	orrs	r2, r1
 8000df2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000df6:	b2bc      	uxth	r4, r7
 8000df8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dfc:	0c11      	lsrs	r1, r2, #16
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb08 f904 	mul.w	r9, r8, r4
 8000e06:	40b0      	lsls	r0, r6
 8000e08:	4589      	cmp	r9, r1
 8000e0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e0e:	b280      	uxth	r0, r0
 8000e10:	d93e      	bls.n	8000e90 <__udivmoddi4+0x2e8>
 8000e12:	1879      	adds	r1, r7, r1
 8000e14:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e18:	d201      	bcs.n	8000e1e <__udivmoddi4+0x276>
 8000e1a:	4589      	cmp	r9, r1
 8000e1c:	d81f      	bhi.n	8000e5e <__udivmoddi4+0x2b6>
 8000e1e:	eba1 0109 	sub.w	r1, r1, r9
 8000e22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e26:	fb09 f804 	mul.w	r8, r9, r4
 8000e2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e2e:	b292      	uxth	r2, r2
 8000e30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e34:	4542      	cmp	r2, r8
 8000e36:	d229      	bcs.n	8000e8c <__udivmoddi4+0x2e4>
 8000e38:	18ba      	adds	r2, r7, r2
 8000e3a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e3e:	d2c4      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e40:	4542      	cmp	r2, r8
 8000e42:	d2c2      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e44:	f1a9 0102 	sub.w	r1, r9, #2
 8000e48:	443a      	add	r2, r7
 8000e4a:	e7be      	b.n	8000dca <__udivmoddi4+0x222>
 8000e4c:	45f0      	cmp	r8, lr
 8000e4e:	d29d      	bcs.n	8000d8c <__udivmoddi4+0x1e4>
 8000e50:	ebbe 0302 	subs.w	r3, lr, r2
 8000e54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e58:	3801      	subs	r0, #1
 8000e5a:	46e1      	mov	r9, ip
 8000e5c:	e796      	b.n	8000d8c <__udivmoddi4+0x1e4>
 8000e5e:	eba7 0909 	sub.w	r9, r7, r9
 8000e62:	4449      	add	r1, r9
 8000e64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7db      	b.n	8000e2a <__udivmoddi4+0x282>
 8000e72:	4673      	mov	r3, lr
 8000e74:	e77f      	b.n	8000d76 <__udivmoddi4+0x1ce>
 8000e76:	4650      	mov	r0, sl
 8000e78:	e766      	b.n	8000d48 <__udivmoddi4+0x1a0>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e6fd      	b.n	8000c7a <__udivmoddi4+0xd2>
 8000e7e:	443b      	add	r3, r7
 8000e80:	3a02      	subs	r2, #2
 8000e82:	e733      	b.n	8000cec <__udivmoddi4+0x144>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	443b      	add	r3, r7
 8000e8a:	e71c      	b.n	8000cc6 <__udivmoddi4+0x11e>
 8000e8c:	4649      	mov	r1, r9
 8000e8e:	e79c      	b.n	8000dca <__udivmoddi4+0x222>
 8000e90:	eba1 0109 	sub.w	r1, r1, r9
 8000e94:	46c4      	mov	ip, r8
 8000e96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9a:	fb09 f804 	mul.w	r8, r9, r4
 8000e9e:	e7c4      	b.n	8000e2a <__udivmoddi4+0x282>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000ea4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ea8:	3304      	adds	r3, #4

08000eaa <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eaa:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eac:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000eae:	d3f9      	bcc.n	8000ea4 <CopyDataInit>
  bx lr
 8000eb0:	4770      	bx	lr

08000eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000eb2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000eb4:	3004      	adds	r0, #4

08000eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000eb6:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000eb8:	d3fb      	bcc.n	8000eb2 <FillZerobss>
  bx lr
 8000eba:	4770      	bx	lr

08000ebc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ebc:	480c      	ldr	r0, [pc, #48]	@ (8000ef0 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000ebe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ec0:	f005 fd1c 	bl	80068fc <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000ec4:	480b      	ldr	r0, [pc, #44]	@ (8000ef4 <LoopForever+0x8>)
 8000ec6:	490c      	ldr	r1, [pc, #48]	@ (8000ef8 <LoopForever+0xc>)
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8000efc <LoopForever+0x10>)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f7ff ffed 	bl	8000eaa <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000ed0:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <LoopForever+0x14>)
 8000ed2:	490c      	ldr	r1, [pc, #48]	@ (8000f04 <LoopForever+0x18>)
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f7ff ffee 	bl	8000eb6 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000eda:	480b      	ldr	r0, [pc, #44]	@ (8000f08 <LoopForever+0x1c>)
 8000edc:	490b      	ldr	r1, [pc, #44]	@ (8000f0c <LoopForever+0x20>)
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f7ff ffe9 	bl	8000eb6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ee4:	f010 fbc6 	bl	8011674 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000ee8:	f001 fca0 	bl	800282c <main>

08000eec <LoopForever>:

LoopForever:
  b LoopForever
 8000eec:	e7fe      	b.n	8000eec <LoopForever>
 8000eee:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000ef0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	2000027c 	.word	0x2000027c
 8000efc:	08015c94 	.word	0x08015c94
  INIT_BSS _sbss, _ebss
 8000f00:	200002e0 	.word	0x200002e0
 8000f04:	20001ea4 	.word	0x20001ea4
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000f08:	200301e4 	.word	0x200301e4
 8000f0c:	20030a67 	.word	0x20030a67

08000f10 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f10:	e7fe      	b.n	8000f10 <ADC1_IRQHandler>
	...

08000f14 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <LL_EXTI_EnableIT_32_63+0x24>)
 8000f1e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000f22:	4905      	ldr	r1, [pc, #20]	@ (8000f38 <LL_EXTI_EnableIT_32_63+0x24>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	58000800 	.word	0x58000800

08000f3c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b085      	sub	sp, #20
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f58:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f60:	68fb      	ldr	r3, [r7, #12]
}
 8000f62:	bf00      	nop
 8000f64:	3714      	adds	r7, #20
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b085      	sub	sp, #20
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f7a:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f8e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4013      	ands	r3, r2
 8000f96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f98:	68fb      	ldr	r3, [r7, #12]
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000faa:	f005 fd6d 	bl	8006a88 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000fae:	f005 fd71 	bl	8006a94 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000fb2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000fb6:	f7ff ffad 	bl	8000f14 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000fba:	f00c fed3 	bl	800dd64 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000fbe:	f000 f821 	bl	8001004 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000fc2:	f000 f8c1 	bl	8001148 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000fc6:	bf00      	nop
}
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000fcc:	b5b0      	push	{r4, r5, r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <APPD_EnableCPU2+0x34>)
 8000fd4:	1d3c      	adds	r4, r7, #4
 8000fd6:	461d      	mov	r5, r3
 8000fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fdc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fe0:	c403      	stmia	r4!, {r0, r1}
 8000fe2:	8022      	strh	r2, [r4, #0]
 8000fe4:	3402      	adds	r4, #2
 8000fe6:	0c13      	lsrs	r3, r2, #16
 8000fe8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000fea:	f00e fda3 	bl	800fb34 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000fee:	1d3b      	adds	r3, r7, #4
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f00d fbfc 	bl	800e7ee <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000ff6:	bf00      	nop
}
 8000ff8:	3720      	adds	r7, #32
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8000ffe:	bf00      	nop
 8001000:	080136b8 	.word	0x080136b8

08001004 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001024:	2300      	movs	r3, #0
 8001026:	77fb      	strb	r3, [r7, #31]
 8001028:	e036      	b.n	8001098 <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 800102a:	7ffb      	ldrb	r3, [r7, #31]
 800102c:	4a43      	ldr	r2, [pc, #268]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	4413      	add	r3, r2
 8001032:	799b      	ldrb	r3, [r3, #6]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d02c      	beq.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8001038:	7ffb      	ldrb	r3, [r7, #31]
 800103a:	4a40      	ldr	r2, [pc, #256]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 800103c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001040:	4a3f      	ldr	r2, [pc, #252]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d01b      	beq.n	800107e <APPD_SetCPU2GpioConfig+0x7a>
 8001046:	4a3e      	ldr	r2, [pc, #248]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d821      	bhi.n	8001090 <APPD_SetCPU2GpioConfig+0x8c>
 800104c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001050:	d003      	beq.n	800105a <APPD_SetCPU2GpioConfig+0x56>
 8001052:	4a3c      	ldr	r2, [pc, #240]	@ (8001144 <APPD_SetCPU2GpioConfig+0x140>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d009      	beq.n	800106c <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8001058:	e01a      	b.n	8001090 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 800105a:	7ffb      	ldrb	r3, [r7, #31]
 800105c:	4a37      	ldr	r2, [pc, #220]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	4413      	add	r3, r2
 8001062:	889a      	ldrh	r2, [r3, #4]
 8001064:	8bbb      	ldrh	r3, [r7, #28]
 8001066:	4313      	orrs	r3, r2
 8001068:	83bb      	strh	r3, [r7, #28]
          break;
 800106a:	e012      	b.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 800106c:	7ffb      	ldrb	r3, [r7, #31]
 800106e:	4a33      	ldr	r2, [pc, #204]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	4413      	add	r3, r2
 8001074:	889a      	ldrh	r2, [r3, #4]
 8001076:	8b7b      	ldrh	r3, [r7, #26]
 8001078:	4313      	orrs	r3, r2
 800107a:	837b      	strh	r3, [r7, #26]
          break;
 800107c:	e009      	b.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 800107e:	7ffb      	ldrb	r3, [r7, #31]
 8001080:	4a2e      	ldr	r2, [pc, #184]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	4413      	add	r3, r2
 8001086:	889a      	ldrh	r2, [r3, #4]
 8001088:	8b3b      	ldrh	r3, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	833b      	strh	r3, [r7, #24]
          break;
 800108e:	e000      	b.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001090:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001092:	7ffb      	ldrb	r3, [r7, #31]
 8001094:	3301      	adds	r3, #1
 8001096:	77fb      	strb	r3, [r7, #31]
 8001098:	7ffb      	ldrb	r3, [r7, #31]
 800109a:	2b25      	cmp	r3, #37	@ 0x25
 800109c:	d9c5      	bls.n	800102a <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	2301      	movs	r3, #1
 80010a4:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a6:	2303      	movs	r3, #3
 80010a8:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 80010aa:	8bbb      	ldrh	r3, [r7, #28]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d014      	beq.n	80010da <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 80010b0:	8bbb      	ldrh	r3, [r7, #28]
 80010b2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	2001      	movs	r0, #1
 80010b6:	f7ff ff41 	bl	8000f3c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 80010ba:	2001      	movs	r0, #1
 80010bc:	f7ff ff57 	bl	8000f6e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4619      	mov	r1, r3
 80010c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c8:	f006 fa06 	bl	80074d8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 80010cc:	8bbb      	ldrh	r3, [r7, #28]
 80010ce:	2200      	movs	r2, #0
 80010d0:	4619      	mov	r1, r3
 80010d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d6:	f006 fc4d 	bl	8007974 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 80010da:	8b7b      	ldrh	r3, [r7, #26]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d012      	beq.n	8001106 <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 80010e0:	8b7b      	ldrh	r3, [r7, #26]
 80010e2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e4:	2002      	movs	r0, #2
 80010e6:	f7ff ff29 	bl	8000f3c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 80010ea:	2002      	movs	r0, #2
 80010ec:	f7ff ff3f 	bl	8000f6e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	4619      	mov	r1, r3
 80010f4:	4813      	ldr	r0, [pc, #76]	@ (8001144 <APPD_SetCPU2GpioConfig+0x140>)
 80010f6:	f006 f9ef 	bl	80074d8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 80010fa:	8b7b      	ldrh	r3, [r7, #26]
 80010fc:	2200      	movs	r2, #0
 80010fe:	4619      	mov	r1, r3
 8001100:	4810      	ldr	r0, [pc, #64]	@ (8001144 <APPD_SetCPU2GpioConfig+0x140>)
 8001102:	f006 fc37 	bl	8007974 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8001106:	8b3b      	ldrh	r3, [r7, #24]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d013      	beq.n	8001134 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 800110c:	8b3b      	ldrh	r3, [r7, #24]
 800110e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001110:	2004      	movs	r0, #4
 8001112:	f7ff ff13 	bl	8000f3c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8001116:	2004      	movs	r0, #4
 8001118:	f7ff ff29 	bl	8000f6e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	4619      	mov	r1, r3
 8001120:	4807      	ldr	r0, [pc, #28]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 8001122:	f006 f9d9 	bl	80074d8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8001126:	8b3b      	ldrh	r3, [r7, #24]
 8001128:	2200      	movs	r2, #0
 800112a:	4619      	mov	r1, r3
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 800112e:	f006 fc21 	bl	8007974 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8001132:	bf00      	nop
 8001134:	bf00      	nop
}
 8001136:	3720      	adds	r7, #32
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	08014e14 	.word	0x08014e14
 8001140:	48000800 	.word	0x48000800
 8001144:	48000400 	.word	0x48000400

08001148 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 800114c:	bf00      	nop
}
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
#endif
  }
  else if (CFG_DEBUG_TRACE_UART == hw_uart1)
  {
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 800115a:	f001 fc51 	bl	8002a00 <MX_USART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 800115e:	bf00      	nop
}
 8001160:	bd80      	pop	{r7, pc}

08001162 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b084      	sub	sp, #16
 8001166:	af00      	add	r7, sp, #0
 8001168:	60f8      	str	r0, [r7, #12]
 800116a:	460b      	mov	r3, r1
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	817b      	strh	r3, [r7, #10]
/* USER CODE BEGIN DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001170:	897a      	ldrh	r2, [r7, #10]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68f9      	ldr	r1, [r7, #12]
 8001176:	2000      	movs	r0, #0
 8001178:	f001 fa5e 	bl	8002638 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 800117c:	bf00      	nop
}
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <LL_C2_PWR_SetPowerMode+0x28>)
 800118e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001192:	f023 0207 	bic.w	r2, r3, #7
 8001196:	4905      	ldr	r1, [pc, #20]	@ (80011ac <LL_C2_PWR_SetPowerMode+0x28>)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4313      	orrs	r3, r2
 800119c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	58000400 	.word	0x58000400

080011b0 <LL_EXTI_EnableIT_32_63>:
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <LL_EXTI_EnableIT_32_63+0x24>)
 80011ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80011be:	4905      	ldr	r1, [pc, #20]	@ (80011d4 <LL_EXTI_EnableIT_32_63+0x24>)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	58000800 	.word	0x58000800

080011d8 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80011e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 80011e6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80011ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80011f2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	021b      	lsls	r3, r3, #8
 80011fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011fe:	4313      	orrs	r3, r2
 8001200:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	cafecafe 	.word	0xcafecafe

08001214 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800121c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001226:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4313      	orrs	r3, r2
 800122e:	608b      	str	r3, [r1, #8]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001240:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <LL_DBGMCU_GetDeviceID+0x18>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001248:	4618      	mov	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e0042000 	.word	0xe0042000

08001258 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800125c:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <LL_DBGMCU_GetRevisionID+0x18>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	0c1b      	lsrs	r3, r3, #16
 8001262:	b29b      	uxth	r3, r3
}
 8001264:	4618      	mov	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e0042000 	.word	0xe0042000

08001274 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001278:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <LL_LPM_EnableSleep+0x1c>)
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <LL_LPM_EnableSleep+0x1c>)
 800127e:	f023 0304 	bic.w	r3, r3, #4
 8001282:	6113      	str	r3, [r2, #16]
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	22ff      	movs	r2, #255	@ 0xff
 80012a0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80012ae:	b480      	push	{r7}
 80012b0:	b083      	sub	sp, #12
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	22ca      	movs	r2, #202	@ 0xca
 80012ba:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2253      	movs	r2, #83	@ 0x53
 80012c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f023 0207 	bic.w	r2, r3, #7
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	431a      	orrs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	609a      	str	r2, [r3, #8]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80012f8:	4b04      	ldr	r3, [pc, #16]	@ (800130c <MX_APPE_Config+0x18>)
 80012fa:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012fe:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001300:	f000 f862 	bl	80013c8 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001304:	f000 f867 	bl	80013d6 <Config_HSE>

  return;
 8001308:	bf00      	nop
}
 800130a:	bd80      	pop	{r7, pc}
 800130c:	58004000 	.word	0x58004000

08001310 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001314:	f000 f873 	bl	80013fe <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001318:	f000 f88c 	bl	8001434 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800131c:	491f      	ldr	r1, [pc, #124]	@ (800139c <MX_APPE_Init+0x8c>)
 800131e:	2000      	movs	r0, #0
 8001320:	f000 fefa 	bl	8002118 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8001324:	f7ff fe3f 	bl	8000fa6 <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001328:	2101      	movs	r1, #1
 800132a:	2001      	movs	r0, #1
 800132c:	f00e ffc4 	bl	80102b8 <UTIL_LPM_SetOffMode>

  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 8001330:	2100      	movs	r1, #0
 8001332:	2000      	movs	r0, #0
 8001334:	f004 febc 	bl	80060b0 <BSP_LCD_Init>
  /* Set LCD Foreground Layer  */
  UTIL_LCD_SetFuncDriver(&LCD_Driver); /* SetFunc before setting device */
 8001338:	4819      	ldr	r0, [pc, #100]	@ (80013a0 <MX_APPE_Init+0x90>)
 800133a:	f00e fc8f 	bl	800fc5c <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetDevice(0);            /* SetDevice after funcDriver is set */
 800133e:	2000      	movs	r0, #0
 8001340:	f00e fce2 	bl	800fd08 <UTIL_LCD_SetDevice>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8001344:	2100      	movs	r1, #0
 8001346:	2000      	movs	r0, #0
 8001348:	f005 f8d6 	bl	80064f8 <BSP_LCD_Clear>
  BSP_LCD_DisplayOn(0);
 800134c:	2000      	movs	r0, #0
 800134e:	f004 ff7f 	bl	8006250 <BSP_LCD_DisplayOn>
  BSP_LCD_Refresh(0);
 8001352:	2000      	movs	r0, #0
 8001354:	f004 ffa8 	bl	80062a8 <BSP_LCD_Refresh>
  UTIL_LCD_SetFont(&Font12);
 8001358:	4812      	ldr	r0, [pc, #72]	@ (80013a4 <MX_APPE_Init+0x94>)
 800135a:	f00e fd1d 	bl	800fd98 <UTIL_LCD_SetFont>
  /* Set the LCD Text Color */
  UTIL_LCD_SetTextColor(SSD1315_COLOR_WHITE);
 800135e:	20ff      	movs	r0, #255	@ 0xff
 8001360:	f00e fcf2 	bl	800fd48 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetBackColor(SSD1315_COLOR_BLACK);
 8001364:	2000      	movs	r0, #0
 8001366:	f00e fd03 	bl	800fd70 <UTIL_LCD_SetBackColor>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 800136a:	2100      	movs	r1, #0
 800136c:	2000      	movs	r0, #0
 800136e:	f005 f8c3 	bl	80064f8 <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 8001372:	2000      	movs	r0, #0
 8001374:	f004 ff98 	bl	80062a8 <BSP_LCD_Refresh>
  UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8001378:	2301      	movs	r3, #1
 800137a:	4a0b      	ldr	r2, [pc, #44]	@ (80013a8 <MX_APPE_Init+0x98>)
 800137c:	2100      	movs	r1, #0
 800137e:	2000      	movs	r0, #0
 8001380:	f00e fd80 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
  BSP_LCD_Refresh(0);
 8001384:	2000      	movs	r0, #0
 8001386:	f004 ff8f 	bl	80062a8 <BSP_LCD_Refresh>

  //Initialize user buttons
  Button_Init();
 800138a:	f000 f9b5 	bl	80016f8 <Button_Init>

  RxUART_Init();
 800138e:	f000 fa2d 	bl	80017ec <RxUART_Init>

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001392:	f000 f85d 	bl	8001450 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001396:	bf00      	nop
}
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200004f4 	.word	0x200004f4
 80013a0:	080153a4 	.word	0x080153a4
 80013a4:	200000a4 	.word	0x200000a4
 80013a8:	080136d4 	.word	0x080136d4

080013ac <Init_Smps>:

void Init_Smps(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 80013b0:	bf00      	nop
}
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <Init_Exti>:

void Init_Exti(void)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 80013be:	2050      	movs	r0, #80	@ 0x50
 80013c0:	f7ff fef6 	bl	80011b0 <LL_EXTI_EnableIT_32_63>

  return;
 80013c4:	bf00      	nop
}
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 80013cc:	bf00      	nop
}
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b082      	sub	sp, #8
 80013da:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80013dc:	2000      	movs	r0, #0
 80013de:	f00d f9c7 	bl	800e770 <OTP_Read>
 80013e2:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d005      	beq.n	80013f6 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	799b      	ldrb	r3, [r3, #6]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fef2 	bl	80011d8 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
}
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <System_Init>:

static void System_Init(void)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	af00      	add	r7, sp, #0
  Init_Smps();
 8001402:	f7ff ffd3 	bl	80013ac <Init_Smps>

  Init_Exti();
 8001406:	f7ff ffd8 	bl	80013ba <Init_Exti>

  Init_Rtc();
 800140a:	f000 f803 	bl	8001414 <Init_Rtc>

  return;
 800140e:	bf00      	nop
}
 8001410:	bd80      	pop	{r7, pc}
	...

08001414 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001418:	4805      	ldr	r0, [pc, #20]	@ (8001430 <Init_Rtc+0x1c>)
 800141a:	f7ff ff48 	bl	80012ae <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 800141e:	2100      	movs	r1, #0
 8001420:	4803      	ldr	r0, [pc, #12]	@ (8001430 <Init_Rtc+0x1c>)
 8001422:	f7ff ff54 	bl	80012ce <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001426:	4802      	ldr	r0, [pc, #8]	@ (8001430 <Init_Rtc+0x1c>)
 8001428:	f7ff ff34 	bl	8001294 <LL_RTC_EnableWriteProtection>

  return;
 800142c:	bf00      	nop
}
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40002800 	.word	0x40002800

08001434 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001438:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800143c:	f7ff feea 	bl	8001214 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001440:	f00e ff28 	bl	8010294 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001444:	2004      	movs	r0, #4
 8001446:	f7ff fe9d 	bl	8001184 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 800144a:	bf00      	nop
}
 800144c:	bd80      	pop	{r7, pc}
	...

08001450 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001456:	f00e f9b3 	bl	800f7c0 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 800145a:	4a11      	ldr	r2, [pc, #68]	@ (80014a0 <appe_Tl_Init+0x50>)
 800145c:	2100      	movs	r1, #0
 800145e:	2010      	movs	r0, #16
 8001460:	f00f f8dc 	bl	801061c <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001464:	4b0f      	ldr	r3, [pc, #60]	@ (80014a4 <appe_Tl_Init+0x54>)
 8001466:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001468:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <appe_Tl_Init+0x58>)
 800146a:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 800146c:	463b      	mov	r3, r7
 800146e:	4619      	mov	r1, r3
 8001470:	480e      	ldr	r0, [pc, #56]	@ (80014ac <appe_Tl_Init+0x5c>)
 8001472:	f00d fa97 	bl	800e9a4 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <appe_Tl_Init+0x60>)
 8001478:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <appe_Tl_Init+0x64>)
 800147c:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800147e:	4b0e      	ldr	r3, [pc, #56]	@ (80014b8 <appe_Tl_Init+0x68>)
 8001480:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001482:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001486:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001488:	f107 0308 	add.w	r3, r7, #8
 800148c:	4618      	mov	r0, r3
 800148e:	f00e fadd 	bl	800fa4c <TL_MM_Init>

  TL_Enable();
 8001492:	f00e f98f 	bl	800f7b4 <TL_Enable>

  return;
 8001496:	bf00      	nop
}
 8001498:	3720      	adds	r7, #32
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	0800e9dd 	.word	0x0800e9dd
 80014a4:	20030734 	.word	0x20030734
 80014a8:	080014bd 	.word	0x080014bd
 80014ac:	080014d5 	.word	0x080014d5
 80014b0:	2003094c 	.word	0x2003094c
 80014b4:	20030840 	.word	0x20030840
 80014b8:	200301f8 	.word	0x200301f8

080014bc <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80014c6:	bf00      	nop
}
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
	...

080014d4 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	330b      	adds	r3, #11
 80014e2:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	881b      	ldrh	r3, [r3, #0]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 80014ee:	2b07      	cmp	r3, #7
 80014f0:	d860      	bhi.n	80015b4 <APPE_SysUserEvtRx+0xe0>
 80014f2:	a201      	add	r2, pc, #4	@ (adr r2, 80014f8 <APPE_SysUserEvtRx+0x24>)
 80014f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f8:	08001519 	.word	0x08001519
 80014fc:	0800155b 	.word	0x0800155b
 8001500:	08001569 	.word	0x08001569
 8001504:	080015b5 	.word	0x080015b5
 8001508:	08001585 	.word	0x08001585
 800150c:	08001595 	.word	0x08001595
 8001510:	0800159d 	.word	0x0800159d
 8001514:	080015ad 	.word	0x080015ad
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	4618      	mov	r0, r3
 800151e:	f00d f993 	bl	800e848 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 8001522:	7b3b      	ldrb	r3, [r7, #12]
 8001524:	4619      	mov	r1, r3
 8001526:	7b7b      	ldrb	r3, [r7, #13]
 8001528:	461a      	mov	r2, r3
 800152a:	7bbb      	ldrb	r3, [r7, #14]
 800152c:	4824      	ldr	r0, [pc, #144]	@ (80015c0 <APPE_SysUserEvtRx+0xec>)
 800152e:	f00f fed7 	bl	80112e0 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 8001532:	7c3b      	ldrb	r3, [r7, #16]
 8001534:	4619      	mov	r1, r3
 8001536:	4823      	ldr	r0, [pc, #140]	@ (80015c4 <APPE_SysUserEvtRx+0xf0>)
 8001538:	f00f fed2 	bl	80112e0 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 800153c:	7dbb      	ldrb	r3, [r7, #22]
 800153e:	4619      	mov	r1, r3
 8001540:	7dfb      	ldrb	r3, [r7, #23]
 8001542:	461a      	mov	r2, r3
 8001544:	7e3b      	ldrb	r3, [r7, #24]
 8001546:	4820      	ldr	r0, [pc, #128]	@ (80015c8 <APPE_SysUserEvtRx+0xf4>)
 8001548:	f00f feca 	bl	80112e0 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 800154c:	481f      	ldr	r0, [pc, #124]	@ (80015cc <APPE_SysUserEvtRx+0xf8>)
 800154e:	f00f fec7 	bl	80112e0 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f000 f870 	bl	8001638 <APPE_SysEvtReadyProcessing>
    break;
 8001558:	e02d      	b.n	80015b6 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800155a:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <APPE_SysUserEvtRx+0xfc>)
 800155c:	f00f fec0 	bl	80112e0 <iprintf>
    APPE_SysEvtError(pPayload);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f000 f843 	bl	80015ec <APPE_SysEvtError>
    break;
 8001566:	e026      	b.n	80015b6 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001568:	481a      	ldr	r0, [pc, #104]	@ (80015d4 <APPE_SysUserEvtRx+0x100>)
 800156a:	f00f ff29 	bl	80113c0 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 8001572:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	461a      	mov	r2, r3
 800157c:	4816      	ldr	r0, [pc, #88]	@ (80015d8 <APPE_SysUserEvtRx+0x104>)
 800157e:	f00f feaf 	bl	80112e0 <iprintf>
    break;
 8001582:	e018      	b.n	80015b6 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4619      	mov	r1, r3
 800158c:	4813      	ldr	r0, [pc, #76]	@ (80015dc <APPE_SysUserEvtRx+0x108>)
 800158e:	f00f fea7 	bl	80112e0 <iprintf>
    break;
 8001592:	e010      	b.n	80015b6 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001594:	4812      	ldr	r0, [pc, #72]	@ (80015e0 <APPE_SysUserEvtRx+0x10c>)
 8001596:	f00f fea3 	bl	80112e0 <iprintf>
    break;
 800159a:	e00c      	b.n	80015b6 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4619      	mov	r1, r3
 80015a4:	480f      	ldr	r0, [pc, #60]	@ (80015e4 <APPE_SysUserEvtRx+0x110>)
 80015a6:	f00f fe9b 	bl	80112e0 <iprintf>
    break;
 80015aa:	e004      	b.n	80015b6 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80015ac:	480e      	ldr	r0, [pc, #56]	@ (80015e8 <APPE_SysUserEvtRx+0x114>)
 80015ae:	f00f fe97 	bl	80112e0 <iprintf>
    break;
 80015b2:	e000      	b.n	80015b6 <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 80015b4:	bf00      	nop
  }

  return;
 80015b6:	bf00      	nop
}
 80015b8:	3720      	adds	r7, #32
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	080136e8 	.word	0x080136e8
 80015c4:	0801370c 	.word	0x0801370c
 80015c8:	08013728 	.word	0x08013728
 80015cc:	08013740 	.word	0x08013740
 80015d0:	08013760 	.word	0x08013760
 80015d4:	08013784 	.word	0x08013784
 80015d8:	080137d4 	.word	0x080137d4
 80015dc:	080137fc 	.word	0x080137fc
 80015e0:	08013838 	.word	0x08013838
 80015e4:	0801385c 	.word	0x0801385c
 80015e8:	08013898 	.word	0x08013898

080015ec <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	330b      	adds	r3, #11
 80015fa:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	3302      	adds	r3, #2
 8001600:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	4619      	mov	r1, r3
 8001608:	4808      	ldr	r0, [pc, #32]	@ (800162c <APPE_SysEvtError+0x40>)
 800160a:	f00f fe69 	bl	80112e0 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d103      	bne.n	800161e <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 8001616:	4806      	ldr	r0, [pc, #24]	@ (8001630 <APPE_SysEvtError+0x44>)
 8001618:	f00f fed2 	bl	80113c0 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 800161c:	e003      	b.n	8001626 <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 800161e:	4805      	ldr	r0, [pc, #20]	@ (8001634 <APPE_SysEvtError+0x48>)
 8001620:	f00f fece 	bl	80113c0 <puts>
  return;
 8001624:	bf00      	nop
}
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	080138bc 	.word	0x080138bc
 8001630:	080138ec 	.word	0x080138ec
 8001634:	08013928 	.word	0x08013928

08001638 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	@ 0x28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001640:	f107 0308 	add.w	r3, r7, #8
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 800164e:	2300      	movs	r3, #0
 8001650:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001652:	2300      	movs	r3, #0
 8001654:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	330b      	adds	r3, #11
 800165c:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	3302      	adds	r3, #2
 8001662:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d128      	bne.n	80016be <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 800166c:	481d      	ldr	r0, [pc, #116]	@ (80016e4 <APPE_SysEvtReadyProcessing+0xac>)
 800166e:	f00f fea7 	bl	80113c0 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001672:	f7ff fcab 	bl	8000fcc <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8001676:	230f      	movs	r3, #15
 8001678:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800167a:	237f      	movs	r3, #127	@ 0x7f
 800167c:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 800167e:	f7ff fdeb 	bl	8001258 <LL_DBGMCU_GetRevisionID>
 8001682:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 8001684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001686:	4818      	ldr	r0, [pc, #96]	@ (80016e8 <APPE_SysEvtReadyProcessing+0xb0>)
 8001688:	f00f fe2a 	bl	80112e0 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 800168c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168e:	b29b      	uxth	r3, r3
 8001690:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8001692:	f7ff fdd3 	bl	800123c <LL_DBGMCU_GetDeviceID>
 8001696:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001698:	6a39      	ldr	r1, [r7, #32]
 800169a:	4814      	ldr	r0, [pc, #80]	@ (80016ec <APPE_SysEvtReadyProcessing+0xb4>)
 800169c:	f00f fe20 	bl	80112e0 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 80016a0:	6a3b      	ldr	r3, [r7, #32]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80016a6:	f107 0308 	add.w	r3, r7, #8
 80016aa:	4618      	mov	r0, r3
 80016ac:	f00d f8b6 	bl	800e81c <SHCI_C2_Config>

    APP_BLE_Init();
 80016b0:	f001 fea8 	bl	8003404 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80016b4:	2100      	movs	r1, #0
 80016b6:	2001      	movs	r0, #1
 80016b8:	f00e fdfe 	bl	80102b8 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80016bc:	e00e      	b.n	80016dc <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d106      	bne.n	80016d4 <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80016c6:	480a      	ldr	r0, [pc, #40]	@ (80016f0 <APPE_SysEvtReadyProcessing+0xb8>)
 80016c8:	f00f fe0a 	bl	80112e0 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
  return;
 80016d2:	e003      	b.n	80016dc <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80016d4:	4807      	ldr	r0, [pc, #28]	@ (80016f4 <APPE_SysEvtReadyProcessing+0xbc>)
 80016d6:	f00f fe03 	bl	80112e0 <iprintf>
  return;
 80016da:	bf00      	nop
}
 80016dc:	3728      	adds	r7, #40	@ 0x28
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	08013960 	.word	0x08013960
 80016e8:	0801397c 	.word	0x0801397c
 80016ec:	080139a0 	.word	0x080139a0
 80016f0:	080139c0 	.word	0x080139c0
 80016f4:	080139f4 	.word	0x080139f4

080016f8 <Button_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Button_Init( void )
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */
  BSP_PB_Init(BUTTON_USER1, BUTTON_MODE_EXTI);    
 80016fc:	2101      	movs	r1, #1
 80016fe:	2000      	movs	r0, #0
 8001700:	f004 faea 	bl	8005cd8 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_USER2, BUTTON_MODE_EXTI);
 8001704:	2101      	movs	r1, #1
 8001706:	2001      	movs	r0, #1
 8001708:	f004 fae6 	bl	8005cd8 <BSP_PB_Init>

#endif

  return;
 800170c:	bf00      	nop
}
 800170e:	bd80      	pop	{r7, pc}

08001710 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001718:	f005 f992 	bl	8006a40 <HAL_GetTick>
 800171c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001728:	d00a      	beq.n	8001740 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800172a:	f005 f9a1 	bl	8006a70 <HAL_GetTickFreq>
 800172e:	4603      	mov	r3, r0
 8001730:	461a      	mov	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4413      	add	r3, r2
 8001736:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001738:	e002      	b.n	8001740 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800173a:	f7ff fd9b 	bl	8001274 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 800173e:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001740:	f005 f97e 	bl	8006a40 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	429a      	cmp	r2, r3
 800174e:	d8f4      	bhi.n	800173a <HAL_Delay+0x2a>
  }
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800175e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001762:	f00e fdd9 	bl	8010318 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}

0800176a <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 800176e:	bf00      	nop
}
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8001780:	2100      	movs	r1, #0
 8001782:	2010      	movs	r0, #16
 8001784:	f00e ff6c 	bl	8010660 <UTIL_SEQ_SetTask>
  return;
 8001788:	bf00      	nop
}
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001798:	2002      	movs	r0, #2
 800179a:	f00e ffcd 	bl	8010738 <UTIL_SEQ_SetEvt>
  return;
 800179e:	bf00      	nop
}
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80017ae:	2002      	movs	r0, #2
 80017b0:	f00e ffe2 	bl	8010778 <UTIL_SEQ_WaitEvt>
  return;
 80017b4:	bf00      	nop
}
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 80017c6:	88fb      	ldrh	r3, [r7, #6]
 80017c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017cc:	d003      	beq.n	80017d6 <HAL_GPIO_EXTI_Callback+0x1a>
 80017ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017d2:	d003      	beq.n	80017dc <HAL_GPIO_EXTI_Callback+0x20>
  case GPIO_PIN_13:
    /* SW button 2 */
    APP_BLE_Key_Button2_Action();
    break; 
  default:
    break;
 80017d4:	e005      	b.n	80017e2 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button1_Action();
 80017d6:	f002 fa73 	bl	8003cc0 <APP_BLE_Key_Button1_Action>
    break; 
 80017da:	e002      	b.n	80017e2 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button2_Action();
 80017dc:	f002 fa8e 	bl	8003cfc <APP_BLE_Key_Button2_Action>
    break; 
 80017e0:	bf00      	nop
  }
  return;
 80017e2:	bf00      	nop
}
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <RxUART_Init>:

static void RxUART_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 80017f0:	4b03      	ldr	r3, [pc, #12]	@ (8001800 <RxUART_Init+0x14>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	4903      	ldr	r1, [pc, #12]	@ (8001804 <RxUART_Init+0x18>)
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 fefa 	bl	80025f0 <HW_UART_Receive_IT>
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	08001809 	.word	0x08001809
 8001804:	20000304 	.word	0x20000304

08001808 <RxCpltCallback>:

static void RxCpltCallback(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 800180c:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <RxCpltCallback+0x5c>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	2bff      	cmp	r3, #255	@ 0xff
 8001812:	d81e      	bhi.n	8001852 <RxCpltCallback+0x4a>
  {
    if (aRxBuffer[0] == '\r')
 8001814:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <RxCpltCallback+0x60>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b0d      	cmp	r3, #13
 800181a:	d10f      	bne.n	800183c <RxCpltCallback+0x34>
    {
      APP_DBG_MSG("received %s\n", CommandString);
 800181c:	4913      	ldr	r1, [pc, #76]	@ (800186c <RxCpltCallback+0x64>)
 800181e:	4814      	ldr	r0, [pc, #80]	@ (8001870 <RxCpltCallback+0x68>)
 8001820:	f00f fd5e 	bl	80112e0 <iprintf>

      UartCmdExecute();
 8001824:	f000 f828 	bl	8001878 <UartCmdExecute>

      /* Clear receive buffer and character counter*/
      indexReceiveChar = 0;
 8001828:	4b0e      	ldr	r3, [pc, #56]	@ (8001864 <RxCpltCallback+0x5c>)
 800182a:	2200      	movs	r2, #0
 800182c:	801a      	strh	r2, [r3, #0]
      memset(CommandString, 0, C_SIZE_CMD_STRING);
 800182e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001832:	2100      	movs	r1, #0
 8001834:	480d      	ldr	r0, [pc, #52]	@ (800186c <RxCpltCallback+0x64>)
 8001836:	f00f fec5 	bl	80115c4 <memset>
 800183a:	e00a      	b.n	8001852 <RxCpltCallback+0x4a>
    }
    else
    {
      CommandString[indexReceiveChar++] = aRxBuffer[0];
 800183c:	4b09      	ldr	r3, [pc, #36]	@ (8001864 <RxCpltCallback+0x5c>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	1c5a      	adds	r2, r3, #1
 8001842:	b291      	uxth	r1, r2
 8001844:	4a07      	ldr	r2, [pc, #28]	@ (8001864 <RxCpltCallback+0x5c>)
 8001846:	8011      	strh	r1, [r2, #0]
 8001848:	461a      	mov	r2, r3
 800184a:	4b07      	ldr	r3, [pc, #28]	@ (8001868 <RxCpltCallback+0x60>)
 800184c:	7819      	ldrb	r1, [r3, #0]
 800184e:	4b07      	ldr	r3, [pc, #28]	@ (800186c <RxCpltCallback+0x64>)
 8001850:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 8001852:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <RxCpltCallback+0x6c>)
 8001854:	2201      	movs	r2, #1
 8001856:	4904      	ldr	r1, [pc, #16]	@ (8001868 <RxCpltCallback+0x60>)
 8001858:	2000      	movs	r0, #0
 800185a:	f000 fec9 	bl	80025f0 <HW_UART_Receive_IT>
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	2000040c 	.word	0x2000040c
 8001868:	20000304 	.word	0x20000304
 800186c:	2000030c 	.word	0x2000030c
 8001870:	08013a28 	.word	0x08013a28
 8001874:	08001809 	.word	0x08001809

08001878 <UartCmdExecute>:

static void UartCmdExecute(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* Parse received CommandString */
  if(strcmp((char const*)CommandString, "SW1") == 0)
 800187c:	4913      	ldr	r1, [pc, #76]	@ (80018cc <UartCmdExecute+0x54>)
 800187e:	4814      	ldr	r0, [pc, #80]	@ (80018d0 <UartCmdExecute+0x58>)
 8001880:	f7fe fc7e 	bl	8000180 <strcmp>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d109      	bne.n	800189e <UartCmdExecute+0x26>
  {
    APP_DBG_MSG("SW1 OK\n");
 800188a:	4812      	ldr	r0, [pc, #72]	@ (80018d4 <UartCmdExecute+0x5c>)
 800188c:	f00f fd98 	bl	80113c0 <puts>
    exti_handle.Line = BUTTON_USER1_EXTI_LINE;
 8001890:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <UartCmdExecute+0x60>)
 8001892:	4a12      	ldr	r2, [pc, #72]	@ (80018dc <UartCmdExecute+0x64>)
 8001894:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 8001896:	4810      	ldr	r0, [pc, #64]	@ (80018d8 <UartCmdExecute+0x60>)
 8001898:	f005 fdfc 	bl	8007494 <HAL_EXTI_GenerateSWI>
  }
  else
  {
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
  }
}
 800189c:	e014      	b.n	80018c8 <UartCmdExecute+0x50>
  else if (strcmp((char const*)CommandString, "SW2") == 0)
 800189e:	4910      	ldr	r1, [pc, #64]	@ (80018e0 <UartCmdExecute+0x68>)
 80018a0:	480b      	ldr	r0, [pc, #44]	@ (80018d0 <UartCmdExecute+0x58>)
 80018a2:	f7fe fc6d 	bl	8000180 <strcmp>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d109      	bne.n	80018c0 <UartCmdExecute+0x48>
    APP_DBG_MSG("SW2 OK\n");
 80018ac:	480d      	ldr	r0, [pc, #52]	@ (80018e4 <UartCmdExecute+0x6c>)
 80018ae:	f00f fd87 	bl	80113c0 <puts>
    exti_handle.Line = BUTTON_USER2_EXTI_LINE;
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <UartCmdExecute+0x60>)
 80018b4:	4a0c      	ldr	r2, [pc, #48]	@ (80018e8 <UartCmdExecute+0x70>)
 80018b6:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 80018b8:	4807      	ldr	r0, [pc, #28]	@ (80018d8 <UartCmdExecute+0x60>)
 80018ba:	f005 fdeb 	bl	8007494 <HAL_EXTI_GenerateSWI>
}
 80018be:	e003      	b.n	80018c8 <UartCmdExecute+0x50>
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
 80018c0:	4903      	ldr	r1, [pc, #12]	@ (80018d0 <UartCmdExecute+0x58>)
 80018c2:	480a      	ldr	r0, [pc, #40]	@ (80018ec <UartCmdExecute+0x74>)
 80018c4:	f00f fd0c 	bl	80112e0 <iprintf>
}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	08013a38 	.word	0x08013a38
 80018d0:	2000030c 	.word	0x2000030c
 80018d4:	08013a3c 	.word	0x08013a3c
 80018d8:	200002fc 	.word	0x200002fc
 80018dc:	1600000c 	.word	0x1600000c
 80018e0:	08013a44 	.word	0x08013a44
 80018e4:	08013a48 	.word	0x08013a48
 80018e8:	1600000d 	.word	0x1600000d
 80018ec:	08013a50 	.word	0x08013a50

080018f0 <LL_EXTI_EnableIT_0_31>:
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <LL_EXTI_EnableIT_0_31+0x24>)
 80018fa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80018fe:	4905      	ldr	r1, [pc, #20]	@ (8001914 <LL_EXTI_EnableIT_0_31+0x24>)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4313      	orrs	r3, r2
 8001904:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	58000800 	.word	0x58000800

08001918 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001920:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4904      	ldr	r1, [pc, #16]	@ (8001938 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4313      	orrs	r3, r2
 800192a:	600b      	str	r3, [r1, #0]

}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	58000800 	.word	0x58000800

0800193c <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001942:	4b0d      	ldr	r3, [pc, #52]	@ (8001978 <ReadRtcSsrValue+0x3c>)
 8001944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001946:	b29b      	uxth	r3, r3
 8001948:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800194a:	4b0b      	ldr	r3, [pc, #44]	@ (8001978 <ReadRtcSsrValue+0x3c>)
 800194c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194e:	b29b      	uxth	r3, r3
 8001950:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001952:	e005      	b.n	8001960 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001958:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <ReadRtcSsrValue+0x3c>)
 800195a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195c:	b29b      	uxth	r3, r3
 800195e:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	429a      	cmp	r2, r3
 8001966:	d1f5      	bne.n	8001954 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001968:	683b      	ldr	r3, [r7, #0]
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	40002800 	.word	0x40002800

0800197c <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	460a      	mov	r2, r1
 8001986:	71fb      	strb	r3, [r7, #7]
 8001988:	4613      	mov	r3, r2
 800198a:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 800198c:	79ba      	ldrb	r2, [r7, #6]
 800198e:	491d      	ldr	r1, [pc, #116]	@ (8001a04 <LinkTimerAfter+0x88>)
 8001990:	4613      	mov	r3, r2
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	4413      	add	r3, r2
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	440b      	add	r3, r1
 800199a:	3315      	adds	r3, #21
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
 80019a2:	2b06      	cmp	r3, #6
 80019a4:	d009      	beq.n	80019ba <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80019a6:	7bfa      	ldrb	r2, [r7, #15]
 80019a8:	4916      	ldr	r1, [pc, #88]	@ (8001a04 <LinkTimerAfter+0x88>)
 80019aa:	4613      	mov	r3, r2
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	4413      	add	r3, r2
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	440b      	add	r3, r1
 80019b4:	3314      	adds	r3, #20
 80019b6:	79fa      	ldrb	r2, [r7, #7]
 80019b8:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80019ba:	79fa      	ldrb	r2, [r7, #7]
 80019bc:	4911      	ldr	r1, [pc, #68]	@ (8001a04 <LinkTimerAfter+0x88>)
 80019be:	4613      	mov	r3, r2
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	4413      	add	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	440b      	add	r3, r1
 80019c8:	3315      	adds	r3, #21
 80019ca:	7bfa      	ldrb	r2, [r7, #15]
 80019cc:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80019ce:	79fa      	ldrb	r2, [r7, #7]
 80019d0:	490c      	ldr	r1, [pc, #48]	@ (8001a04 <LinkTimerAfter+0x88>)
 80019d2:	4613      	mov	r3, r2
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	4413      	add	r3, r2
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	440b      	add	r3, r1
 80019dc:	3314      	adds	r3, #20
 80019de:	79ba      	ldrb	r2, [r7, #6]
 80019e0:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80019e2:	79ba      	ldrb	r2, [r7, #6]
 80019e4:	4907      	ldr	r1, [pc, #28]	@ (8001a04 <LinkTimerAfter+0x88>)
 80019e6:	4613      	mov	r3, r2
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	4413      	add	r3, r2
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	440b      	add	r3, r1
 80019f0:	3315      	adds	r3, #21
 80019f2:	79fa      	ldrb	r2, [r7, #7]
 80019f4:	701a      	strb	r2, [r3, #0]

  return;
 80019f6:	bf00      	nop
}
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	20000410 	.word	0x20000410

08001a08 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	460a      	mov	r2, r1
 8001a12:	71fb      	strb	r3, [r7, #7]
 8001a14:	4613      	mov	r3, r2
 8001a16:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a18:	4b29      	ldr	r3, [pc, #164]	@ (8001ac0 <LinkTimerBefore+0xb8>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	79ba      	ldrb	r2, [r7, #6]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d032      	beq.n	8001a8a <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a24:	79ba      	ldrb	r2, [r7, #6]
 8001a26:	4927      	ldr	r1, [pc, #156]	@ (8001ac4 <LinkTimerBefore+0xbc>)
 8001a28:	4613      	mov	r3, r2
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	440b      	add	r3, r1
 8001a32:	3314      	adds	r3, #20
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001a38:	7bfa      	ldrb	r2, [r7, #15]
 8001a3a:	4922      	ldr	r1, [pc, #136]	@ (8001ac4 <LinkTimerBefore+0xbc>)
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	4413      	add	r3, r2
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	440b      	add	r3, r1
 8001a46:	3315      	adds	r3, #21
 8001a48:	79fa      	ldrb	r2, [r7, #7]
 8001a4a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001a4c:	79fa      	ldrb	r2, [r7, #7]
 8001a4e:	491d      	ldr	r1, [pc, #116]	@ (8001ac4 <LinkTimerBefore+0xbc>)
 8001a50:	4613      	mov	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4413      	add	r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	440b      	add	r3, r1
 8001a5a:	3315      	adds	r3, #21
 8001a5c:	79ba      	ldrb	r2, [r7, #6]
 8001a5e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001a60:	79fa      	ldrb	r2, [r7, #7]
 8001a62:	4918      	ldr	r1, [pc, #96]	@ (8001ac4 <LinkTimerBefore+0xbc>)
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	00db      	lsls	r3, r3, #3
 8001a6c:	440b      	add	r3, r1
 8001a6e:	3314      	adds	r3, #20
 8001a70:	7bfa      	ldrb	r2, [r7, #15]
 8001a72:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001a74:	79ba      	ldrb	r2, [r7, #6]
 8001a76:	4913      	ldr	r1, [pc, #76]	@ (8001ac4 <LinkTimerBefore+0xbc>)
 8001a78:	4613      	mov	r3, r2
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	4413      	add	r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	440b      	add	r3, r1
 8001a82:	3314      	adds	r3, #20
 8001a84:	79fa      	ldrb	r2, [r7, #7]
 8001a86:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001a88:	e014      	b.n	8001ab4 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001a8a:	79fa      	ldrb	r2, [r7, #7]
 8001a8c:	490d      	ldr	r1, [pc, #52]	@ (8001ac4 <LinkTimerBefore+0xbc>)
 8001a8e:	4613      	mov	r3, r2
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	4413      	add	r3, r2
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	440b      	add	r3, r1
 8001a98:	3315      	adds	r3, #21
 8001a9a:	79ba      	ldrb	r2, [r7, #6]
 8001a9c:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001a9e:	79ba      	ldrb	r2, [r7, #6]
 8001aa0:	4908      	ldr	r1, [pc, #32]	@ (8001ac4 <LinkTimerBefore+0xbc>)
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	4413      	add	r3, r2
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	440b      	add	r3, r1
 8001aac:	3314      	adds	r3, #20
 8001aae:	79fa      	ldrb	r2, [r7, #7]
 8001ab0:	701a      	strb	r2, [r3, #0]
  return;
 8001ab2:	bf00      	nop
}
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	200004a0 	.word	0x200004a0
 8001ac4:	20000410 	.word	0x20000410

08001ac8 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001ad2:	4b4e      	ldr	r3, [pc, #312]	@ (8001c0c <linkTimer+0x144>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b06      	cmp	r3, #6
 8001ada:	d118      	bne.n	8001b0e <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001adc:	4b4b      	ldr	r3, [pc, #300]	@ (8001c0c <linkTimer+0x144>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	4b4b      	ldr	r3, [pc, #300]	@ (8001c10 <linkTimer+0x148>)
 8001ae4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001ae6:	4a49      	ldr	r2, [pc, #292]	@ (8001c0c <linkTimer+0x144>)
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001aec:	79fa      	ldrb	r2, [r7, #7]
 8001aee:	4949      	ldr	r1, [pc, #292]	@ (8001c14 <linkTimer+0x14c>)
 8001af0:	4613      	mov	r3, r2
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	4413      	add	r3, r2
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	440b      	add	r3, r1
 8001afa:	3315      	adds	r3, #21
 8001afc:	2206      	movs	r2, #6
 8001afe:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b00:	4b45      	ldr	r3, [pc, #276]	@ (8001c18 <linkTimer+0x150>)
 8001b02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b06:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	81fb      	strh	r3, [r7, #14]
 8001b0c:	e078      	b.n	8001c00 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b0e:	f000 f909 	bl	8001d24 <ReturnTimeElapsed>
 8001b12:	4603      	mov	r3, r0
 8001b14:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b16:	79fa      	ldrb	r2, [r7, #7]
 8001b18:	493e      	ldr	r1, [pc, #248]	@ (8001c14 <linkTimer+0x14c>)
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4413      	add	r3, r2
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	440b      	add	r3, r1
 8001b24:	3308      	adds	r3, #8
 8001b26:	6819      	ldr	r1, [r3, #0]
 8001b28:	89fb      	ldrh	r3, [r7, #14]
 8001b2a:	79fa      	ldrb	r2, [r7, #7]
 8001b2c:	4419      	add	r1, r3
 8001b2e:	4839      	ldr	r0, [pc, #228]	@ (8001c14 <linkTimer+0x14c>)
 8001b30:	4613      	mov	r3, r2
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	4413      	add	r3, r2
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	4403      	add	r3, r0
 8001b3a:	3308      	adds	r3, #8
 8001b3c:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001b3e:	79fa      	ldrb	r2, [r7, #7]
 8001b40:	4934      	ldr	r1, [pc, #208]	@ (8001c14 <linkTimer+0x14c>)
 8001b42:	4613      	mov	r3, r2
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	4413      	add	r3, r2
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	440b      	add	r3, r1
 8001b4c:	3308      	adds	r3, #8
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001b52:	4b2e      	ldr	r3, [pc, #184]	@ (8001c0c <linkTimer+0x144>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4a2e      	ldr	r2, [pc, #184]	@ (8001c14 <linkTimer+0x14c>)
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	440b      	add	r3, r1
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	4413      	add	r3, r2
 8001b66:	3308      	adds	r3, #8
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d337      	bcc.n	8001be0 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001b70:	4b26      	ldr	r3, [pc, #152]	@ (8001c0c <linkTimer+0x144>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001b76:	7b7a      	ldrb	r2, [r7, #13]
 8001b78:	4926      	ldr	r1, [pc, #152]	@ (8001c14 <linkTimer+0x14c>)
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	4413      	add	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	440b      	add	r3, r1
 8001b84:	3315      	adds	r3, #21
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001b8a:	e013      	b.n	8001bb4 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001b8c:	7b7a      	ldrb	r2, [r7, #13]
 8001b8e:	4921      	ldr	r1, [pc, #132]	@ (8001c14 <linkTimer+0x14c>)
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	440b      	add	r3, r1
 8001b9a:	3315      	adds	r3, #21
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001ba0:	7b7a      	ldrb	r2, [r7, #13]
 8001ba2:	491c      	ldr	r1, [pc, #112]	@ (8001c14 <linkTimer+0x14c>)
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	440b      	add	r3, r1
 8001bae:	3315      	adds	r3, #21
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bb4:	7b3b      	ldrb	r3, [r7, #12]
 8001bb6:	2b06      	cmp	r3, #6
 8001bb8:	d00b      	beq.n	8001bd2 <linkTimer+0x10a>
 8001bba:	7b3a      	ldrb	r2, [r7, #12]
 8001bbc:	4915      	ldr	r1, [pc, #84]	@ (8001c14 <linkTimer+0x14c>)
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	4413      	add	r3, r2
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	440b      	add	r3, r1
 8001bc8:	3308      	adds	r3, #8
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68ba      	ldr	r2, [r7, #8]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d2dc      	bcs.n	8001b8c <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001bd2:	7b7a      	ldrb	r2, [r7, #13]
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fecf 	bl	800197c <LinkTimerAfter>
 8001bde:	e00f      	b.n	8001c00 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001be0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <linkTimer+0x144>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	b2da      	uxtb	r2, r3
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	4611      	mov	r1, r2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff ff0c 	bl	8001a08 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <linkTimer+0x144>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <linkTimer+0x148>)
 8001bf8:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001bfa:	4a04      	ldr	r2, [pc, #16]	@ (8001c0c <linkTimer+0x144>)
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c00:	89fb      	ldrh	r3, [r7, #14]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200004a0 	.word	0x200004a0
 8001c10:	200004a1 	.word	0x200004a1
 8001c14:	20000410 	.word	0x20000410
 8001c18:	200004a4 	.word	0x200004a4

08001c1c <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	460a      	mov	r2, r1
 8001c26:	71fb      	strb	r3, [r7, #7]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001c2c:	4b39      	ldr	r3, [pc, #228]	@ (8001d14 <UnlinkTimer+0xf8>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	79fa      	ldrb	r2, [r7, #7]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d111      	bne.n	8001c5c <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001c38:	4b36      	ldr	r3, [pc, #216]	@ (8001d14 <UnlinkTimer+0xf8>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b36      	ldr	r3, [pc, #216]	@ (8001d18 <UnlinkTimer+0xfc>)
 8001c40:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001c42:	79fa      	ldrb	r2, [r7, #7]
 8001c44:	4935      	ldr	r1, [pc, #212]	@ (8001d1c <UnlinkTimer+0x100>)
 8001c46:	4613      	mov	r3, r2
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	4413      	add	r3, r2
 8001c4c:	00db      	lsls	r3, r3, #3
 8001c4e:	440b      	add	r3, r1
 8001c50:	3315      	adds	r3, #21
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	4b2f      	ldr	r3, [pc, #188]	@ (8001d14 <UnlinkTimer+0xf8>)
 8001c58:	701a      	strb	r2, [r3, #0]
 8001c5a:	e03e      	b.n	8001cda <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001c5c:	79fa      	ldrb	r2, [r7, #7]
 8001c5e:	492f      	ldr	r1, [pc, #188]	@ (8001d1c <UnlinkTimer+0x100>)
 8001c60:	4613      	mov	r3, r2
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	4413      	add	r3, r2
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	440b      	add	r3, r1
 8001c6a:	3314      	adds	r3, #20
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001c70:	79fa      	ldrb	r2, [r7, #7]
 8001c72:	492a      	ldr	r1, [pc, #168]	@ (8001d1c <UnlinkTimer+0x100>)
 8001c74:	4613      	mov	r3, r2
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4413      	add	r3, r2
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	440b      	add	r3, r1
 8001c7e:	3315      	adds	r3, #21
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001c84:	79f9      	ldrb	r1, [r7, #7]
 8001c86:	7bfa      	ldrb	r2, [r7, #15]
 8001c88:	4824      	ldr	r0, [pc, #144]	@ (8001d1c <UnlinkTimer+0x100>)
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	440b      	add	r3, r1
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	4403      	add	r3, r0
 8001c94:	3315      	adds	r3, #21
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	b2d8      	uxtb	r0, r3
 8001c9a:	4920      	ldr	r1, [pc, #128]	@ (8001d1c <UnlinkTimer+0x100>)
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	4413      	add	r3, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	440b      	add	r3, r1
 8001ca6:	3315      	adds	r3, #21
 8001ca8:	4602      	mov	r2, r0
 8001caa:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001cac:	7bbb      	ldrb	r3, [r7, #14]
 8001cae:	2b06      	cmp	r3, #6
 8001cb0:	d013      	beq.n	8001cda <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001cb2:	79f9      	ldrb	r1, [r7, #7]
 8001cb4:	7bba      	ldrb	r2, [r7, #14]
 8001cb6:	4819      	ldr	r0, [pc, #100]	@ (8001d1c <UnlinkTimer+0x100>)
 8001cb8:	460b      	mov	r3, r1
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	440b      	add	r3, r1
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	4403      	add	r3, r0
 8001cc2:	3314      	adds	r3, #20
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	b2d8      	uxtb	r0, r3
 8001cc8:	4914      	ldr	r1, [pc, #80]	@ (8001d1c <UnlinkTimer+0x100>)
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	440b      	add	r3, r1
 8001cd4:	3314      	adds	r3, #20
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001cda:	79fa      	ldrb	r2, [r7, #7]
 8001cdc:	490f      	ldr	r1, [pc, #60]	@ (8001d1c <UnlinkTimer+0x100>)
 8001cde:	4613      	mov	r3, r2
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	4413      	add	r3, r2
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	440b      	add	r3, r1
 8001ce8:	330c      	adds	r3, #12
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001cee:	4b09      	ldr	r3, [pc, #36]	@ (8001d14 <UnlinkTimer+0xf8>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b06      	cmp	r3, #6
 8001cf6:	d107      	bne.n	8001d08 <UnlinkTimer+0xec>
 8001cf8:	79bb      	ldrb	r3, [r7, #6]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d104      	bne.n	8001d08 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <UnlinkTimer+0x104>)
 8001d00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d04:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d06:	bf00      	nop
 8001d08:	bf00      	nop
}
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	200004a0 	.word	0x200004a0
 8001d18:	200004a1 	.word	0x200004a1
 8001d1c:	20000410 	.word	0x20000410
 8001d20:	200004a4 	.word	0x200004a4

08001d24 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d94 <ReturnTimeElapsed+0x70>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d32:	d026      	beq.n	8001d82 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001d34:	f7ff fe02 	bl	800193c <ReadRtcSsrValue>
 8001d38:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001d3a:	4b16      	ldr	r3, [pc, #88]	@ (8001d94 <ReturnTimeElapsed+0x70>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d805      	bhi.n	8001d50 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001d44:	4b13      	ldr	r3, [pc, #76]	@ (8001d94 <ReturnTimeElapsed+0x70>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	e00a      	b.n	8001d66 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001d50:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <ReturnTimeElapsed+0x74>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	461a      	mov	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <ReturnTimeElapsed+0x70>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	4413      	add	r3, r2
 8001d64:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001d66:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <ReturnTimeElapsed+0x78>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	fb02 f303 	mul.w	r3, r2, r3
 8001d72:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <ReturnTimeElapsed+0x7c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	40d3      	lsrs	r3, r2
 8001d7e:	607b      	str	r3, [r7, #4]
 8001d80:	e001      	b.n	8001d86 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	b29b      	uxth	r3, r3
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	200004a4 	.word	0x200004a4
 8001d98:	200004ac 	.word	0x200004ac
 8001d9c:	200004aa 	.word	0x200004aa
 8001da0:	200004a9 	.word	0x200004a9

08001da4 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d108      	bne.n	8001dc6 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001db4:	f7ff fdc2 	bl	800193c <ReadRtcSsrValue>
 8001db8:	4603      	mov	r3, r0
 8001dba:	4a21      	ldr	r2, [pc, #132]	@ (8001e40 <RestartWakeupCounter+0x9c>)
 8001dbc:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001dbe:	2003      	movs	r0, #3
 8001dc0:	f004 ffeb 	bl	8006d9a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001dc4:	e039      	b.n	8001e3a <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001dc6:	88fb      	ldrh	r3, [r7, #6]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d803      	bhi.n	8001dd4 <RestartWakeupCounter+0x30>
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e44 <RestartWakeupCounter+0xa0>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d002      	beq.n	8001dda <RestartWakeupCounter+0x36>
      Value -= 1;
 8001dd4:	88fb      	ldrh	r3, [r7, #6]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001dda:	bf00      	nop
 8001ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e48 <RestartWakeupCounter+0xa4>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0f8      	beq.n	8001ddc <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001dea:	4b17      	ldr	r3, [pc, #92]	@ (8001e48 <RestartWakeupCounter+0xa4>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	4b15      	ldr	r3, [pc, #84]	@ (8001e48 <RestartWakeupCounter+0xa4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001dfa:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <RestartWakeupCounter+0xa8>)
 8001dfe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e02:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e04:	2003      	movs	r0, #3
 8001e06:	f004 ffd6 	bl	8006db6 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e0a:	4b11      	ldr	r3, [pc, #68]	@ (8001e50 <RestartWakeupCounter+0xac>)
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	0c1b      	lsrs	r3, r3, #16
 8001e10:	041b      	lsls	r3, r3, #16
 8001e12:	88fa      	ldrh	r2, [r7, #6]
 8001e14:	490e      	ldr	r1, [pc, #56]	@ (8001e50 <RestartWakeupCounter+0xac>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e1a:	f7ff fd8f 	bl	800193c <ReadRtcSsrValue>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4a07      	ldr	r2, [pc, #28]	@ (8001e40 <RestartWakeupCounter+0x9c>)
 8001e22:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e24:	4b08      	ldr	r3, [pc, #32]	@ (8001e48 <RestartWakeupCounter+0xa4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	4b07      	ldr	r3, [pc, #28]	@ (8001e48 <RestartWakeupCounter+0xa4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e32:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001e34:	f3af 8000 	nop.w
  return ;
 8001e38:	bf00      	nop
}
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	200004a4 	.word	0x200004a4
 8001e44:	200004a9 	.word	0x200004a9
 8001e48:	200004f4 	.word	0x200004f4
 8001e4c:	58000800 	.word	0x58000800
 8001e50:	40002800 	.word	0x40002800

08001e54 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001e5a:	4b45      	ldr	r3, [pc, #276]	@ (8001f70 <RescheduleTimerList+0x11c>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e66:	d107      	bne.n	8001e78 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001e68:	bf00      	nop
 8001e6a:	4b42      	ldr	r3, [pc, #264]	@ (8001f74 <RescheduleTimerList+0x120>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	f003 0304 	and.w	r3, r3, #4
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d1f8      	bne.n	8001e6a <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001e78:	4b3e      	ldr	r3, [pc, #248]	@ (8001f74 <RescheduleTimerList+0x120>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f74 <RescheduleTimerList+0x120>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e86:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001e88:	4b3b      	ldr	r3, [pc, #236]	@ (8001f78 <RescheduleTimerList+0x124>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001e8e:	7bfa      	ldrb	r2, [r7, #15]
 8001e90:	493a      	ldr	r1, [pc, #232]	@ (8001f7c <RescheduleTimerList+0x128>)
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	00db      	lsls	r3, r3, #3
 8001e9a:	440b      	add	r3, r1
 8001e9c:	3308      	adds	r3, #8
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001ea2:	f7ff ff3f 	bl	8001d24 <ReturnTimeElapsed>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d205      	bcs.n	8001ebe <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001eb6:	4b32      	ldr	r3, [pc, #200]	@ (8001f80 <RescheduleTimerList+0x12c>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	e04d      	b.n	8001f5a <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001ebe:	88fb      	ldrh	r3, [r7, #6]
 8001ec0:	4a30      	ldr	r2, [pc, #192]	@ (8001f84 <RescheduleTimerList+0x130>)
 8001ec2:	8812      	ldrh	r2, [r2, #0]
 8001ec4:	b292      	uxth	r2, r2
 8001ec6:	4413      	add	r3, r2
 8001ec8:	461a      	mov	r2, r3
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d906      	bls.n	8001ede <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001ed0:	4b2c      	ldr	r3, [pc, #176]	@ (8001f84 <RescheduleTimerList+0x130>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8001f80 <RescheduleTimerList+0x12c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	701a      	strb	r2, [r3, #0]
 8001edc:	e03d      	b.n	8001f5a <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	88fb      	ldrh	r3, [r7, #6]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001ee8:	4b25      	ldr	r3, [pc, #148]	@ (8001f80 <RescheduleTimerList+0x12c>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001eee:	e034      	b.n	8001f5a <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001ef0:	7bfa      	ldrb	r2, [r7, #15]
 8001ef2:	4922      	ldr	r1, [pc, #136]	@ (8001f7c <RescheduleTimerList+0x128>)
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	4413      	add	r3, r2
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	440b      	add	r3, r1
 8001efe:	3308      	adds	r3, #8
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	88fb      	ldrh	r3, [r7, #6]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d20a      	bcs.n	8001f1e <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f08:	7bfa      	ldrb	r2, [r7, #15]
 8001f0a:	491c      	ldr	r1, [pc, #112]	@ (8001f7c <RescheduleTimerList+0x128>)
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	440b      	add	r3, r1
 8001f16:	3308      	adds	r3, #8
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	e013      	b.n	8001f46 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f1e:	7bfa      	ldrb	r2, [r7, #15]
 8001f20:	4916      	ldr	r1, [pc, #88]	@ (8001f7c <RescheduleTimerList+0x128>)
 8001f22:	4613      	mov	r3, r2
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	4413      	add	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	440b      	add	r3, r1
 8001f2c:	3308      	adds	r3, #8
 8001f2e:	6819      	ldr	r1, [r3, #0]
 8001f30:	88fb      	ldrh	r3, [r7, #6]
 8001f32:	7bfa      	ldrb	r2, [r7, #15]
 8001f34:	1ac9      	subs	r1, r1, r3
 8001f36:	4811      	ldr	r0, [pc, #68]	@ (8001f7c <RescheduleTimerList+0x128>)
 8001f38:	4613      	mov	r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4413      	add	r3, r2
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4403      	add	r3, r0
 8001f42:	3308      	adds	r3, #8
 8001f44:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001f46:	7bfa      	ldrb	r2, [r7, #15]
 8001f48:	490c      	ldr	r1, [pc, #48]	@ (8001f7c <RescheduleTimerList+0x128>)
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	4413      	add	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	440b      	add	r3, r1
 8001f54:	3315      	adds	r3, #21
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	2b06      	cmp	r3, #6
 8001f5e:	d1c7      	bne.n	8001ef0 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001f60:	89bb      	ldrh	r3, [r7, #12]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff ff1e 	bl	8001da4 <RestartWakeupCounter>

  return ;
 8001f68:	bf00      	nop
}
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40002800 	.word	0x40002800
 8001f74:	200004f4 	.word	0x200004f4
 8001f78:	200004a0 	.word	0x200004a0
 8001f7c:	20000410 	.word	0x20000410
 8001f80:	200004a8 	.word	0x200004a8
 8001f84:	200004ae 	.word	0x200004ae

08001f88 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	@ 0x28
 8001f8c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8001f92:	617b      	str	r3, [r7, #20]
  return(result);
 8001f94:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001f96:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001f9c:	4b59      	ldr	r3, [pc, #356]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	22ca      	movs	r2, #202	@ 0xca
 8001fa2:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fa4:	4b57      	ldr	r3, [pc, #348]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2253      	movs	r2, #83	@ 0x53
 8001faa:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001fac:	4b55      	ldr	r3, [pc, #340]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	4b54      	ldr	r3, [pc, #336]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fba:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001fbc:	4b52      	ldr	r3, [pc, #328]	@ (8002108 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001fc4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001fc8:	4950      	ldr	r1, [pc, #320]	@ (800210c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001fca:	4613      	mov	r3, r2
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	4413      	add	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	440b      	add	r3, r1
 8001fd4:	330c      	adds	r3, #12
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d16e      	bne.n	80020bc <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001fde:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001fe2:	494a      	ldr	r1, [pc, #296]	@ (800210c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	440b      	add	r3, r1
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001ff2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001ff6:	4945      	ldr	r1, [pc, #276]	@ (800210c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	4413      	add	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	440b      	add	r3, r1
 8002002:	3310      	adds	r3, #16
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002008:	4b41      	ldr	r3, [pc, #260]	@ (8002110 <HW_TS_RTC_Wakeup_Handler+0x188>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d04c      	beq.n	80020ac <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002012:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002016:	493d      	ldr	r1, [pc, #244]	@ (800210c <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002018:	4613      	mov	r3, r2
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	4413      	add	r3, r2
 800201e:	00db      	lsls	r3, r3, #3
 8002020:	440b      	add	r3, r1
 8002022:	330d      	adds	r3, #13
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b01      	cmp	r3, #1
 800202a:	d124      	bne.n	8002076 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 800202c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002030:	2101      	movs	r1, #1
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff fdf2 	bl	8001c1c <UnlinkTimer>
 8002038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203a:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	f383 8810 	msr	PRIMASK, r3
}
 8002042:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8002044:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002048:	4930      	ldr	r1, [pc, #192]	@ (800210c <HW_TS_RTC_Wakeup_Handler+0x184>)
 800204a:	4613      	mov	r3, r2
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	4413      	add	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	440b      	add	r3, r1
 8002054:	3304      	adds	r3, #4
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800205c:	4611      	mov	r1, r2
 800205e:	4618      	mov	r0, r3
 8002060:	f000 fa32 	bl	80024c8 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002064:	4b27      	ldr	r3, [pc, #156]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	22ca      	movs	r2, #202	@ 0xca
 800206a:	625a      	str	r2, [r3, #36]	@ 0x24
 800206c:	4b25      	ldr	r3, [pc, #148]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2253      	movs	r2, #83	@ 0x53
 8002072:	625a      	str	r2, [r3, #36]	@ 0x24
 8002074:	e012      	b.n	800209c <HW_TS_RTC_Wakeup_Handler+0x114>
 8002076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002078:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f383 8810 	msr	PRIMASK, r3
}
 8002080:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8002082:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002086:	4618      	mov	r0, r3
 8002088:	f000 f99a 	bl	80023c0 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800208c:	4b1d      	ldr	r3, [pc, #116]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	22ca      	movs	r2, #202	@ 0xca
 8002092:	625a      	str	r2, [r3, #36]	@ 0x24
 8002094:	4b1b      	ldr	r3, [pc, #108]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2253      	movs	r2, #83	@ 0x53
 800209a:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 800209c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020a0:	69fa      	ldr	r2, [r7, #28]
 80020a2:	4619      	mov	r1, r3
 80020a4:	69b8      	ldr	r0, [r7, #24]
 80020a6:	f000 fa95 	bl	80025d4 <HW_TS_RTC_Int_AppNot>
 80020aa:	e022      	b.n	80020f2 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80020ac:	f7ff fed2 	bl	8001e54 <RescheduleTimerList>
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	f383 8810 	msr	PRIMASK, r3
}
 80020ba:	e01a      	b.n	80020f2 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80020bc:	bf00      	nop
 80020be:	4b11      	ldr	r3, [pc, #68]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d0f8      	beq.n	80020be <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80020cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80020dc:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80020de:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80020e0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80020e4:	60da      	str	r2, [r3, #12]
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f383 8810 	msr	PRIMASK, r3
}
 80020f0:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80020f2:	4b04      	ldr	r3, [pc, #16]	@ (8002104 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	22ff      	movs	r2, #255	@ 0xff
 80020f8:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 80020fa:	bf00      	nop
}
 80020fc:	3728      	adds	r7, #40	@ 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	200004f4 	.word	0x200004f4
 8002108:	200004a0 	.word	0x200004a0
 800210c:	20000410 	.word	0x20000410
 8002110:	200004a8 	.word	0x200004a8
 8002114:	58000800 	.word	0x58000800

08002118 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002124:	4b5e      	ldr	r3, [pc, #376]	@ (80022a0 <HW_TS_Init+0x188>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	22ca      	movs	r2, #202	@ 0xca
 800212a:	625a      	str	r2, [r3, #36]	@ 0x24
 800212c:	4b5c      	ldr	r3, [pc, #368]	@ (80022a0 <HW_TS_Init+0x188>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2253      	movs	r2, #83	@ 0x53
 8002132:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002134:	4b5b      	ldr	r3, [pc, #364]	@ (80022a4 <HW_TS_Init+0x18c>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	4a5a      	ldr	r2, [pc, #360]	@ (80022a4 <HW_TS_Init+0x18c>)
 800213a:	f043 0320 	orr.w	r3, r3, #32
 800213e:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002140:	4b58      	ldr	r3, [pc, #352]	@ (80022a4 <HW_TS_Init+0x18c>)
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	b2db      	uxtb	r3, r3
 800214c:	f1c3 0304 	rsb	r3, r3, #4
 8002150:	b2da      	uxtb	r2, r3
 8002152:	4b55      	ldr	r3, [pc, #340]	@ (80022a8 <HW_TS_Init+0x190>)
 8002154:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002156:	4b53      	ldr	r3, [pc, #332]	@ (80022a4 <HW_TS_Init+0x18c>)
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800215e:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8002162:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	fa92 f2a2 	rbit	r2, r2
 800216a:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	2a00      	cmp	r2, #0
 8002174:	d101      	bne.n	800217a <HW_TS_Init+0x62>
  {
    return 32U;
 8002176:	2220      	movs	r2, #32
 8002178:	e003      	b.n	8002182 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	fab2 f282 	clz	r2, r2
 8002180:	b2d2      	uxtb	r2, r2
 8002182:	40d3      	lsrs	r3, r2
 8002184:	b2db      	uxtb	r3, r3
 8002186:	3301      	adds	r3, #1
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4b48      	ldr	r3, [pc, #288]	@ (80022ac <HW_TS_Init+0x194>)
 800218c:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800218e:	4b45      	ldr	r3, [pc, #276]	@ (80022a4 <HW_TS_Init+0x18c>)
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	b29b      	uxth	r3, r3
 8002194:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002198:	b29b      	uxth	r3, r3
 800219a:	3301      	adds	r3, #1
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b44      	ldr	r3, [pc, #272]	@ (80022b0 <HW_TS_Init+0x198>)
 80021a0:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80021a2:	4b43      	ldr	r3, [pc, #268]	@ (80022b0 <HW_TS_Init+0x198>)
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	4a40      	ldr	r2, [pc, #256]	@ (80022ac <HW_TS_Init+0x194>)
 80021aa:	7812      	ldrb	r2, [r2, #0]
 80021ac:	fb02 f303 	mul.w	r3, r2, r3
 80021b0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80021b4:	4a3c      	ldr	r2, [pc, #240]	@ (80022a8 <HW_TS_Init+0x190>)
 80021b6:	7812      	ldrb	r2, [r2, #0]
 80021b8:	40d3      	lsrs	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d904      	bls.n	80021d0 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80021c6:	4b3b      	ldr	r3, [pc, #236]	@ (80022b4 <HW_TS_Init+0x19c>)
 80021c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021cc:	801a      	strh	r2, [r3, #0]
 80021ce:	e003      	b.n	80021d8 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	4b37      	ldr	r3, [pc, #220]	@ (80022b4 <HW_TS_Init+0x19c>)
 80021d6:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80021d8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80021dc:	f7ff fb9c 	bl	8001918 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80021e0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80021e4:	f7ff fb84 	bl	80018f0 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d13d      	bne.n	800226a <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80021ee:	4b32      	ldr	r3, [pc, #200]	@ (80022b8 <HW_TS_Init+0x1a0>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80021f4:	4b31      	ldr	r3, [pc, #196]	@ (80022bc <HW_TS_Init+0x1a4>)
 80021f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021fa:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80021fc:	2300      	movs	r3, #0
 80021fe:	77fb      	strb	r3, [r7, #31]
 8002200:	e00c      	b.n	800221c <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002202:	7ffa      	ldrb	r2, [r7, #31]
 8002204:	492e      	ldr	r1, [pc, #184]	@ (80022c0 <HW_TS_Init+0x1a8>)
 8002206:	4613      	mov	r3, r2
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	4413      	add	r3, r2
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	440b      	add	r3, r1
 8002210:	330c      	adds	r3, #12
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002216:	7ffb      	ldrb	r3, [r7, #31]
 8002218:	3301      	adds	r3, #1
 800221a:	77fb      	strb	r3, [r7, #31]
 800221c:	7ffb      	ldrb	r3, [r7, #31]
 800221e:	2b05      	cmp	r3, #5
 8002220:	d9ef      	bls.n	8002202 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002222:	4b28      	ldr	r3, [pc, #160]	@ (80022c4 <HW_TS_Init+0x1ac>)
 8002224:	2206      	movs	r2, #6
 8002226:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002228:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <HW_TS_Init+0x188>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	4b1c      	ldr	r3, [pc, #112]	@ (80022a0 <HW_TS_Init+0x188>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002236:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002238:	4b19      	ldr	r3, [pc, #100]	@ (80022a0 <HW_TS_Init+0x188>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	b2da      	uxtb	r2, r3
 8002240:	4b17      	ldr	r3, [pc, #92]	@ (80022a0 <HW_TS_Init+0x188>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002248:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800224a:	4b1f      	ldr	r3, [pc, #124]	@ (80022c8 <HW_TS_Init+0x1b0>)
 800224c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002250:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8002252:	2003      	movs	r0, #3
 8002254:	f004 fdaf 	bl	8006db6 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HW_TS_Init+0x188>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	4b10      	ldr	r3, [pc, #64]	@ (80022a0 <HW_TS_Init+0x188>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	e009      	b.n	800227e <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 800226a:	4b0d      	ldr	r3, [pc, #52]	@ (80022a0 <HW_TS_Init+0x188>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002278:	2003      	movs	r0, #3
 800227a:	f004 fd8e 	bl	8006d9a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800227e:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <HW_TS_Init+0x188>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	22ff      	movs	r2, #255	@ 0xff
 8002284:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002286:	2200      	movs	r2, #0
 8002288:	2103      	movs	r1, #3
 800228a:	2003      	movs	r0, #3
 800228c:	f004 fd43 	bl	8006d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002290:	2003      	movs	r0, #3
 8002292:	f004 fd5a 	bl	8006d4a <HAL_NVIC_EnableIRQ>

  return;
 8002296:	bf00      	nop
}
 8002298:	3720      	adds	r7, #32
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	200004f4 	.word	0x200004f4
 80022a4:	40002800 	.word	0x40002800
 80022a8:	200004a9 	.word	0x200004a9
 80022ac:	200004aa 	.word	0x200004aa
 80022b0:	200004ac 	.word	0x200004ac
 80022b4:	200004ae 	.word	0x200004ae
 80022b8:	200004a8 	.word	0x200004a8
 80022bc:	200004a4 	.word	0x200004a4
 80022c0:	20000410 	.word	0x20000410
 80022c4:	200004a0 	.word	0x200004a0
 80022c8:	58000800 	.word	0x58000800

080022cc <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b08b      	sub	sp, #44	@ 0x2c
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	603b      	str	r3, [r7, #0]
 80022d8:	4613      	mov	r3, r2
 80022da:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022e2:	f3ef 8310 	mrs	r3, PRIMASK
 80022e6:	61fb      	str	r3, [r7, #28]
  return(result);
 80022e8:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80022ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80022ec:	b672      	cpsid	i
}
 80022ee:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80022f0:	e004      	b.n	80022fc <HW_TS_Create+0x30>
  {
    loop++;
 80022f2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80022f6:	3301      	adds	r3, #1
 80022f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80022fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002300:	2b05      	cmp	r3, #5
 8002302:	d80c      	bhi.n	800231e <HW_TS_Create+0x52>
 8002304:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002308:	492c      	ldr	r1, [pc, #176]	@ (80023bc <HW_TS_Create+0xf0>)
 800230a:	4613      	mov	r3, r2
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	4413      	add	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	440b      	add	r3, r1
 8002314:	330c      	adds	r3, #12
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1e9      	bne.n	80022f2 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800231e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002322:	2b06      	cmp	r3, #6
 8002324:	d038      	beq.n	8002398 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8002326:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800232a:	4924      	ldr	r1, [pc, #144]	@ (80023bc <HW_TS_Create+0xf0>)
 800232c:	4613      	mov	r3, r2
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	4413      	add	r3, r2
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	440b      	add	r3, r1
 8002336:	330c      	adds	r3, #12
 8002338:	2201      	movs	r2, #1
 800233a:	701a      	strb	r2, [r3, #0]
 800233c:	6a3b      	ldr	r3, [r7, #32]
 800233e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	f383 8810 	msr	PRIMASK, r3
}
 8002346:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8002348:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800234c:	491b      	ldr	r1, [pc, #108]	@ (80023bc <HW_TS_Create+0xf0>)
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	440b      	add	r3, r1
 8002358:	3310      	adds	r3, #16
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 800235e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002362:	4916      	ldr	r1, [pc, #88]	@ (80023bc <HW_TS_Create+0xf0>)
 8002364:	4613      	mov	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4413      	add	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	440b      	add	r3, r1
 800236e:	330d      	adds	r3, #13
 8002370:	79fa      	ldrb	r2, [r7, #7]
 8002372:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8002374:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002378:	4910      	ldr	r1, [pc, #64]	@ (80023bc <HW_TS_Create+0xf0>)
 800237a:	4613      	mov	r3, r2
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	4413      	add	r3, r2
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	440b      	add	r3, r1
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800238e:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002390:	2300      	movs	r3, #0
 8002392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002396:	e008      	b.n	80023aa <HW_TS_Create+0xde>
 8002398:	6a3b      	ldr	r3, [r7, #32]
 800239a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	f383 8810 	msr	PRIMASK, r3
}
 80023a2:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 80023a4:	2301      	movs	r3, #1
 80023a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 80023aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	372c      	adds	r7, #44	@ 0x2c
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20000410 	.word	0x20000410

080023c0 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023ca:	f3ef 8310 	mrs	r3, PRIMASK
 80023ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80023d0:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80023d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80023d4:	b672      	cpsid	i
}
 80023d6:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80023d8:	2003      	movs	r0, #3
 80023da:	f004 fcc4 	bl	8006d66 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80023de:	4b34      	ldr	r3, [pc, #208]	@ (80024b0 <HW_TS_Stop+0xf0>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	22ca      	movs	r2, #202	@ 0xca
 80023e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80023e6:	4b32      	ldr	r3, [pc, #200]	@ (80024b0 <HW_TS_Stop+0xf0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2253      	movs	r2, #83	@ 0x53
 80023ec:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80023ee:	79fa      	ldrb	r2, [r7, #7]
 80023f0:	4930      	ldr	r1, [pc, #192]	@ (80024b4 <HW_TS_Stop+0xf4>)
 80023f2:	4613      	mov	r3, r2
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	4413      	add	r3, r2
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	440b      	add	r3, r1
 80023fc:	330c      	adds	r3, #12
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d142      	bne.n	800248c <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	2100      	movs	r1, #0
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff fc06 	bl	8001c1c <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002410:	4b29      	ldr	r3, [pc, #164]	@ (80024b8 <HW_TS_Stop+0xf8>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002416:	7cfb      	ldrb	r3, [r7, #19]
 8002418:	2b06      	cmp	r3, #6
 800241a:	d12f      	bne.n	800247c <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800241c:	4b27      	ldr	r3, [pc, #156]	@ (80024bc <HW_TS_Stop+0xfc>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002424:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002428:	d107      	bne.n	800243a <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800242a:	bf00      	nop
 800242c:	4b20      	ldr	r3, [pc, #128]	@ (80024b0 <HW_TS_Stop+0xf0>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1f8      	bne.n	800242c <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800243a:	4b1d      	ldr	r3, [pc, #116]	@ (80024b0 <HW_TS_Stop+0xf0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	4b1b      	ldr	r3, [pc, #108]	@ (80024b0 <HW_TS_Stop+0xf0>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002448:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800244a:	bf00      	nop
 800244c:	4b18      	ldr	r3, [pc, #96]	@ (80024b0 <HW_TS_Stop+0xf0>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f003 0304 	and.w	r3, r3, #4
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0f8      	beq.n	800244c <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800245a:	4b15      	ldr	r3, [pc, #84]	@ (80024b0 <HW_TS_Stop+0xf0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	b2da      	uxtb	r2, r3
 8002462:	4b13      	ldr	r3, [pc, #76]	@ (80024b0 <HW_TS_Stop+0xf0>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800246a:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800246c:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <HW_TS_Stop+0x100>)
 800246e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002472:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002474:	2003      	movs	r0, #3
 8002476:	f004 fc9e 	bl	8006db6 <HAL_NVIC_ClearPendingIRQ>
 800247a:	e007      	b.n	800248c <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800247c:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <HW_TS_Stop+0x104>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	7cfa      	ldrb	r2, [r7, #19]
 8002484:	429a      	cmp	r2, r3
 8002486:	d001      	beq.n	800248c <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002488:	f7ff fce4 	bl	8001e54 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800248c:	4b08      	ldr	r3, [pc, #32]	@ (80024b0 <HW_TS_Stop+0xf0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	22ff      	movs	r2, #255	@ 0xff
 8002492:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002494:	2003      	movs	r0, #3
 8002496:	f004 fc58 	bl	8006d4a <HAL_NVIC_EnableIRQ>
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	f383 8810 	msr	PRIMASK, r3
}
 80024a4:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80024a6:	bf00      	nop
}
 80024a8:	3718      	adds	r7, #24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200004f4 	.word	0x200004f4
 80024b4:	20000410 	.word	0x20000410
 80024b8:	200004a0 	.word	0x200004a0
 80024bc:	40002800 	.word	0x40002800
 80024c0:	58000800 	.word	0x58000800
 80024c4:	200004a1 	.word	0x200004a1

080024c8 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	6039      	str	r1, [r7, #0]
 80024d2:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80024d4:	79fa      	ldrb	r2, [r7, #7]
 80024d6:	493b      	ldr	r1, [pc, #236]	@ (80025c4 <HW_TS_Start+0xfc>)
 80024d8:	4613      	mov	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	4413      	add	r3, r2
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	440b      	add	r3, r1
 80024e2:	330c      	adds	r3, #12
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d103      	bne.n	80024f4 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ff66 	bl	80023c0 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024f4:	f3ef 8310 	mrs	r3, PRIMASK
 80024f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80024fa:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80024fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80024fe:	b672      	cpsid	i
}
 8002500:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002502:	2003      	movs	r0, #3
 8002504:	f004 fc2f 	bl	8006d66 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002508:	4b2f      	ldr	r3, [pc, #188]	@ (80025c8 <HW_TS_Start+0x100>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	22ca      	movs	r2, #202	@ 0xca
 800250e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002510:	4b2d      	ldr	r3, [pc, #180]	@ (80025c8 <HW_TS_Start+0x100>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2253      	movs	r2, #83	@ 0x53
 8002516:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002518:	79fa      	ldrb	r2, [r7, #7]
 800251a:	492a      	ldr	r1, [pc, #168]	@ (80025c4 <HW_TS_Start+0xfc>)
 800251c:	4613      	mov	r3, r2
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	4413      	add	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	440b      	add	r3, r1
 8002526:	330c      	adds	r3, #12
 8002528:	2202      	movs	r2, #2
 800252a:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800252c:	79fa      	ldrb	r2, [r7, #7]
 800252e:	4925      	ldr	r1, [pc, #148]	@ (80025c4 <HW_TS_Start+0xfc>)
 8002530:	4613      	mov	r3, r2
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	4413      	add	r3, r2
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	440b      	add	r3, r1
 800253a:	3308      	adds	r3, #8
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002540:	79fa      	ldrb	r2, [r7, #7]
 8002542:	4920      	ldr	r1, [pc, #128]	@ (80025c4 <HW_TS_Start+0xfc>)
 8002544:	4613      	mov	r3, r2
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	4413      	add	r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	440b      	add	r3, r1
 800254e:	3304      	adds	r3, #4
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff fab6 	bl	8001ac8 <linkTimer>
 800255c:	4603      	mov	r3, r0
 800255e:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002560:	4b1a      	ldr	r3, [pc, #104]	@ (80025cc <HW_TS_Start+0x104>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002566:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <HW_TS_Start+0x108>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	b2db      	uxtb	r3, r3
 800256c:	7c7a      	ldrb	r2, [r7, #17]
 800256e:	429a      	cmp	r2, r3
 8002570:	d002      	beq.n	8002578 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8002572:	f7ff fc6f 	bl	8001e54 <RescheduleTimerList>
 8002576:	e013      	b.n	80025a0 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002578:	79fa      	ldrb	r2, [r7, #7]
 800257a:	4912      	ldr	r1, [pc, #72]	@ (80025c4 <HW_TS_Start+0xfc>)
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	440b      	add	r3, r1
 8002586:	3308      	adds	r3, #8
 8002588:	6819      	ldr	r1, [r3, #0]
 800258a:	8a7b      	ldrh	r3, [r7, #18]
 800258c:	79fa      	ldrb	r2, [r7, #7]
 800258e:	1ac9      	subs	r1, r1, r3
 8002590:	480c      	ldr	r0, [pc, #48]	@ (80025c4 <HW_TS_Start+0xfc>)
 8002592:	4613      	mov	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4413      	add	r3, r2
 8002598:	00db      	lsls	r3, r3, #3
 800259a:	4403      	add	r3, r0
 800259c:	3308      	adds	r3, #8
 800259e:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <HW_TS_Start+0x100>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	22ff      	movs	r2, #255	@ 0xff
 80025a6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80025a8:	2003      	movs	r0, #3
 80025aa:	f004 fbce 	bl	8006d4a <HAL_NVIC_EnableIRQ>
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	f383 8810 	msr	PRIMASK, r3
}
 80025b8:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80025ba:	bf00      	nop
}
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000410 	.word	0x20000410
 80025c8:	200004f4 	.word	0x200004f4
 80025cc:	200004a0 	.word	0x200004a0
 80025d0:	200004a1 	.word	0x200004a1

080025d4 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	460b      	mov	r3, r1
 80025de:	607a      	str	r2, [r7, #4]
 80025e0:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4798      	blx	r3

  return;
 80025e6:	bf00      	nop
}
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1RxCb)(void);
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607b      	str	r3, [r7, #4]
 80025fa:	4603      	mov	r3, r0
 80025fc:	73fb      	strb	r3, [r7, #15]
 80025fe:	4613      	mov	r3, r2
 8002600:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10c      	bne.n	8002622 <HW_UART_Receive_IT+0x32>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_UART_RX_IT(huart1, USART1);
 8002608:	4a08      	ldr	r2, [pc, #32]	@ (800262c <HW_UART_Receive_IT+0x3c>)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	4b08      	ldr	r3, [pc, #32]	@ (8002630 <HW_UART_Receive_IT+0x40>)
 8002610:	4a08      	ldr	r2, [pc, #32]	@ (8002634 <HW_UART_Receive_IT+0x44>)
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	89bb      	ldrh	r3, [r7, #12]
 8002616:	461a      	mov	r2, r3
 8002618:	68b9      	ldr	r1, [r7, #8]
 800261a:	4805      	ldr	r0, [pc, #20]	@ (8002630 <HW_UART_Receive_IT+0x40>)
 800261c:	f007 ffb6 	bl	800a58c <HAL_UART_Receive_IT>
            break;
 8002620:	e000      	b.n	8002624 <HW_UART_Receive_IT+0x34>
            HW_UART_RX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8002622:	bf00      	nop
    }

    return;
 8002624:	bf00      	nop
}
 8002626:	3710      	adds	r7, #16
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	200004b0 	.word	0x200004b0
 8002630:	20000518 	.word	0x20000518
 8002634:	40013800 	.word	0x40013800

08002638 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	4603      	mov	r3, r0
 8002644:	73fb      	strb	r3, [r7, #15]
 8002646:	4613      	mov	r3, r2
 8002648:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800264a:	2300      	movs	r3, #0
 800264c:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 800264e:	2300      	movs	r3, #0
 8002650:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 8002652:	7bfb      	ldrb	r3, [r7, #15]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10e      	bne.n	8002676 <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 8002658:	4a17      	ldr	r2, [pc, #92]	@ (80026b8 <HW_UART_Transmit_DMA+0x80>)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 800265e:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <HW_UART_Transmit_DMA+0x84>)
 8002660:	4a17      	ldr	r2, [pc, #92]	@ (80026c0 <HW_UART_Transmit_DMA+0x88>)
 8002662:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002664:	89bb      	ldrh	r3, [r7, #12]
 8002666:	461a      	mov	r2, r3
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	4814      	ldr	r0, [pc, #80]	@ (80026bc <HW_UART_Transmit_DMA+0x84>)
 800266c:	f007 ffda 	bl	800a624 <HAL_UART_Transmit_DMA>
 8002670:	4603      	mov	r3, r0
 8002672:	75fb      	strb	r3, [r7, #23]
            break;
 8002674:	e000      	b.n	8002678 <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002676:	bf00      	nop
    }

    switch (hal_status)
 8002678:	7dfb      	ldrb	r3, [r7, #23]
 800267a:	2b03      	cmp	r3, #3
 800267c:	d816      	bhi.n	80026ac <HW_UART_Transmit_DMA+0x74>
 800267e:	a201      	add	r2, pc, #4	@ (adr r2, 8002684 <HW_UART_Transmit_DMA+0x4c>)
 8002680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002684:	08002695 	.word	0x08002695
 8002688:	0800269b 	.word	0x0800269b
 800268c:	080026a1 	.word	0x080026a1
 8002690:	080026a7 	.word	0x080026a7
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8002694:	2300      	movs	r3, #0
 8002696:	75bb      	strb	r3, [r7, #22]
            break;
 8002698:	e009      	b.n	80026ae <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 800269a:	2301      	movs	r3, #1
 800269c:	75bb      	strb	r3, [r7, #22]
            break;
 800269e:	e006      	b.n	80026ae <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 80026a0:	2302      	movs	r3, #2
 80026a2:	75bb      	strb	r3, [r7, #22]
            break;
 80026a4:	e003      	b.n	80026ae <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 80026a6:	2303      	movs	r3, #3
 80026a8:	75bb      	strb	r3, [r7, #22]
            break;
 80026aa:	e000      	b.n	80026ae <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 80026ac:	bf00      	nop
    }

    return hw_status;
 80026ae:	7dbb      	ldrb	r3, [r7, #22]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3718      	adds	r7, #24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	200004b4 	.word	0x200004b4
 80026bc:	20000518 	.word	0x20000518
 80026c0:	40013800 	.word	0x40013800

080026c4 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <HAL_UART_RxCpltCallback+0x34>)
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d107      	bne.n	80026e8 <HAL_UART_RxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 80026d8:	4b08      	ldr	r3, [pc, #32]	@ (80026fc <HAL_UART_RxCpltCallback+0x38>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_UART_RxCpltCallback+0x28>
            {
                HW_huart1RxCb();
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_UART_RxCpltCallback+0x38>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4798      	blx	r3
            }
            break;
 80026e6:	e001      	b.n	80026ec <HAL_UART_RxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 80026e8:	bf00      	nop
 80026ea:	e000      	b.n	80026ee <HAL_UART_RxCpltCallback+0x2a>
            break;
 80026ec:	bf00      	nop
    }

    return;
 80026ee:	bf00      	nop
}
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40013800 	.word	0x40013800
 80026fc:	200004b0 	.word	0x200004b0

08002700 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	461a      	mov	r2, r3
 800270e:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <HAL_UART_TxCpltCallback+0x34>)
 8002710:	429a      	cmp	r2, r3
 8002712:	d107      	bne.n	8002724 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8002714:	4b08      	ldr	r3, [pc, #32]	@ (8002738 <HAL_UART_TxCpltCallback+0x38>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 800271c:	4b06      	ldr	r3, [pc, #24]	@ (8002738 <HAL_UART_TxCpltCallback+0x38>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4798      	blx	r3
            }
            break;
 8002722:	e001      	b.n	8002728 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 8002724:	bf00      	nop
 8002726:	e000      	b.n	800272a <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002728:	bf00      	nop
    }

    return;
 800272a:	bf00      	nop
}
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40013800 	.word	0x40013800
 8002738:	200004b4 	.word	0x200004b4

0800273c <LL_RCC_LSE_SetDriveCapability>:
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002744:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800274c:	f023 0218 	bic.w	r2, r3, #24
 8002750:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4313      	orrs	r3, r2
 8002758:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_AHB1_GRP1_EnableClock>:
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002774:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002776:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4313      	orrs	r3, r2
 800277e:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002780:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002784:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4013      	ands	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800278c:	68fb      	ldr	r3, [r7, #12]
}
 800278e:	bf00      	nop
 8002790:	3714      	adds	r7, #20
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <LL_AHB2_GRP1_EnableClock>:
{
 800279a:	b480      	push	{r7}
 800279c:	b085      	sub	sp, #20
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80027a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80027a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80027b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4013      	ands	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80027be:	68fb      	ldr	r3, [r7, #12]
}
 80027c0:	bf00      	nop
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <LL_RTC_EnableWriteProtection>:
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	22ff      	movs	r2, #255	@ 0xff
 80027d8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <LL_RTC_DisableWriteProtection>:
{
 80027e6:	b480      	push	{r7}
 80027e8:	b083      	sub	sp, #12
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	22ca      	movs	r2, #202	@ 0xca
 80027f2:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2253      	movs	r2, #83	@ 0x53
 80027f8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr

08002806 <LL_RTC_WAKEUP_SetClock>:
{
 8002806:	b480      	push	{r7}
 8002808:	b083      	sub	sp, #12
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
 800280e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f023 0207 	bic.w	r2, r3, #7
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	609a      	str	r2, [r3, #8]
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002830:	f004 f898 	bl	8006964 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002834:	f7fe fd5e 	bl	80012f4 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002838:	f000 f816 	bl	8002868 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800283c:	f000 f870 	bl	8002920 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002840:	f000 f88e 	bl	8002960 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */

  PeriphClock_Config();
 8002844:	f000 fb34 	bl	8002eb0 <PeriphClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002848:	f000 f93a 	bl	8002ac0 <MX_GPIO_Init>
  MX_DMA_Init();
 800284c:	f000 f926 	bl	8002a9c <MX_DMA_Init>
  MX_RTC_Init();
 8002850:	f000 f8a2 	bl	8002998 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002854:	f000 f8d4 	bl	8002a00 <MX_USART1_UART_Init>
  MX_RF_Init();
 8002858:	f000 f896 	bl	8002988 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 800285c:	f7fe fd58 	bl	8001310 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002860:	f7fe ff7b 	bl	800175a <MX_APPE_Process>
 8002864:	e7fc      	b.n	8002860 <main+0x34>
	...

08002868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b09a      	sub	sp, #104	@ 0x68
 800286c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800286e:	f107 0320 	add.w	r3, r7, #32
 8002872:	2248      	movs	r2, #72	@ 0x48
 8002874:	2100      	movs	r1, #0
 8002876:	4618      	mov	r0, r3
 8002878:	f00e fea4 	bl	80115c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800287c:	1d3b      	adds	r3, r7, #4
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	609a      	str	r2, [r3, #8]
 8002886:	60da      	str	r2, [r3, #12]
 8002888:	611a      	str	r2, [r3, #16]
 800288a:	615a      	str	r2, [r3, #20]
 800288c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800288e:	f005 f94b 	bl	8007b28 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8002892:	2010      	movs	r0, #16
 8002894:	f7ff ff52 	bl	800273c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002898:	4b20      	ldr	r3, [pc, #128]	@ (800291c <SystemClock_Config+0xb4>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028a0:	4a1e      	ldr	r2, [pc, #120]	@ (800291c <SystemClock_Config+0xb4>)
 80028a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028a6:	6013      	str	r3, [r2, #0]
 80028a8:	4b1c      	ldr	r3, [pc, #112]	@ (800291c <SystemClock_Config+0xb4>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028b0:	603b      	str	r3, [r7, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80028b4:	2307      	movs	r3, #7
 80028b6:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80028be:	2301      	movs	r3, #1
 80028c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028c8:	2340      	movs	r3, #64	@ 0x40
 80028ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80028cc:	2300      	movs	r3, #0
 80028ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028d0:	f107 0320 	add.w	r3, r7, #32
 80028d4:	4618      	mov	r0, r3
 80028d6:	f005 fcbb 	bl	8008250 <HAL_RCC_OscConfig>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80028e0:	f000 faed 	bl	8002ebe <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80028e4:	236f      	movs	r3, #111	@ 0x6f
 80028e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80028e8:	2302      	movs	r3, #2
 80028ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028f0:	2300      	movs	r3, #0
 80028f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80028fc:	2300      	movs	r3, #0
 80028fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002900:	1d3b      	adds	r3, r7, #4
 8002902:	2101      	movs	r1, #1
 8002904:	4618      	mov	r0, r3
 8002906:	f006 f817 	bl	8008938 <HAL_RCC_ClockConfig>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002910:	f000 fad5 	bl	8002ebe <Error_Handler>
  }
}
 8002914:	bf00      	nop
 8002916:	3768      	adds	r7, #104	@ 0x68
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	58000400 	.word	0x58000400

08002920 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b094      	sub	sp, #80	@ 0x50
 8002924:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002926:	463b      	mov	r3, r7
 8002928:	2250      	movs	r2, #80	@ 0x50
 800292a:	2100      	movs	r1, #0
 800292c:	4618      	mov	r0, r3
 800292e:	f00e fe49 	bl	80115c4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002932:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002936:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002938:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800293c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 800293e:	2302      	movs	r3, #2
 8002940:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8002942:	2300      	movs	r3, #0
 8002944:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002946:	463b      	mov	r3, r7
 8002948:	4618      	mov	r0, r3
 800294a:	f006 fc32 	bl	80091b2 <HAL_RCCEx_PeriphCLKConfig>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002954:	f000 fab3 	bl	8002ebe <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 8002958:	bf00      	nop
 800295a:	3750      	adds	r7, #80	@ 0x50
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002964:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <MX_IPCC_Init+0x20>)
 8002966:	4a07      	ldr	r2, [pc, #28]	@ (8002984 <MX_IPCC_Init+0x24>)
 8002968:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800296a:	4805      	ldr	r0, [pc, #20]	@ (8002980 <MX_IPCC_Init+0x20>)
 800296c:	f005 f856 	bl	8007a1c <HAL_IPCC_Init>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002976:	f000 faa2 	bl	8002ebe <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	200004b8 	.word	0x200004b8
 8002984:	58000c00 	.word	0x58000c00

08002988 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
	...

08002998 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800299c:	4b16      	ldr	r3, [pc, #88]	@ (80029f8 <MX_RTC_Init+0x60>)
 800299e:	4a17      	ldr	r2, [pc, #92]	@ (80029fc <MX_RTC_Init+0x64>)
 80029a0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80029a2:	4b15      	ldr	r3, [pc, #84]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80029a8:	4b13      	ldr	r3, [pc, #76]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029aa:	220f      	movs	r2, #15
 80029ac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80029ae:	4b12      	ldr	r3, [pc, #72]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029b0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80029b4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80029b6:	4b10      	ldr	r3, [pc, #64]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80029bc:	4b0e      	ldr	r3, [pc, #56]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029be:	2200      	movs	r2, #0
 80029c0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80029c2:	4b0d      	ldr	r3, [pc, #52]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80029c8:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80029ce:	480a      	ldr	r0, [pc, #40]	@ (80029f8 <MX_RTC_Init+0x60>)
 80029d0:	f006 fe76 	bl	80096c0 <HAL_RTC_Init>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80029da:	f000 fa70 	bl	8002ebe <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80029de:	4807      	ldr	r0, [pc, #28]	@ (80029fc <MX_RTC_Init+0x64>)
 80029e0:	f7ff ff01 	bl	80027e6 <LL_RTC_DisableWriteProtection>
  
  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80029e4:	2100      	movs	r1, #0
 80029e6:	4805      	ldr	r0, [pc, #20]	@ (80029fc <MX_RTC_Init+0x64>)
 80029e8:	f7ff ff0d 	bl	8002806 <LL_RTC_WAKEUP_SetClock>
  
  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80029ec:	4803      	ldr	r0, [pc, #12]	@ (80029fc <MX_RTC_Init+0x64>)
 80029ee:	f7ff feed 	bl	80027cc <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200004f4 	.word	0x200004f4
 80029fc:	40002800 	.word	0x40002800

08002a00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a04:	4b23      	ldr	r3, [pc, #140]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a06:	4a24      	ldr	r2, [pc, #144]	@ (8002a98 <MX_USART1_UART_Init+0x98>)
 8002a08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a0a:	4b22      	ldr	r3, [pc, #136]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a12:	4b20      	ldr	r3, [pc, #128]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a18:	4b1e      	ldr	r3, [pc, #120]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a24:	4b1b      	ldr	r3, [pc, #108]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a26:	220c      	movs	r2, #12
 8002a28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002a30:	4b18      	ldr	r3, [pc, #96]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a32:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002a36:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a38:	4b16      	ldr	r3, [pc, #88]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a3e:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a44:	4b13      	ldr	r3, [pc, #76]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a4a:	4812      	ldr	r0, [pc, #72]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a4c:	f007 fd4e 	bl	800a4ec <HAL_UART_Init>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002a56:	f000 fa32 	bl	8002ebe <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	480d      	ldr	r0, [pc, #52]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a5e:	f009 fdae 	bl	800c5be <HAL_UARTEx_SetTxFifoThreshold>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002a68:	f000 fa29 	bl	8002ebe <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	4809      	ldr	r0, [pc, #36]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a70:	f009 fde3 	bl	800c63a <HAL_UARTEx_SetRxFifoThreshold>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002a7a:	f000 fa20 	bl	8002ebe <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002a7e:	4805      	ldr	r0, [pc, #20]	@ (8002a94 <MX_USART1_UART_Init+0x94>)
 8002a80:	f009 fd64 	bl	800c54c <HAL_UARTEx_DisableFifoMode>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002a8a:	f000 fa18 	bl	8002ebe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20000518 	.word	0x20000518
 8002a98:	40013800 	.word	0x40013800

08002a9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002aa0:	2004      	movs	r0, #4
 8002aa2:	f7ff fe61 	bl	8002768 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002aa6:	2002      	movs	r0, #2
 8002aa8:	f7ff fe5e 	bl	8002768 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002aac:	2200      	movs	r2, #0
 8002aae:	210f      	movs	r1, #15
 8002ab0:	203a      	movs	r0, #58	@ 0x3a
 8002ab2:	f004 f930 	bl	8006d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002ab6:	203a      	movs	r0, #58	@ 0x3a
 8002ab8:	f004 f947 	bl	8006d4a <HAL_NVIC_EnableIRQ>

}
 8002abc:	bf00      	nop
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	609a      	str	r2, [r3, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
 8002ad2:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ad4:	2001      	movs	r0, #1
 8002ad6:	f7ff fe60 	bl	800279a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ada:	2004      	movs	r0, #4
 8002adc:	f7ff fe5d 	bl	800279a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae0:	2002      	movs	r0, #2
 8002ae2:	f7ff fe5a 	bl	800279a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ae6:	2008      	movs	r0, #8
 8002ae8:	f7ff fe57 	bl	800279a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002aec:	2010      	movs	r0, #16
 8002aee:	f7ff fe54 	bl	800279a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002af2:	2080      	movs	r0, #128	@ 0x80
 8002af4:	f7ff fe51 	bl	800279a <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 8002af8:	2200      	movs	r2, #0
 8002afa:	2103      	movs	r1, #3
 8002afc:	48bd      	ldr	r0, [pc, #756]	@ (8002df4 <MX_GPIO_Init+0x334>)
 8002afe:	f004 ff39 	bl	8007974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8002b02:	2200      	movs	r2, #0
 8002b04:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002b08:	48bb      	ldr	r0, [pc, #748]	@ (8002df8 <MX_GPIO_Init+0x338>)
 8002b0a:	f004 ff33 	bl	8007974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b14:	48b9      	ldr	r0, [pc, #740]	@ (8002dfc <MX_GPIO_Init+0x33c>)
 8002b16:	f004 ff2d 	bl	8007974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2104      	movs	r1, #4
 8002b1e:	48b8      	ldr	r0, [pc, #736]	@ (8002e00 <MX_GPIO_Init+0x340>)
 8002b20:	f004 ff28 	bl	8007974 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA0 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5;
 8002b24:	2325      	movs	r3, #37	@ 0x25
 8002b26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b30:	1d3b      	adds	r3, r7, #4
 8002b32:	4619      	mov	r1, r3
 8002b34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b38:	f004 fcce 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC1 PC5 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8002b3c:	233a      	movs	r3, #58	@ 0x3a
 8002b3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b40:	2303      	movs	r3, #3
 8002b42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b48:	1d3b      	adds	r3, r7, #4
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	48aa      	ldr	r0, [pc, #680]	@ (8002df8 <MX_GPIO_Init+0x338>)
 8002b4e:	f004 fcc3 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8002b52:	f640 4304 	movw	r3, #3076	@ 0xc04
 8002b56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b60:	1d3b      	adds	r3, r7, #4
 8002b62:	4619      	mov	r1, r3
 8002b64:	48a4      	ldr	r0, [pc, #656]	@ (8002df8 <MX_GPIO_Init+0x338>)
 8002b66:	f004 fcb7 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_IO0_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8002b6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b70:	2302      	movs	r3, #2
 8002b72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002b7c:	230a      	movs	r3, #10
 8002b7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8002b80:	1d3b      	adds	r3, r7, #4
 8002b82:	4619      	mov	r1, r3
 8002b84:	489f      	ldr	r0, [pc, #636]	@ (8002e04 <MX_GPIO_Init+0x344>)
 8002b86:	f004 fca7 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LPUART1_RX_MCU_Pin */
  GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b96:	2300      	movs	r3, #0
 8002b98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002b9a:	2308      	movs	r3, #8
 8002b9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8002b9e:	1d3b      	adds	r3, r7, #4
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4895      	ldr	r0, [pc, #596]	@ (8002df8 <MX_GPIO_Init+0x338>)
 8002ba4:	f004 fc98 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ba8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bae:	2312      	movs	r3, #18
 8002bb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002bba:	2304      	movs	r3, #4
 8002bbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bbe:	1d3b      	adds	r3, r7, #4
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4890      	ldr	r0, [pc, #576]	@ (8002e04 <MX_GPIO_Init+0x344>)
 8002bc4:	f004 fc88 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
  GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8002bc8:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8002bcc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002bda:	2308      	movs	r3, #8
 8002bdc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	4619      	mov	r1, r3
 8002be2:	4888      	ldr	r0, [pc, #544]	@ (8002e04 <MX_GPIO_Init+0x344>)
 8002be4:	f004 fc78 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002be8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfe:	1d3b      	adds	r3, r7, #4
 8002c00:	4619      	mov	r1, r3
 8002c02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c06:	f004 fc67 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c10:	2312      	movs	r3, #18
 8002c12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c1c:	2304      	movs	r3, #4
 8002c1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	4619      	mov	r1, r3
 8002c24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c28:	f004 fc56 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_P_Pin USB_N_Pin */
  GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8002c2c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002c30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c32:	2302      	movs	r3, #2
 8002c34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002c3e:	230a      	movs	r3, #10
 8002c40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c42:	1d3b      	adds	r3, r7, #4
 8002c44:	4619      	mov	r1, r3
 8002c46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c4a:	f004 fc45 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c52:	2302      	movs	r3, #2
 8002c54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c56:	2300      	movs	r3, #0
 8002c58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c5e:	2305      	movs	r3, #5
 8002c60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	4619      	mov	r1, r3
 8002c66:	4865      	ldr	r0, [pc, #404]	@ (8002dfc <MX_GPIO_Init+0x33c>)
 8002c68:	f004 fc36 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G4_IO1_Pin TSC_G4_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G4_IO1_Pin|TSC_G4_IO2_Pin;
 8002c6c:	23c0      	movs	r3, #192	@ 0xc0
 8002c6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c70:	2302      	movs	r3, #2
 8002c72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002c7c:	2309      	movs	r3, #9
 8002c7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	4619      	mov	r1, r3
 8002c84:	485c      	ldr	r0, [pc, #368]	@ (8002df8 <MX_GPIO_Init+0x338>)
 8002c86:	f004 fc27 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002c8a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002c8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c90:	2302      	movs	r3, #2
 8002c92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c94:	2300      	movs	r3, #0
 8002c96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c9c:	2305      	movs	r3, #5
 8002c9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ca0:	1d3b      	adds	r3, r7, #4
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4857      	ldr	r0, [pc, #348]	@ (8002e04 <MX_GPIO_Init+0x344>)
 8002ca6:	f004 fc17 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 8002caa:	2312      	movs	r3, #18
 8002cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4851      	ldr	r0, [pc, #324]	@ (8002e00 <MX_GPIO_Init+0x340>)
 8002cbc:	f004 fc0c 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	4619      	mov	r1, r3
 8002cda:	484a      	ldr	r0, [pc, #296]	@ (8002e04 <MX_GPIO_Init+0x344>)
 8002cdc:	f004 fbfc 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ce0:	2304      	movs	r3, #4
 8002ce2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cec:	1d3b      	adds	r3, r7, #4
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4844      	ldr	r0, [pc, #272]	@ (8002e04 <MX_GPIO_Init+0x344>)
 8002cf2:	f004 fbf1 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
  GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 8002cf6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cfa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d04:	2300      	movs	r3, #0
 8002d06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d0c:	1d3b      	adds	r3, r7, #4
 8002d0e:	4619      	mov	r1, r3
 8002d10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d14:	f004 fbe0 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d18:	2340      	movs	r3, #64	@ 0x40
 8002d1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d20:	2300      	movs	r3, #0
 8002d22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d24:	2300      	movs	r3, #0
 8002d26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002d28:	2308      	movs	r3, #8
 8002d2a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d2c:	1d3b      	adds	r3, r7, #4
 8002d2e:	4619      	mov	r1, r3
 8002d30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d34:	f004 fbd0 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_SCK_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8002d38:	2308      	movs	r3, #8
 8002d3a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d44:	2300      	movs	r3, #0
 8002d46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002d48:	230a      	movs	r3, #10
 8002d4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8002d4c:	1d3b      	adds	r3, r7, #4
 8002d4e:	4619      	mov	r1, r3
 8002d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d54:	f004 fbc0 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
  GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d64:	2300      	movs	r3, #0
 8002d66:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002d68:	1d3b      	adds	r3, r7, #4
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4821      	ldr	r0, [pc, #132]	@ (8002df4 <MX_GPIO_Init+0x334>)
 8002d6e:	f004 fbb3 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002d72:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002d76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d80:	2300      	movs	r3, #0
 8002d82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d84:	2301      	movs	r3, #1
 8002d86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d88:	1d3b      	adds	r3, r7, #4
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	481b      	ldr	r0, [pc, #108]	@ (8002dfc <MX_GPIO_Init+0x33c>)
 8002d8e:	f004 fba3 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD12 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 8002d92:	f243 0310 	movw	r3, #12304	@ 0x3010
 8002d96:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002da0:	1d3b      	adds	r3, r7, #4
 8002da2:	4619      	mov	r1, r3
 8002da4:	4815      	ldr	r0, [pc, #84]	@ (8002dfc <MX_GPIO_Init+0x33c>)
 8002da6:	f004 fb97 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8002daa:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002dae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002db0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002db4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db6:	2300      	movs	r3, #0
 8002db8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dba:	1d3b      	adds	r3, r7, #4
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	480f      	ldr	r0, [pc, #60]	@ (8002dfc <MX_GPIO_Init+0x33c>)
 8002dc0:	f004 fb8a 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
  GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8002dc4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002dc8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dd6:	1d3b      	adds	r3, r7, #4
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4807      	ldr	r0, [pc, #28]	@ (8002df8 <MX_GPIO_Init+0x338>)
 8002ddc:	f004 fb7c 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 8002de0:	2368      	movs	r3, #104	@ 0x68
 8002de2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de4:	2302      	movs	r3, #2
 8002de6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002df0:	230a      	movs	r3, #10
 8002df2:	e009      	b.n	8002e08 <MX_GPIO_Init+0x348>
 8002df4:	48001c00 	.word	0x48001c00
 8002df8:	48000800 	.word	0x48000800
 8002dfc:	48000c00 	.word	0x48000c00
 8002e00:	48001000 	.word	0x48001000
 8002e04:	48000400 	.word	0x48000400
 8002e08:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e0a:	1d3b      	adds	r3, r7, #4
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4826      	ldr	r0, [pc, #152]	@ (8002ea8 <MX_GPIO_Init+0x3e8>)
 8002e10:	f004 fb62 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e14:	2308      	movs	r3, #8
 8002e16:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e18:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e22:	1d3b      	adds	r3, r7, #4
 8002e24:	4619      	mov	r1, r3
 8002e26:	4821      	ldr	r0, [pc, #132]	@ (8002eac <MX_GPIO_Init+0x3ec>)
 8002e28:	f004 fb56 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e32:	2301      	movs	r3, #1
 8002e34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e3e:	1d3b      	adds	r3, r7, #4
 8002e40:	4619      	mov	r1, r3
 8002e42:	4819      	ldr	r0, [pc, #100]	@ (8002ea8 <MX_GPIO_Init+0x3e8>)
 8002e44:	f004 fb48 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 8002e48:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4e:	2302      	movs	r3, #2
 8002e50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e56:	2300      	movs	r3, #0
 8002e58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002e5a:	2309      	movs	r3, #9
 8002e5c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e5e:	1d3b      	adds	r3, r7, #4
 8002e60:	4619      	mov	r1, r3
 8002e62:	4811      	ldr	r0, [pc, #68]	@ (8002ea8 <MX_GPIO_Init+0x3e8>)
 8002e64:	f004 fb38 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SELECT1_Pin */
  GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8002e68:	2304      	movs	r3, #4
 8002e6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 8002e78:	1d3b      	adds	r3, r7, #4
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	480b      	ldr	r0, [pc, #44]	@ (8002eac <MX_GPIO_Init+0x3ec>)
 8002e7e:	f004 fb2b 	bl	80074d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e82:	2301      	movs	r3, #1
 8002e84:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002e92:	230e      	movs	r3, #14
 8002e94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e96:	1d3b      	adds	r3, r7, #4
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4804      	ldr	r0, [pc, #16]	@ (8002eac <MX_GPIO_Init+0x3ec>)
 8002e9c:	f004 fb1c 	bl	80074d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ea0:	bf00      	nop
 8002ea2:	3718      	adds	r7, #24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	48000c00 	.word	0x48000c00
 8002eac:	48001000 	.word	0x48001000

08002eb0 <PeriphClock_Config>:

/* USER CODE BEGIN 4 */


void PeriphClock_Config(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8002eb4:	bf00      	nop
}
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002ec2:	b672      	cpsid	i
}
 8002ec4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ec6:	bf00      	nop
 8002ec8:	e7fd      	b.n	8002ec6 <Error_Handler+0x8>

08002eca <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002ed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eda:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ede:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002efa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002f0e:	bf00      	nop
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <LL_AHB2_GRP1_EnableClock>:
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002f20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
}
 8002f3e:	bf00      	nop
 8002f40:	3714      	adds	r7, #20
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <LL_AHB3_GRP1_EnableClock>:
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b085      	sub	sp, #20
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f66:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
}
 8002f70:	bf00      	nop
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <LL_APB1_GRP1_EnableClock>:
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f88:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002f94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f98:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
}
 8002fa2:	bf00      	nop
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <LL_APB2_GRP1_EnableClock>:
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b085      	sub	sp, #20
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002fb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002fbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002fe4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002fe8:	f7ff ffaf 	bl	8002f4a <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002fec:	2200      	movs	r2, #0
 8002fee:	2100      	movs	r1, #0
 8002ff0:	202e      	movs	r0, #46	@ 0x2e
 8002ff2:	f003 fe90 	bl	8006d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002ff6:	202e      	movs	r0, #46	@ 0x2e
 8002ff8:	f003 fea7 	bl	8006d4a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ffc:	bf00      	nop
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a05      	ldr	r2, [pc, #20]	@ (8003024 <HAL_IPCC_MspInit+0x24>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d103      	bne.n	800301a <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003012:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003016:	f7ff ff98 	bl	8002f4a <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	58000c00 	.word	0x58000c00

08003028 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b096      	sub	sp, #88	@ 0x58
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003030:	f107 0308 	add.w	r3, r7, #8
 8003034:	2250      	movs	r2, #80	@ 0x50
 8003036:	2100      	movs	r1, #0
 8003038:	4618      	mov	r0, r3
 800303a:	f00e fac3 	bl	80115c4 <memset>
  if(hrtc->Instance==RTC)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a14      	ldr	r2, [pc, #80]	@ (8003094 <HAL_RTC_MspInit+0x6c>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d120      	bne.n	800308a <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8003048:	f004 fd6e 	bl	8007b28 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 800304c:	f004 fd6c 	bl	8007b28 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8003050:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003054:	f7ff ff39 	bl	8002eca <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003058:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800305c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800305e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003062:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003064:	f107 0308 	add.w	r3, r7, #8
 8003068:	4618      	mov	r0, r3
 800306a:	f006 f8a2 	bl	80091b2 <HAL_RCCEx_PeriphCLKConfig>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8003074:	f7ff ff23 	bl	8002ebe <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003078:	f7ff ff3d 	bl	8002ef6 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800307c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003080:	f7ff ff7c 	bl	8002f7c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f006 fc27 	bl	80098d8 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 800308a:	bf00      	nop
 800308c:	3758      	adds	r7, #88	@ 0x58
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	40002800 	.word	0x40002800

08003098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b09c      	sub	sp, #112	@ 0x70
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	60da      	str	r2, [r3, #12]
 80030ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030b0:	f107 030c 	add.w	r3, r7, #12
 80030b4:	2250      	movs	r2, #80	@ 0x50
 80030b6:	2100      	movs	r1, #0
 80030b8:	4618      	mov	r0, r3
 80030ba:	f00e fa83 	bl	80115c4 <memset>
  if(huart->Instance==USART1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a2e      	ldr	r2, [pc, #184]	@ (800317c <HAL_UART_MspInit+0xe4>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d155      	bne.n	8003174 <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80030c8:	2301      	movs	r3, #1
 80030ca:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030cc:	2300      	movs	r3, #0
 80030ce:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030d0:	f107 030c 	add.w	r3, r7, #12
 80030d4:	4618      	mov	r0, r3
 80030d6:	f006 f86c 	bl	80091b2 <HAL_RCCEx_PeriphCLKConfig>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80030e0:	f7ff feed 	bl	8002ebe <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030e4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80030e8:	f7ff ff61 	bl	8002fae <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ec:	2002      	movs	r0, #2
 80030ee:	f7ff ff13 	bl	8002f18 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 80030f2:	23c0      	movs	r3, #192	@ 0xc0
 80030f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f6:	2302      	movs	r3, #2
 80030f8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030fa:	2301      	movs	r3, #1
 80030fc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030fe:	2303      	movs	r3, #3
 8003100:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003102:	2307      	movs	r3, #7
 8003104:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003106:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800310a:	4619      	mov	r1, r3
 800310c:	481c      	ldr	r0, [pc, #112]	@ (8003180 <HAL_UART_MspInit+0xe8>)
 800310e:	f004 f9e3 	bl	80074d8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8003112:	4b1c      	ldr	r3, [pc, #112]	@ (8003184 <HAL_UART_MspInit+0xec>)
 8003114:	4a1c      	ldr	r2, [pc, #112]	@ (8003188 <HAL_UART_MspInit+0xf0>)
 8003116:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003118:	4b1a      	ldr	r3, [pc, #104]	@ (8003184 <HAL_UART_MspInit+0xec>)
 800311a:	220f      	movs	r2, #15
 800311c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800311e:	4b19      	ldr	r3, [pc, #100]	@ (8003184 <HAL_UART_MspInit+0xec>)
 8003120:	2210      	movs	r2, #16
 8003122:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003124:	4b17      	ldr	r3, [pc, #92]	@ (8003184 <HAL_UART_MspInit+0xec>)
 8003126:	2200      	movs	r2, #0
 8003128:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800312a:	4b16      	ldr	r3, [pc, #88]	@ (8003184 <HAL_UART_MspInit+0xec>)
 800312c:	2280      	movs	r2, #128	@ 0x80
 800312e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <HAL_UART_MspInit+0xec>)
 8003132:	2200      	movs	r2, #0
 8003134:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003136:	4b13      	ldr	r3, [pc, #76]	@ (8003184 <HAL_UART_MspInit+0xec>)
 8003138:	2200      	movs	r2, #0
 800313a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800313c:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <HAL_UART_MspInit+0xec>)
 800313e:	2200      	movs	r2, #0
 8003140:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003142:	4b10      	ldr	r3, [pc, #64]	@ (8003184 <HAL_UART_MspInit+0xec>)
 8003144:	2200      	movs	r2, #0
 8003146:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003148:	480e      	ldr	r0, [pc, #56]	@ (8003184 <HAL_UART_MspInit+0xec>)
 800314a:	f003 fe43 	bl	8006dd4 <HAL_DMA_Init>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8003154:	f7ff feb3 	bl	8002ebe <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a0a      	ldr	r2, [pc, #40]	@ (8003184 <HAL_UART_MspInit+0xec>)
 800315c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800315e:	4a09      	ldr	r2, [pc, #36]	@ (8003184 <HAL_UART_MspInit+0xec>)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003164:	2200      	movs	r2, #0
 8003166:	2100      	movs	r1, #0
 8003168:	2024      	movs	r0, #36	@ 0x24
 800316a:	f003 fdd4 	bl	8006d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800316e:	2024      	movs	r0, #36	@ 0x24
 8003170:	f003 fdeb 	bl	8006d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003174:	bf00      	nop
 8003176:	3770      	adds	r7, #112	@ 0x70
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40013800 	.word	0x40013800
 8003180:	48000400 	.word	0x48000400
 8003184:	200005ac 	.word	0x200005ac
 8003188:	40020444 	.word	0x40020444

0800318c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003190:	bf00      	nop
 8003192:	e7fd      	b.n	8003190 <NMI_Handler+0x4>

08003194 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003198:	bf00      	nop
 800319a:	e7fd      	b.n	8003198 <HardFault_Handler+0x4>

0800319c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031a0:	bf00      	nop
 80031a2:	e7fd      	b.n	80031a0 <MemManage_Handler+0x4>

080031a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031a8:	bf00      	nop
 80031aa:	e7fd      	b.n	80031a8 <BusFault_Handler+0x4>

080031ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031b0:	bf00      	nop
 80031b2:	e7fd      	b.n	80031b0 <UsageFault_Handler+0x4>

080031b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr

080031c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031c2:	b480      	push	{r7}
 80031c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031c6:	bf00      	nop
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031d4:	bf00      	nop
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr

080031de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031e2:	f003 fc19 	bl	8006a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
	...

080031ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031f0:	4802      	ldr	r0, [pc, #8]	@ (80031fc <USART1_IRQHandler+0x10>)
 80031f2:	f007 fa97 	bl	800a724 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031f6:	bf00      	nop
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	20000518 	.word	0x20000518

08003200 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003204:	f004 fbe6 	bl	80079d4 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003208:	bf00      	nop
 800320a:	bd80      	pop	{r7, pc}

0800320c <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003210:	4802      	ldr	r0, [pc, #8]	@ (800321c <DMA2_Channel4_IRQHandler+0x10>)
 8003212:	f003 ffc0 	bl	8007196 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8003216:	bf00      	nop
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	200005ac 	.word	0x200005ac

08003220 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003224:	f001 fb72 	bl	800490c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003228:	bf00      	nop
 800322a:	bd80      	pop	{r7, pc}

0800322c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003230:	f001 fba2 	bl	8004978 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003234:	bf00      	nop
 8003236:	bd80      	pop	{r7, pc}

08003238 <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800323c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003240:	f004 fbb0 	bl	80079a4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003244:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003248:	f004 fbac 	bl	80079a4 <HAL_GPIO_EXTI_IRQHandler>
}
 800324c:	bf00      	nop
 800324e:	bd80      	pop	{r7, pc}

08003250 <RTC_WKUP_IRQHandler>:



void RTC_WKUP_IRQHandler(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 8003254:	f7fe fe98 	bl	8001f88 <HW_TS_RTC_Wakeup_Handler>
}
 8003258:	bf00      	nop
 800325a:	bd80      	pop	{r7, pc}

0800325c <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  BSP_PWM_LED_IRQHandler();
 8003260:	f002 fd24 	bl	8005cac <BSP_PWM_LED_IRQHandler>
}
 8003264:	bf00      	nop
 8003266:	bd80      	pop	{r7, pc}

08003268 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  return 1;
 800326c:	2301      	movs	r3, #1
}
 800326e:	4618      	mov	r0, r3
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <_kill>:

int _kill(int pid, int sig)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003282:	f00e f9f1 	bl	8011668 <__errno>
 8003286:	4603      	mov	r3, r0
 8003288:	2216      	movs	r2, #22
 800328a:	601a      	str	r2, [r3, #0]
  return -1;
 800328c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003290:	4618      	mov	r0, r3
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <_exit>:

void _exit (int status)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7ff ffe7 	bl	8003278 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032aa:	bf00      	nop
 80032ac:	e7fd      	b.n	80032aa <_exit+0x12>

080032ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b086      	sub	sp, #24
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	60f8      	str	r0, [r7, #12]
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	e00a      	b.n	80032d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032c0:	f3af 8000 	nop.w
 80032c4:	4601      	mov	r1, r0
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	1c5a      	adds	r2, r3, #1
 80032ca:	60ba      	str	r2, [r7, #8]
 80032cc:	b2ca      	uxtb	r2, r1
 80032ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	3301      	adds	r3, #1
 80032d4:	617b      	str	r3, [r7, #20]
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	429a      	cmp	r2, r3
 80032dc:	dbf0      	blt.n	80032c0 <_read+0x12>
  }

  return len;
 80032de:	687b      	ldr	r3, [r7, #4]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3718      	adds	r7, #24
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003310:	605a      	str	r2, [r3, #4]
  return 0;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <_isatty>:

int _isatty(int file)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003328:	2301      	movs	r3, #1
}
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003336:	b480      	push	{r7}
 8003338:	b085      	sub	sp, #20
 800333a:	af00      	add	r7, sp, #0
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003358:	4a14      	ldr	r2, [pc, #80]	@ (80033ac <_sbrk+0x5c>)
 800335a:	4b15      	ldr	r3, [pc, #84]	@ (80033b0 <_sbrk+0x60>)
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003364:	4b13      	ldr	r3, [pc, #76]	@ (80033b4 <_sbrk+0x64>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800336c:	4b11      	ldr	r3, [pc, #68]	@ (80033b4 <_sbrk+0x64>)
 800336e:	4a12      	ldr	r2, [pc, #72]	@ (80033b8 <_sbrk+0x68>)
 8003370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003372:	4b10      	ldr	r3, [pc, #64]	@ (80033b4 <_sbrk+0x64>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4413      	add	r3, r2
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	429a      	cmp	r2, r3
 800337e:	d207      	bcs.n	8003390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003380:	f00e f972 	bl	8011668 <__errno>
 8003384:	4603      	mov	r3, r0
 8003386:	220c      	movs	r2, #12
 8003388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800338a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800338e:	e009      	b.n	80033a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003390:	4b08      	ldr	r3, [pc, #32]	@ (80033b4 <_sbrk+0x64>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003396:	4b07      	ldr	r3, [pc, #28]	@ (80033b4 <_sbrk+0x64>)
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4413      	add	r3, r2
 800339e:	4a05      	ldr	r2, [pc, #20]	@ (80033b4 <_sbrk+0x64>)
 80033a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033a2:	68fb      	ldr	r3, [r7, #12]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20030000 	.word	0x20030000
 80033b0:	00001000 	.word	0x00001000
 80033b4:	2000060c 	.word	0x2000060c
 80033b8:	20001ea8 	.word	0x20001ea8

080033bc <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 80033c0:	4b03      	ldr	r3, [pc, #12]	@ (80033d0 <LL_FLASH_GetUDN+0x14>)
 80033c2:	681b      	ldr	r3, [r3, #0]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	1fff7580 	.word	0x1fff7580

080033d4 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80033d8:	4b03      	ldr	r3, [pc, #12]	@ (80033e8 <LL_FLASH_GetDeviceID+0x14>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	b2db      	uxtb	r3, r3
}
 80033de:	4618      	mov	r0, r3
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	1fff7584 	.word	0x1fff7584

080033ec <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80033f0:	4b03      	ldr	r3, [pc, #12]	@ (8003400 <LL_FLASH_GetSTCompanyID+0x14>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	0a1b      	lsrs	r3, r3, #8
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	1fff7584 	.word	0x1fff7584

08003404 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8003404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003406:	b0b3      	sub	sp, #204	@ 0xcc
 8003408:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 800340a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800340e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr;  
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003412:	1d3b      	adds	r3, r7, #4
 8003414:	2243      	movs	r2, #67	@ 0x43
 8003416:	2100      	movs	r1, #0
 8003418:	4618      	mov	r0, r3
 800341a:	f00e f8d3 	bl	80115c4 <memset>
 800341e:	2344      	movs	r3, #68	@ 0x44
 8003420:	833b      	strh	r3, [r7, #24]
 8003422:	2308      	movs	r3, #8
 8003424:	837b      	strh	r3, [r7, #26]
 8003426:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 800342a:	83bb      	strh	r3, [r7, #28]
 800342c:	2302      	movs	r3, #2
 800342e:	77bb      	strb	r3, [r7, #30]
 8003430:	2301      	movs	r3, #1
 8003432:	77fb      	strb	r3, [r7, #31]
 8003434:	2312      	movs	r3, #18
 8003436:	f887 3020 	strb.w	r3, [r7, #32]
 800343a:	2329      	movs	r3, #41	@ 0x29
 800343c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8003440:	239c      	movs	r3, #156	@ 0x9c
 8003442:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003444:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003448:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800344a:	2302      	movs	r3, #2
 800344c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003450:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003454:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003456:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 800345a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800345c:	2301      	movs	r3, #1
 800345e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8003462:	2320      	movs	r3, #32
 8003464:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8003468:	23d8      	movs	r3, #216	@ 0xd8
 800346a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800346e:	2306      	movs	r3, #6
 8003470:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8003474:	2303      	movs	r3, #3
 8003476:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800347a:	f240 6372 	movw	r3, #1650	@ 0x672
 800347e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003480:	230d      	movs	r3, #13
 8003482:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8003486:	2304      	movs	r3, #4
 8003488:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800348c:	f000 fc58 	bl	8003d40 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003490:	2101      	movs	r1, #1
 8003492:	2002      	movs	r0, #2
 8003494:	f00c ff10 	bl	80102b8 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8003498:	4a8b      	ldr	r2, [pc, #556]	@ (80036c8 <APP_BLE_Init+0x2c4>)
 800349a:	2100      	movs	r1, #0
 800349c:	2004      	movs	r0, #4
 800349e:	f00d f8bd 	bl	801061c <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 80034a2:	1d3b      	adds	r3, r7, #4
 80034a4:	4618      	mov	r0, r3
 80034a6:	f00b f98b 	bl	800e7c0 <SHCI_C2_BLE_Init>
 80034aa:	4603      	mov	r3, r0
 80034ac:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  if (status != SHCI_Success)
 80034b0:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <APP_BLE_Init+0xc6>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 80034b8:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80034bc:	4619      	mov	r1, r3
 80034be:	4883      	ldr	r0, [pc, #524]	@ (80036cc <APP_BLE_Init+0x2c8>)
 80034c0:	f00d ff0e 	bl	80112e0 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80034c4:	f7ff fcfb 	bl	8002ebe <Error_Handler>
 80034c8:	e002      	b.n	80034d0 <APP_BLE_Init+0xcc>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 80034ca:	4881      	ldr	r0, [pc, #516]	@ (80036d0 <APP_BLE_Init+0x2cc>)
 80034cc:	f00d ff08 	bl	80112e0 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80034d0:	f000 fc4c 	bl	8003d6c <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80034d4:	f00c f8c8 	bl	800f668 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80034d8:	4b7e      	ldr	r3, [pc, #504]	@ (80036d4 <APP_BLE_Init+0x2d0>)
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80034e0:	4b7c      	ldr	r3, [pc, #496]	@ (80036d4 <APP_BLE_Init+0x2d0>)
 80034e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80034e6:	819a      	strh	r2, [r3, #12]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_UPDATE_ID, UTIL_SEQ_RFU, Adv_Update);
 80034e8:	4a7b      	ldr	r2, [pc, #492]	@ (80036d8 <APP_BLE_Init+0x2d4>)
 80034ea:	2100      	movs	r1, #0
 80034ec:	2001      	movs	r0, #1
 80034ee:	f00d f895 	bl	801061c <UTIL_SEQ_RegTask>
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

  /**
   * Initialize DIS Application
   */
  DISAPP_Init();
 80034f2:	f000 ff7f 	bl	80043f4 <DISAPP_Init>

  /**
   * Initialize HRS Application
   */
  HRSAPP_Init();
 80034f6:	f000 ffc1 	bl	800447c <HRSAPP_Init>

  /* USER CODE BEGIN APP_BLE_Init_3 */
  a_ManufData[sizeof(a_ManufData)-11] = CFG_DEV_ID_HEARTRATE;
 80034fa:	4b78      	ldr	r3, [pc, #480]	@ (80036dc <APP_BLE_Init+0x2d8>)
 80034fc:	2289      	movs	r2, #137	@ 0x89
 80034fe:	70da      	strb	r2, [r3, #3]
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the connection state machine
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Mgr);
 8003500:	4b77      	ldr	r3, [pc, #476]	@ (80036e0 <APP_BLE_Init+0x2dc>)
 8003502:	2200      	movs	r2, #0
 8003504:	4977      	ldr	r1, [pc, #476]	@ (80036e4 <APP_BLE_Init+0x2e0>)
 8003506:	2000      	movs	r0, #0
 8003508:	f7fe fee0 	bl	80022cc <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = AD_TYPE_16_BIT_SERV_UUID;
 800350c:	4b71      	ldr	r3, [pc, #452]	@ (80036d4 <APP_BLE_Init+0x2d0>)
 800350e:	2202      	movs	r2, #2
 8003510:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 1;
 8003512:	4b70      	ldr	r3, [pc, #448]	@ (80036d4 <APP_BLE_Init+0x2d0>)
 8003514:	2201      	movs	r2, #1
 8003516:	739a      	strb	r2, [r3, #14]
  Add_Advertisment_Service_UUID(HEART_RATE_SERVICE_UUID);
 8003518:	f641 000d 	movw	r0, #6157	@ 0x180d
 800351c:	f000 fed6 	bl	80042cc <Add_Advertisment_Service_UUID>

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8003520:	4b71      	ldr	r3, [pc, #452]	@ (80036e8 <APP_BLE_Init+0x2e4>)
 8003522:	2280      	movs	r2, #128	@ 0x80
 8003524:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8003526:	4b71      	ldr	r3, [pc, #452]	@ (80036ec <APP_BLE_Init+0x2e8>)
 8003528:	22a0      	movs	r2, #160	@ 0xa0
 800352a:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by Collector
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800352c:	2001      	movs	r0, #1
 800352e:	f000 fddd 	bl	80040ec <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8003532:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8003536:	f00b f987 	bl	800e848 <SHCI_GetWirelessFwInfo>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	f040 8092 	bne.w	8003666 <APP_BLE_Init+0x262>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 8003542:	f000 fe7f 	bl	8004244 <BleGetBdAddress>
 8003546:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800354a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800354e:	3305      	adds	r3, #5
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	461d      	mov	r5, r3
 8003554:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003558:	3304      	adds	r3, #4
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	461e      	mov	r6, r3
 800355e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003562:	3303      	adds	r3, #3
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800356c:	3302      	adds	r3, #2
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	4619      	mov	r1, r3
 8003572:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003576:	3301      	adds	r3, #1
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	461c      	mov	r4, r3
 800357c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8003586:	9303      	str	r3, [sp, #12]
 8003588:	9402      	str	r4, [sp, #8]
 800358a:	9101      	str	r1, [sp, #4]
 800358c:	9200      	str	r2, [sp, #0]
 800358e:	4633      	mov	r3, r6
 8003590:	462a      	mov	r2, r5
 8003592:	4957      	ldr	r1, [pc, #348]	@ (80036f0 <APP_BLE_Init+0x2ec>)
 8003594:	f00d ff1c 	bl	80113d0 <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8003598:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	461a      	mov	r2, r3
 80035a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035a4:	785b      	ldrb	r3, [r3, #1]
 80035a6:	4619      	mov	r1, r3
 80035a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035ac:	789b      	ldrb	r3, [r3, #2]
 80035ae:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	460b      	mov	r3, r1
 80035b6:	494f      	ldr	r1, [pc, #316]	@ (80036f4 <APP_BLE_Init+0x2f0>)
 80035b8:	f00d ff0a 	bl	80113d0 <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 80035bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035c0:	78db      	ldrb	r3, [r3, #3]
 80035c2:	461a      	mov	r2, r3
 80035c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035c8:	791b      	ldrb	r3, [r3, #4]
 80035ca:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 80035ce:	494a      	ldr	r1, [pc, #296]	@ (80036f8 <APP_BLE_Init+0x2f4>)
 80035d0:	f00d fefe 	bl	80113d0 <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 80035d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035d8:	7a9b      	ldrb	r3, [r3, #10]
 80035da:	461a      	mov	r2, r3
 80035dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035e0:	7adb      	ldrb	r3, [r3, #11]
 80035e2:	4619      	mov	r1, r3
 80035e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035e8:	7b1b      	ldrb	r3, [r3, #12]
 80035ea:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	460b      	mov	r3, r1
 80035f2:	4942      	ldr	r1, [pc, #264]	@ (80036fc <APP_BLE_Init+0x2f8>)
 80035f4:	f00d feec 	bl	80113d0 <siprintf>
        
     BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80035f8:	2100      	movs	r1, #0
 80035fa:	2000      	movs	r0, #0
 80035fc:	f002 ff7c 	bl	80064f8 <BSP_LCD_Clear>
     BSP_LCD_Refresh(0);
 8003600:	2000      	movs	r0, #0
 8003602:	f002 fe51 	bl	80062a8 <BSP_LCD_Refresh>
     UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)BdAddress, LEFT_MODE);
 8003606:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 800360a:	2303      	movs	r3, #3
 800360c:	2100      	movs	r1, #0
 800360e:	2000      	movs	r0, #0
 8003610:	f00c fc38 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)StackVersion, LEFT_MODE);
 8003614:	f00c fbd4 	bl	800fdc0 <UTIL_LCD_GetFont>
 8003618:	4603      	mov	r3, r0
 800361a:	88db      	ldrh	r3, [r3, #6]
 800361c:	4619      	mov	r1, r3
 800361e:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8003622:	2303      	movs	r3, #3
 8003624:	2000      	movs	r0, #0
 8003626:	f00c fc2d 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)StackBranch, LEFT_MODE);
 800362a:	f00c fbc9 	bl	800fdc0 <UTIL_LCD_GetFont>
 800362e:	4603      	mov	r3, r0
 8003630:	88db      	ldrh	r3, [r3, #6]
 8003632:	005b      	lsls	r3, r3, #1
 8003634:	4619      	mov	r1, r3
 8003636:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800363a:	2303      	movs	r3, #3
 800363c:	2000      	movs	r0, #0
 800363e:	f00c fc21 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)FusVersion, LEFT_MODE);
 8003642:	f00c fbbd 	bl	800fdc0 <UTIL_LCD_GetFont>
 8003646:	4603      	mov	r3, r0
 8003648:	88db      	ldrh	r3, [r3, #6]
 800364a:	461a      	mov	r2, r3
 800364c:	4613      	mov	r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	4413      	add	r3, r2
 8003652:	4619      	mov	r1, r3
 8003654:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8003658:	2303      	movs	r3, #3
 800365a:	2000      	movs	r0, #0
 800365c:	f00c fc12 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
     BSP_LCD_Refresh(0);
 8003660:	2000      	movs	r0, #0
 8003662:	f002 fe21 	bl	80062a8 <BSP_LCD_Refresh>
   }
   HAL_Delay(4000);
 8003666:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800366a:	f7fe f851 	bl	8001710 <HAL_Delay>
   /* Displays Application */
   BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 800366e:	2100      	movs	r1, #0
 8003670:	2000      	movs	r0, #0
 8003672:	f002 ff41 	bl	80064f8 <BSP_LCD_Clear>
   BSP_LCD_Refresh(0);
 8003676:	2000      	movs	r0, #0
 8003678:	f002 fe16 	bl	80062a8 <BSP_LCD_Refresh>
   UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 800367c:	2301      	movs	r3, #1
 800367e:	4a20      	ldr	r2, [pc, #128]	@ (8003700 <APP_BLE_Init+0x2fc>)
 8003680:	2100      	movs	r1, #0
 8003682:	2000      	movs	r0, #0
 8003684:	f00c fbfe 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003688:	f00c fb9a 	bl	800fdc0 <UTIL_LCD_GetFont>
 800368c:	4603      	mov	r3, r0
 800368e:	88db      	ldrh	r3, [r3, #6]
 8003690:	4619      	mov	r1, r3
 8003692:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8003696:	2303      	movs	r3, #3
 8003698:	2000      	movs	r0, #0
 800369a:	f00c fbf3 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 800369e:	f00c fb8f 	bl	800fdc0 <UTIL_LCD_GetFont>
 80036a2:	4603      	mov	r3, r0
 80036a4:	88db      	ldrh	r3, [r3, #6]
 80036a6:	461a      	mov	r2, r3
 80036a8:	4613      	mov	r3, r2
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4413      	add	r3, r2
 80036ae:	4619      	mov	r1, r3
 80036b0:	2303      	movs	r3, #3
 80036b2:	4a14      	ldr	r2, [pc, #80]	@ (8003704 <APP_BLE_Init+0x300>)
 80036b4:	2000      	movs	r0, #0
 80036b6:	f00c fbe5 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
   BSP_LCD_Refresh(0);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f002 fdf4 	bl	80062a8 <BSP_LCD_Refresh>
  /* USER CODE END APP_BLE_Init_2 */

  return;
 80036c0:	bf00      	nop
}
 80036c2:	37bc      	adds	r7, #188	@ 0xbc
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036c8:	0800df9d 	.word	0x0800df9d
 80036cc:	08013a70 	.word	0x08013a70
 80036d0:	08013aa8 	.word	0x08013aa8
 80036d4:	20000618 	.word	0x20000618
 80036d8:	08004335 	.word	0x08004335
 80036dc:	20000008 	.word	0x20000008
 80036e0:	08004325 	.word	0x08004325
 80036e4:	2000068d 	.word	0x2000068d
 80036e8:	2000068e 	.word	0x2000068e
 80036ec:	20000690 	.word	0x20000690
 80036f0:	08013ad0 	.word	0x08013ad0
 80036f4:	08013af0 	.word	0x08013af0
 80036f8:	08013b04 	.word	0x08013b04
 80036fc:	08013b18 	.word	0x08013b18
 8003700:	08013b28 	.word	0x08013b28
 8003704:	08013b3c 	.word	0x08013b3c

08003708 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8003708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800370a:	b099      	sub	sp, #100	@ 0x64
 800370c:	af04      	add	r7, sp, #16
 800370e:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8003710:	2392      	movs	r3, #146	@ 0x92
 8003712:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  /* USER CODE BEGIN SVCCTL_App_Notification */
  char BdAddress[20];
  const uint8_t *bdaddr;  
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3301      	adds	r3, #1
 800371a:	64bb      	str	r3, [r7, #72]	@ 0x48

  switch (p_event_pckt->evt)
 800371c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2bff      	cmp	r3, #255	@ 0xff
 8003722:	f000 81c2 	beq.w	8003aaa <SVCCTL_App_Notification+0x3a2>
 8003726:	2bff      	cmp	r3, #255	@ 0xff
 8003728:	f300 828f 	bgt.w	8003c4a <SVCCTL_App_Notification+0x542>
 800372c:	2b05      	cmp	r3, #5
 800372e:	d002      	beq.n	8003736 <SVCCTL_App_Notification+0x2e>
 8003730:	2b3e      	cmp	r3, #62	@ 0x3e
 8003732:	d071      	beq.n	8003818 <SVCCTL_App_Notification+0x110>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8003734:	e289      	b.n	8003c4a <SVCCTL_App_Notification+0x542>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8003736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003738:	3302      	adds	r3, #2
 800373a:	627b      	str	r3, [r7, #36]	@ 0x24
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800373c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003742:	b29a      	uxth	r2, r3
 8003744:	4ba1      	ldr	r3, [pc, #644]	@ (80039cc <SVCCTL_App_Notification+0x2c4>)
 8003746:	899b      	ldrh	r3, [r3, #12]
 8003748:	429a      	cmp	r2, r3
 800374a:	d114      	bne.n	8003776 <SVCCTL_App_Notification+0x6e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800374c:	4b9f      	ldr	r3, [pc, #636]	@ (80039cc <SVCCTL_App_Notification+0x2c4>)
 800374e:	2200      	movs	r2, #0
 8003750:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003752:	4b9e      	ldr	r3, [pc, #632]	@ (80039cc <SVCCTL_App_Notification+0x2c4>)
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800375a:	489d      	ldr	r0, [pc, #628]	@ (80039d0 <SVCCTL_App_Notification+0x2c8>)
 800375c:	f00d fe30 	bl	80113c0 <puts>
                    p_disconnection_complete_event->Connection_Handle,
 8003760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003762:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003766:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003768:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376c:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800376e:	461a      	mov	r2, r3
 8003770:	4898      	ldr	r0, [pc, #608]	@ (80039d4 <SVCCTL_App_Notification+0x2cc>)
 8003772:	f00d fdb5 	bl	80112e0 <iprintf>
      bdaddr= BleGetBdAddress();
 8003776:	f000 fd65 	bl	8004244 <BleGetBdAddress>
 800377a:	62b8      	str	r0, [r7, #40]	@ 0x28
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 800377c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800377e:	3305      	adds	r3, #5
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	461d      	mov	r5, r3
 8003784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003786:	3304      	adds	r3, #4
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	461e      	mov	r6, r3
 800378c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378e:	3303      	adds	r3, #3
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003796:	3302      	adds	r3, #2
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	4619      	mov	r1, r3
 800379c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379e:	3301      	adds	r3, #1
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	461c      	mov	r4, r3
 80037a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	f107 000c 	add.w	r0, r7, #12
 80037ac:	9303      	str	r3, [sp, #12]
 80037ae:	9402      	str	r4, [sp, #8]
 80037b0:	9101      	str	r1, [sp, #4]
 80037b2:	9200      	str	r2, [sp, #0]
 80037b4:	4633      	mov	r3, r6
 80037b6:	462a      	mov	r2, r5
 80037b8:	4987      	ldr	r1, [pc, #540]	@ (80039d8 <SVCCTL_App_Notification+0x2d0>)
 80037ba:	f00d fe09 	bl	80113d0 <siprintf>
      BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80037be:	2100      	movs	r1, #0
 80037c0:	2000      	movs	r0, #0
 80037c2:	f002 fe99 	bl	80064f8 <BSP_LCD_Clear>
      BSP_LCD_Refresh(0);
 80037c6:	2000      	movs	r0, #0
 80037c8:	f002 fd6e 	bl	80062a8 <BSP_LCD_Refresh>
      UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 80037cc:	2301      	movs	r3, #1
 80037ce:	4a83      	ldr	r2, [pc, #524]	@ (80039dc <SVCCTL_App_Notification+0x2d4>)
 80037d0:	2100      	movs	r1, #0
 80037d2:	2000      	movs	r0, #0
 80037d4:	f00c fb56 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 80037d8:	f00c faf2 	bl	800fdc0 <UTIL_LCD_GetFont>
 80037dc:	4603      	mov	r3, r0
 80037de:	88db      	ldrh	r3, [r3, #6]
 80037e0:	4619      	mov	r1, r3
 80037e2:	f107 020c 	add.w	r2, r7, #12
 80037e6:	2303      	movs	r3, #3
 80037e8:	2000      	movs	r0, #0
 80037ea:	f00c fb4b 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 80037ee:	f00c fae7 	bl	800fdc0 <UTIL_LCD_GetFont>
 80037f2:	4603      	mov	r3, r0
 80037f4:	88db      	ldrh	r3, [r3, #6]
 80037f6:	461a      	mov	r2, r3
 80037f8:	4613      	mov	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	4619      	mov	r1, r3
 8003800:	2303      	movs	r3, #3
 8003802:	4a77      	ldr	r2, [pc, #476]	@ (80039e0 <SVCCTL_App_Notification+0x2d8>)
 8003804:	2000      	movs	r0, #0
 8003806:	f00c fb3d 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
      BSP_LCD_Refresh(0);
 800380a:	2000      	movs	r0, #0
 800380c:	f002 fd4c 	bl	80062a8 <BSP_LCD_Refresh>
      Adv_Request(APP_BLE_FAST_ADV);
 8003810:	2001      	movs	r0, #1
 8003812:	f000 fc6b 	bl	80040ec <Adv_Request>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003816:	e21b      	b.n	8003c50 <SVCCTL_App_Notification+0x548>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800381a:	3302      	adds	r3, #2
 800381c:	63bb      	str	r3, [r7, #56]	@ 0x38
      switch (p_meta_evt->subevent)
 800381e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b0c      	cmp	r3, #12
 8003824:	d033      	beq.n	800388e <SVCCTL_App_Notification+0x186>
 8003826:	2b0c      	cmp	r3, #12
 8003828:	f300 813d 	bgt.w	8003aa6 <SVCCTL_App_Notification+0x39e>
 800382c:	2b01      	cmp	r3, #1
 800382e:	d072      	beq.n	8003916 <SVCCTL_App_Notification+0x20e>
 8003830:	2b03      	cmp	r3, #3
 8003832:	f040 8138 	bne.w	8003aa6 <SVCCTL_App_Notification+0x39e>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003838:	3301      	adds	r3, #1
 800383a:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800383c:	4869      	ldr	r0, [pc, #420]	@ (80039e4 <SVCCTL_App_Notification+0x2dc>)
 800383e:	f00d fdbf 	bl	80113c0 <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 8003842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003844:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003848:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800384a:	4618      	mov	r0, r3
 800384c:	f7fc fe52 	bl	80004f4 <__aeabi_i2d>
 8003850:	f04f 0200 	mov.w	r2, #0
 8003854:	4b64      	ldr	r3, [pc, #400]	@ (80039e8 <SVCCTL_App_Notification+0x2e0>)
 8003856:	f7fc feb7 	bl	80005c8 <__aeabi_dmul>
 800385a:	4602      	mov	r2, r0
 800385c:	460b      	mov	r3, r1
 800385e:	4610      	mov	r0, r2
 8003860:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 8003862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003864:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003868:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800386a:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 800386c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386e:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8003872:	b29b      	uxth	r3, r3
 8003874:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003876:	4613      	mov	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	9301      	str	r3, [sp, #4]
 8003880:	9400      	str	r4, [sp, #0]
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	4859      	ldr	r0, [pc, #356]	@ (80039ec <SVCCTL_App_Notification+0x2e4>)
 8003888:	f00d fd2a 	bl	80112e0 <iprintf>
          break;
 800388c:	e10c      	b.n	8003aa8 <SVCCTL_App_Notification+0x3a0>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 800388e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003890:	3301      	adds	r3, #1
 8003892:	637b      	str	r3, [r7, #52]	@ 0x34
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8003894:	4856      	ldr	r0, [pc, #344]	@ (80039f0 <SVCCTL_App_Notification+0x2e8>)
 8003896:	f00d fd23 	bl	80112e0 <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 800389a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d103      	bne.n	80038aa <SVCCTL_App_Notification+0x1a2>
            APP_DBG_MSG("status ok \n");
 80038a2:	4854      	ldr	r0, [pc, #336]	@ (80039f4 <SVCCTL_App_Notification+0x2ec>)
 80038a4:	f00d fd8c 	bl	80113c0 <puts>
 80038a8:	e002      	b.n	80038b0 <SVCCTL_App_Notification+0x1a8>
            APP_DBG_MSG("status nok \n");
 80038aa:	4853      	ldr	r0, [pc, #332]	@ (80039f8 <SVCCTL_App_Notification+0x2f0>)
 80038ac:	f00d fd88 	bl	80113c0 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 80038b0:	4b46      	ldr	r3, [pc, #280]	@ (80039cc <SVCCTL_App_Notification+0x2c4>)
 80038b2:	899b      	ldrh	r3, [r3, #12]
 80038b4:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 80038b8:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 80038bc:	4618      	mov	r0, r3
 80038be:	f00a f91d 	bl	800dafc <hci_le_read_phy>
 80038c2:	4603      	mov	r3, r0
 80038c4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 80038c8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d003      	beq.n	80038d8 <SVCCTL_App_Notification+0x1d0>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 80038d0:	484a      	ldr	r0, [pc, #296]	@ (80039fc <SVCCTL_App_Notification+0x2f4>)
 80038d2:	f00d fd05 	bl	80112e0 <iprintf>
          break;
 80038d6:	e0e7      	b.n	8003aa8 <SVCCTL_App_Notification+0x3a0>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 80038d8:	4849      	ldr	r0, [pc, #292]	@ (8003a00 <SVCCTL_App_Notification+0x2f8>)
 80038da:	f00d fd71 	bl	80113c0 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 80038de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d10d      	bne.n	8003902 <SVCCTL_App_Notification+0x1fa>
 80038e6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d109      	bne.n	8003902 <SVCCTL_App_Notification+0x1fa>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 80038ee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80038f2:	4619      	mov	r1, r3
 80038f4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80038f8:	461a      	mov	r2, r3
 80038fa:	4842      	ldr	r0, [pc, #264]	@ (8003a04 <SVCCTL_App_Notification+0x2fc>)
 80038fc:	f00d fcf0 	bl	80112e0 <iprintf>
          break;
 8003900:	e0d2      	b.n	8003aa8 <SVCCTL_App_Notification+0x3a0>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003902:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003906:	4619      	mov	r1, r3
 8003908:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800390c:	461a      	mov	r2, r3
 800390e:	483d      	ldr	r0, [pc, #244]	@ (8003a04 <SVCCTL_App_Notification+0x2fc>)
 8003910:	f00d fce6 	bl	80112e0 <iprintf>
          break;
 8003914:	e0c8      	b.n	8003aa8 <SVCCTL_App_Notification+0x3a0>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003918:	3301      	adds	r3, #1
 800391a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800391c:	4b2b      	ldr	r3, [pc, #172]	@ (80039cc <SVCCTL_App_Notification+0x2c4>)
 800391e:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8003922:	4618      	mov	r0, r3
 8003924:	f7fe fd4c 	bl	80023c0 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800392a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800392e:	b29b      	uxth	r3, r3
 8003930:	4619      	mov	r1, r3
 8003932:	4835      	ldr	r0, [pc, #212]	@ (8003a08 <SVCCTL_App_Notification+0x300>)
 8003934:	f00d fcd4 	bl	80112e0 <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 8003938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800393a:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800393c:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 800393e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003940:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003942:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 8003944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003946:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003948:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 800394a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800394c:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800394e:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 8003950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003952:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003954:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 8003956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003958:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800395a:	9302      	str	r3, [sp, #8]
 800395c:	9101      	str	r1, [sp, #4]
 800395e:	9200      	str	r2, [sp, #0]
 8003960:	462b      	mov	r3, r5
 8003962:	4622      	mov	r2, r4
 8003964:	4601      	mov	r1, r0
 8003966:	4829      	ldr	r0, [pc, #164]	@ (8003a0c <SVCCTL_App_Notification+0x304>)
 8003968:	f00d fcba 	bl	80112e0 <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 800396c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396e:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003972:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003974:	4618      	mov	r0, r3
 8003976:	f7fc fdbd 	bl	80004f4 <__aeabi_i2d>
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	4b1a      	ldr	r3, [pc, #104]	@ (80039e8 <SVCCTL_App_Notification+0x2e0>)
 8003980:	f7fc fe22 	bl	80005c8 <__aeabi_dmul>
 8003984:	4602      	mov	r2, r0
 8003986:	460b      	mov	r3, r1
 8003988:	4610      	mov	r0, r2
 800398a:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 800398c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800398e:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8003992:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003994:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 8003996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003998:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800399c:	b29b      	uxth	r3, r3
 800399e:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	9301      	str	r3, [sp, #4]
 80039aa:	9400      	str	r4, [sp, #0]
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	480e      	ldr	r0, [pc, #56]	@ (80039ec <SVCCTL_App_Notification+0x2e4>)
 80039b2:	f00d fc95 	bl	80112e0 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80039b6:	4b05      	ldr	r3, [pc, #20]	@ (80039cc <SVCCTL_App_Notification+0x2c4>)
 80039b8:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80039bc:	2b04      	cmp	r3, #4
 80039be:	d127      	bne.n	8003a10 <SVCCTL_App_Notification+0x308>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80039c0:	4b02      	ldr	r3, [pc, #8]	@ (80039cc <SVCCTL_App_Notification+0x2c4>)
 80039c2:	2206      	movs	r2, #6
 80039c4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 80039c8:	e026      	b.n	8003a18 <SVCCTL_App_Notification+0x310>
 80039ca:	bf00      	nop
 80039cc:	20000618 	.word	0x20000618
 80039d0:	08013b48 	.word	0x08013b48
 80039d4:	08013b74 	.word	0x08013b74
 80039d8:	08013ad0 	.word	0x08013ad0
 80039dc:	08013b28 	.word	0x08013b28
 80039e0:	08013b3c 	.word	0x08013b3c
 80039e4:	08013bb0 	.word	0x08013bb0
 80039e8:	3ff40000 	.word	0x3ff40000
 80039ec:	08013be4 	.word	0x08013be4
 80039f0:	08013c50 	.word	0x08013c50
 80039f4:	08013c80 	.word	0x08013c80
 80039f8:	08013c8c 	.word	0x08013c8c
 80039fc:	08013c98 	.word	0x08013c98
 8003a00:	08013cb8 	.word	0x08013cb8
 8003a04:	08013cd8 	.word	0x08013cd8
 8003a08:	08013cfc 	.word	0x08013cfc
 8003a0c:	08013d44 	.word	0x08013d44
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8003a10:	4b92      	ldr	r3, [pc, #584]	@ (8003c5c <SVCCTL_App_Notification+0x554>)
 8003a12:	2205      	movs	r2, #5
 8003a14:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8003a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a1a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	4b8e      	ldr	r3, [pc, #568]	@ (8003c5c <SVCCTL_App_Notification+0x554>)
 8003a22:	819a      	strh	r2, [r3, #12]
          bdaddr= BleGetBdAddress();
 8003a24:	f000 fc0e 	bl	8004244 <BleGetBdAddress>
 8003a28:	62b8      	str	r0, [r7, #40]	@ 0x28
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a2c:	3305      	adds	r3, #5
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	461d      	mov	r5, r3
 8003a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a34:	3304      	adds	r3, #4
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	461e      	mov	r6, r3
 8003a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a3c:	3303      	adds	r3, #3
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	461a      	mov	r2, r3
 8003a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a44:	3302      	adds	r3, #2
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	4619      	mov	r1, r3
 8003a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	461c      	mov	r4, r3
 8003a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	f107 000c 	add.w	r0, r7, #12
 8003a5a:	9303      	str	r3, [sp, #12]
 8003a5c:	9402      	str	r4, [sp, #8]
 8003a5e:	9101      	str	r1, [sp, #4]
 8003a60:	9200      	str	r2, [sp, #0]
 8003a62:	4633      	mov	r3, r6
 8003a64:	462a      	mov	r2, r5
 8003a66:	497e      	ldr	r1, [pc, #504]	@ (8003c60 <SVCCTL_App_Notification+0x558>)
 8003a68:	f00d fcb2 	bl	80113d0 <siprintf>
          UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003a6c:	f00c f9a8 	bl	800fdc0 <UTIL_LCD_GetFont>
 8003a70:	4603      	mov	r3, r0
 8003a72:	88db      	ldrh	r3, [r3, #6]
 8003a74:	4619      	mov	r1, r3
 8003a76:	f107 020c 	add.w	r2, r7, #12
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	f00c fa01 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
          UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"CONNECTED  ", LEFT_MODE);
 8003a82:	f00c f99d 	bl	800fdc0 <UTIL_LCD_GetFont>
 8003a86:	4603      	mov	r3, r0
 8003a88:	88db      	ldrh	r3, [r3, #6]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	4413      	add	r3, r2
 8003a92:	4619      	mov	r1, r3
 8003a94:	2303      	movs	r3, #3
 8003a96:	4a73      	ldr	r2, [pc, #460]	@ (8003c64 <SVCCTL_App_Notification+0x55c>)
 8003a98:	2000      	movs	r0, #0
 8003a9a:	f00c f9f3 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
          BSP_LCD_Refresh(0);
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	f002 fc02 	bl	80062a8 <BSP_LCD_Refresh>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8003aa4:	e000      	b.n	8003aa8 <SVCCTL_App_Notification+0x3a0>
          break;
 8003aa6:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8003aa8:	e0d2      	b.n	8003c50 <SVCCTL_App_Notification+0x548>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8003aaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aac:	3302      	adds	r3, #2
 8003aae:	647b      	str	r3, [r7, #68]	@ 0x44
      switch (p_blecore_evt->ecode)
 8003ab0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ab2:	881b      	ldrh	r3, [r3, #0]
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	f240 420a 	movw	r2, #1034	@ 0x40a
 8003aba:	4293      	cmp	r3, r2
 8003abc:	dc22      	bgt.n	8003b04 <SVCCTL_App_Notification+0x3fc>
 8003abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac2:	f2c0 80c4 	blt.w	8003c4e <SVCCTL_App_Notification+0x546>
 8003ac6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003aca:	2b0a      	cmp	r3, #10
 8003acc:	f200 80bf 	bhi.w	8003c4e <SVCCTL_App_Notification+0x546>
 8003ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ad8 <SVCCTL_App_Notification+0x3d0>)
 8003ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad6:	bf00      	nop
 8003ad8:	08003b11 	.word	0x08003b11
 8003adc:	08003bf9 	.word	0x08003bf9
 8003ae0:	08003b19 	.word	0x08003b19
 8003ae4:	08003b57 	.word	0x08003b57
 8003ae8:	08003c4f 	.word	0x08003c4f
 8003aec:	08003b5f 	.word	0x08003b5f
 8003af0:	08003c4f 	.word	0x08003c4f
 8003af4:	08003c2f 	.word	0x08003c2f
 8003af8:	08003b93 	.word	0x08003b93
 8003afc:	08003ba3 	.word	0x08003ba3
 8003b00:	08003b9b 	.word	0x08003b9b
 8003b04:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	f000 8094 	beq.w	8003c36 <SVCCTL_App_Notification+0x52e>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003b0e:	e09e      	b.n	8003c4e <SVCCTL_App_Notification+0x546>
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 8003b10:	4855      	ldr	r0, [pc, #340]	@ (8003c68 <SVCCTL_App_Notification+0x560>)
 8003b12:	f00d fc55 	bl	80113c0 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8003b16:	e097      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 8003b18:	4854      	ldr	r0, [pc, #336]	@ (8003c6c <SVCCTL_App_Notification+0x564>)
 8003b1a:	f00d fc51 	bl	80113c0 <puts>
          pin = BLE_DEFAULT_PIN;
 8003b1e:	4b54      	ldr	r3, [pc, #336]	@ (8003c70 <SVCCTL_App_Notification+0x568>)
 8003b20:	643b      	str	r3, [r7, #64]	@ 0x40
          pin = 123456;
 8003b22:	4b54      	ldr	r3, [pc, #336]	@ (8003c74 <SVCCTL_App_Notification+0x56c>)
 8003b24:	643b      	str	r3, [r7, #64]	@ 0x40
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 8003b26:	4b4d      	ldr	r3, [pc, #308]	@ (8003c5c <SVCCTL_App_Notification+0x554>)
 8003b28:	899b      	ldrh	r3, [r3, #12]
 8003b2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f009 f847 	bl	800cbc0 <aci_gap_pass_key_resp>
 8003b32:	4603      	mov	r3, r0
 8003b34:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 8003b38:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d006      	beq.n	8003b4e <SVCCTL_App_Notification+0x446>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 8003b40:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003b44:	4619      	mov	r1, r3
 8003b46:	484c      	ldr	r0, [pc, #304]	@ (8003c78 <SVCCTL_App_Notification+0x570>)
 8003b48:	f00d fbca 	bl	80112e0 <iprintf>
          break;
 8003b4c:	e07c      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 8003b4e:	484b      	ldr	r0, [pc, #300]	@ (8003c7c <SVCCTL_App_Notification+0x574>)
 8003b50:	f00d fc36 	bl	80113c0 <puts>
          break;
 8003b54:	e078      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 8003b56:	484a      	ldr	r0, [pc, #296]	@ (8003c80 <SVCCTL_App_Notification+0x578>)
 8003b58:	f00d fc32 	bl	80113c0 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 8003b5c:	e074      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 8003b5e:	4849      	ldr	r0, [pc, #292]	@ (8003c84 <SVCCTL_App_Notification+0x57c>)
 8003b60:	f00d fc2e 	bl	80113c0 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8003b64:	4b3d      	ldr	r3, [pc, #244]	@ (8003c5c <SVCCTL_App_Notification+0x554>)
 8003b66:	899b      	ldrh	r3, [r3, #12]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f009 fa4e 	bl	800d00a <aci_gap_allow_rebond>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 8003b74:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d006      	beq.n	8003b8a <SVCCTL_App_Notification+0x482>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 8003b7c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003b80:	4619      	mov	r1, r3
 8003b82:	4841      	ldr	r0, [pc, #260]	@ (8003c88 <SVCCTL_App_Notification+0x580>)
 8003b84:	f00d fbac 	bl	80112e0 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8003b88:	e05e      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 8003b8a:	4840      	ldr	r0, [pc, #256]	@ (8003c8c <SVCCTL_App_Notification+0x584>)
 8003b8c:	f00d fc18 	bl	80113c0 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8003b90:	e05a      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 8003b92:	483f      	ldr	r0, [pc, #252]	@ (8003c90 <SVCCTL_App_Notification+0x588>)
 8003b94:	f00d fc14 	bl	80113c0 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 8003b98:	e056      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 8003b9a:	483e      	ldr	r0, [pc, #248]	@ (8003c94 <SVCCTL_App_Notification+0x58c>)
 8003b9c:	f00d fc10 	bl	80113c0 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 8003ba0:	e052      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 8003ba2:	483d      	ldr	r0, [pc, #244]	@ (8003c98 <SVCCTL_App_Notification+0x590>)
 8003ba4:	f00d fc0c 	bl	80113c0 <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003ba8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003baa:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 8003bac:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	483a      	ldr	r0, [pc, #232]	@ (8003c9c <SVCCTL_App_Notification+0x594>)
 8003bb4:	f00d fb94 	bl	80112e0 <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bba:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 8003bbc:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4837      	ldr	r0, [pc, #220]	@ (8003ca0 <SVCCTL_App_Notification+0x598>)
 8003bc4:	f00d fb8c 	bl	80112e0 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 8003bc8:	4b24      	ldr	r3, [pc, #144]	@ (8003c5c <SVCCTL_App_Notification+0x554>)
 8003bca:	899b      	ldrh	r3, [r3, #12]
 8003bcc:	2101      	movs	r1, #1
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f009 fa6f 	bl	800d0b2 <aci_gap_numeric_comparison_value_confirm_yesno>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 8003bda:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d006      	beq.n	8003bf0 <SVCCTL_App_Notification+0x4e8>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 8003be2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003be6:	4619      	mov	r1, r3
 8003be8:	482e      	ldr	r0, [pc, #184]	@ (8003ca4 <SVCCTL_App_Notification+0x59c>)
 8003bea:	f00d fb79 	bl	80112e0 <iprintf>
          break;
 8003bee:	e02b      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 8003bf0:	482d      	ldr	r0, [pc, #180]	@ (8003ca8 <SVCCTL_App_Notification+0x5a0>)
 8003bf2:	f00d fbe5 	bl	80113c0 <puts>
          break;
 8003bf6:	e027      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8003bf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bfa:	3302      	adds	r3, #2
 8003bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 8003bfe:	482b      	ldr	r0, [pc, #172]	@ (8003cac <SVCCTL_App_Notification+0x5a4>)
 8003c00:	f00d fbde 	bl	80113c0 <puts>
          if (pairing_complete->Status == 0)
 8003c04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c06:	789b      	ldrb	r3, [r3, #2]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d103      	bne.n	8003c14 <SVCCTL_App_Notification+0x50c>
            APP_DBG_MSG("     - Pairing Success\n");
 8003c0c:	4828      	ldr	r0, [pc, #160]	@ (8003cb0 <SVCCTL_App_Notification+0x5a8>)
 8003c0e:	f00d fbd7 	bl	80113c0 <puts>
 8003c12:	e008      	b.n	8003c26 <SVCCTL_App_Notification+0x51e>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 8003c14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c16:	789b      	ldrb	r3, [r3, #2]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1c:	78db      	ldrb	r3, [r3, #3]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	4824      	ldr	r0, [pc, #144]	@ (8003cb4 <SVCCTL_App_Notification+0x5ac>)
 8003c22:	f00d fb5d 	bl	80112e0 <iprintf>
          APP_DBG_MSG("\n");
 8003c26:	200a      	movs	r0, #10
 8003c28:	f00d fb6c 	bl	8011304 <putchar>
          break;    
 8003c2c:	e00c      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 8003c2e:	4822      	ldr	r0, [pc, #136]	@ (8003cb8 <SVCCTL_App_Notification+0x5b0>)
 8003c30:	f00d fb56 	bl	80112e0 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8003c34:	e008      	b.n	8003c48 <SVCCTL_App_Notification+0x540>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 8003c36:	4821      	ldr	r0, [pc, #132]	@ (8003cbc <SVCCTL_App_Notification+0x5b4>)
 8003c38:	f00d fb52 	bl	80112e0 <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8003c3c:	4b07      	ldr	r3, [pc, #28]	@ (8003c5c <SVCCTL_App_Notification+0x554>)
 8003c3e:	899b      	ldrh	r3, [r3, #12]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f009 fd49 	bl	800d6d8 <aci_gatt_confirm_indication>
        break;
 8003c46:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003c48:	e001      	b.n	8003c4e <SVCCTL_App_Notification+0x546>
      break;
 8003c4a:	bf00      	nop
 8003c4c:	e000      	b.n	8003c50 <SVCCTL_App_Notification+0x548>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003c4e:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8003c50:	2301      	movs	r3, #1
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3754      	adds	r7, #84	@ 0x54
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	20000618 	.word	0x20000618
 8003c60:	08013ad0 	.word	0x08013ad0
 8003c64:	08013d94 	.word	0x08013d94
 8003c68:	08013da0 	.word	0x08013da0
 8003c6c:	08013dd0 	.word	0x08013dd0
 8003c70:	0001b207 	.word	0x0001b207
 8003c74:	0001e240 	.word	0x0001e240
 8003c78:	08013df8 	.word	0x08013df8
 8003c7c:	08013e2c 	.word	0x08013e2c
 8003c80:	08013e54 	.word	0x08013e54
 8003c84:	08013e80 	.word	0x08013e80
 8003c88:	08013ea4 	.word	0x08013ea4
 8003c8c:	08013ed4 	.word	0x08013ed4
 8003c90:	08013efc 	.word	0x08013efc
 8003c94:	08013f28 	.word	0x08013f28
 8003c98:	08013f58 	.word	0x08013f58
 8003c9c:	08013f8c 	.word	0x08013f8c
 8003ca0:	08013fa8 	.word	0x08013fa8
 8003ca4:	08013fc0 	.word	0x08013fc0
 8003ca8:	08014010 	.word	0x08014010
 8003cac:	08014058 	.word	0x08014058
 8003cb0:	08014084 	.word	0x08014084
 8003cb4:	0801409c 	.word	0x0801409c
 8003cb8:	080140d8 	.word	0x080140d8
 8003cbc:	08014100 	.word	0x08014100

08003cc0 <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003cc6:	2392      	movs	r3, #146	@ 0x92
 8003cc8:	71fb      	strb	r3, [r7, #7]

  ret = aci_gap_clear_security_db();
 8003cca:	f009 f97a 	bl	800cfc2 <aci_gap_clear_security_db>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d005      	beq.n	8003ce4 <APP_BLE_Key_Button1_Action+0x24>
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Fail, result: %d \n", ret);
 8003cd8:	79fb      	ldrb	r3, [r7, #7]
 8003cda:	4619      	mov	r1, r3
 8003cdc:	4805      	ldr	r0, [pc, #20]	@ (8003cf4 <APP_BLE_Key_Button1_Action+0x34>)
 8003cde:	f00d faff 	bl	80112e0 <iprintf>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
  }
}
 8003ce2:	e002      	b.n	8003cea <APP_BLE_Key_Button1_Action+0x2a>
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
 8003ce4:	4804      	ldr	r0, [pc, #16]	@ (8003cf8 <APP_BLE_Key_Button1_Action+0x38>)
 8003ce6:	f00d fb6b 	bl	80113c0 <puts>
}
 8003cea:	bf00      	nop
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	08014128 	.word	0x08014128
 8003cf8:	0801415c 	.word	0x0801415c

08003cfc <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003d02:	2392      	movs	r3, #146	@ 0x92
 8003d04:	71fb      	strb	r3, [r7, #7]
  
  ret = aci_gap_slave_security_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle); 
 8003d06:	4b0b      	ldr	r3, [pc, #44]	@ (8003d34 <APP_BLE_Key_Button2_Action+0x38>)
 8003d08:	899b      	ldrh	r3, [r3, #12]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f009 f86c 	bl	800cde8 <aci_gap_peripheral_security_req>
 8003d10:	4603      	mov	r3, r0
 8003d12:	71fb      	strb	r3, [r7, #7]

  if (ret != BLE_STATUS_SUCCESS)
 8003d14:	79fb      	ldrb	r3, [r7, #7]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d005      	beq.n	8003d26 <APP_BLE_Key_Button2_Action+0x2a>
  {
    APP_DBG_MSG("==>> aci_gap_slave_security_req() Fail , result: %d \n", ret);
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4806      	ldr	r0, [pc, #24]	@ (8003d38 <APP_BLE_Key_Button2_Action+0x3c>)
 8003d20:	f00d fade 	bl	80112e0 <iprintf>
  }
  else
  {
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
  }
}
 8003d24:	e002      	b.n	8003d2c <APP_BLE_Key_Button2_Action+0x30>
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
 8003d26:	4805      	ldr	r0, [pc, #20]	@ (8003d3c <APP_BLE_Key_Button2_Action+0x40>)
 8003d28:	f00d fb4a 	bl	80113c0 <puts>
}
 8003d2c:	bf00      	nop
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	20000618 	.word	0x20000618
 8003d38:	08014188 	.word	0x08014188
 8003d3c:	080141c0 	.word	0x080141c0

08003d40 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8003d46:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <Ble_Tl_Init+0x20>)
 8003d48:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8003d4a:	4b06      	ldr	r3, [pc, #24]	@ (8003d64 <Ble_Tl_Init+0x24>)
 8003d4c:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8003d4e:	463b      	mov	r3, r7
 8003d50:	4619      	mov	r1, r3
 8003d52:	4805      	ldr	r0, [pc, #20]	@ (8003d68 <Ble_Tl_Init+0x28>)
 8003d54:	f00a f906 	bl	800df64 <hci_init>

  return;
 8003d58:	bf00      	nop
}
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	20030028 	.word	0x20030028
 8003d64:	080043bf 	.word	0x080043bf
 8003d68:	08004387 	.word	0x08004387

08003d6c <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8003d6c:	b5b0      	push	{r4, r5, r7, lr}
 8003d6e:	b08c      	sub	sp, #48	@ 0x30
 8003d70:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8003d72:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8003d76:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003d78:	2392      	movs	r3, #146	@ 0x92
 8003d7a:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8003d7c:	48a9      	ldr	r0, [pc, #676]	@ (8004024 <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 8003d7e:	f00d fb1f 	bl	80113c0 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8003d82:	f009 fe97 	bl	800dab4 <hci_reset>
 8003d86:	4603      	mov	r3, r0
 8003d88:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003d8a:	7dfb      	ldrb	r3, [r7, #23]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d005      	beq.n	8003d9c <Ble_Hci_Gap_Gatt_Init+0x30>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8003d90:	7dfb      	ldrb	r3, [r7, #23]
 8003d92:	4619      	mov	r1, r3
 8003d94:	48a4      	ldr	r0, [pc, #656]	@ (8004028 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8003d96:	f00d faa3 	bl	80112e0 <iprintf>
 8003d9a:	e002      	b.n	8003da2 <Ble_Hci_Gap_Gatt_Init+0x36>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8003d9c:	48a3      	ldr	r0, [pc, #652]	@ (800402c <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 8003d9e:	f00d fb0f 	bl	80113c0 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8003da2:	f000 fa4f 	bl	8004244 <BleGetBdAddress>
 8003da6:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	2106      	movs	r1, #6
 8003dac:	2000      	movs	r0, #0
 8003dae:	f009 fd95 	bl	800d8dc <aci_hal_write_config_data>
 8003db2:	4603      	mov	r3, r0
 8003db4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003db6:	7dfb      	ldrb	r3, [r7, #23]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d005      	beq.n	8003dc8 <Ble_Hci_Gap_Gatt_Init+0x5c>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, result: 0x%x \n", ret);
 8003dbc:	7dfb      	ldrb	r3, [r7, #23]
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	489b      	ldr	r0, [pc, #620]	@ (8004030 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 8003dc2:	f00d fa8d 	bl	80112e0 <iprintf>
 8003dc6:	e021      	b.n	8003e0c <Ble_Hci_Gap_Gatt_Init+0xa0>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n");
 8003dc8:	489a      	ldr	r0, [pc, #616]	@ (8004034 <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 8003dca:	f00d faf9 	bl	80113c0 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	3305      	adds	r3, #5
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	3304      	adds	r3, #4
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	461c      	mov	r4, r3
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	3303      	adds	r3, #3
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	461d      	mov	r5, r3
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	3302      	adds	r3, #2
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	461a      	mov	r2, r3
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	3301      	adds	r3, #1
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	4619      	mov	r1, r3
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	9302      	str	r3, [sp, #8]
 8003dfc:	9101      	str	r1, [sp, #4]
 8003dfe:	9200      	str	r2, [sp, #0]
 8003e00:	462b      	mov	r3, r5
 8003e02:	4622      	mov	r2, r4
 8003e04:	4601      	mov	r1, r0
 8003e06:	488c      	ldr	r0, [pc, #560]	@ (8004038 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 8003e08:	f00d fa6a 	bl	80112e0 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	3305      	adds	r3, #5
 8003e10:	781a      	ldrb	r2, [r3, #0]
 8003e12:	4b8a      	ldr	r3, [pc, #552]	@ (800403c <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003e14:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	3304      	adds	r3, #4
 8003e1a:	781a      	ldrb	r2, [r3, #0]
 8003e1c:	4b87      	ldr	r3, [pc, #540]	@ (800403c <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003e1e:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	3303      	adds	r3, #3
 8003e24:	781a      	ldrb	r2, [r3, #0]
 8003e26:	4b85      	ldr	r3, [pc, #532]	@ (800403c <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003e28:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	3302      	adds	r3, #2
 8003e2e:	781a      	ldrb	r2, [r3, #0]
 8003e30:	4b82      	ldr	r3, [pc, #520]	@ (800403c <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003e32:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	3301      	adds	r3, #1
 8003e38:	781a      	ldrb	r2, [r3, #0]
 8003e3a:	4b80      	ldr	r3, [pc, #512]	@ (800403c <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003e3c:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	781a      	ldrb	r2, [r3, #0]
 8003e42:	4b7e      	ldr	r3, [pc, #504]	@ (800403c <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003e44:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8003e46:	4a7e      	ldr	r2, [pc, #504]	@ (8004040 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 8003e48:	2110      	movs	r1, #16
 8003e4a:	2018      	movs	r0, #24
 8003e4c:	f009 fd46 	bl	800d8dc <aci_hal_write_config_data>
 8003e50:	4603      	mov	r3, r0
 8003e52:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003e54:	7dfb      	ldrb	r3, [r7, #23]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d005      	beq.n	8003e66 <Ble_Hci_Gap_Gatt_Init+0xfa>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 8003e5a:	7dfb      	ldrb	r3, [r7, #23]
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4879      	ldr	r0, [pc, #484]	@ (8004044 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8003e60:	f00d fa3e 	bl	80112e0 <iprintf>
 8003e64:	e002      	b.n	8003e6c <Ble_Hci_Gap_Gatt_Init+0x100>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 8003e66:	4878      	ldr	r0, [pc, #480]	@ (8004048 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8003e68:	f00d faaa 	bl	80113c0 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8003e6c:	4a77      	ldr	r2, [pc, #476]	@ (800404c <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8003e6e:	2110      	movs	r1, #16
 8003e70:	2008      	movs	r0, #8
 8003e72:	f009 fd33 	bl	800d8dc <aci_hal_write_config_data>
 8003e76:	4603      	mov	r3, r0
 8003e78:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003e7a:	7dfb      	ldrb	r3, [r7, #23]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d005      	beq.n	8003e8c <Ble_Hci_Gap_Gatt_Init+0x120>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 8003e80:	7dfb      	ldrb	r3, [r7, #23]
 8003e82:	4619      	mov	r1, r3
 8003e84:	4872      	ldr	r0, [pc, #456]	@ (8004050 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003e86:	f00d fa2b 	bl	80112e0 <iprintf>
 8003e8a:	e002      	b.n	8003e92 <Ble_Hci_Gap_Gatt_Init+0x126>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 8003e8c:	4871      	ldr	r0, [pc, #452]	@ (8004054 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 8003e8e:	f00d fa97 	bl	80113c0 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8003e92:	2118      	movs	r1, #24
 8003e94:	2001      	movs	r0, #1
 8003e96:	f009 fda6 	bl	800d9e6 <aci_hal_set_tx_power_level>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003e9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d005      	beq.n	8003eb0 <Ble_Hci_Gap_Gatt_Init+0x144>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 8003ea4:	7dfb      	ldrb	r3, [r7, #23]
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	486b      	ldr	r0, [pc, #428]	@ (8004058 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8003eaa:	f00d fa19 	bl	80112e0 <iprintf>
 8003eae:	e002      	b.n	8003eb6 <Ble_Hci_Gap_Gatt_Init+0x14a>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8003eb0:	486a      	ldr	r0, [pc, #424]	@ (800405c <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 8003eb2:	f00d fa85 	bl	80113c0 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8003eb6:	f009 f963 	bl	800d180 <aci_gatt_init>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003ebe:	7dfb      	ldrb	r3, [r7, #23]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d005      	beq.n	8003ed0 <Ble_Hci_Gap_Gatt_Init+0x164>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 8003ec4:	7dfb      	ldrb	r3, [r7, #23]
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4865      	ldr	r0, [pc, #404]	@ (8004060 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 8003eca:	f00d fa09 	bl	80112e0 <iprintf>
 8003ece:	e002      	b.n	8003ed6 <Ble_Hci_Gap_Gatt_Init+0x16a>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8003ed0:	4864      	ldr	r0, [pc, #400]	@ (8004064 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 8003ed2:	f00d fa75 	bl	80113c0 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8003eda:	7bfb      	ldrb	r3, [r7, #15]
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d035      	beq.n	8003f54 <Ble_Hci_Gap_Gatt_Init+0x1e8>
  {
    const char *name = "HRSTM";
 8003ee8:	4b5f      	ldr	r3, [pc, #380]	@ (8004068 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003eea:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8003eec:	1dba      	adds	r2, r7, #6
 8003eee:	7bf8      	ldrb	r0, [r7, #15]
 8003ef0:	1cbb      	adds	r3, r7, #2
 8003ef2:	9301      	str	r3, [sp, #4]
 8003ef4:	1d3b      	adds	r3, r7, #4
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	2207      	movs	r2, #7
 8003efc:	2100      	movs	r1, #0
 8003efe:	f008 fec6 	bl	800cc8e <aci_gap_init>
 8003f02:	4603      	mov	r3, r0
 8003f04:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 8003f06:	7dfb      	ldrb	r3, [r7, #23]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <Ble_Hci_Gap_Gatt_Init+0x1ac>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 8003f0c:	7dfb      	ldrb	r3, [r7, #23]
 8003f0e:	4619      	mov	r1, r3
 8003f10:	4856      	ldr	r0, [pc, #344]	@ (800406c <Ble_Hci_Gap_Gatt_Init+0x300>)
 8003f12:	f00d f9e5 	bl	80112e0 <iprintf>
 8003f16:	e002      	b.n	8003f1e <Ble_Hci_Gap_Gatt_Init+0x1b2>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 8003f18:	4855      	ldr	r0, [pc, #340]	@ (8004070 <Ble_Hci_Gap_Gatt_Init+0x304>)
 8003f1a:	f00d fa51 	bl	80113c0 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8003f1e:	88fc      	ldrh	r4, [r7, #6]
 8003f20:	88bd      	ldrh	r5, [r7, #4]
 8003f22:	68b8      	ldr	r0, [r7, #8]
 8003f24:	f7fc f98c 	bl	8000240 <strlen>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	9300      	str	r3, [sp, #0]
 8003f30:	4613      	mov	r3, r2
 8003f32:	2200      	movs	r2, #0
 8003f34:	4629      	mov	r1, r5
 8003f36:	4620      	mov	r0, r4
 8003f38:	f009 fb25 	bl	800d586 <aci_gatt_update_char_value>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 8003f40:	7dfb      	ldrb	r3, [r7, #23]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <Ble_Hci_Gap_Gatt_Init+0x1e2>
    {
      BLE_DBG_SVCCTL_MSG("  Fail   : aci_gatt_update_char_value - Device Name\n");
 8003f46:	484b      	ldr	r0, [pc, #300]	@ (8004074 <Ble_Hci_Gap_Gatt_Init+0x308>)
 8003f48:	f00d fa3a 	bl	80113c0 <puts>
 8003f4c:	e002      	b.n	8003f54 <Ble_Hci_Gap_Gatt_Init+0x1e8>
    }
    else
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
 8003f4e:	484a      	ldr	r0, [pc, #296]	@ (8004078 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 8003f50:	f00d fa36 	bl	80113c0 <puts>
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8003f54:	88f8      	ldrh	r0, [r7, #6]
 8003f56:	8879      	ldrh	r1, [r7, #2]
 8003f58:	463b      	mov	r3, r7
 8003f5a:	9300      	str	r3, [sp, #0]
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f009 fb11 	bl	800d586 <aci_gatt_update_char_value>
 8003f64:	4603      	mov	r3, r0
 8003f66:	75fb      	strb	r3, [r7, #23]
                                   gap_appearance_char_handle,
                                   0,
                                   2,
                                   (uint8_t *)&a_appearance);
  if (ret != BLE_STATUS_SUCCESS)
 8003f68:	7dfb      	ldrb	r3, [r7, #23]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <Ble_Hci_Gap_Gatt_Init+0x20a>
  {
    BLE_DBG_SVCCTL_MSG("  Fail   : aci_gatt_update_char_value - Appearance\n");
 8003f6e:	4843      	ldr	r0, [pc, #268]	@ (800407c <Ble_Hci_Gap_Gatt_Init+0x310>)
 8003f70:	f00d fa26 	bl	80113c0 <puts>
 8003f74:	e002      	b.n	8003f7c <Ble_Hci_Gap_Gatt_Init+0x210>
  }
  else
  {
    BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Appearance\n");
 8003f76:	4842      	ldr	r0, [pc, #264]	@ (8004080 <Ble_Hci_Gap_Gatt_Init+0x314>)
 8003f78:	f00d fa22 	bl	80113c0 <puts>
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	2102      	movs	r1, #2
 8003f80:	2000      	movs	r0, #0
 8003f82:	f009 fe39 	bl	800dbf8 <hci_le_set_default_phy>
 8003f86:	4603      	mov	r3, r0
 8003f88:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003f8a:	7dfb      	ldrb	r3, [r7, #23]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d005      	beq.n	8003f9c <Ble_Hci_Gap_Gatt_Init+0x230>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 8003f90:	7dfb      	ldrb	r3, [r7, #23]
 8003f92:	4619      	mov	r1, r3
 8003f94:	483b      	ldr	r0, [pc, #236]	@ (8004084 <Ble_Hci_Gap_Gatt_Init+0x318>)
 8003f96:	f00d f9a3 	bl	80112e0 <iprintf>
 8003f9a:	e002      	b.n	8003fa2 <Ble_Hci_Gap_Gatt_Init+0x236>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 8003f9c:	483a      	ldr	r0, [pc, #232]	@ (8004088 <Ble_Hci_Gap_Gatt_Init+0x31c>)
 8003f9e:	f00d fa0f 	bl	80113c0 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8003fa2:	4b3a      	ldr	r3, [pc, #232]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8003fa8:	4b38      	ldr	r3, [pc, #224]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f008 fcef 	bl	800c990 <aci_gap_set_io_capability>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003fb6:	7dfb      	ldrb	r3, [r7, #23]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <Ble_Hci_Gap_Gatt_Init+0x25c>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 8003fbc:	7dfb      	ldrb	r3, [r7, #23]
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4833      	ldr	r0, [pc, #204]	@ (8004090 <Ble_Hci_Gap_Gatt_Init+0x324>)
 8003fc2:	f00d f98d 	bl	80112e0 <iprintf>
 8003fc6:	e002      	b.n	8003fce <Ble_Hci_Gap_Gatt_Init+0x262>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 8003fc8:	4832      	ldr	r0, [pc, #200]	@ (8004094 <Ble_Hci_Gap_Gatt_Init+0x328>)
 8003fca:	f00d f9f9 	bl	80113c0 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8003fce:	4b2f      	ldr	r3, [pc, #188]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8003fd4:	4b2d      	ldr	r3, [pc, #180]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003fd6:	2208      	movs	r2, #8
 8003fd8:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8003fda:	4b2c      	ldr	r3, [pc, #176]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003fdc:	2210      	movs	r2, #16
 8003fde:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8003fe0:	4b2a      	ldr	r3, [pc, #168]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8003fe6:	4b29      	ldr	r3, [pc, #164]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003fe8:	7898      	ldrb	r0, [r3, #2]
 8003fea:	4b28      	ldr	r3, [pc, #160]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003fec:	7859      	ldrb	r1, [r3, #1]
 8003fee:	4b27      	ldr	r3, [pc, #156]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003ff0:	78db      	ldrb	r3, [r3, #3]
 8003ff2:	4a26      	ldr	r2, [pc, #152]	@ (800408c <Ble_Hci_Gap_Gatt_Init+0x320>)
 8003ff4:	7912      	ldrb	r2, [r2, #4]
 8003ff6:	2400      	movs	r4, #0
 8003ff8:	9404      	str	r4, [sp, #16]
 8003ffa:	2400      	movs	r4, #0
 8003ffc:	9403      	str	r4, [sp, #12]
 8003ffe:	2401      	movs	r4, #1
 8004000:	9402      	str	r4, [sp, #8]
 8004002:	9201      	str	r2, [sp, #4]
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	2300      	movs	r3, #0
 8004008:	2201      	movs	r2, #1
 800400a:	f008 fd15 	bl	800ca38 <aci_gap_set_authentication_requirement>
 800400e:	4603      	mov	r3, r0
 8004010:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               USE_FIXED_PIN_FOR_PAIRING_FORBIDDEN, /* deprecated feature */
                                               0,                                   /* deprecated feature */
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 8004012:	7dfb      	ldrb	r3, [r7, #23]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d041      	beq.n	800409c <Ble_Hci_Gap_Gatt_Init+0x330>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8004018:	7dfb      	ldrb	r3, [r7, #23]
 800401a:	4619      	mov	r1, r3
 800401c:	481e      	ldr	r0, [pc, #120]	@ (8004098 <Ble_Hci_Gap_Gatt_Init+0x32c>)
 800401e:	f00d f95f 	bl	80112e0 <iprintf>
 8004022:	e03e      	b.n	80040a2 <Ble_Hci_Gap_Gatt_Init+0x336>
 8004024:	080141ec 	.word	0x080141ec
 8004028:	08014218 	.word	0x08014218
 800402c:	08014248 	.word	0x08014248
 8004030:	08014268 	.word	0x08014268
 8004034:	080142cc 	.word	0x080142cc
 8004038:	08014320 	.word	0x08014320
 800403c:	20000008 	.word	0x20000008
 8004040:	08014f4c 	.word	0x08014f4c
 8004044:	0801435c 	.word	0x0801435c
 8004048:	080143b4 	.word	0x080143b4
 800404c:	08014f5c 	.word	0x08014f5c
 8004050:	080143fc 	.word	0x080143fc
 8004054:	08014454 	.word	0x08014454
 8004058:	0801449c 	.word	0x0801449c
 800405c:	080144dc 	.word	0x080144dc
 8004060:	0801450c 	.word	0x0801450c
 8004064:	08014540 	.word	0x08014540
 8004068:	08014564 	.word	0x08014564
 800406c:	0801456c 	.word	0x0801456c
 8004070:	0801459c 	.word	0x0801459c
 8004074:	080145bc 	.word	0x080145bc
 8004078:	080145f0 	.word	0x080145f0
 800407c:	08014624 	.word	0x08014624
 8004080:	08014658 	.word	0x08014658
 8004084:	0801468c 	.word	0x0801468c
 8004088:	080146c8 	.word	0x080146c8
 800408c:	20000618 	.word	0x20000618
 8004090:	080146f4 	.word	0x080146f4
 8004094:	08014734 	.word	0x08014734
 8004098:	08014764 	.word	0x08014764
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800409c:	480e      	ldr	r0, [pc, #56]	@ (80040d8 <Ble_Hci_Gap_Gatt_Init+0x36c>)
 800409e:	f00d f98f 	bl	80113c0 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80040a2:	4b0e      	ldr	r3, [pc, #56]	@ (80040dc <Ble_Hci_Gap_Gatt_Init+0x370>)
 80040a4:	789b      	ldrb	r3, [r3, #2]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00f      	beq.n	80040ca <Ble_Hci_Gap_Gatt_Init+0x35e>
  {
    ret = aci_gap_configure_whitelist();
 80040aa:	f008 ff66 	bl	800cf7a <aci_gap_configure_filter_accept_list>
 80040ae:	4603      	mov	r3, r0
 80040b0:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 80040b2:	7dfb      	ldrb	r3, [r7, #23]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <Ble_Hci_Gap_Gatt_Init+0x358>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 80040b8:	7dfb      	ldrb	r3, [r7, #23]
 80040ba:	4619      	mov	r1, r3
 80040bc:	4808      	ldr	r0, [pc, #32]	@ (80040e0 <Ble_Hci_Gap_Gatt_Init+0x374>)
 80040be:	f00d f90f 	bl	80112e0 <iprintf>
 80040c2:	e002      	b.n	80040ca <Ble_Hci_Gap_Gatt_Init+0x35e>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 80040c4:	4807      	ldr	r0, [pc, #28]	@ (80040e4 <Ble_Hci_Gap_Gatt_Init+0x378>)
 80040c6:	f00d f97b 	bl	80113c0 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 80040ca:	4807      	ldr	r0, [pc, #28]	@ (80040e8 <Ble_Hci_Gap_Gatt_Init+0x37c>)
 80040cc:	f00d f908 	bl	80112e0 <iprintf>
}
 80040d0:	bf00      	nop
 80040d2:	3718      	adds	r7, #24
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bdb0      	pop	{r4, r5, r7, pc}
 80040d8:	080147b0 	.word	0x080147b0
 80040dc:	20000618 	.word	0x20000618
 80040e0:	080147ec 	.word	0x080147ec
 80040e4:	0801482c 	.word	0x0801482c
 80040e8:	0801485c 	.word	0x0801485c

080040ec <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b08c      	sub	sp, #48	@ 0x30
 80040f0:	af08      	add	r7, sp, #32
 80040f2:	4603      	mov	r3, r0
 80040f4:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80040f6:	2392      	movs	r3, #146	@ 0x92
 80040f8:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 80040fa:	79fb      	ldrb	r3, [r7, #7]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d106      	bne.n	800410e <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8004100:	4b41      	ldr	r3, [pc, #260]	@ (8004208 <Adv_Request+0x11c>)
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 8004106:	4b41      	ldr	r3, [pc, #260]	@ (800420c <Adv_Request+0x120>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	81bb      	strh	r3, [r7, #12]
 800410c:	e005      	b.n	800411a <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800410e:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8004112:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8004114:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8004118:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800411a:	4b3d      	ldr	r3, [pc, #244]	@ (8004210 <Adv_Request+0x124>)
 800411c:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8004120:	4618      	mov	r0, r3
 8004122:	f7fe f94d 	bl	80023c0 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 8004126:	79fb      	ldrb	r3, [r7, #7]
 8004128:	2b02      	cmp	r3, #2
 800412a:	d119      	bne.n	8004160 <Adv_Request+0x74>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800412c:	4b38      	ldr	r3, [pc, #224]	@ (8004210 <Adv_Request+0x124>)
 800412e:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8004132:	2b01      	cmp	r3, #1
 8004134:	d004      	beq.n	8004140 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8004136:	4b36      	ldr	r3, [pc, #216]	@ (8004210 <Adv_Request+0x124>)
 8004138:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800413c:	2b02      	cmp	r3, #2
 800413e:	d10f      	bne.n	8004160 <Adv_Request+0x74>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 8004140:	f008 fb08 	bl	800c754 <aci_gap_set_non_discoverable>
 8004144:	4603      	mov	r3, r0
 8004146:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 8004148:	7afb      	ldrb	r3, [r7, #11]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <Adv_Request+0x6e>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 800414e:	7afb      	ldrb	r3, [r7, #11]
 8004150:	4619      	mov	r1, r3
 8004152:	4830      	ldr	r0, [pc, #192]	@ (8004214 <Adv_Request+0x128>)
 8004154:	f00d f8c4 	bl	80112e0 <iprintf>
 8004158:	e002      	b.n	8004160 <Adv_Request+0x74>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 800415a:	482f      	ldr	r0, [pc, #188]	@ (8004218 <Adv_Request+0x12c>)
 800415c:	f00d f930 	bl	80113c0 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8004160:	4a2b      	ldr	r2, [pc, #172]	@ (8004210 <Adv_Request+0x124>)
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 8004168:	4b29      	ldr	r3, [pc, #164]	@ (8004210 <Adv_Request+0x124>)
 800416a:	7b9b      	ldrb	r3, [r3, #14]
 800416c:	89ba      	ldrh	r2, [r7, #12]
 800416e:	89f9      	ldrh	r1, [r7, #14]
 8004170:	2000      	movs	r0, #0
 8004172:	9006      	str	r0, [sp, #24]
 8004174:	2000      	movs	r0, #0
 8004176:	9005      	str	r0, [sp, #20]
 8004178:	4828      	ldr	r0, [pc, #160]	@ (800421c <Adv_Request+0x130>)
 800417a:	9004      	str	r0, [sp, #16]
 800417c:	9303      	str	r3, [sp, #12]
 800417e:	4b28      	ldr	r3, [pc, #160]	@ (8004220 <Adv_Request+0x134>)
 8004180:	9302      	str	r3, [sp, #8]
 8004182:	2306      	movs	r3, #6
 8004184:	9301      	str	r3, [sp, #4]
 8004186:	2300      	movs	r3, #0
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	2300      	movs	r3, #0
 800418c:	2000      	movs	r0, #0
 800418e:	f008 fb05 	bl	800c79c <aci_gap_set_discoverable>
 8004192:	4603      	mov	r3, r0
 8004194:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8004196:	7afb      	ldrb	r3, [r7, #11]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d005      	beq.n	80041a8 <Adv_Request+0xbc>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800419c:	7afb      	ldrb	r3, [r7, #11]
 800419e:	4619      	mov	r1, r3
 80041a0:	4820      	ldr	r0, [pc, #128]	@ (8004224 <Adv_Request+0x138>)
 80041a2:	f00d f89d 	bl	80112e0 <iprintf>
 80041a6:	e002      	b.n	80041ae <Adv_Request+0xc2>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 80041a8:	481f      	ldr	r0, [pc, #124]	@ (8004228 <Adv_Request+0x13c>)
 80041aa:	f00d f909 	bl	80113c0 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 80041ae:	491f      	ldr	r1, [pc, #124]	@ (800422c <Adv_Request+0x140>)
 80041b0:	200e      	movs	r0, #14
 80041b2:	f008 fe70 	bl	800ce96 <aci_gap_update_adv_data>
 80041b6:	4603      	mov	r3, r0
 80041b8:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 80041ba:	7afb      	ldrb	r3, [r7, #11]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00e      	beq.n	80041de <Adv_Request+0xf2>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 80041c0:	79fb      	ldrb	r3, [r7, #7]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d105      	bne.n	80041d2 <Adv_Request+0xe6>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 80041c6:	7afb      	ldrb	r3, [r7, #11]
 80041c8:	4619      	mov	r1, r3
 80041ca:	4819      	ldr	r0, [pc, #100]	@ (8004230 <Adv_Request+0x144>)
 80041cc:	f00d f888 	bl	80112e0 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 80041d0:	e017      	b.n	8004202 <Adv_Request+0x116>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 80041d2:	7afb      	ldrb	r3, [r7, #11]
 80041d4:	4619      	mov	r1, r3
 80041d6:	4817      	ldr	r0, [pc, #92]	@ (8004234 <Adv_Request+0x148>)
 80041d8:	f00d f882 	bl	80112e0 <iprintf>
  return;
 80041dc:	e011      	b.n	8004202 <Adv_Request+0x116>
    if (NewStatus == APP_BLE_FAST_ADV)
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d10a      	bne.n	80041fa <Adv_Request+0x10e>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 80041e4:	4814      	ldr	r0, [pc, #80]	@ (8004238 <Adv_Request+0x14c>)
 80041e6:	f00d f87b 	bl	80112e0 <iprintf>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 80041ea:	4b09      	ldr	r3, [pc, #36]	@ (8004210 <Adv_Request+0x124>)
 80041ec:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80041f0:	4912      	ldr	r1, [pc, #72]	@ (800423c <Adv_Request+0x150>)
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fe f968 	bl	80024c8 <HW_TS_Start>
  return;
 80041f8:	e003      	b.n	8004202 <Adv_Request+0x116>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 80041fa:	4811      	ldr	r0, [pc, #68]	@ (8004240 <Adv_Request+0x154>)
 80041fc:	f00d f870 	bl	80112e0 <iprintf>
  return;
 8004200:	bf00      	nop
}
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	2000068e 	.word	0x2000068e
 800420c:	20000690 	.word	0x20000690
 8004210:	20000618 	.word	0x20000618
 8004214:	08014888 	.word	0x08014888
 8004218:	080148d4 	.word	0x080148d4
 800421c:	20000627 	.word	0x20000627
 8004220:	08014f6c 	.word	0x08014f6c
 8004224:	0801491c 	.word	0x0801491c
 8004228:	08014954 	.word	0x08014954
 800422c:	20000008 	.word	0x20000008
 8004230:	0801497c 	.word	0x0801497c
 8004234:	080149b0 	.word	0x080149b0
 8004238:	080149e8 	.word	0x080149e8
 800423c:	0001e046 	.word	0x0001e046
 8004240:	08014a10 	.word	0x08014a10

08004244 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800424a:	f7ff f8b7 	bl	80033bc <LL_FLASH_GetUDN>
 800424e:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004256:	d023      	beq.n	80042a0 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8004258:	f7ff f8c8 	bl	80033ec <LL_FLASH_GetSTCompanyID>
 800425c:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800425e:	f7ff f8b9 	bl	80033d4 <LL_FLASH_GetDeviceID>
 8004262:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	b2da      	uxtb	r2, r3
 8004268:	4b16      	ldr	r3, [pc, #88]	@ (80042c4 <BleGetBdAddress+0x80>)
 800426a:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	0a1b      	lsrs	r3, r3, #8
 8004270:	b2da      	uxtb	r2, r3
 8004272:	4b14      	ldr	r3, [pc, #80]	@ (80042c4 <BleGetBdAddress+0x80>)
 8004274:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	b2da      	uxtb	r2, r3
 800427a:	4b12      	ldr	r3, [pc, #72]	@ (80042c4 <BleGetBdAddress+0x80>)
 800427c:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	b2da      	uxtb	r2, r3
 8004282:	4b10      	ldr	r3, [pc, #64]	@ (80042c4 <BleGetBdAddress+0x80>)
 8004284:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	0a1b      	lsrs	r3, r3, #8
 800428a:	b2da      	uxtb	r2, r3
 800428c:	4b0d      	ldr	r3, [pc, #52]	@ (80042c4 <BleGetBdAddress+0x80>)
 800428e:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	0c1b      	lsrs	r3, r3, #16
 8004294:	b2da      	uxtb	r2, r3
 8004296:	4b0b      	ldr	r3, [pc, #44]	@ (80042c4 <BleGetBdAddress+0x80>)
 8004298:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800429a:	4b0a      	ldr	r3, [pc, #40]	@ (80042c4 <BleGetBdAddress+0x80>)
 800429c:	617b      	str	r3, [r7, #20]
 800429e:	e00b      	b.n	80042b8 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 80042a0:	2000      	movs	r0, #0
 80042a2:	f00a fa65 	bl	800e770 <OTP_Read>
 80042a6:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	e001      	b.n	80042b8 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 80042b4:	4b04      	ldr	r3, [pc, #16]	@ (80042c8 <BleGetBdAddress+0x84>)
 80042b6:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 80042b8:	697b      	ldr	r3, [r7, #20]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3718      	adds	r7, #24
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	20000610 	.word	0x20000610
 80042c8:	08014f44 	.word	0x08014f44

080042cc <Add_Advertisment_Service_UUID>:
 *
 *SPECIFIC FUNCTIONS
 *
 *************************************************************/
static void Add_Advertisment_Service_UUID(uint16_t servUUID)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	4603      	mov	r3, r0
 80042d4:	80fb      	strh	r3, [r7, #6]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 80042d6:	4b12      	ldr	r3, [pc, #72]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 80042d8:	7b9b      	ldrb	r3, [r3, #14]
 80042da:	4619      	mov	r1, r3
      (uint8_t) (servUUID & 0xFF);
 80042dc:	88fb      	ldrh	r3, [r7, #6]
 80042de:	b2da      	uxtb	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 80042e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 80042e2:	440b      	add	r3, r1
 80042e4:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 80042e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 80042e8:	7b9b      	ldrb	r3, [r3, #14]
 80042ea:	3301      	adds	r3, #1
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 80042f0:	739a      	strb	r2, [r3, #14]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
      (uint8_t) (servUUID >> 8) & 0xFF;
 80042f2:	88fb      	ldrh	r3, [r7, #6]
 80042f4:	0a1b      	lsrs	r3, r3, #8
 80042f6:	b29a      	uxth	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 80042f8:	4b09      	ldr	r3, [pc, #36]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 80042fa:	7b9b      	ldrb	r3, [r3, #14]
 80042fc:	4619      	mov	r1, r3
      (uint8_t) (servUUID >> 8) & 0xFF;
 80042fe:	b2d2      	uxtb	r2, r2
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004300:	4b07      	ldr	r3, [pc, #28]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 8004302:	440b      	add	r3, r1
 8004304:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004306:	4b06      	ldr	r3, [pc, #24]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 8004308:	7b9b      	ldrb	r3, [r3, #14]
 800430a:	3301      	adds	r3, #1
 800430c:	b2da      	uxtb	r2, r3
 800430e:	4b04      	ldr	r3, [pc, #16]	@ (8004320 <Add_Advertisment_Service_UUID+0x54>)
 8004310:	739a      	strb	r2, [r3, #14]

  return;
 8004312:	bf00      	nop
}
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	20000618 	.word	0x20000618

08004324 <Adv_Mgr>:

static void Adv_Mgr(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_UPDATE_ID, CFG_SCH_PRIO_0);
 8004328:	2100      	movs	r1, #0
 800432a:	2001      	movs	r0, #1
 800432c:	f00c f998 	bl	8010660 <UTIL_SEQ_SetTask>

  return;
 8004330:	bf00      	nop
}
 8004332:	bd80      	pop	{r7, pc}

08004334 <Adv_Update>:

static void Adv_Update(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 8004338:	2002      	movs	r0, #2
 800433a:	f7ff fed7 	bl	80040ec <Adv_Request>

  return;
 800433e:	bf00      	nop
}
 8004340:	bd80      	pop	{r7, pc}

08004342 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b082      	sub	sp, #8
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800434a:	2100      	movs	r1, #0
 800434c:	2004      	movs	r0, #4
 800434e:	f00c f987 	bl	8010660 <UTIL_SEQ_SetTask>

  return;
 8004352:	bf00      	nop
}
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b082      	sub	sp, #8
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004362:	2001      	movs	r0, #1
 8004364:	f00c f9e8 	bl	8010738 <UTIL_SEQ_SetEvt>

  return;
 8004368:	bf00      	nop
}
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004378:	2001      	movs	r0, #1
 800437a:	f00c f9fd 	bl	8010778 <UTIL_SEQ_WaitEvt>

  return;
 800437e:	bf00      	nop
}
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	b084      	sub	sp, #16
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	3308      	adds	r3, #8
 8004398:	4618      	mov	r0, r3
 800439a:	f00b f9b7 	bl	800f70c <SVCCTL_UserEvtRx>
 800439e:	4603      	mov	r3, r0
 80043a0:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 80043a2:	7afb      	ldrb	r3, [r7, #11]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 80043ae:	e003      	b.n	80043b8 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	701a      	strb	r2, [r3, #0]
  return;
 80043b6:	bf00      	nop
}
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b084      	sub	sp, #16
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	4603      	mov	r3, r0
 80043c6:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 80043c8:	79fb      	ldrb	r3, [r7, #7]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d002      	beq.n	80043d4 <BLE_StatusNot+0x16>
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d006      	beq.n	80043e0 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 80043d2:	e00b      	b.n	80043ec <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80043d4:	230f      	movs	r3, #15
 80043d6:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f00c f96d 	bl	80106b8 <UTIL_SEQ_PauseTask>
      break;
 80043de:	e005      	b.n	80043ec <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80043e0:	230f      	movs	r3, #15
 80043e2:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f00c f987 	bl	80106f8 <UTIL_SEQ_ResumeTask>
      break;
 80043ea:	bf00      	nop
  }

  return;
 80043ec:	bf00      	nop
}
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <DISAPP_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void DISAPP_Init(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
   *
   * @param UUID
   * @param pPData
   * @return
   */
  dis_information_data.pPayload = (uint8_t*)DISAPP_MANUFACTURER_NAME;
 80043fa:	4b07      	ldr	r3, [pc, #28]	@ (8004418 <DISAPP_Init+0x24>)
 80043fc:	603b      	str	r3, [r7, #0]
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
 80043fe:	2304      	movs	r3, #4
 8004400:	713b      	strb	r3, [r7, #4]
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 8004402:	463b      	mov	r3, r7
 8004404:	4619      	mov	r1, r3
 8004406:	f642 2029 	movw	r0, #10793	@ 0x2a29
 800440a:	f009 fd85 	bl	800df18 <DIS_UpdateChar>
  dis_information_data.pPayload = (uint8_t *)pnp_id;
  dis_information_data.Length = BLE_CFG_DIS_PNP_ID_LEN_MAX;
  DIS_UpdateChar(PNP_ID_UUID, &dis_information_data);
#endif
/* USER CODE END DISAPP_Init */
}
 800440e:	bf00      	nop
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	08014a40 	.word	0x08014a40

0800441c <HRS_Notification>:
void LCD_DrawIcon(uint16_t Xpos, uint16_t Ypos, uint16_t width, uint16_t height, const uint8_t *pIcon);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void HRS_Notification(HRS_App_Notification_evt_t *pNotification)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HRS_Notification_1 */

/* USER CODE END HRS_Notification_1 */
  switch(pNotification->HRS_Evt_Opcode)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b02      	cmp	r3, #2
 800442a:	d01a      	beq.n	8004462 <HRS_Notification+0x46>
 800442c:	2b02      	cmp	r3, #2
 800442e:	dc1e      	bgt.n	800446e <HRS_Notification+0x52>
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <HRS_Notification+0x1e>
 8004434:	2b01      	cmp	r3, #1
 8004436:	d007      	beq.n	8004448 <HRS_Notification+0x2c>

   default:
/* USER CODE BEGIN HRS_Notification_Default */

/* USER CODE END HRS_Notification_Default */
      break;
 8004438:	e019      	b.n	800446e <HRS_Notification+0x52>
      HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 0;
 800443a:	4b0f      	ldr	r3, [pc, #60]	@ (8004478 <HRS_Notification+0x5c>)
 800443c:	2200      	movs	r2, #0
 800443e:	809a      	strh	r2, [r3, #4]
      HRSAPP_Context.ResetEnergyExpended = 1;
 8004440:	4b0d      	ldr	r3, [pc, #52]	@ (8004478 <HRS_Notification+0x5c>)
 8004442:	2201      	movs	r2, #1
 8004444:	731a      	strb	r2, [r3, #12]
      break;
 8004446:	e013      	b.n	8004470 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004448:	4b0b      	ldr	r3, [pc, #44]	@ (8004478 <HRS_Notification+0x5c>)
 800444a:	7b5b      	ldrb	r3, [r3, #13]
 800444c:	4618      	mov	r0, r3
 800444e:	f7fd ffb7 	bl	80023c0 <HW_TS_Stop>
      HW_TS_Start(HRSAPP_Context.TimerMeasurement_Id, HRSAPP_MEASUREMENT_INTERVAL);
 8004452:	4b09      	ldr	r3, [pc, #36]	@ (8004478 <HRS_Notification+0x5c>)
 8004454:	7b5b      	ldrb	r3, [r3, #13]
 8004456:	f640 0101 	movw	r1, #2049	@ 0x801
 800445a:	4618      	mov	r0, r3
 800445c:	f7fe f834 	bl	80024c8 <HW_TS_Start>
      break;
 8004460:	e006      	b.n	8004470 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004462:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <HRS_Notification+0x5c>)
 8004464:	7b5b      	ldrb	r3, [r3, #13]
 8004466:	4618      	mov	r0, r3
 8004468:	f7fd ffaa 	bl	80023c0 <HW_TS_Stop>
      break;
 800446c:	e000      	b.n	8004470 <HRS_Notification+0x54>
      break;
 800446e:	bf00      	nop
  }
/* USER CODE BEGIN HRS_Notification_2 */

/* USER CODE END HRS_Notification_2 */
  return;
 8004470:	bf00      	nop
}
 8004472:	3708      	adds	r7, #8
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	20000694 	.word	0x20000694

0800447c <HRSAPP_Init>:

void HRSAPP_Init(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
  UTIL_SEQ_RegTask( 1<< CFG_TASK_MEAS_REQ_ID, UTIL_SEQ_RFU, HRSAPP_Measurement );
 8004482:	4a1f      	ldr	r2, [pc, #124]	@ (8004500 <HRSAPP_Init+0x84>)
 8004484:	2100      	movs	r1, #0
 8004486:	2002      	movs	r0, #2
 8004488:	f00c f8c8 	bl	801061c <UTIL_SEQ_RegTask>
/* USER CODE BEGIN HRSAPP_Init */
  /**
   * Set Body Sensor Location
   */
  HRSAPP_Context.ResetEnergyExpended = 0;
 800448c:	4b1d      	ldr	r3, [pc, #116]	@ (8004504 <HRSAPP_Init+0x88>)
 800448e:	2200      	movs	r2, #0
 8004490:	731a      	strb	r2, [r3, #12]
  HRSAPP_Context.BodySensorLocationChar = HRS_BODY_SENSOR_LOCATION_HAND;
 8004492:	4b1c      	ldr	r3, [pc, #112]	@ (8004504 <HRSAPP_Init+0x88>)
 8004494:	2204      	movs	r2, #4
 8004496:	701a      	strb	r2, [r3, #0]
  HRS_UpdateChar(SENSOR_LOCATION_UUID, (uint8_t *)&HRSAPP_Context.BodySensorLocationChar);
 8004498:	491a      	ldr	r1, [pc, #104]	@ (8004504 <HRSAPP_Init+0x88>)
 800449a:	f642 2038 	movw	r0, #10808	@ 0x2a38
 800449e:	f00a f923 	bl	800e6e8 <HRS_UpdateChar>

  /**
   * Set Flags for measurement value
   */

  HRSAPP_Context.MeasurementvalueChar.Flags = ( HRS_HRM_VALUE_FORMAT_UINT16      | 
 80044a2:	4b18      	ldr	r3, [pc, #96]	@ (8004504 <HRSAPP_Init+0x88>)
 80044a4:	221f      	movs	r2, #31
 80044a6:	72da      	strb	r2, [r3, #11]
                                                  HRS_HRM_SENSOR_CONTACTS_SUPPORTED |
                                                  HRS_HRM_ENERGY_EXPENDED_PRESENT  |
                                                  HRS_HRM_RR_INTERVAL_PRESENT );

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  if(HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_ENERGY_EXPENDED_PRESENT)
 80044a8:	4b16      	ldr	r3, [pc, #88]	@ (8004504 <HRSAPP_Init+0x88>)
 80044aa:	7adb      	ldrb	r3, [r3, #11]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <HRSAPP_Init+0x3e>
    HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 10;
 80044b4:	4b13      	ldr	r3, [pc, #76]	@ (8004504 <HRSAPP_Init+0x88>)
 80044b6:	220a      	movs	r2, #10
 80044b8:	809a      	strh	r2, [r3, #4]
#endif
  
#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0)
  if(HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_RR_INTERVAL_PRESENT)
 80044ba:	4b12      	ldr	r3, [pc, #72]	@ (8004504 <HRSAPP_Init+0x88>)
 80044bc:	7adb      	ldrb	r3, [r3, #11]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d012      	beq.n	80044ec <HRSAPP_Init+0x70>
  {
    uint8_t i;
    
    HRSAPP_Context.MeasurementvalueChar.NbreOfValidRRIntervalValues = BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG;
 80044c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004504 <HRSAPP_Init+0x88>)
 80044c8:	2201      	movs	r2, #1
 80044ca:	729a      	strb	r2, [r3, #10]
    for(i = 0; i < BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG; i++)
 80044cc:	2300      	movs	r3, #0
 80044ce:	71fb      	strb	r3, [r7, #7]
 80044d0:	e009      	b.n	80044e6 <HRSAPP_Init+0x6a>
      HRSAPP_Context.MeasurementvalueChar.aRRIntervalValues[i] = 1024;
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	4a0b      	ldr	r2, [pc, #44]	@ (8004504 <HRSAPP_Init+0x88>)
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	4413      	add	r3, r2
 80044da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044de:	80da      	strh	r2, [r3, #6]
    for(i = 0; i < BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG; i++)
 80044e0:	79fb      	ldrb	r3, [r7, #7]
 80044e2:	3301      	adds	r3, #1
 80044e4:	71fb      	strb	r3, [r7, #7]
 80044e6:	79fb      	ldrb	r3, [r7, #7]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0f2      	beq.n	80044d2 <HRSAPP_Init+0x56>
#endif
  
  /**
   * Create timer for Heart Rate Measurement
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(HRSAPP_Context.TimerMeasurement_Id), hw_ts_Repeated, HrMeas);
 80044ec:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <HRSAPP_Init+0x8c>)
 80044ee:	2201      	movs	r2, #1
 80044f0:	4906      	ldr	r1, [pc, #24]	@ (800450c <HRSAPP_Init+0x90>)
 80044f2:	2000      	movs	r0, #0
 80044f4:	f7fd feea 	bl	80022cc <HW_TS_Create>

/* USER CODE END HRSAPP_Init */
  return;
 80044f8:	bf00      	nop
}
 80044fa:	3708      	adds	r7, #8
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	08004511 	.word	0x08004511
 8004504:	20000694 	.word	0x20000694
 8004508:	08004619 	.word	0x08004619
 800450c:	200006a1 	.word	0x200006a1

08004510 <HRSAPP_Measurement>:

static void HRSAPP_Measurement(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b088      	sub	sp, #32
 8004514:	af02      	add	r7, sp, #8
/* USER CODE BEGIN HRSAPP_Measurement */
  uint32_t measurement;
  char measurementText[20];
  
  measurement = ((HRSAPP_Read_RTC_SSR_SS()) & 0x07) + 65;
 8004516:	f000 f887 	bl	8004628 <HRSAPP_Read_RTC_SSR_SS>
 800451a:	4603      	mov	r3, r0
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	3341      	adds	r3, #65	@ 0x41
 8004522:	617b      	str	r3, [r7, #20]
  
  HRSAPP_Context.MeasurementvalueChar.MeasurementValue = measurement;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	b29a      	uxth	r2, r3
 8004528:	4b35      	ldr	r3, [pc, #212]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 800452a:	805a      	strh	r2, [r3, #2]
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  if((HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_ENERGY_EXPENDED_PRESENT) &&
 800452c:	4b34      	ldr	r3, [pc, #208]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 800452e:	7adb      	ldrb	r3, [r3, #11]
 8004530:	f003 0308 	and.w	r3, r3, #8
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00a      	beq.n	800454e <HRSAPP_Measurement+0x3e>
     (HRSAPP_Context.ResetEnergyExpended == 0))
 8004538:	4b31      	ldr	r3, [pc, #196]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 800453a:	7b1b      	ldrb	r3, [r3, #12]
  if((HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_ENERGY_EXPENDED_PRESENT) &&
 800453c:	2b00      	cmp	r3, #0
 800453e:	d106      	bne.n	800454e <HRSAPP_Measurement+0x3e>
    HRSAPP_Context.MeasurementvalueChar.EnergyExpended += 5;
 8004540:	4b2f      	ldr	r3, [pc, #188]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 8004542:	889b      	ldrh	r3, [r3, #4]
 8004544:	3305      	adds	r3, #5
 8004546:	b29a      	uxth	r2, r3
 8004548:	4b2d      	ldr	r3, [pc, #180]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 800454a:	809a      	strh	r2, [r3, #4]
 800454c:	e006      	b.n	800455c <HRSAPP_Measurement+0x4c>
  else if(HRSAPP_Context.ResetEnergyExpended == 1)
 800454e:	4b2c      	ldr	r3, [pc, #176]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 8004550:	7b1b      	ldrb	r3, [r3, #12]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d102      	bne.n	800455c <HRSAPP_Measurement+0x4c>
    HRSAPP_Context.ResetEnergyExpended = 0;
 8004556:	4b2a      	ldr	r3, [pc, #168]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 8004558:	2200      	movs	r2, #0
 800455a:	731a      	strb	r2, [r3, #12]
#endif
  
  HRS_UpdateChar(HEART_RATE_MEASURMENT_UUID, (uint8_t *)&HRSAPP_Context.MeasurementvalueChar);
 800455c:	4929      	ldr	r1, [pc, #164]	@ (8004604 <HRSAPP_Measurement+0xf4>)
 800455e:	f642 2037 	movw	r0, #10807	@ 0x2a37
 8004562:	f00a f8c1 	bl	800e6e8 <HRS_UpdateChar>

  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8004566:	2100      	movs	r1, #0
 8004568:	2000      	movs	r0, #0
 800456a:	f001 ffc5 	bl	80064f8 <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 800456e:	2000      	movs	r0, #0
 8004570:	f001 fe9a 	bl	80062a8 <BSP_LCD_Refresh>
  sprintf(measurementText, "%d bpm", HRSAPP_Context.MeasurementvalueChar.MeasurementValue);
 8004574:	4b22      	ldr	r3, [pc, #136]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 8004576:	885b      	ldrh	r3, [r3, #2]
 8004578:	461a      	mov	r2, r3
 800457a:	463b      	mov	r3, r7
 800457c:	4922      	ldr	r1, [pc, #136]	@ (8004608 <HRSAPP_Measurement+0xf8>)
 800457e:	4618      	mov	r0, r3
 8004580:	f00c ff26 	bl	80113d0 <siprintf>
  UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)measurementText, RIGHT_MODE);
 8004584:	f00b fc1c 	bl	800fdc0 <UTIL_LCD_GetFont>
 8004588:	4603      	mov	r3, r0
 800458a:	88db      	ldrh	r3, [r3, #6]
 800458c:	4619      	mov	r1, r3
 800458e:	463a      	mov	r2, r7
 8004590:	2302      	movs	r3, #2
 8004592:	2000      	movs	r0, #0
 8004594:	f00b fc76 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
  sprintf(measurementText, "%d kJ", HRSAPP_Context.MeasurementvalueChar.EnergyExpended);
 8004598:	4b19      	ldr	r3, [pc, #100]	@ (8004600 <HRSAPP_Measurement+0xf0>)
 800459a:	889b      	ldrh	r3, [r3, #4]
 800459c:	461a      	mov	r2, r3
 800459e:	463b      	mov	r3, r7
 80045a0:	491a      	ldr	r1, [pc, #104]	@ (800460c <HRSAPP_Measurement+0xfc>)
 80045a2:	4618      	mov	r0, r3
 80045a4:	f00c ff14 	bl	80113d0 <siprintf>
  UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)measurementText, RIGHT_MODE);
 80045a8:	f00b fc0a 	bl	800fdc0 <UTIL_LCD_GetFont>
 80045ac:	4603      	mov	r3, r0
 80045ae:	88db      	ldrh	r3, [r3, #6]
 80045b0:	461a      	mov	r2, r3
 80045b2:	4613      	mov	r3, r2
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	4413      	add	r3, r2
 80045b8:	4619      	mov	r1, r3
 80045ba:	463a      	mov	r2, r7
 80045bc:	2302      	movs	r3, #2
 80045be:	2000      	movs	r0, #0
 80045c0:	f00b fc60 	bl	800fe84 <UTIL_LCD_DisplayStringAt>
  
  /* ---- Display HEART ---- */
  LCD_DrawIcon(0, 0 , 64, 64, (uint8_t *)heart);
 80045c4:	4b12      	ldr	r3, [pc, #72]	@ (8004610 <HRSAPP_Measurement+0x100>)
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	2340      	movs	r3, #64	@ 0x40
 80045ca:	2240      	movs	r2, #64	@ 0x40
 80045cc:	2100      	movs	r1, #0
 80045ce:	2000      	movs	r0, #0
 80045d0:	f000 f836 	bl	8004640 <LCD_DrawIcon>
  BSP_LCD_Refresh(0);
 80045d4:	2000      	movs	r0, #0
 80045d6:	f001 fe67 	bl	80062a8 <BSP_LCD_Refresh>
  HAL_Delay(300);
 80045da:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80045de:	f7fd f897 	bl	8001710 <HAL_Delay>
  
  /* ---- Display SMALL HEART ---- */
  LCD_DrawIcon(0, 0 , 64, 64, (uint8_t *)heart_small);
 80045e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004614 <HRSAPP_Measurement+0x104>)
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	2340      	movs	r3, #64	@ 0x40
 80045e8:	2240      	movs	r2, #64	@ 0x40
 80045ea:	2100      	movs	r1, #0
 80045ec:	2000      	movs	r0, #0
 80045ee:	f000 f827 	bl	8004640 <LCD_DrawIcon>
  BSP_LCD_Refresh(0);
 80045f2:	2000      	movs	r0, #0
 80045f4:	f001 fe58 	bl	80062a8 <BSP_LCD_Refresh>
/* USER CODE END HRSAPP_Measurement */
  return;
 80045f8:	bf00      	nop
}
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20000694 	.word	0x20000694
 8004604:	20000696 	.word	0x20000696
 8004608:	08014a44 	.word	0x08014a44
 800460c:	08014a4c 	.word	0x08014a4c
 8004610:	08015174 	.word	0x08015174
 8004614:	08014f74 	.word	0x08014f74

08004618 <HrMeas>:

static void HrMeas( void )
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  UTIL_SEQ_SetTask( 1<<CFG_TASK_MEAS_REQ_ID, CFG_SCH_PRIO_0);
 800461c:	2100      	movs	r1, #0
 800461e:	2002      	movs	r0, #2
 8004620:	f00c f81e 	bl	8010660 <UTIL_SEQ_SetTask>
/* USER CODE BEGIN HrMeas */

/* USER CODE END HrMeas */

  return;
 8004624:	bf00      	nop
}
 8004626:	bd80      	pop	{r7, pc}

08004628 <HRSAPP_Read_RTC_SSR_SS>:

static uint32_t HRSAPP_Read_RTC_SSR_SS ( void )
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  return ((uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS)));
 800462c:	4b03      	ldr	r3, [pc, #12]	@ (800463c <HRSAPP_Read_RTC_SSR_SS+0x14>)
 800462e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004630:	b29b      	uxth	r3, r3
}
 8004632:	4618      	mov	r0, r3
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	40002800 	.word	0x40002800

08004640 <LCD_DrawIcon>:

/* USER CODE BEGIN FD */
/* Function defined to draw Icon from byte table on LCD screen */
void LCD_DrawIcon(uint16_t Xpos, uint16_t Ypos, uint16_t width, uint16_t height, const uint8_t *pIcon)
{
 8004640:	b590      	push	{r4, r7, lr}
 8004642:	b087      	sub	sp, #28
 8004644:	af00      	add	r7, sp, #0
 8004646:	4604      	mov	r4, r0
 8004648:	4608      	mov	r0, r1
 800464a:	4611      	mov	r1, r2
 800464c:	461a      	mov	r2, r3
 800464e:	4623      	mov	r3, r4
 8004650:	80fb      	strh	r3, [r7, #6]
 8004652:	4603      	mov	r3, r0
 8004654:	80bb      	strh	r3, [r7, #4]
 8004656:	460b      	mov	r3, r1
 8004658:	807b      	strh	r3, [r7, #2]
 800465a:	4613      	mov	r3, r2
 800465c:	803b      	strh	r3, [r7, #0]
  uint32_t i = 0, j = 0;
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]
 8004662:	2300      	movs	r3, #0
 8004664:	613b      	str	r3, [r7, #16]
  uint8_t bit = 0;
 8004666:	2300      	movs	r3, #0
 8004668:	737b      	strb	r3, [r7, #13]
  uint16_t index = 0;
 800466a:	2300      	movs	r3, #0
 800466c:	81fb      	strh	r3, [r7, #14]

  for(i = 0; i < height; i++)
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e038      	b.n	80046e6 <LCD_DrawIcon+0xa6>
  {
    for (j = 0; j < width; j++)
 8004674:	2300      	movs	r3, #0
 8004676:	613b      	str	r3, [r7, #16]
 8004678:	e02e      	b.n	80046d8 <LCD_DrawIcon+0x98>
    {
      bit = (j % 8);
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	737b      	strb	r3, [r7, #13]
      if ((pIcon[index] << bit) & (0x80))
 8004684:	89fb      	ldrh	r3, [r7, #14]
 8004686:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004688:	4413      	add	r3, r2
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	461a      	mov	r2, r3
 800468e:	7b7b      	ldrb	r3, [r7, #13]
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <LCD_DrawIcon+0x72>
      {
        BSP_LCD_WritePixel(0, (Xpos + j), Ypos + i, SSD1315_COLOR_BLACK);
 800469c:	88fa      	ldrh	r2, [r7, #6]
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	18d1      	adds	r1, r2, r3
 80046a2:	88ba      	ldrh	r2, [r7, #4]
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	441a      	add	r2, r3
 80046a8:	2300      	movs	r3, #0
 80046aa:	2000      	movs	r0, #0
 80046ac:	f001 ff88 	bl	80065c0 <BSP_LCD_WritePixel>
 80046b0:	e009      	b.n	80046c6 <LCD_DrawIcon+0x86>
      }
      else
      {
        BSP_LCD_WritePixel(0, (Xpos + j), Ypos + i, SSD1315_COLOR_WHITE);
 80046b2:	88fa      	ldrh	r2, [r7, #6]
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	18d1      	adds	r1, r2, r3
 80046b8:	88ba      	ldrh	r2, [r7, #4]
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	441a      	add	r2, r3
 80046be:	23ff      	movs	r3, #255	@ 0xff
 80046c0:	2000      	movs	r0, #0
 80046c2:	f001 ff7d 	bl	80065c0 <BSP_LCD_WritePixel>
      }
      if (bit == 7)
 80046c6:	7b7b      	ldrb	r3, [r7, #13]
 80046c8:	2b07      	cmp	r3, #7
 80046ca:	d102      	bne.n	80046d2 <LCD_DrawIcon+0x92>
      {
        index++;
 80046cc:	89fb      	ldrh	r3, [r7, #14]
 80046ce:	3301      	adds	r3, #1
 80046d0:	81fb      	strh	r3, [r7, #14]
    for (j = 0; j < width; j++)
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3301      	adds	r3, #1
 80046d6:	613b      	str	r3, [r7, #16]
 80046d8:	887b      	ldrh	r3, [r7, #2]
 80046da:	693a      	ldr	r2, [r7, #16]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d3cc      	bcc.n	800467a <LCD_DrawIcon+0x3a>
  for(i = 0; i < height; i++)
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	3301      	adds	r3, #1
 80046e4:	617b      	str	r3, [r7, #20]
 80046e6:	883b      	ldrh	r3, [r7, #0]
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d3c2      	bcc.n	8004674 <LCD_DrawIcon+0x34>
      }
    }
  }
}
 80046ee:	bf00      	nop
 80046f0:	bf00      	nop
 80046f2:	371c      	adds	r7, #28
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd90      	pop	{r4, r7, pc}

080046f8 <LL_PWR_EnableBootC2>:
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 80046fc:	4b05      	ldr	r3, [pc, #20]	@ (8004714 <LL_PWR_EnableBootC2+0x1c>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	4a04      	ldr	r2, [pc, #16]	@ (8004714 <LL_PWR_EnableBootC2+0x1c>)
 8004702:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004706:	60d3      	str	r3, [r2, #12]
}
 8004708:	bf00      	nop
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	58000400 	.word	0x58000400

08004718 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8004720:	4b06      	ldr	r3, [pc, #24]	@ (800473c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004722:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004726:	4905      	ldr	r1, [pc, #20]	@ (800473c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4313      	orrs	r3, r2
 800472c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr
 800473c:	58000800 	.word	0x58000800

08004740 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004748:	4b05      	ldr	r3, [pc, #20]	@ (8004760 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800474a:	6a1a      	ldr	r2, [r3, #32]
 800474c:	4904      	ldr	r1, [pc, #16]	@ (8004760 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4313      	orrs	r3, r2
 8004752:	620b      	str	r3, [r1, #32]
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	58000800 	.word	0x58000800

08004764 <LL_AHB3_GRP1_EnableClock>:
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800476c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004770:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004772:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4313      	orrs	r3, r2
 800477a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800477c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004780:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4013      	ands	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004788:	68fb      	ldr	r3, [r7, #12]
}
 800478a:	bf00      	nop
 800478c:	3714      	adds	r7, #20
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004796:	b480      	push	{r7}
 8004798:	b085      	sub	sp, #20
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800479e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047a2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80047a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80047b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80047b6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4013      	ands	r3, r2
 80047be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80047c0:	68fb      	ldr	r3, [r7, #12]
}
 80047c2:	bf00      	nop
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b083      	sub	sp, #12
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	601a      	str	r2, [r3, #0]
}
 80047e2:	bf00      	nop
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b083      	sub	sp, #12
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f043 0201 	orr.w	r2, r3, #1
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	601a      	str	r2, [r3, #0]
}
 8004802:	bf00      	nop
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
 8004816:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	041b      	lsls	r3, r3, #16
 8004820:	43db      	mvns	r3, r3
 8004822:	401a      	ands	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	605a      	str	r2, [r3, #4]
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	041b      	lsls	r3, r3, #16
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	605a      	str	r2, [r3, #4]
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	43db      	mvns	r3, r3
 800486a:	401a      	ands	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	605a      	str	r2, [r3, #4]
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	609a      	str	r2, [r3, #8]
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr

08004898 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	041a      	lsls	r2, r3, #16
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	609a      	str	r2, [r3, #8]
}
 80048aa:	bf00      	nop
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80048b6:	b480      	push	{r7}
 80048b8:	b083      	sub	sp, #12
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
 80048be:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68da      	ldr	r2, [r3, #12]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	4013      	ands	r3, r2
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d101      	bne.n	80048d2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 80048ce:	2301      	movs	r3, #1
 80048d0:	e000      	b.n	80048d4 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69da      	ldr	r2, [r3, #28]
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	4013      	ands	r3, r2
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d101      	bne.n	80048fc <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 80048f8:	2301      	movs	r3, #1
 80048fa:	e000      	b.n	80048fe <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8004910:	2102      	movs	r1, #2
 8004912:	4818      	ldr	r0, [pc, #96]	@ (8004974 <HW_IPCC_Rx_Handler+0x68>)
 8004914:	f7ff ffe4 	bl	80048e0 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d008      	beq.n	8004930 <HW_IPCC_Rx_Handler+0x24>
 800491e:	4b15      	ldr	r3, [pc, #84]	@ (8004974 <HW_IPCC_Rx_Handler+0x68>)
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d102      	bne.n	8004930 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800492a:	f000 f925 	bl	8004b78 <HW_IPCC_SYS_EvtHandler>
 800492e:	e01e      	b.n	800496e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8004930:	2101      	movs	r1, #1
 8004932:	4810      	ldr	r0, [pc, #64]	@ (8004974 <HW_IPCC_Rx_Handler+0x68>)
 8004934:	f7ff ffd4 	bl	80048e0 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d008      	beq.n	8004950 <HW_IPCC_Rx_Handler+0x44>
 800493e:	4b0d      	ldr	r3, [pc, #52]	@ (8004974 <HW_IPCC_Rx_Handler+0x68>)
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d102      	bne.n	8004950 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800494a:	f000 f899 	bl	8004a80 <HW_IPCC_BLE_EvtHandler>
 800494e:	e00e      	b.n	800496e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8004950:	2108      	movs	r1, #8
 8004952:	4808      	ldr	r0, [pc, #32]	@ (8004974 <HW_IPCC_Rx_Handler+0x68>)
 8004954:	f7ff ffc4 	bl	80048e0 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d008      	beq.n	8004970 <HW_IPCC_Rx_Handler+0x64>
 800495e:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <HW_IPCC_Rx_Handler+0x68>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	2b00      	cmp	r3, #0
 8004968:	d102      	bne.n	8004970 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800496a:	f000 f97d 	bl	8004c68 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800496e:	bf00      	nop
 8004970:	bf00      	nop
}
 8004972:	bd80      	pop	{r7, pc}
 8004974:	58000c00 	.word	0x58000c00

08004978 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800497c:	2102      	movs	r1, #2
 800497e:	4818      	ldr	r0, [pc, #96]	@ (80049e0 <HW_IPCC_Tx_Handler+0x68>)
 8004980:	f7ff ff99 	bl	80048b6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d108      	bne.n	800499c <HW_IPCC_Tx_Handler+0x24>
 800498a:	4b15      	ldr	r3, [pc, #84]	@ (80049e0 <HW_IPCC_Tx_Handler+0x68>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d102      	bne.n	800499c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8004996:	f000 f8d3 	bl	8004b40 <HW_IPCC_SYS_CmdEvtHandler>
 800499a:	e01e      	b.n	80049da <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800499c:	2108      	movs	r1, #8
 800499e:	4810      	ldr	r0, [pc, #64]	@ (80049e0 <HW_IPCC_Tx_Handler+0x68>)
 80049a0:	f7ff ff89 	bl	80048b6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d108      	bne.n	80049bc <HW_IPCC_Tx_Handler+0x44>
 80049aa:	4b0d      	ldr	r3, [pc, #52]	@ (80049e0 <HW_IPCC_Tx_Handler+0x68>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d102      	bne.n	80049bc <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 80049b6:	f000 f919 	bl	8004bec <HW_IPCC_MM_FreeBufHandler>
 80049ba:	e00e      	b.n	80049da <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80049bc:	2120      	movs	r1, #32
 80049be:	4808      	ldr	r0, [pc, #32]	@ (80049e0 <HW_IPCC_Tx_Handler+0x68>)
 80049c0:	f7ff ff79 	bl	80048b6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d108      	bne.n	80049dc <HW_IPCC_Tx_Handler+0x64>
 80049ca:	4b05      	ldr	r3, [pc, #20]	@ (80049e0 <HW_IPCC_Tx_Handler+0x68>)
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d102      	bne.n	80049dc <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 80049d6:	f000 f85f 	bl	8004a98 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 80049da:	bf00      	nop
 80049dc:	bf00      	nop
}
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	58000c00 	.word	0x58000c00

080049e4 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 80049e8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80049ec:	f7ff fed3 	bl	8004796 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 80049f0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80049f4:	f7ff fea4 	bl	8004740 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 80049f8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80049fc:	f7ff fe8c 	bl	8004718 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8004a00:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8004a02:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8004a04:	f7ff fe78 	bl	80046f8 <LL_PWR_EnableBootC2>

  return;
 8004a08:	bf00      	nop
}
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8004a10:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8004a14:	f7ff fea6 	bl	8004764 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8004a18:	4806      	ldr	r0, [pc, #24]	@ (8004a34 <HW_IPCC_Init+0x28>)
 8004a1a:	f7ff fee8 	bl	80047ee <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8004a1e:	4805      	ldr	r0, [pc, #20]	@ (8004a34 <HW_IPCC_Init+0x28>)
 8004a20:	f7ff fed5 	bl	80047ce <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8004a24:	202c      	movs	r0, #44	@ 0x2c
 8004a26:	f002 f990 	bl	8006d4a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8004a2a:	202d      	movs	r0, #45	@ 0x2d
 8004a2c:	f002 f98d 	bl	8006d4a <HAL_NVIC_EnableIRQ>

  return;
 8004a30:	bf00      	nop
}
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	58000c00 	.word	0x58000c00

08004a38 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a3e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a42:	607b      	str	r3, [r7, #4]
  return(result);
 8004a44:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004a46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004a48:	b672      	cpsid	i
}
 8004a4a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	4806      	ldr	r0, [pc, #24]	@ (8004a68 <HW_IPCC_BLE_Init+0x30>)
 8004a50:	f7ff ff02 	bl	8004858 <LL_C1_IPCC_EnableReceiveChannel>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f383 8810 	msr	PRIMASK, r3
}
 8004a5e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004a60:	bf00      	nop
}
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	58000c00 	.word	0x58000c00

08004a6c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8004a70:	2101      	movs	r1, #1
 8004a72:	4802      	ldr	r0, [pc, #8]	@ (8004a7c <HW_IPCC_BLE_SendCmd+0x10>)
 8004a74:	f7ff ff10 	bl	8004898 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8004a78:	bf00      	nop
}
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	58000c00 	.word	0x58000c00

08004a80 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8004a84:	f00a ff26 	bl	800f8d4 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8004a88:	2101      	movs	r1, #1
 8004a8a:	4802      	ldr	r0, [pc, #8]	@ (8004a94 <HW_IPCC_BLE_EvtHandler+0x14>)
 8004a8c:	f7ff fef6 	bl	800487c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8004a90:	bf00      	nop
}
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	58000c00 	.word	0x58000c00

08004a98 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a9e:	f3ef 8310 	mrs	r3, PRIMASK
 8004aa2:	607b      	str	r3, [r7, #4]
  return(result);
 8004aa4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004aa6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004aa8:	b672      	cpsid	i
}
 8004aaa:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8004aac:	2120      	movs	r1, #32
 8004aae:	4807      	ldr	r0, [pc, #28]	@ (8004acc <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8004ab0:	f7ff fec0 	bl	8004834 <LL_C1_IPCC_DisableTransmitChannel>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f383 8810 	msr	PRIMASK, r3
}
 8004abe:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8004ac0:	f00a ff38 	bl	800f934 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8004ac4:	bf00      	nop
}
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	58000c00 	.word	0x58000c00

08004ad0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ad6:	f3ef 8310 	mrs	r3, PRIMASK
 8004ada:	607b      	str	r3, [r7, #4]
  return(result);
 8004adc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004ade:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004ae0:	b672      	cpsid	i
}
 8004ae2:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8004ae4:	2102      	movs	r1, #2
 8004ae6:	4806      	ldr	r0, [pc, #24]	@ (8004b00 <HW_IPCC_SYS_Init+0x30>)
 8004ae8:	f7ff feb6 	bl	8004858 <LL_C1_IPCC_EnableReceiveChannel>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f383 8810 	msr	PRIMASK, r3
}
 8004af6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004af8:	bf00      	nop
}
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	58000c00 	.word	0x58000c00

08004b04 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004b0a:	2102      	movs	r1, #2
 8004b0c:	480b      	ldr	r0, [pc, #44]	@ (8004b3c <HW_IPCC_SYS_SendCmd+0x38>)
 8004b0e:	f7ff fec3 	bl	8004898 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b12:	f3ef 8310 	mrs	r3, PRIMASK
 8004b16:	607b      	str	r3, [r7, #4]
  return(result);
 8004b18:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004b1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b1c:	b672      	cpsid	i
}
 8004b1e:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004b20:	2102      	movs	r1, #2
 8004b22:	4806      	ldr	r0, [pc, #24]	@ (8004b3c <HW_IPCC_SYS_SendCmd+0x38>)
 8004b24:	f7ff fe73 	bl	800480e <LL_C1_IPCC_EnableTransmitChannel>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	f383 8810 	msr	PRIMASK, r3
}
 8004b32:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004b34:	bf00      	nop
}
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	58000c00 	.word	0x58000c00

08004b40 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b46:	f3ef 8310 	mrs	r3, PRIMASK
 8004b4a:	607b      	str	r3, [r7, #4]
  return(result);
 8004b4c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004b4e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b50:	b672      	cpsid	i
}
 8004b52:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004b54:	2102      	movs	r1, #2
 8004b56:	4807      	ldr	r0, [pc, #28]	@ (8004b74 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8004b58:	f7ff fe6c 	bl	8004834 <LL_C1_IPCC_DisableTransmitChannel>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	f383 8810 	msr	PRIMASK, r3
}
 8004b66:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8004b68:	f00a ff38 	bl	800f9dc <HW_IPCC_SYS_CmdEvtNot>

  return;
 8004b6c:	bf00      	nop
}
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	58000c00 	.word	0x58000c00

08004b78 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8004b7c:	f00a ff44 	bl	800fa08 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8004b80:	2102      	movs	r1, #2
 8004b82:	4802      	ldr	r0, [pc, #8]	@ (8004b8c <HW_IPCC_SYS_EvtHandler+0x14>)
 8004b84:	f7ff fe7a 	bl	800487c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8004b88:	bf00      	nop
}
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	58000c00 	.word	0x58000c00

08004b90 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8004b98:	2108      	movs	r1, #8
 8004b9a:	4812      	ldr	r0, [pc, #72]	@ (8004be4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8004b9c:	f7ff fe8b 	bl	80048b6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d013      	beq.n	8004bce <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8004ba6:	4a10      	ldr	r2, [pc, #64]	@ (8004be8 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bac:	f3ef 8310 	mrs	r3, PRIMASK
 8004bb0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8004bb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8004bb6:	b672      	cpsid	i
}
 8004bb8:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004bba:	2108      	movs	r1, #8
 8004bbc:	4809      	ldr	r0, [pc, #36]	@ (8004be4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8004bbe:	f7ff fe26 	bl	800480e <LL_C1_IPCC_EnableTransmitChannel>
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	f383 8810 	msr	PRIMASK, r3
}
 8004bcc:	e005      	b.n	8004bda <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004bd2:	2108      	movs	r1, #8
 8004bd4:	4803      	ldr	r0, [pc, #12]	@ (8004be4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8004bd6:	f7ff fe5f 	bl	8004898 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8004bda:	bf00      	nop
}
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	58000c00 	.word	0x58000c00
 8004be8:	200006a4 	.word	0x200006a4

08004bec <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bf2:	f3ef 8310 	mrs	r3, PRIMASK
 8004bf6:	607b      	str	r3, [r7, #4]
  return(result);
 8004bf8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004bfa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004bfc:	b672      	cpsid	i
}
 8004bfe:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004c00:	2108      	movs	r1, #8
 8004c02:	480a      	ldr	r0, [pc, #40]	@ (8004c2c <HW_IPCC_MM_FreeBufHandler+0x40>)
 8004c04:	f7ff fe16 	bl	8004834 <LL_C1_IPCC_DisableTransmitChannel>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	f383 8810 	msr	PRIMASK, r3
}
 8004c12:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8004c14:	4b06      	ldr	r3, [pc, #24]	@ (8004c30 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004c1a:	2108      	movs	r1, #8
 8004c1c:	4803      	ldr	r0, [pc, #12]	@ (8004c2c <HW_IPCC_MM_FreeBufHandler+0x40>)
 8004c1e:	f7ff fe3b 	bl	8004898 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8004c22:	bf00      	nop
}
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	58000c00 	.word	0x58000c00
 8004c30:	200006a4 	.word	0x200006a4

08004c34 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8004c3e:	607b      	str	r3, [r7, #4]
  return(result);
 8004c40:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004c42:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c44:	b672      	cpsid	i
}
 8004c46:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8004c48:	2108      	movs	r1, #8
 8004c4a:	4806      	ldr	r0, [pc, #24]	@ (8004c64 <HW_IPCC_TRACES_Init+0x30>)
 8004c4c:	f7ff fe04 	bl	8004858 <LL_C1_IPCC_EnableReceiveChannel>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f383 8810 	msr	PRIMASK, r3
}
 8004c5a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004c5c:	bf00      	nop
}
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	58000c00 	.word	0x58000c00

08004c68 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8004c6c:	f00a ff74 	bl	800fb58 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8004c70:	2108      	movs	r1, #8
 8004c72:	4802      	ldr	r0, [pc, #8]	@ (8004c7c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8004c74:	f7ff fe02 	bl	800487c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8004c78:	bf00      	nop
}
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	58000c00 	.word	0x58000c00

08004c80 <SSD1315_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO structure pointer.
  * @retval Component status.
  */
int32_t SSD1315_RegisterBusIO(SSD1315_Object_t *pObj, SSD1315_IO_t *pIO)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d103      	bne.n	8004c98 <SSD1315_RegisterBusIO+0x18>
  {
    ret = SSD1315_ERROR;
 8004c90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	e01c      	b.n	8004cd2 <SSD1315_RegisterBusIO+0x52>
  }
  else
  {
    pObj->IO.Init           = pIO->Init;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit         = pIO->DeInit;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	605a      	str	r2, [r3, #4]
    pObj->IO.WriteReg       = pIO->WriteReg;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	609a      	str	r2, [r3, #8]
    pObj->IO.ReadReg        = pIO->ReadReg;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	60da      	str	r2, [r3, #12]
    pObj->IO.GetTick        = pIO->GetTick;
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	611a      	str	r2, [r3, #16]

    pObj->Ctx.ReadReg       = SSD1315_ReadRegWrap;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8004cf4 <SSD1315_RegisterBusIO+0x74>)
 8004cc4:	619a      	str	r2, [r3, #24]
    pObj->Ctx.WriteReg      = SSD1315_WriteRegWrap;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a0b      	ldr	r2, [pc, #44]	@ (8004cf8 <SSD1315_RegisterBusIO+0x78>)
 8004cca:	615a      	str	r2, [r3, #20]
    pObj->Ctx.handle    = pObj;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	61da      	str	r2, [r3, #28]
  }

  if (pObj->IO.Init != NULL)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d004      	beq.n	8004ce4 <SSD1315_RegisterBusIO+0x64>
  {
      ret = pObj->IO.Init();
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4798      	blx	r3
 8004ce0:	60f8      	str	r0, [r7, #12]
 8004ce2:	e002      	b.n	8004cea <SSD1315_RegisterBusIO+0x6a>
  }
  else
  {
     ret = SSD1315_ERROR;
 8004ce4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ce8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8004cea:	68fb      	ldr	r3, [r7, #12]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	08005b85 	.word	0x08005b85
 8004cf8:	08005bb3 	.word	0x08005bb3

08004cfc <SSD1315_Init>:
  * @param  ColorCoding RGB mode.
  * @param  Orientation Display orientation.
  * @retval Component status.
  */
int32_t SSD1315_Init(SSD1315_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
  int32_t ret = SSD1315_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	617b      	str	r3, [r7, #20]
  uint8_t data;

  if((pObj == NULL) || (Orientation > SSD1315_ORIENTATION_LANDSCAPE))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <SSD1315_Init+0x1c>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d003      	beq.n	8004d20 <SSD1315_Init+0x24>
  {
    ret = SSD1315_ERROR;
 8004d18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	e0ab      	b.n	8004e78 <SSD1315_Init+0x17c>
  }
  else
  {
    if (pObj->IsInitialized == 0)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f040 80a3 	bne.w	8004e72 <SSD1315_Init+0x176>
    {
      pObj->IsInitialized = 1;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2020 	strb.w	r2, [r3, #32]
	  pObj->Orientation = Orientation;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)SSD1315_IO_Delay(pObj, 100);
 8004d3a:	2164      	movs	r1, #100	@ 0x64
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f000 ff6b 	bl	8005c18 <SSD1315_IO_Delay>
      /* Driving ability setting */
      data = SSD1315_READWRITE_CMD;
 8004d42:	2380      	movs	r3, #128	@ 0x80
 8004d44:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f103 0014 	add.w	r0, r3, #20
 8004d4c:	f107 0213 	add.w	r2, r7, #19
 8004d50:	2301      	movs	r3, #1
 8004d52:	2101      	movs	r1, #1
 8004d54:	f000 ff7a 	bl	8005c4c <ssd1315_write_reg>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	617b      	str	r3, [r7, #20]
      data = SSD1315_CHARGE_PUMP_SETTING;
 8004d60:	238d      	movs	r3, #141	@ 0x8d
 8004d62:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f103 0014 	add.w	r0, r3, #20
 8004d6a:	f107 0213 	add.w	r2, r7, #19
 8004d6e:	2301      	movs	r3, #1
 8004d70:	2101      	movs	r1, #1
 8004d72:	f000 ff6b 	bl	8005c4c <ssd1315_write_reg>
 8004d76:	4602      	mov	r2, r0
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	617b      	str	r3, [r7, #20]
      data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 8004d7e:	2314      	movs	r3, #20
 8004d80:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f103 0014 	add.w	r0, r3, #20
 8004d88:	f107 0213 	add.w	r2, r7, #19
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	2101      	movs	r1, #1
 8004d90:	f000 ff5c 	bl	8005c4c <ssd1315_write_reg>
 8004d94:	4602      	mov	r2, r0
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	4413      	add	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]
      data = SSD1315_MEMORY_ADRESS_MODE;
 8004d9c:	2320      	movs	r3, #32
 8004d9e:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f103 0014 	add.w	r0, r3, #20
 8004da6:	f107 0213 	add.w	r2, r7, #19
 8004daa:	2301      	movs	r3, #1
 8004dac:	2101      	movs	r1, #1
 8004dae:	f000 ff4d 	bl	8005c4c <ssd1315_write_reg>
 8004db2:	4602      	mov	r2, r0
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	4413      	add	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]
      data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f103 0014 	add.w	r0, r3, #20
 8004dc4:	f107 0213 	add.w	r2, r7, #19
 8004dc8:	2301      	movs	r3, #1
 8004dca:	2101      	movs	r1, #1
 8004dcc:	f000 ff3e 	bl	8005c4c <ssd1315_write_reg>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_START_LINE_1;
 8004dd8:	2340      	movs	r3, #64	@ 0x40
 8004dda:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f103 0014 	add.w	r0, r3, #20
 8004de2:	f107 0213 	add.w	r2, r7, #19
 8004de6:	2301      	movs	r3, #1
 8004de8:	2101      	movs	r1, #1
 8004dea:	f000 ff2f 	bl	8005c4c <ssd1315_write_reg>
 8004dee:	4602      	mov	r2, r0
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	4413      	add	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]
      data = SSD1315_REMAPPED_MODE;
 8004df6:	23c8      	movs	r3, #200	@ 0xc8
 8004df8:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f103 0014 	add.w	r0, r3, #20
 8004e00:	f107 0213 	add.w	r2, r7, #19
 8004e04:	2301      	movs	r3, #1
 8004e06:	2101      	movs	r1, #1
 8004e08:	f000 ff20 	bl	8005c4c <ssd1315_write_reg>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	4413      	add	r3, r2
 8004e12:	617b      	str	r3, [r7, #20]
      data = SSD1315_CONTRAST_CONTROL;
 8004e14:	23a1      	movs	r3, #161	@ 0xa1
 8004e16:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f103 0014 	add.w	r0, r3, #20
 8004e1e:	f107 0213 	add.w	r2, r7, #19
 8004e22:	2301      	movs	r3, #1
 8004e24:	2101      	movs	r1, #1
 8004e26:	f000 ff11 	bl	8005c4c <ssd1315_write_reg>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	4413      	add	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_ON;
 8004e32:	23af      	movs	r3, #175	@ 0xaf
 8004e34:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f103 0014 	add.w	r0, r3, #20
 8004e3c:	f107 0213 	add.w	r2, r7, #19
 8004e40:	2301      	movs	r3, #1
 8004e42:	2101      	movs	r1, #1
 8004e44:	f000 ff02 	bl	8005c4c <ssd1315_write_reg>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	617b      	str	r3, [r7, #20]
      ssd1315_Clear(SSD1315_COLOR_BLACK); 
 8004e50:	2000      	movs	r0, #0
 8004e52:	f000 fec5 	bl	8005be0 <ssd1315_Clear>
      ret += ssd1315_write_reg(&pObj->Ctx, 1, PhysFrameBuffer,  SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f103 0014 	add.w	r0, r3, #20
 8004e5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e60:	4a0b      	ldr	r2, [pc, #44]	@ (8004e90 <SSD1315_Init+0x194>)
 8004e62:	2101      	movs	r1, #1
 8004e64:	f000 fef2 	bl	8005c4c <ssd1315_write_reg>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	e002      	b.n	8004e78 <SSD1315_Init+0x17c>
    }
    else
    {
      ret = SSD1315_ERROR;
 8004e72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e76:	617b      	str	r3, [r7, #20]
    }
  }
  if(ret != SSD1315_OK)
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d002      	beq.n	8004e84 <SSD1315_Init+0x188>
  {
    ret = SSD1315_ERROR;
 8004e7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e82:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8004e84:	697b      	ldr	r3, [r7, #20]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	200006b0 	.word	0x200006b0

08004e94 <SSD1315_DeInit>:
  * @brief  De-Initialize the ssd1315 LCD Component.
  * @param  pObj Component object.
  * @retval Component status.
  */
int32_t SSD1315_DeInit(SSD1315_Object_t *pObj)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized != 0U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00a      	beq.n	8004ec0 <SSD1315_DeInit+0x2c>
  {
    ret += SSD1315_DisplayOff(pObj);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f85e 	bl	8004f6c <SSD1315_DisplayOff>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 0;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2020 	strb.w	r2, [r3, #32]
  }

  if(ret != SSD1315_OK)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <SSD1315_DeInit+0x38>
  {
    ret = SSD1315_ERROR;
 8004ec6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004eca:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <SSD1315_ReadID>:
  * @param  pObj Component object.
  * @param  Id Component ID.
  * @retval The component status.
  */
int32_t SSD1315_ReadID(SSD1315_Object_t *pObj, uint32_t *Id)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b083      	sub	sp, #12
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
 8004ede:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Id;
  return SSD1315_ERROR;
 8004ee0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <SSD1315_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOn(SSD1315_Object_t *pObj)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  data = SSD1315_CHARGE_PUMP_SETTING;
 8004efc:	238d      	movs	r3, #141	@ 0x8d
 8004efe:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f103 0014 	add.w	r0, r3, #20
 8004f06:	f107 020b 	add.w	r2, r7, #11
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	f000 fe9d 	bl	8005c4c <ssd1315_write_reg>
 8004f12:	4602      	mov	r2, r0
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4413      	add	r3, r2
 8004f18:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 8004f1a:	2314      	movs	r3, #20
 8004f1c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f103 0014 	add.w	r0, r3, #20
 8004f24:	f107 020b 	add.w	r2, r7, #11
 8004f28:	2301      	movs	r3, #1
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	f000 fe8e 	bl	8005c4c <ssd1315_write_reg>
 8004f30:	4602      	mov	r2, r0
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	4413      	add	r3, r2
 8004f36:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_ON;
 8004f38:	23af      	movs	r3, #175	@ 0xaf
 8004f3a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f103 0014 	add.w	r0, r3, #20
 8004f42:	f107 020b 	add.w	r2, r7, #11
 8004f46:	2301      	movs	r3, #1
 8004f48:	2101      	movs	r1, #1
 8004f4a:	f000 fe7f 	bl	8005c4c <ssd1315_write_reg>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	4413      	add	r3, r2
 8004f54:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <SSD1315_DisplayOn+0x72>
  {
    ret = SSD1315_ERROR;
 8004f5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004f60:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8004f62:	68fb      	ldr	r3, [r7, #12]
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <SSD1315_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOff(SSD1315_Object_t *pObj)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  
  data = SSD1315_CHARGE_PUMP_SETTING;
 8004f78:	238d      	movs	r3, #141	@ 0x8d
 8004f7a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f103 0014 	add.w	r0, r3, #20
 8004f82:	f107 020b 	add.w	r2, r7, #11
 8004f86:	2301      	movs	r3, #1
 8004f88:	2101      	movs	r1, #1
 8004f8a:	f000 fe5f 	bl	8005c4c <ssd1315_write_reg>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4413      	add	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_1;
 8004f96:	2310      	movs	r3, #16
 8004f98:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f103 0014 	add.w	r0, r3, #20
 8004fa0:	f107 020b 	add.w	r2, r7, #11
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	f000 fe50 	bl	8005c4c <ssd1315_write_reg>
 8004fac:	4602      	mov	r2, r0
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_OFF;
 8004fb4:	23ae      	movs	r3, #174	@ 0xae
 8004fb6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f103 0014 	add.w	r0, r3, #20
 8004fbe:	f107 020b 	add.w	r2, r7, #11
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	f000 fe41 	bl	8005c4c <ssd1315_write_reg>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	4413      	add	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <SSD1315_DisplayOff+0x72>
  {
    ret = SSD1315_ERROR;
 8004fd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004fdc:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8004fde:	68fb      	ldr	r3, [r7, #12]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <SSD1315_SetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be set.
  * @retval Component status.
  */
int32_t SSD1315_SetBrightness(SSD1315_Object_t *pObj, uint32_t Brightness)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8004ff2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	370c      	adds	r7, #12
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <SSD1315_GetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be returned.
  * @retval Component status.
  */
int32_t SSD1315_GetBrightness(SSD1315_Object_t *pObj, uint32_t *Brightness)
{
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
 800500a:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 800500c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <SSD1315_SetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_SetOrientation(SSD1315_Object_t *pObj, uint32_t Orientation)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 8005026:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800502a:	4618      	mov	r0, r3
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr

08005036 <SSD1315_GetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_GetOrientation(SSD1315_Object_t *pObj, uint32_t *Orientation)
{
 8005036:	b480      	push	{r7}
 8005038:	b083      	sub	sp, #12
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
 800503e:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 8005040:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005044:	4618      	mov	r0, r3
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <SSD1315_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status.
  */
int32_t SSD1315_SetCursor(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 /* Feature not supported */
 (void)pObj;
 (void)Xpos;
 (void)Ypos;
 return SSD1315_ERROR;
 800505c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005060:	4618      	mov	r0, r3
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <SSD1315_Refresh>:
  * @param  pObj Component object.
  * @retval The component status.
  */

int32_t SSD1315_Refresh(SSD1315_Object_t *pObj)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK; 
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  data = SSD1315_DISPLAY_START_LINE_1;
 8005078:	2340      	movs	r3, #64	@ 0x40
 800507a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f103 0014 	add.w	r0, r3, #20
 8005082:	f107 020b 	add.w	r2, r7, #11
 8005086:	2301      	movs	r3, #1
 8005088:	2101      	movs	r1, #1
 800508a:	f000 fddf 	bl	8005c4c <ssd1315_write_reg>
 800508e:	4602      	mov	r2, r0
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4413      	add	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_COLUMN_ADRESS;
 8005096:	2321      	movs	r3, #33	@ 0x21
 8005098:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f103 0014 	add.w	r0, r3, #20
 80050a0:	f107 020b 	add.w	r2, r7, #11
 80050a4:	2301      	movs	r3, #1
 80050a6:	2101      	movs	r1, #1
 80050a8:	f000 fdd0 	bl	8005c4c <ssd1315_write_reg>
 80050ac:	4602      	mov	r2, r0
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	4413      	add	r3, r2
 80050b2:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 80050b4:	2300      	movs	r3, #0
 80050b6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f103 0014 	add.w	r0, r3, #20
 80050be:	f107 020b 	add.w	r2, r7, #11
 80050c2:	2301      	movs	r3, #1
 80050c4:	2101      	movs	r1, #1
 80050c6:	f000 fdc1 	bl	8005c4c <ssd1315_write_reg>
 80050ca:	4602      	mov	r2, r0
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4413      	add	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_64;
 80050d2:	237f      	movs	r3, #127	@ 0x7f
 80050d4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f103 0014 	add.w	r0, r3, #20
 80050dc:	f107 020b 	add.w	r2, r7, #11
 80050e0:	2301      	movs	r3, #1
 80050e2:	2101      	movs	r1, #1
 80050e4:	f000 fdb2 	bl	8005c4c <ssd1315_write_reg>
 80050e8:	4602      	mov	r2, r0
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	4413      	add	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_PAGE_ADRESS;
 80050f0:	2322      	movs	r3, #34	@ 0x22
 80050f2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f103 0014 	add.w	r0, r3, #20
 80050fa:	f107 020b 	add.w	r2, r7, #11
 80050fe:	2301      	movs	r3, #1
 8005100:	2101      	movs	r1, #1
 8005102:	f000 fda3 	bl	8005c4c <ssd1315_write_reg>
 8005106:	4602      	mov	r2, r0
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4413      	add	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800510e:	2300      	movs	r3, #0
 8005110:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f103 0014 	add.w	r0, r3, #20
 8005118:	f107 020b 	add.w	r2, r7, #11
 800511c:	2301      	movs	r3, #1
 800511e:	2101      	movs	r1, #1
 8005120:	f000 fd94 	bl	8005c4c <ssd1315_write_reg>
 8005124:	4602      	mov	r2, r0
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	4413      	add	r3, r2
 800512a:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS_15;
 800512c:	230f      	movs	r3, #15
 800512e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f103 0014 	add.w	r0, r3, #20
 8005136:	f107 020b 	add.w	r2, r7, #11
 800513a:	2301      	movs	r3, #1
 800513c:	2101      	movs	r1, #1
 800513e:	f000 fd85 	bl	8005c4c <ssd1315_write_reg>
 8005142:	4602      	mov	r2, r0
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4413      	add	r3, r2
 8005148:	60fb      	str	r3, [r7, #12]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,PhysFrameBuffer, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f103 0014 	add.w	r0, r3, #20
 8005150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005154:	4a09      	ldr	r2, [pc, #36]	@ (800517c <SSD1315_Refresh+0x110>)
 8005156:	2101      	movs	r1, #1
 8005158:	f000 fd78 	bl	8005c4c <ssd1315_write_reg>
 800515c:	4602      	mov	r2, r0
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	4413      	add	r3, r2
 8005162:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d002      	beq.n	8005170 <SSD1315_Refresh+0x104>
  {
    ret = SSD1315_ERROR;
 800516a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800516e:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005170:	68fb      	ldr	r3, [r7, #12]
}
 8005172:	4618      	mov	r0, r3
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	200006b0 	.word	0x200006b0

08005180 <SSD1315_DrawBitmap>:
  * @param  pBmp Bmp picture address.
  * @retval The component status.
  */

int32_t SSD1315_DrawBitmap(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b08e      	sub	sp, #56	@ 0x38
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
 800518c:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800518e:	2300      	movs	r3, #0
 8005190:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index = 0, size = 0;
 8005192:	2300      	movs	r3, #0
 8005194:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005196:	2300      	movs	r3, #0
 8005198:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0;
 800519a:	2300      	movs	r3, #0
 800519c:	623b      	str	r3, [r7, #32]
 800519e:	2300      	movs	r3, #0
 80051a0:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0, y  = 0, y0 = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61bb      	str	r3, [r7, #24]
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
 80051aa:	2300      	movs	r3, #0
 80051ac:	613b      	str	r3, [r7, #16]
  uint32_t XposBMP = 0, YposBMP  = 0;
 80051ae:	2300      	movs	r3, #0
 80051b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80051b2:	2300      	movs	r3, #0
 80051b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap size */
  size = pBmp[2] + (pBmp[3] << 8) + (pBmp[4] << 16)  + (pBmp[5] << 24);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	3302      	adds	r3, #2
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	461a      	mov	r2, r3
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	3303      	adds	r3, #3
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	021b      	lsls	r3, r3, #8
 80051c6:	441a      	add	r2, r3
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	3304      	adds	r3, #4
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	041b      	lsls	r3, r3, #16
 80051d0:	441a      	add	r2, r3
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	3305      	adds	r3, #5
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	061b      	lsls	r3, r3, #24
 80051da:	4413      	add	r3, r2
 80051dc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Get bitmap data address offset */
  index = pBmp[10] + (pBmp[11] << 8) + (pBmp[12] << 16)  + (pBmp[13] << 24);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	330a      	adds	r3, #10
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	461a      	mov	r2, r3
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	330b      	adds	r3, #11
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	021b      	lsls	r3, r3, #8
 80051ee:	441a      	add	r2, r3
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	330c      	adds	r3, #12
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	041b      	lsls	r3, r3, #16
 80051f8:	441a      	add	r2, r3
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	330d      	adds	r3, #13
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	061b      	lsls	r3, r3, #24
 8005202:	4413      	add	r3, r2
 8005204:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	3312      	adds	r3, #18
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	461a      	mov	r2, r3
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	3313      	adds	r3, #19
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	021b      	lsls	r3, r3, #8
 8005216:	441a      	add	r2, r3
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	3314      	adds	r3, #20
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	041b      	lsls	r3, r3, #16
 8005220:	441a      	add	r2, r3
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	3315      	adds	r3, #21
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	061b      	lsls	r3, r3, #24
 800522a:	4413      	add	r3, r2
 800522c:	61fb      	str	r3, [r7, #28]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	3316      	adds	r3, #22
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	461a      	mov	r2, r3
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	3317      	adds	r3, #23
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	021b      	lsls	r3, r3, #8
 800523e:	441a      	add	r2, r3
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	3318      	adds	r3, #24
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	041b      	lsls	r3, r3, #16
 8005248:	441a      	add	r2, r3
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	3319      	adds	r3, #25
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	061b      	lsls	r3, r3, #24
 8005252:	4413      	add	r3, r2
 8005254:	623b      	str	r3, [r7, #32]

  /* Size conversion */
  size = (size - index)/2;
 8005256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	085b      	lsrs	r3, r3, #1
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Apply offset to bypass header */
  pBmp += index;
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005264:	4413      	add	r3, r2
 8005266:	603b      	str	r3, [r7, #0]

  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d116      	bne.n	800529c <SSD1315_DrawBitmap+0x11c>
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	2b00      	cmp	r3, #0
 8005272:	bf0c      	ite	eq
 8005274:	2301      	moveq	r3, #1
 8005276:	2300      	movne	r3, #0
 8005278:	b2da      	uxtb	r2, r3
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005280:	bf0c      	ite	eq
 8005282:	2301      	moveq	r3, #1
 8005284:	2300      	movne	r3, #0
 8005286:	b2db      	uxtb	r3, r3
 8005288:	4013      	ands	r3, r2
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d005      	beq.n	800529c <SSD1315_DrawBitmap+0x11c>
  {
    memcpy(PhysFrameBuffer, pBmp, size);
 8005290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005292:	6839      	ldr	r1, [r7, #0]
 8005294:	4843      	ldr	r0, [pc, #268]	@ (80053a4 <SSD1315_DrawBitmap+0x224>)
 8005296:	f00c fa14 	bl	80116c2 <memcpy>
 800529a:	e078      	b.n	800538e <SSD1315_DrawBitmap+0x20e>
  }
  else
  {
    x=Xpos+width;
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	4413      	add	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
    y=Ypos+height;
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	4413      	add	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]
    y0 = Ypos;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	613b      	str	r3, [r7, #16]

    for(; Xpos < x; Xpos++, XposBMP++)
 80052b0:	e069      	b.n	8005386 <SSD1315_DrawBitmap+0x206>
    {
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	607b      	str	r3, [r7, #4]
 80052b6:	2300      	movs	r3, #0
 80052b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052ba:	e05a      	b.n	8005372 <SSD1315_DrawBitmap+0x1f2>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d121      	bne.n	800530a <SSD1315_DrawBitmap+0x18a>
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b07      	cmp	r3, #7
 80052ce:	d91c      	bls.n	800530a <SSD1315_DrawBitmap+0x18a>
 80052d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d2:	f003 0307 	and.w	r3, r3, #7
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d117      	bne.n	800530a <SSD1315_DrawBitmap+0x18a>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pBmp[XposBMP+((YposBMP/8)*width)];
 80052da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052dc:	08db      	lsrs	r3, r3, #3
 80052de:	69fa      	ldr	r2, [r7, #28]
 80052e0:	fb03 f202 	mul.w	r2, r3, r2
 80052e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e6:	4413      	add	r3, r2
 80052e8:	683a      	ldr	r2, [r7, #0]
 80052ea:	441a      	add	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	08db      	lsrs	r3, r3, #3
 80052f0:	01d9      	lsls	r1, r3, #7
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	440b      	add	r3, r1
 80052f6:	7811      	ldrb	r1, [r2, #0]
 80052f8:	4a2a      	ldr	r2, [pc, #168]	@ (80053a4 <SSD1315_DrawBitmap+0x224>)
 80052fa:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3307      	adds	r3, #7
 8005300:	607b      	str	r3, [r7, #4]
          YposBMP+=7;
 8005302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005304:	3307      	adds	r3, #7
 8005306:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005308:	e02d      	b.n	8005366 <SSD1315_DrawBitmap+0x1e6>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pBmp[XposBMP+((YposBMP/8)*width)]&(1<<(YposBMP%8))) != 0)
 800530a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530c:	08db      	lsrs	r3, r3, #3
 800530e:	69fa      	ldr	r2, [r7, #28]
 8005310:	fb03 f202 	mul.w	r2, r3, r2
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	4413      	add	r3, r2
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	4413      	add	r3, r2
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	461a      	mov	r2, r3
 8005320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005322:	f003 0307 	and.w	r3, r3, #7
 8005326:	fa42 f303 	asr.w	r3, r2, r3
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00c      	beq.n	800534c <SSD1315_DrawBitmap+0x1cc>
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 8005332:	23ff      	movs	r3, #255	@ 0xff
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	68b9      	ldr	r1, [r7, #8]
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f000 fa3d 	bl	80057b8 <SSD1315_SetPixel>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d010      	beq.n	8005366 <SSD1315_DrawBitmap+0x1e6>
              {
                ret = SSD1315_ERROR;
 8005344:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005348:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 800534a:	e016      	b.n	800537a <SSD1315_DrawBitmap+0x1fa>
              }
            }
            else
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 800534c:	2300      	movs	r3, #0
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 fa30 	bl	80057b8 <SSD1315_SetPixel>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <SSD1315_DrawBitmap+0x1e6>
                {
                  ret = SSD1315_ERROR;
 800535e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005362:	637b      	str	r3, [r7, #52]	@ 0x34
                  break;
 8005364:	e009      	b.n	800537a <SSD1315_DrawBitmap+0x1fa>
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	3301      	adds	r3, #1
 800536a:	607b      	str	r3, [r7, #4]
 800536c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536e:	3301      	adds	r3, #1
 8005370:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	429a      	cmp	r2, r3
 8005378:	d3a0      	bcc.n	80052bc <SSD1315_DrawBitmap+0x13c>
    for(; Xpos < x; Xpos++, XposBMP++)
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	3301      	adds	r3, #1
 800537e:	60bb      	str	r3, [r7, #8]
 8005380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005382:	3301      	adds	r3, #1
 8005384:	633b      	str	r3, [r7, #48]	@ 0x30
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	429a      	cmp	r2, r3
 800538c:	d391      	bcc.n	80052b2 <SSD1315_DrawBitmap+0x132>
            }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 800538e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005390:	2b00      	cmp	r3, #0
 8005392:	d002      	beq.n	800539a <SSD1315_DrawBitmap+0x21a>
   {
     ret = SSD1315_ERROR;
 8005394:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005398:	637b      	str	r3, [r7, #52]	@ 0x34
   }
  return ret;
 800539a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800539c:	4618      	mov	r0, r3
 800539e:	3738      	adds	r7, #56	@ 0x38
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	200006b0 	.word	0x200006b0

080053a8 <SSD1315_ShiftBitmap>:
  * @param  Yshift specifies number of pixel to shift on Y position.
  * @param  pbmp Bmp picture address in the internal Flash.
  * @retval The component status.
  */
int32_t SSD1315_ShiftBitmap(SSD1315_Object_t *pObj,uint16_t Xpos, uint16_t Ypos, int16_t Xshift, int16_t Yshift, uint8_t *pbmp)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b090      	sub	sp, #64	@ 0x40
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	4608      	mov	r0, r1
 80053b2:	4611      	mov	r1, r2
 80053b4:	461a      	mov	r2, r3
 80053b6:	4603      	mov	r3, r0
 80053b8:	817b      	strh	r3, [r7, #10]
 80053ba:	460b      	mov	r3, r1
 80053bc:	813b      	strh	r3, [r7, #8]
 80053be:	4613      	mov	r3, r2
 80053c0:	80fb      	strh	r3, [r7, #6]
  int32_t  ret = SSD1315_OK;
 80053c2:	2300      	movs	r3, #0
 80053c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t index = 0, size = 0;
 80053c6:	2300      	movs	r3, #0
 80053c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053ca:	2300      	movs	r3, #0
 80053cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0, original_width  = 0;
 80053ce:	2300      	movs	r3, #0
 80053d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053d2:	2300      	movs	r3, #0
 80053d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80053d6:	2300      	movs	r3, #0
 80053d8:	623b      	str	r3, [r7, #32]
  uint32_t x = 0, y  = 0, y0 = 0;
 80053da:	2300      	movs	r3, #0
 80053dc:	61fb      	str	r3, [r7, #28]
 80053de:	2300      	movs	r3, #0
 80053e0:	61bb      	str	r3, [r7, #24]
 80053e2:	2300      	movs	r3, #0
 80053e4:	617b      	str	r3, [r7, #20]
  uint32_t XposBMP = 0, YposBMP  = 0, original_YposBMP = 0;
 80053e6:	2300      	movs	r3, #0
 80053e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80053ea:	2300      	movs	r3, #0
 80053ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053ee:	2300      	movs	r3, #0
 80053f0:	613b      	str	r3, [r7, #16]
  
  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 80053f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053f4:	3302      	adds	r3, #2
 80053f6:	881b      	ldrh	r3, [r3, #0]
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	627b      	str	r3, [r7, #36]	@ 0x24
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 80053fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053fe:	3304      	adds	r3, #4
 8005400:	881b      	ldrh	r3, [r3, #0]
 8005402:	b29b      	uxth	r3, r3
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	461a      	mov	r2, r3
 8005408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540a:	4313      	orrs	r3, r2
 800540c:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 800540e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005410:	330a      	adds	r3, #10
 8005412:	881b      	ldrh	r3, [r3, #0]
 8005414:	b29b      	uxth	r3, r3
 8005416:	62bb      	str	r3, [r7, #40]	@ 0x28
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8005418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800541a:	330c      	adds	r3, #12
 800541c:	881b      	ldrh	r3, [r3, #0]
 800541e:	b29b      	uxth	r3, r3
 8005420:	041b      	lsls	r3, r3, #16
 8005422:	461a      	mov	r2, r3
 8005424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005426:	4313      	orrs	r3, r2
 8005428:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Read bitmap width */
  width = *(uint16_t *) (pbmp + 18);
 800542a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800542c:	3312      	adds	r3, #18
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	637b      	str	r3, [r7, #52]	@ 0x34
  width |= (*(uint16_t *) (pbmp + 20)) << 16;
 8005432:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005434:	3314      	adds	r3, #20
 8005436:	881b      	ldrh	r3, [r3, #0]
 8005438:	041b      	lsls	r3, r3, #16
 800543a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800543c:	4313      	orrs	r3, r2
 800543e:	637b      	str	r3, [r7, #52]	@ 0x34
  original_width = width;
 8005440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005442:	623b      	str	r3, [r7, #32]
  if( Xshift>=0)
 8005444:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005448:	2b00      	cmp	r3, #0
 800544a:	db09      	blt.n	8005460 <SSD1315_ShiftBitmap+0xb8>
  {
    Xpos = Xpos + Xshift;
 800544c:	88fa      	ldrh	r2, [r7, #6]
 800544e:	897b      	ldrh	r3, [r7, #10]
 8005450:	4413      	add	r3, r2
 8005452:	817b      	strh	r3, [r7, #10]
    width = width - Xshift;
 8005454:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005458:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	637b      	str	r3, [r7, #52]	@ 0x34
 800545e:	e008      	b.n	8005472 <SSD1315_ShiftBitmap+0xca>
  }
  else
  {
    width = width + Xshift;
 8005460:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005464:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005466:	4413      	add	r3, r2
 8005468:	637b      	str	r3, [r7, #52]	@ 0x34
    XposBMP = -Xshift;
 800546a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800546e:	425b      	negs	r3, r3
 8005470:	633b      	str	r3, [r7, #48]	@ 0x30
  }
  
  /* Read bitmap height */
  height = *(uint16_t *) (pbmp + 22);
 8005472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005474:	3316      	adds	r3, #22
 8005476:	881b      	ldrh	r3, [r3, #0]
 8005478:	63bb      	str	r3, [r7, #56]	@ 0x38
  height |= (*(uint16_t *) (pbmp + 24)) << 16;
 800547a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800547c:	3318      	adds	r3, #24
 800547e:	881b      	ldrh	r3, [r3, #0]
 8005480:	041b      	lsls	r3, r3, #16
 8005482:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005484:	4313      	orrs	r3, r2
 8005486:	63bb      	str	r3, [r7, #56]	@ 0x38
  if( Yshift>=0)
 8005488:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800548c:	2b00      	cmp	r3, #0
 800548e:	db0a      	blt.n	80054a6 <SSD1315_ShiftBitmap+0xfe>
  {
    height = height - Yshift;
 8005490:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8005494:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	63bb      	str	r3, [r7, #56]	@ 0x38
    Ypos = Ypos + Yshift;
 800549a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800549e:	893b      	ldrh	r3, [r7, #8]
 80054a0:	4413      	add	r3, r2
 80054a2:	813b      	strh	r3, [r7, #8]
 80054a4:	e008      	b.n	80054b8 <SSD1315_ShiftBitmap+0x110>
  }
  else
  {
    height = height + Yshift;
 80054a6:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80054aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80054ac:	4413      	add	r3, r2
 80054ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    YposBMP = -Yshift;
 80054b0:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80054b4:	425b      	negs	r3, r3
 80054b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  original_YposBMP = YposBMP;
 80054b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ba:	613b      	str	r3, [r7, #16]
  
  /* Size conversion */
  size = (size - index)/2;
 80054bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	085b      	lsrs	r3, r3, #1
 80054c4:	627b      	str	r3, [r7, #36]	@ 0x24
  size = size - ((Xshift*height/8)+(Yshift*width/8 ));
 80054c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80054cc:	fb02 f303 	mul.w	r3, r2, r3
 80054d0:	08da      	lsrs	r2, r3, #3
 80054d2:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 80054d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80054d8:	fb01 f303 	mul.w	r3, r1, r3
 80054dc:	08db      	lsrs	r3, r3, #3
 80054de:	4413      	add	r3, r2
 80054e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Apply offset to bypass header */
  pbmp += index;
 80054e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ea:	4413      	add	r3, r2
 80054ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 80054ee:	897b      	ldrh	r3, [r7, #10]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d116      	bne.n	8005522 <SSD1315_ShiftBitmap+0x17a>
 80054f4:	897b      	ldrh	r3, [r7, #10]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	bf0c      	ite	eq
 80054fa:	2301      	moveq	r3, #1
 80054fc:	2300      	movne	r3, #0
 80054fe:	b2da      	uxtb	r2, r3
 8005500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005506:	bf0c      	ite	eq
 8005508:	2301      	moveq	r3, #1
 800550a:	2300      	movne	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	4013      	ands	r3, r2
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d005      	beq.n	8005522 <SSD1315_ShiftBitmap+0x17a>
  {
    memcpy(PhysFrameBuffer, pbmp, size);
 8005516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005518:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800551a:	4845      	ldr	r0, [pc, #276]	@ (8005630 <SSD1315_ShiftBitmap+0x288>)
 800551c:	f00c f8d1 	bl	80116c2 <memcpy>
 8005520:	e07a      	b.n	8005618 <SSD1315_ShiftBitmap+0x270>
  }
  else
  {
    x=Xpos+width;
 8005522:	897b      	ldrh	r3, [r7, #10]
 8005524:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005526:	4413      	add	r3, r2
 8005528:	61fb      	str	r3, [r7, #28]
    y=Ypos+height;
 800552a:	893b      	ldrh	r3, [r7, #8]
 800552c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800552e:	4413      	add	r3, r2
 8005530:	61bb      	str	r3, [r7, #24]
    y0 = Ypos;
 8005532:	893b      	ldrh	r3, [r7, #8]
 8005534:	617b      	str	r3, [r7, #20]
    
    for(; Xpos < x; Xpos++, XposBMP++)
 8005536:	e06b      	b.n	8005610 <SSD1315_ShiftBitmap+0x268>
    {
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	813b      	strh	r3, [r7, #8]
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005540:	e05c      	b.n	80055fc <SSD1315_ShiftBitmap+0x254>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 8005542:	893b      	ldrh	r3, [r7, #8]
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	b29b      	uxth	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d122      	bne.n	8005594 <SSD1315_ShiftBitmap+0x1ec>
 800554e:	893b      	ldrh	r3, [r7, #8]
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b07      	cmp	r3, #7
 8005556:	d91d      	bls.n	8005594 <SSD1315_ShiftBitmap+0x1ec>
 8005558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	2b00      	cmp	r3, #0
 8005560:	d118      	bne.n	8005594 <SSD1315_ShiftBitmap+0x1ec>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pbmp[XposBMP+((YposBMP/8)*original_width)];
 8005562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005564:	08db      	lsrs	r3, r3, #3
 8005566:	6a3a      	ldr	r2, [r7, #32]
 8005568:	fb03 f202 	mul.w	r2, r3, r2
 800556c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556e:	4413      	add	r3, r2
 8005570:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005572:	441a      	add	r2, r3
 8005574:	8979      	ldrh	r1, [r7, #10]
 8005576:	893b      	ldrh	r3, [r7, #8]
 8005578:	08db      	lsrs	r3, r3, #3
 800557a:	b29b      	uxth	r3, r3
 800557c:	01db      	lsls	r3, r3, #7
 800557e:	440b      	add	r3, r1
 8005580:	7811      	ldrb	r1, [r2, #0]
 8005582:	4a2b      	ldr	r2, [pc, #172]	@ (8005630 <SSD1315_ShiftBitmap+0x288>)
 8005584:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 8005586:	893b      	ldrh	r3, [r7, #8]
 8005588:	3307      	adds	r3, #7
 800558a:	813b      	strh	r3, [r7, #8]
          YposBMP+=7;
 800558c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800558e:	3307      	adds	r3, #7
 8005590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005592:	e02d      	b.n	80055f0 <SSD1315_ShiftBitmap+0x248>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pbmp[XposBMP+((YposBMP/8)*original_width)]&(1<<(YposBMP%8))) != 0)
 8005594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005596:	08db      	lsrs	r3, r3, #3
 8005598:	6a3a      	ldr	r2, [r7, #32]
 800559a:	fb03 f202 	mul.w	r2, r3, r2
 800559e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a0:	4413      	add	r3, r2
 80055a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055a4:	4413      	add	r3, r2
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	461a      	mov	r2, r3
 80055aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ac:	f003 0307 	and.w	r3, r3, #7
 80055b0:	fa42 f303 	asr.w	r3, r2, r3
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00c      	beq.n	80055d6 <SSD1315_ShiftBitmap+0x22e>
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 80055bc:	8979      	ldrh	r1, [r7, #10]
 80055be:	893a      	ldrh	r2, [r7, #8]
 80055c0:	23ff      	movs	r3, #255	@ 0xff
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f8f8 	bl	80057b8 <SSD1315_SetPixel>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d010      	beq.n	80055f0 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 80055ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80055d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 80055d4:	e016      	b.n	8005604 <SSD1315_ShiftBitmap+0x25c>
            }
          }
          else
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 80055d6:	8979      	ldrh	r1, [r7, #10]
 80055d8:	893a      	ldrh	r2, [r7, #8]
 80055da:	2300      	movs	r3, #0
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f000 f8eb 	bl	80057b8 <SSD1315_SetPixel>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 80055e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80055ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 80055ee:	e009      	b.n	8005604 <SSD1315_ShiftBitmap+0x25c>
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 80055f0:	893b      	ldrh	r3, [r7, #8]
 80055f2:	3301      	adds	r3, #1
 80055f4:	813b      	strh	r3, [r7, #8]
 80055f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f8:	3301      	adds	r3, #1
 80055fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055fc:	893b      	ldrh	r3, [r7, #8]
 80055fe:	69ba      	ldr	r2, [r7, #24]
 8005600:	429a      	cmp	r2, r3
 8005602:	d89e      	bhi.n	8005542 <SSD1315_ShiftBitmap+0x19a>
    for(; Xpos < x; Xpos++, XposBMP++)
 8005604:	897b      	ldrh	r3, [r7, #10]
 8005606:	3301      	adds	r3, #1
 8005608:	817b      	strh	r3, [r7, #10]
 800560a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560c:	3301      	adds	r3, #1
 800560e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005610:	897b      	ldrh	r3, [r7, #10]
 8005612:	69fa      	ldr	r2, [r7, #28]
 8005614:	429a      	cmp	r2, r3
 8005616:	d88f      	bhi.n	8005538 <SSD1315_ShiftBitmap+0x190>
          }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 8005618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561a:	2b00      	cmp	r3, #0
 800561c:	d002      	beq.n	8005624 <SSD1315_ShiftBitmap+0x27c>
  {
    ret = SSD1315_ERROR;
 800561e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005622:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  return ret;
 8005624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005626:	4618      	mov	r0, r3
 8005628:	3740      	adds	r7, #64	@ 0x40
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	200006b0 	.word	0x200006b0

08005634 <SSD1315_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle height.
  * @retval The component status.
  */
int32_t SSD1315_FillRGBRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
 8005640:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8005642:	2300      	movs	r3, #0
 8005644:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8005646:	2300      	movs	r3, #0
 8005648:	61bb      	str	r3, [r7, #24]
 800564a:	e032      	b.n	80056b2 <SSD1315_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 800564c:	2300      	movs	r3, #0
 800564e:	617b      	str	r3, [r7, #20]
 8005650:	e028      	b.n	80056a4 <SSD1315_FillRGBRect+0x70>
    {
      color = *pData | (*(pData + 1) << 8) | (*(pData + 2) << 16) | (*(pData + 3) << 24);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	461a      	mov	r2, r3
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	3301      	adds	r3, #1
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	021b      	lsls	r3, r3, #8
 8005660:	431a      	orrs	r2, r3
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	3302      	adds	r3, #2
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	041b      	lsls	r3, r3, #16
 800566a:	431a      	orrs	r2, r3
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	3303      	adds	r3, #3
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	061b      	lsls	r3, r3, #24
 8005674:	4313      	orrs	r3, r2
 8005676:	613b      	str	r3, [r7, #16]
      if(SSD1315_SetPixel (pObj, Xpos + j, Ypos + i, color)!= SSD1315_OK)
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	18d1      	adds	r1, r2, r3
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	441a      	add	r2, r3
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	68f8      	ldr	r0, [r7, #12]
 8005688:	f000 f896 	bl	80057b8 <SSD1315_SetPixel>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <SSD1315_FillRGBRect+0x64>
      {
        ret = SSD1315_ERROR;
 8005692:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005696:	61fb      	str	r3, [r7, #28]
      }
      pData += 4;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	3304      	adds	r3, #4
 800569c:	603b      	str	r3, [r7, #0]
    for(j = 0; j < Width; j++)
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	3301      	adds	r3, #1
 80056a2:	617b      	str	r3, [r7, #20]
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d3d2      	bcc.n	8005652 <SSD1315_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	3301      	adds	r3, #1
 80056b0:	61bb      	str	r3, [r7, #24]
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d3c8      	bcc.n	800564c <SSD1315_FillRGBRect+0x18>
    }
  }

  return ret;
 80056ba:	69fb      	ldr	r3, [r7, #28]
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3720      	adds	r7, #32
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <SSD1315_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawHLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
 80056d0:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80056d2:	2300      	movs	r3, #0
 80056d4:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 80056d6:	2300      	movs	r3, #0
 80056d8:	613b      	str	r3, [r7, #16]

  /* Sent a complete horizontal line */
  for (i = Xpos; i < (Xpos+Length); i++)
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	613b      	str	r3, [r7, #16]
 80056de:	e008      	b.n	80056f2 <SSD1315_DrawHLine+0x2e>
  {
    SSD1315_SetPixel(pObj,i, Ypos, Color);
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	6939      	ldr	r1, [r7, #16]
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f000 f866 	bl	80057b8 <SSD1315_SetPixel>
  for (i = Xpos; i < (Xpos+Length); i++)
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	3301      	adds	r3, #1
 80056f0:	613b      	str	r3, [r7, #16]
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	4413      	add	r3, r2
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d3f0      	bcc.n	80056e0 <SSD1315_DrawHLine+0x1c>
  }
  if(ret != SSD1315_OK)
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d002      	beq.n	800570a <SSD1315_DrawHLine+0x46>
  {
    ret = SSD1315_ERROR;
 8005704:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005708:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800570a:	697b      	ldr	r3, [r7, #20]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <SSD1315_DrawVLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawVLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8005722:	2300      	movs	r3, #0
 8005724:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8005726:	2300      	movs	r3, #0
 8005728:	613b      	str	r3, [r7, #16]
  
  for (i = Ypos; i < (Ypos+Length); i++)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	613b      	str	r3, [r7, #16]
 800572e:	e008      	b.n	8005742 <SSD1315_DrawVLine+0x2e>
  {
    SSD1315_SetPixel(pObj,Xpos, i, Color);
 8005730:	6a3b      	ldr	r3, [r7, #32]
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	68f8      	ldr	r0, [r7, #12]
 8005738:	f000 f83e 	bl	80057b8 <SSD1315_SetPixel>
  for (i = Ypos; i < (Ypos+Length); i++)
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	3301      	adds	r3, #1
 8005740:	613b      	str	r3, [r7, #16]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	4413      	add	r3, r2
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	429a      	cmp	r2, r3
 800574c:	d3f0      	bcc.n	8005730 <SSD1315_DrawVLine+0x1c>
  }
  if(ret != SSD1315_OK)
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d002      	beq.n	800575a <SSD1315_DrawVLine+0x46>
  {
    ret = SSD1315_ERROR;
 8005754:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005758:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800575a:	697b      	ldr	r3, [r7, #20]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <SSD1315_FillRect>:
  * @param  Height Rectangle height.
  * @param  Color Draw color.
  * @retval Component status.
  */
int32_t SSD1315_FillRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b088      	sub	sp, #32
 8005768:	af02      	add	r7, sp, #8
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
 8005770:	603b      	str	r3, [r7, #0]
  int32_t ret = SSD1315_OK;
 8005772:	2300      	movs	r3, #0
 8005774:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for(i = 0U; i < Height; i++)
 8005776:	2300      	movs	r3, #0
 8005778:	613b      	str	r3, [r7, #16]
 800577a:	e013      	b.n	80057a4 <SSD1315_FillRect+0x40>
  {
    if (SSD1315_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != SSD1315_OK)
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	441a      	add	r2, r3
 8005782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005784:	9300      	str	r3, [sp, #0]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	68b9      	ldr	r1, [r7, #8]
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f7ff ff9a 	bl	80056c4 <SSD1315_DrawHLine>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <SSD1315_FillRect+0x3a>
    {
      ret = SSD1315_ERROR;
 8005796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800579a:	617b      	str	r3, [r7, #20]
      break;
 800579c:	e006      	b.n	80057ac <SSD1315_FillRect+0x48>
  for(i = 0U; i < Height; i++)
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	3301      	adds	r3, #1
 80057a2:	613b      	str	r3, [r7, #16]
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	6a3b      	ldr	r3, [r7, #32]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d3e7      	bcc.n	800577c <SSD1315_FillRect+0x18>
    }
  }

  return ret;
 80057ac:	697b      	ldr	r3, [r7, #20]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3718      	adds	r7, #24
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
	...

080057b8 <SSD1315_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color.
  * @retval The component status.
  */
int32_t SSD1315_SetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b087      	sub	sp, #28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
 80057c4:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80057c6:	2300      	movs	r3, #0
 80057c8:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  /* Set color */
  if (Color == SSD1315_COLOR_WHITE)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2bff      	cmp	r3, #255	@ 0xff
 80057ce:	d117      	bne.n	8005800 <SSD1315_SetPixel+0x48>
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] |= 1 << (Ypos % 8);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	08db      	lsrs	r3, r3, #3
 80057d4:	01d9      	lsls	r1, r3, #7
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	440a      	add	r2, r1
 80057da:	491c      	ldr	r1, [pc, #112]	@ (800584c <SSD1315_SetPixel+0x94>)
 80057dc:	5c8a      	ldrb	r2, [r1, r2]
 80057de:	b251      	sxtb	r1, r2
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	f002 0207 	and.w	r2, r2, #7
 80057e6:	2001      	movs	r0, #1
 80057e8:	fa00 f202 	lsl.w	r2, r0, r2
 80057ec:	b252      	sxtb	r2, r2
 80057ee:	430a      	orrs	r2, r1
 80057f0:	b251      	sxtb	r1, r2
 80057f2:	01da      	lsls	r2, r3, #7
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	4413      	add	r3, r2
 80057f8:	b2c9      	uxtb	r1, r1
 80057fa:	4a14      	ldr	r2, [pc, #80]	@ (800584c <SSD1315_SetPixel+0x94>)
 80057fc:	54d1      	strb	r1, [r2, r3]
 80057fe:	e018      	b.n	8005832 <SSD1315_SetPixel+0x7a>
  }
  else
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] &= ~(1 << (Ypos % 8));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	08db      	lsrs	r3, r3, #3
 8005804:	01d9      	lsls	r1, r3, #7
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	440a      	add	r2, r1
 800580a:	4910      	ldr	r1, [pc, #64]	@ (800584c <SSD1315_SetPixel+0x94>)
 800580c:	5c8a      	ldrb	r2, [r1, r2]
 800580e:	b251      	sxtb	r1, r2
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	f002 0207 	and.w	r2, r2, #7
 8005816:	2001      	movs	r0, #1
 8005818:	fa00 f202 	lsl.w	r2, r0, r2
 800581c:	b252      	sxtb	r2, r2
 800581e:	43d2      	mvns	r2, r2
 8005820:	b252      	sxtb	r2, r2
 8005822:	400a      	ands	r2, r1
 8005824:	b251      	sxtb	r1, r2
 8005826:	01da      	lsls	r2, r3, #7
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	4413      	add	r3, r2
 800582c:	b2c9      	uxtb	r1, r1
 800582e:	4a07      	ldr	r2, [pc, #28]	@ (800584c <SSD1315_SetPixel+0x94>)
 8005830:	54d1      	strb	r1, [r2, r3]
  }
  if(ret != SSD1315_OK)
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <SSD1315_SetPixel+0x86>
  {
    ret = SSD1315_ERROR;
 8005838:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800583c:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800583e:	697b      	ldr	r3, [r7, #20]
}
 8005840:	4618      	mov	r0, r3
 8005842:	371c      	adds	r7, #28
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr
 800584c:	200006b0 	.word	0x200006b0

08005850 <SSD1315_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the LCD pixel color.
  * @retval The component status.
  */
int32_t SSD1315_GetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8005850:	b480      	push	{r7}
 8005852:	b087      	sub	sp, #28
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	607a      	str	r2, [r7, #4]
 800585c:	603b      	str	r3, [r7, #0]
   int32_t  ret = SSD1315_OK;
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  if ((Xpos >= SSD1315_LCD_PIXEL_WIDTH) || (Ypos >= SSD1315_LCD_PIXEL_HEIGHT)) 
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	2b7f      	cmp	r3, #127	@ 0x7f
 8005866:	d802      	bhi.n	800586e <SSD1315_GetPixel+0x1e>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b3f      	cmp	r3, #63	@ 0x3f
 800586c:	d903      	bls.n	8005876 <SSD1315_GetPixel+0x26>
  {
    *Color = 0;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2200      	movs	r2, #0
 8005872:	601a      	str	r2, [r3, #0]
 8005874:	e01c      	b.n	80058b0 <SSD1315_GetPixel+0x60>
  }
  else
  {
    *Color = PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] & (1 << Ypos%8);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	08db      	lsrs	r3, r3, #3
 800587a:	01da      	lsls	r2, r3, #7
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	4413      	add	r3, r2
 8005880:	4a0f      	ldr	r2, [pc, #60]	@ (80058c0 <SSD1315_GetPixel+0x70>)
 8005882:	5cd3      	ldrb	r3, [r2, r3]
 8005884:	4619      	mov	r1, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f003 0307 	and.w	r3, r3, #7
 800588c:	2201      	movs	r2, #1
 800588e:	fa02 f303 	lsl.w	r3, r2, r3
 8005892:	400b      	ands	r3, r1
 8005894:	461a      	mov	r2, r3
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	601a      	str	r2, [r3, #0]
    if (*Color != 0)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d003      	beq.n	80058aa <SSD1315_GetPixel+0x5a>
    {
      *Color = 1;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2201      	movs	r2, #1
 80058a6:	601a      	str	r2, [r3, #0]
 80058a8:	e002      	b.n	80058b0 <SSD1315_GetPixel+0x60>
    }
    else
    {
      *Color = 0;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	2200      	movs	r2, #0
 80058ae:	601a      	str	r2, [r3, #0]
    }
  }
  
  return ret;
 80058b0:	697b      	ldr	r3, [r7, #20]
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	371c      	adds	r7, #28
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	200006b0 	.word	0x200006b0

080058c4 <SSD1315_GetXSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Width.
  * @retval The component status.
  */
int32_t SSD1315_GetXSize(SSD1315_Object_t *pObj, uint32_t *XSize)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d103      	bne.n	80058e2 <SSD1315_GetXSize+0x1e>
  {
    *XSize = 128;
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2280      	movs	r2, #128	@ 0x80
 80058de:	601a      	str	r2, [r3, #0]
 80058e0:	e002      	b.n	80058e8 <SSD1315_GetXSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 80058e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80058e6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80058e8:	68fb      	ldr	r3, [r7, #12]
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <SSD1315_GetYSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Height.
  * @retval The component status.
  */
int32_t SSD1315_GetYSize(SSD1315_Object_t *pObj, uint32_t *YSize)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b085      	sub	sp, #20
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8005900:	2300      	movs	r3, #0
 8005902:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005908:	2b00      	cmp	r3, #0
 800590a:	d103      	bne.n	8005914 <SSD1315_GetYSize+0x1e>
  {
    *YSize = 64;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	2240      	movs	r2, #64	@ 0x40
 8005910:	601a      	str	r2, [r3, #0]
 8005912:	e002      	b.n	800591a <SSD1315_GetYSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8005914:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005918:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800591a:	68fb      	ldr	r3, [r7, #12]
}
 800591c:	4618      	mov	r0, r3
 800591e:	3714      	adds	r7, #20
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <SSD1315_SetPage>:
  * @param  pObj Component object.
  * @param  Page specifies the Page position (0-7).
  * @retval The component status.
  */
int32_t SSD1315_SetPage(SSD1315_Object_t *pObj, uint16_t Page)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	460b      	mov	r3, r1
 8005932:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8005934:	2300      	movs	r3, #0
 8005936:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Set Page position  */
  data = (SSD1315_SET_PAGE_START_ADRESS | Page);
 8005938:	887b      	ldrh	r3, [r7, #2]
 800593a:	b2db      	uxtb	r3, r3
 800593c:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8005940:	b2db      	uxtb	r3, r3
 8005942:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f103 0014 	add.w	r0, r3, #20
 800594a:	f107 020b 	add.w	r2, r7, #11
 800594e:	2301      	movs	r3, #1
 8005950:	2101      	movs	r1, #1
 8005952:	f000 f97b 	bl	8005c4c <ssd1315_write_reg>
 8005956:	4602      	mov	r2, r0
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	4413      	add	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <SSD1315_SetPage+0x42>
  {
    ret = SSD1315_ERROR;
 8005964:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005968:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800596a:	68fb      	ldr	r3, [r7, #12]
}
 800596c:	4618      	mov	r0, r3
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <SSD1315_SetColumn>:
  * @param  pObj Component object.
  * @param  Column specifies the Column position (0-127).
  * @retval The component status.
  */
int32_t SSD1315_SetColumn(SSD1315_Object_t *pObj, uint16_t Column)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	460b      	mov	r3, r1
 800597e:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8005980:	2300      	movs	r3, #0
 8005982:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  /* Set Column position  */

  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8005984:	2300      	movs	r3, #0
 8005986:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f103 0014 	add.w	r0, r3, #20
 800598e:	f107 020b 	add.w	r2, r7, #11
 8005992:	2301      	movs	r3, #1
 8005994:	2101      	movs	r1, #1
 8005996:	f000 f959 	bl	8005c4c <ssd1315_write_reg>
 800599a:	4602      	mov	r2, r0
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4413      	add	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]
  data = (SSD1315_LOWER_COLUMN_START_ADRESS | Column);
 80059a2:	887b      	ldrh	r3, [r7, #2]
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f103 0014 	add.w	r0, r3, #20
 80059ae:	f107 020b 	add.w	r2, r7, #11
 80059b2:	2301      	movs	r3, #1
 80059b4:	2101      	movs	r1, #1
 80059b6:	f000 f949 	bl	8005c4c <ssd1315_write_reg>
 80059ba:	4602      	mov	r2, r0
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	4413      	add	r3, r2
 80059c0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_32;
 80059c2:	231f      	movs	r3, #31
 80059c4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f103 0014 	add.w	r0, r3, #20
 80059cc:	f107 020b 	add.w	r2, r7, #11
 80059d0:	2301      	movs	r3, #1
 80059d2:	2101      	movs	r1, #1
 80059d4:	f000 f93a 	bl	8005c4c <ssd1315_write_reg>
 80059d8:	4602      	mov	r2, r0
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	4413      	add	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d002      	beq.n	80059ec <SSD1315_SetColumn+0x78>
  {
    ret = SSD1315_ERROR;
 80059e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80059ea:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80059ec:	68fb      	ldr	r3, [r7, #12]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <SSD1315_ScrollingSetup>:
            @arg  0..7
  * @param  Frequency SSD1315_SCROLL_FREQ_2FRAMES to SSD1315_SCROLL_FREQ_256FRAMES
  * @retval The component status.
  */
int32_t SSD1315_ScrollingSetup(SSD1315_Object_t *pObj, uint16_t ScrollMode, uint16_t StartPage, uint16_t EndPage, uint16_t Frequency)
{
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b086      	sub	sp, #24
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	60f8      	str	r0, [r7, #12]
 80059fe:	4608      	mov	r0, r1
 8005a00:	4611      	mov	r1, r2
 8005a02:	461a      	mov	r2, r3
 8005a04:	4603      	mov	r3, r0
 8005a06:	817b      	strh	r3, [r7, #10]
 8005a08:	460b      	mov	r3, r1
 8005a0a:	813b      	strh	r3, [r7, #8]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	80fb      	strh	r3, [r7, #6]
  int32_t ret = SSD1315_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	617b      	str	r3, [r7, #20]
  uint8_t data;

  /* Scrolling setup sequence */
  data = ScrollMode;                                     /* Right/Left Horizontal Scroll */
 8005a14:	897b      	ldrh	r3, [r7, #10]
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f103 0014 	add.w	r0, r3, #20
 8005a20:	f107 0213 	add.w	r2, r7, #19
 8005a24:	2301      	movs	r3, #1
 8005a26:	2101      	movs	r1, #1
 8005a28:	f000 f910 	bl	8005c4c <ssd1315_write_reg>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	4413      	add	r3, r2
 8005a32:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8005a34:	2300      	movs	r3, #0
 8005a36:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f103 0014 	add.w	r0, r3, #20
 8005a3e:	f107 0213 	add.w	r2, r7, #19
 8005a42:	2301      	movs	r3, #1
 8005a44:	2101      	movs	r1, #1
 8005a46:	f000 f901 	bl	8005c4c <ssd1315_write_reg>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	4413      	add	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]
  data = StartPage;                                      /* start page address*/
 8005a52:	893b      	ldrh	r3, [r7, #8]
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f103 0014 	add.w	r0, r3, #20
 8005a5e:	f107 0213 	add.w	r2, r7, #19
 8005a62:	2301      	movs	r3, #1
 8005a64:	2101      	movs	r1, #1
 8005a66:	f000 f8f1 	bl	8005c4c <ssd1315_write_reg>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	4413      	add	r3, r2
 8005a70:	617b      	str	r3, [r7, #20]
  data = Frequency;                                      /* Frequency*/
 8005a72:	8c3b      	ldrh	r3, [r7, #32]
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f103 0014 	add.w	r0, r3, #20
 8005a7e:	f107 0213 	add.w	r2, r7, #19
 8005a82:	2301      	movs	r3, #1
 8005a84:	2101      	movs	r1, #1
 8005a86:	f000 f8e1 	bl	8005c4c <ssd1315_write_reg>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	4413      	add	r3, r2
 8005a90:	617b      	str	r3, [r7, #20]
  data = EndPage;                                        /* End page address*/
 8005a92:	88fb      	ldrh	r3, [r7, #6]
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f103 0014 	add.w	r0, r3, #20
 8005a9e:	f107 0213 	add.w	r2, r7, #19
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	2101      	movs	r1, #1
 8005aa6:	f000 f8d1 	bl	8005c4c <ssd1315_write_reg>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	4413      	add	r3, r2
 8005ab0:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;           
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f103 0014 	add.w	r0, r3, #20
 8005abc:	f107 0213 	add.w	r2, r7, #19
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	2101      	movs	r1, #1
 8005ac4:	f000 f8c2 	bl	8005c4c <ssd1315_write_reg>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	4413      	add	r3, r2
 8005ace:	617b      	str	r3, [r7, #20]
  data = SSD1315_CONTRAST_CONTROL_2;
 8005ad0:	23ff      	movs	r3, #255	@ 0xff
 8005ad2:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f103 0014 	add.w	r0, r3, #20
 8005ada:	f107 0213 	add.w	r2, r7, #19
 8005ade:	2301      	movs	r3, #1
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	f000 f8b3 	bl	8005c4c <ssd1315_write_reg>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	4413      	add	r3, r2
 8005aec:	617b      	str	r3, [r7, #20]

  if (ret != SSD1315_OK)
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d002      	beq.n	8005afa <SSD1315_ScrollingSetup+0x104>
  {
    ret = SSD1315_ERROR;
 8005af4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005af8:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8005afa:	697b      	ldr	r3, [r7, #20]
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3718      	adds	r7, #24
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <SSD1315_ScrollingStart>:
  * @brief  Start Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStart(SSD1315_Object_t *pObj)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Start scrolling sequence */
  data = SSD1315_ACTIVATE_SCROLL;
 8005b10:	232f      	movs	r3, #47	@ 0x2f
 8005b12:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f103 0014 	add.w	r0, r3, #20
 8005b1a:	f107 020b 	add.w	r2, r7, #11
 8005b1e:	2301      	movs	r3, #1
 8005b20:	2101      	movs	r1, #1
 8005b22:	f000 f893 	bl	8005c4c <ssd1315_write_reg>
 8005b26:	4602      	mov	r2, r0
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d002      	beq.n	8005b3a <SSD1315_ScrollingStart+0x36>
  {
    ret = SSD1315_ERROR;
 8005b34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b38:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <SSD1315_ScrollingStop>:
  * @brief  Stop Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStop(SSD1315_Object_t *pObj)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Stop scrolling  sequence */
  data = SSD1315_DESACTIVATE_SCROLL;
 8005b50:	232e      	movs	r3, #46	@ 0x2e
 8005b52:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f103 0014 	add.w	r0, r3, #20
 8005b5a:	f107 020b 	add.w	r2, r7, #11
 8005b5e:	2301      	movs	r3, #1
 8005b60:	2101      	movs	r1, #1
 8005b62:	f000 f873 	bl	8005c4c <ssd1315_write_reg>
 8005b66:	4602      	mov	r2, r0
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <SSD1315_ScrollingStop+0x36>
  {
    ret = SSD1315_ERROR;
 8005b74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b78:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <SSD1315_ReadRegWrap>:
  * @param  pData The target register value to be red.
  * @param  Length Buffer size to be red.
  * @retval error status.
  */
static int32_t SSD1315_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	607a      	str	r2, [r7, #4]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	460b      	mov	r3, r1
 8005b92:	817b      	strh	r3, [r7, #10]
 8005b94:	4613      	mov	r3, r2
 8005b96:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData, Length);
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	893a      	ldrh	r2, [r7, #8]
 8005ba2:	8978      	ldrh	r0, [r7, #10]
 8005ba4:	6879      	ldr	r1, [r7, #4]
 8005ba6:	4798      	blx	r3
 8005ba8:	4603      	mov	r3, r0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3718      	adds	r7, #24
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <SSD1315_WriteRegWrap>:
  * @param  pData The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t SSD1315_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b086      	sub	sp, #24
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	60f8      	str	r0, [r7, #12]
 8005bba:	607a      	str	r2, [r7, #4]
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	817b      	strh	r3, [r7, #10]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	893a      	ldrh	r2, [r7, #8]
 8005bd0:	8978      	ldrh	r0, [r7, #10]
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	4798      	blx	r3
 8005bd6:	4603      	mov	r3, r0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <ssd1315_Clear>:
  * @brief  Clear Display screen.
  * @param  ColorCode the color use to clear the screen (SSD1315_COLOR_WHITE or SSD1315_COLOR_BLACK).
  * @retval None
  */
static void ssd1315_Clear(uint16_t ColorCode)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	4603      	mov	r3, r0
 8005be8:	80fb      	strh	r3, [r7, #6]
  /* Check color */
  if (ColorCode == SSD1315_COLOR_WHITE) 
 8005bea:	88fb      	ldrh	r3, [r7, #6]
 8005bec:	2bff      	cmp	r3, #255	@ 0xff
 8005bee:	d106      	bne.n	8005bfe <ssd1315_Clear+0x1e>
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_WHITE, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8005bf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005bf4:	21ff      	movs	r1, #255	@ 0xff
 8005bf6:	4807      	ldr	r0, [pc, #28]	@ (8005c14 <ssd1315_Clear+0x34>)
 8005bf8:	f00b fce4 	bl	80115c4 <memset>
  }
  else
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
  }
}
 8005bfc:	e005      	b.n	8005c0a <ssd1315_Clear+0x2a>
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8005bfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c02:	2100      	movs	r1, #0
 8005c04:	4803      	ldr	r0, [pc, #12]	@ (8005c14 <ssd1315_Clear+0x34>)
 8005c06:	f00b fcdd 	bl	80115c4 <memset>
}
 8005c0a:	bf00      	nop
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	200006b0 	.word	0x200006b0

08005c18 <SSD1315_IO_Delay>:
  * @brief  SSD1315 delay.
  * @param  Delay Delay in ms.
  * @retval Component error status.
  */
static int32_t SSD1315_IO_Delay(SSD1315_Object_t *pObj, uint32_t Delay)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	4798      	blx	r3
 8005c28:	4603      	mov	r3, r0
 8005c2a:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8005c2c:	bf00      	nop
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	4798      	blx	r3
 8005c34:	4603      	mov	r3, r0
 8005c36:	461a      	mov	r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d8f5      	bhi.n	8005c2e <SSD1315_IO_Delay+0x16>
  {
  }
  return SSD1315_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <ssd1315_write_reg>:
  * @param  uint8_t reg: register to write
  * @param  uint8_t* data: pointer to data to write in register reg
  *
*/
int32_t ssd1315_write_reg(ssd1315_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 8005c4c:	b590      	push	{r4, r7, lr}
 8005c4e:	b085      	sub	sp, #20
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	607a      	str	r2, [r7, #4]
 8005c56:	461a      	mov	r2, r3
 8005c58:	460b      	mov	r3, r1
 8005c5a:	817b      	strh	r3, [r7, #10]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681c      	ldr	r4, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6898      	ldr	r0, [r3, #8]
 8005c68:	893b      	ldrh	r3, [r7, #8]
 8005c6a:	8979      	ldrh	r1, [r7, #10]
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	47a0      	blx	r4
 8005c70:	4603      	mov	r3, r0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3714      	adds	r7, #20
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd90      	pop	{r4, r7, pc}

08005c7a <LL_AHB2_GRP1_EnableClock>:
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b085      	sub	sp, #20
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005c82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
}
 8005ca0:	bf00      	nop
 8005ca2:	3714      	adds	r7, #20
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <BSP_PWM_LED_IRQHandler>:
/**
  * @brief  BSP PWM LED interrupt handler.
  * @retval None
  */
void BSP_PWM_LED_IRQHandler(void)
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_FLAG(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 8005cb0:	4b07      	ldr	r3, [pc, #28]	@ (8005cd0 <BSP_PWM_LED_IRQHandler+0x24>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f06f 0201 	mvn.w	r2, #1
 8005cb8:	611a      	str	r2, [r3, #16]
  CycleCount++;
 8005cba:	4b06      	ldr	r3, [pc, #24]	@ (8005cd4 <BSP_PWM_LED_IRQHandler+0x28>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	4a04      	ldr	r2, [pc, #16]	@ (8005cd4 <BSP_PWM_LED_IRQHandler+0x28>)
 8005cc2:	6013      	str	r3, [r2, #0]
}
 8005cc4:	bf00      	nop
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	20000ac0 	.word	0x20000ac0
 8005cd4:	20000b0c 	.word	0x20000b0c

08005cd8 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b088      	sub	sp, #32
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	4603      	mov	r3, r0
 8005ce0:	460a      	mov	r2, r1
 8005ce2:	71fb      	strb	r3, [r7, #7]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8005ce8:	f107 030c 	add.w	r3, r7, #12
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]
 8005cf0:	605a      	str	r2, [r3, #4]
 8005cf2:	609a      	str	r2, [r3, #8]
 8005cf4:	60da      	str	r2, [r3, #12]
 8005cf6:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_USER1_EXTI_Callback, BUTTON_USER2_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USERx_IT_PRIORITY, BSP_BUTTON_USERx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_USER1_EXTI_LINE, BUTTON_USER2_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTON_USERx_GPIO_CLK_ENABLE(Button);
 8005cf8:	79fb      	ldrb	r3, [r7, #7]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d103      	bne.n	8005d06 <BSP_PB_Init+0x2e>
 8005cfe:	2004      	movs	r0, #4
 8005d00:	f7ff ffbb 	bl	8005c7a <LL_AHB2_GRP1_EnableClock>
 8005d04:	e005      	b.n	8005d12 <BSP_PB_Init+0x3a>
 8005d06:	79fb      	ldrb	r3, [r7, #7]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d102      	bne.n	8005d12 <BSP_PB_Init+0x3a>
 8005d0c:	2004      	movs	r0, #4
 8005d0e:	f7ff ffb4 	bl	8005c7a <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8005d12:	79fb      	ldrb	r3, [r7, #7]
 8005d14:	4a29      	ldr	r2, [pc, #164]	@ (8005dbc <BSP_PB_Init+0xe4>)
 8005d16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d1a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d20:	2302      	movs	r3, #2
 8005d22:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8005d24:	79bb      	ldrb	r3, [r7, #6]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10c      	bne.n	8005d44 <BSP_PB_Init+0x6c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8005d2e:	79fb      	ldrb	r3, [r7, #7]
 8005d30:	4a23      	ldr	r2, [pc, #140]	@ (8005dc0 <BSP_PB_Init+0xe8>)
 8005d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d36:	f107 020c 	add.w	r2, r7, #12
 8005d3a:	4611      	mov	r1, r2
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f001 fbcb 	bl	80074d8 <HAL_GPIO_Init>
 8005d42:	e035      	b.n	8005db0 <BSP_PB_Init+0xd8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8005d44:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8005d48:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8005d4a:	79fb      	ldrb	r3, [r7, #7]
 8005d4c:	4a1c      	ldr	r2, [pc, #112]	@ (8005dc0 <BSP_PB_Init+0xe8>)
 8005d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d52:	f107 020c 	add.w	r2, r7, #12
 8005d56:	4611      	mov	r1, r2
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f001 fbbd 	bl	80074d8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 8005d5e:	79fb      	ldrb	r3, [r7, #7]
 8005d60:	00db      	lsls	r3, r3, #3
 8005d62:	4a18      	ldr	r2, [pc, #96]	@ (8005dc4 <BSP_PB_Init+0xec>)
 8005d64:	441a      	add	r2, r3
 8005d66:	79fb      	ldrb	r3, [r7, #7]
 8005d68:	4917      	ldr	r1, [pc, #92]	@ (8005dc8 <BSP_PB_Init+0xf0>)
 8005d6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005d6e:	4619      	mov	r1, r3
 8005d70:	4610      	mov	r0, r2
 8005d72:	f001 fb7b 	bl	800746c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8005d76:	79fb      	ldrb	r3, [r7, #7]
 8005d78:	00db      	lsls	r3, r3, #3
 8005d7a:	4a12      	ldr	r2, [pc, #72]	@ (8005dc4 <BSP_PB_Init+0xec>)
 8005d7c:	1898      	adds	r0, r3, r2
 8005d7e:	79fb      	ldrb	r3, [r7, #7]
 8005d80:	4a12      	ldr	r2, [pc, #72]	@ (8005dcc <BSP_PB_Init+0xf4>)
 8005d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d86:	461a      	mov	r2, r3
 8005d88:	2100      	movs	r1, #0
 8005d8a:	f001 fb55 	bl	8007438 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8005d8e:	79fb      	ldrb	r3, [r7, #7]
 8005d90:	4a0f      	ldr	r2, [pc, #60]	@ (8005dd0 <BSP_PB_Init+0xf8>)
 8005d92:	56d0      	ldrsb	r0, [r2, r3]
 8005d94:	79fb      	ldrb	r3, [r7, #7]
 8005d96:	4a0f      	ldr	r2, [pc, #60]	@ (8005dd4 <BSP_PB_Init+0xfc>)
 8005d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	4619      	mov	r1, r3
 8005da0:	f000 ffb9 	bl	8006d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8005da4:	79fb      	ldrb	r3, [r7, #7]
 8005da6:	4a0a      	ldr	r2, [pc, #40]	@ (8005dd0 <BSP_PB_Init+0xf8>)
 8005da8:	56d3      	ldrsb	r3, [r2, r3]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 ffcd 	bl	8006d4a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3720      	adds	r7, #32
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	08015374 	.word	0x08015374
 8005dc0:	20000080 	.word	0x20000080
 8005dc4:	20000ab0 	.word	0x20000ab0
 8005dc8:	0801537c 	.word	0x0801537c
 8005dcc:	20000088 	.word	0x20000088
 8005dd0:	08015378 	.word	0x08015378
 8005dd4:	20000090 	.word	0x20000090

08005dd8 <BSP_PB_Callback>:
  *           @arg BUTTON_SW1
  *           @arg BUTTON_SW2
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	4603      	mov	r3, r0
 8005de0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8005de2:	bf00      	nop
 8005de4:	370c      	adds	r7, #12
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <BUTTON_USER1_EXTI_Callback>:
/**
  * @brief  BUTTON1 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER1_EXTI_Callback(void)
{
 8005dee:	b580      	push	{r7, lr}
 8005df0:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER1);
 8005df2:	2000      	movs	r0, #0
 8005df4:	f7ff fff0 	bl	8005dd8 <BSP_PB_Callback>
}
 8005df8:	bf00      	nop
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <BUTTON_USER2_EXTI_Callback>:
/**
  * @brief  BUTTON2 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER2_EXTI_Callback(void)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER2);
 8005e00:	2001      	movs	r0, #1
 8005e02:	f7ff ffe9 	bl	8005dd8 <BSP_PB_Callback>
}
 8005e06:	bf00      	nop
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <LL_AHB2_GRP1_EnableClock>:
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	b085      	sub	sp, #20
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005e12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005e22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
}
 8005e30:	bf00      	nop
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <LL_APB2_GRP1_EnableClock>:
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005e4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005e54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e58:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005e60:	68fb      	ldr	r3, [r7, #12]
}
 8005e62:	bf00      	nop
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
	...

08005e70 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8005e76:	2300      	movs	r3, #0
 8005e78:	607b      	str	r3, [r7, #4]

  hbus_spi1.Instance  = BUS_SPI1_INSTANCE;
 8005e7a:	4b11      	ldr	r3, [pc, #68]	@ (8005ec0 <BSP_SPI1_Init+0x50>)
 8005e7c:	4a11      	ldr	r2, [pc, #68]	@ (8005ec4 <BSP_SPI1_Init+0x54>)
 8005e7e:	601a      	str	r2, [r3, #0]

  if (HAL_SPI_GetState(&hbus_spi1) == HAL_SPI_STATE_RESET)
 8005e80:	480f      	ldr	r0, [pc, #60]	@ (8005ec0 <BSP_SPI1_Init+0x50>)
 8005e82:	f004 f9a1 	bl	800a1c8 <HAL_SPI_GetState>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d114      	bne.n	8005eb6 <BSP_SPI1_Init+0x46>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI1_MspInit(&hbus_spi1);
 8005e8c:	480c      	ldr	r0, [pc, #48]	@ (8005ec0 <BSP_SPI1_Init+0x50>)
 8005e8e:	f000 f89a 	bl	8005fc6 <SPI1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    /* Init the SPI */
    if (MX_SPI1_Init(&hbus_spi1, SPI_GetPrescaler( HAL_RCC_GetPCLK1Freq(), BUS_SPI1_BAUDRATE)) != HAL_OK)
 8005e92:	f002 ff11 	bl	8008cb8 <HAL_RCC_GetPCLK1Freq>
 8005e96:	4603      	mov	r3, r0
 8005e98:	490b      	ldr	r1, [pc, #44]	@ (8005ec8 <BSP_SPI1_Init+0x58>)
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 f8c4 	bl	8006028 <SPI_GetPrescaler>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4806      	ldr	r0, [pc, #24]	@ (8005ec0 <BSP_SPI1_Init+0x50>)
 8005ea6:	f000 f811 	bl	8005ecc <MX_SPI1_Init>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d002      	beq.n	8005eb6 <BSP_SPI1_Init+0x46>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8005eb0:	f06f 0307 	mvn.w	r3, #7
 8005eb4:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 8005eb6:	687b      	ldr	r3, [r7, #4]
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	20000b10 	.word	0x20000b10
 8005ec4:	40013000 	.word	0x40013000
 8005ec8:	00bebc20 	.word	0x00bebc20

08005ecc <MX_SPI1_Init>:
  * @param  phspi             SPI handler
  * @param  BaudratePrescaler prsecaler to set for SPI baudrate
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	73fb      	strb	r3, [r7, #15]

  phspi->Init.Mode              = SPI_MODE_MASTER;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005ee0:	605a      	str	r2, [r3, #4]
  phspi->Init.Direction         = SPI_DIRECTION_2LINES;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	609a      	str	r2, [r3, #8]
  phspi->Init.DataSize          = SPI_DATASIZE_8BIT;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005eee:	60da      	str	r2, [r3, #12]
  phspi->Init.CLKPolarity       = SPI_POLARITY_HIGH;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	611a      	str	r2, [r3, #16]
  phspi->Init.CLKPhase          = SPI_PHASE_1EDGE;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	615a      	str	r2, [r3, #20]
  phspi->Init.NSS               = SPI_NSS_SOFT;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f02:	619a      	str	r2, [r3, #24]
  phspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2210      	movs	r2, #16
 8005f08:	61da      	str	r2, [r3, #28]
  phspi->Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	621a      	str	r2, [r3, #32]
  phspi->Init.TIMode            = SPI_TIMODE_DISABLE;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	625a      	str	r2, [r3, #36]	@ 0x24
  phspi->Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	629a      	str	r2, [r3, #40]	@ 0x28
  phspi->Init.CRCPolynomial     = 7;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2207      	movs	r2, #7
 8005f20:	62da      	str	r2, [r3, #44]	@ 0x2c

  if(HAL_SPI_Init(phspi) != HAL_OK)
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f003 fd0e 	bl	8009944 <HAL_SPI_Init>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d001      	beq.n	8005f32 <MX_SPI1_Init+0x66>
  {
    ret = HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <BSP_SPI1_Send>:
  * @param  pData  Pointer to data buffer to send
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{  
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	460b      	mov	r3, r1
 8005f46:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	60fb      	str	r3, [r7, #12]
  
  if(HAL_SPI_Transmit(&hbus_spi1, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 8005f4c:	887a      	ldrh	r2, [r7, #2]
 8005f4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f52:	6879      	ldr	r1, [r7, #4]
 8005f54:	4806      	ldr	r0, [pc, #24]	@ (8005f70 <BSP_SPI1_Send+0x34>)
 8005f56:	f003 fda2 	bl	8009a9e <HAL_SPI_Transmit>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <BSP_SPI1_Send+0x28>
  {
    ret = BSP_ERROR_NONE;
 8005f60:	2300      	movs	r3, #0
 8005f62:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005f64:	68fb      	ldr	r3, [r7, #12]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	20000b10 	.word	0x20000b10

08005f74 <BSP_SPI1_Recv>:
  * @param  pData  Pointer to data buffer to receive
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b086      	sub	sp, #24
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005f80:	f06f 0305 	mvn.w	r3, #5
 8005f84:	60fb      	str	r3, [r7, #12]
  uint32_t tx_data = 0xFFFFFFFFU;
 8005f86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f8a:	60bb      	str	r3, [r7, #8]

  if(HAL_SPI_TransmitReceive(&hbus_spi1, (uint8_t*)&tx_data, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 8005f8c:	887b      	ldrh	r3, [r7, #2]
 8005f8e:	f107 0108 	add.w	r1, r7, #8
 8005f92:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005f96:	9200      	str	r2, [sp, #0]
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	4806      	ldr	r0, [pc, #24]	@ (8005fb4 <BSP_SPI1_Recv+0x40>)
 8005f9c:	f003 fef5 	bl	8009d8a <HAL_SPI_TransmitReceive>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <BSP_SPI1_Recv+0x36>
  {
    ret = BSP_ERROR_NONE;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005faa:	68fb      	ldr	r3, [r7, #12]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	20000b10 	.word	0x20000b10

08005fb8 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005fbc:	f000 fd40 	bl	8006a40 <HAL_GetTick>
 8005fc0:	4603      	mov	r3, r0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <SPI1_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void SPI1_MspInit(SPI_HandleTypeDef* hspi)
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b088      	sub	sp, #32
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  BUS_SPI1_CLOCK_ENABLE();
 8005fce:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005fd2:	f7ff ff33 	bl	8005e3c <LL_APB2_GRP1_EnableClock>

  /* enable SPIx gpio clock */
  BUS_SPI1_GPIO_CLKA_ENABLE();
 8005fd6:	2001      	movs	r0, #1
 8005fd8:	f7ff ff17 	bl	8005e0a <LL_AHB2_GRP1_EnableClock>

  /* configure SPIx SCK, MOSI */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 8005fdc:	2380      	movs	r3, #128	@ 0x80
 8005fde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 8005fec:	2305      	movs	r3, #5
 8005fee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 8005ff0:	f107 030c 	add.w	r3, r7, #12
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ffa:	f001 fa6d 	bl	80074d8 <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pin       = BUS_SPI1_SCK_PIN;
 8005ffe:	2302      	movs	r3, #2
 8006000:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8006002:	2302      	movs	r3, #2
 8006004:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8006006:	2302      	movs	r3, #2
 8006008:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 800600a:	2300      	movs	r3, #0
 800600c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 800600e:	2305      	movs	r3, #5
 8006010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 8006012:	f107 030c 	add.w	r3, r7, #12
 8006016:	4619      	mov	r1, r3
 8006018:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800601c:	f001 fa5c 	bl	80074d8 <HAL_GPIO_Init>

}
 8006020:	bf00      	nop
 8006022:	3720      	adds	r7, #32
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <SPI_GetPrescaler>:
  * @param  clock_src_freq : SPI source clock in HZ.
  * @param  baudfreq_mbps : SPI baud freq in mbps.
  * @retval Prescaler divisor
  */
static uint32_t SPI_GetPrescaler( uint32_t clock_src_freq, uint32_t baudfreq_mbps )
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t divisor = 0;
 8006032:	2300      	movs	r3, #0
 8006034:	617b      	str	r3, [r7, #20]
  uint32_t spi_clk = clock_src_freq;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	613b      	str	r3, [r7, #16]
  uint32_t presc = 0;
 800603a:	2300      	movs	r3, #0
 800603c:	60fb      	str	r3, [r7, #12]
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while( spi_clk > baudfreq_mbps)
 800603e:	e00d      	b.n	800605c <SPI_GetPrescaler+0x34>
  {
    presc = baudfreq[divisor];
 8006040:	4a0d      	ldr	r2, [pc, #52]	@ (8006078 <SPI_GetPrescaler+0x50>)
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006048:	60fb      	str	r3, [r7, #12]
    if (++divisor > 7U)
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	3301      	adds	r3, #1
 800604e:	617b      	str	r3, [r7, #20]
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	2b07      	cmp	r3, #7
 8006054:	d807      	bhi.n	8006066 <SPI_GetPrescaler+0x3e>
      break;

    spi_clk= ( spi_clk >> 1);
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	085b      	lsrs	r3, r3, #1
 800605a:	613b      	str	r3, [r7, #16]
  while( spi_clk > baudfreq_mbps)
 800605c:	693a      	ldr	r2, [r7, #16]
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	429a      	cmp	r2, r3
 8006062:	d8ed      	bhi.n	8006040 <SPI_GetPrescaler+0x18>
 8006064:	e000      	b.n	8006068 <SPI_GetPrescaler+0x40>
      break;
 8006066:	bf00      	nop
  }

  return presc;
 8006068:	68fb      	ldr	r3, [r7, #12]
}
 800606a:	4618      	mov	r0, r3
 800606c:	371c      	adds	r7, #28
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	08015384 	.word	0x08015384

0800607c <LL_AHB2_GRP1_EnableClock>:
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006084:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006088:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800608a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4313      	orrs	r3, r2
 8006092:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006094:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006098:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4013      	ands	r3, r2
 800609e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80060a0:	68fb      	ldr	r3, [r7, #12]
}
 80060a2:	bf00      	nop
 80060a4:	3714      	adds	r7, #20
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
	...

080060b0 <BSP_LCD_Init>:
  * @param  Instance LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80060ba:	2300      	movs	r3, #0
 80060bc:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR )
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d003      	beq.n	80060cc <BSP_LCD_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80060c4:	f06f 0301 	mvn.w	r3, #1
 80060c8:	60fb      	str	r3, [r7, #12]
 80060ca:	e032      	b.n	8006132 <BSP_LCD_Init+0x82>
  }
  else
  {
    if(Orientation == LCD_ORIENTATION_LANDSCAPE)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d113      	bne.n	80060fa <BSP_LCD_Init+0x4a>
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_WIDTH;
 80060d2:	491a      	ldr	r1, [pc, #104]	@ (800613c <BSP_LCD_Init+0x8c>)
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	4613      	mov	r3, r2
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	4413      	add	r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	440b      	add	r3, r1
 80060e0:	2280      	movs	r2, #128	@ 0x80
 80060e2:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_HEIGHT;
 80060e4:	4915      	ldr	r1, [pc, #84]	@ (800613c <BSP_LCD_Init+0x8c>)
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	4613      	mov	r3, r2
 80060ea:	005b      	lsls	r3, r3, #1
 80060ec:	4413      	add	r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	440b      	add	r3, r1
 80060f2:	3304      	adds	r3, #4
 80060f4:	2240      	movs	r2, #64	@ 0x40
 80060f6:	601a      	str	r2, [r3, #0]
 80060f8:	e012      	b.n	8006120 <BSP_LCD_Init+0x70>
    }
    else
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_HEIGHT;
 80060fa:	4910      	ldr	r1, [pc, #64]	@ (800613c <BSP_LCD_Init+0x8c>)
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	4613      	mov	r3, r2
 8006100:	005b      	lsls	r3, r3, #1
 8006102:	4413      	add	r3, r2
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	440b      	add	r3, r1
 8006108:	2240      	movs	r2, #64	@ 0x40
 800610a:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_WIDTH;
 800610c:	490b      	ldr	r1, [pc, #44]	@ (800613c <BSP_LCD_Init+0x8c>)
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	4613      	mov	r3, r2
 8006112:	005b      	lsls	r3, r3, #1
 8006114:	4413      	add	r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	440b      	add	r3, r1
 800611a:	3304      	adds	r3, #4
 800611c:	2280      	movs	r2, #128	@ 0x80
 800611e:	601a      	str	r2, [r3, #0]
    }
    
    /* registers the function and initialize the controller */
    if(SSD1315_Probe(Orientation) != BSP_ERROR_NONE)
 8006120:	6838      	ldr	r0, [r7, #0]
 8006122:	f000 fb27 	bl	8006774 <SSD1315_Probe>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d002      	beq.n	8006132 <BSP_LCD_Init+0x82>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800612c:	f06f 0306 	mvn.w	r3, #6
 8006130:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8006132:	68fb      	ldr	r3, [r7, #12]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	20000b78 	.word	0x20000b78

08006140 <BSP_LCD_GetPixelFormat>:
  * @param  Instance LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800614a:	2300      	movs	r3, #0
 800614c:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d003      	beq.n	800615c <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006154:	f06f 0301 	mvn.w	r3, #1
 8006158:	60fb      	str	r3, [r7, #12]
 800615a:	e002      	b.n	8006162 <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800615c:	f06f 030a 	mvn.w	r3, #10
 8006160:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006162:	68fb      	ldr	r3, [r7, #12]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <BSP_LCD_GetXSize>:
  * @param  Instance LCD Instance
  * @param  pXSize pointer to Used LCD X size
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *pXSize)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800617a:	2300      	movs	r3, #0
 800617c:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006184:	f06f 0301 	mvn.w	r3, #1
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	e01d      	b.n	80061c8 <BSP_LCD_GetXSize+0x58>
  }
  else if(LcdDrv->GetXSize != NULL)
 800618c:	4b11      	ldr	r3, [pc, #68]	@ (80061d4 <BSP_LCD_GetXSize+0x64>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00e      	beq.n	80061b4 <BSP_LCD_GetXSize+0x44>
  {
    if(LcdDrv->GetXSize(LcdCompObj, pXSize) < 0)
 8006196:	4b0f      	ldr	r3, [pc, #60]	@ (80061d4 <BSP_LCD_GetXSize+0x64>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800619c:	4a0e      	ldr	r2, [pc, #56]	@ (80061d8 <BSP_LCD_GetXSize+0x68>)
 800619e:	6812      	ldr	r2, [r2, #0]
 80061a0:	6839      	ldr	r1, [r7, #0]
 80061a2:	4610      	mov	r0, r2
 80061a4:	4798      	blx	r3
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	da0d      	bge.n	80061c8 <BSP_LCD_GetXSize+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80061ac:	f06f 0304 	mvn.w	r3, #4
 80061b0:	60fb      	str	r3, [r7, #12]
 80061b2:	e009      	b.n	80061c8 <BSP_LCD_GetXSize+0x58>
    }
  }
  else
  {
    *pXSize = LcdCtx[Instance].Width;
 80061b4:	4909      	ldr	r1, [pc, #36]	@ (80061dc <BSP_LCD_GetXSize+0x6c>)
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	4613      	mov	r3, r2
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	440b      	add	r3, r1
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 80061c8:	68fb      	ldr	r3, [r7, #12]
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	20000b84 	.word	0x20000b84
 80061d8:	20000b74 	.word	0x20000b74
 80061dc:	20000b78 	.word	0x20000b78

080061e0 <BSP_LCD_GetYSize>:
  * @param  Instance LCD Instance
  * @param  pYSize pointer to Used LCD Y size
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *pYSize)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80061ea:	2300      	movs	r3, #0
 80061ec:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d003      	beq.n	80061fc <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80061f4:	f06f 0301 	mvn.w	r3, #1
 80061f8:	60fb      	str	r3, [r7, #12]
 80061fa:	e01e      	b.n	800623a <BSP_LCD_GetYSize+0x5a>
  }
  else if(LcdDrv->GetYSize != NULL)
 80061fc:	4b11      	ldr	r3, [pc, #68]	@ (8006244 <BSP_LCD_GetYSize+0x64>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00e      	beq.n	8006224 <BSP_LCD_GetYSize+0x44>
  {
    if(LcdDrv->GetYSize(LcdCompObj, pYSize) < 0)
 8006206:	4b0f      	ldr	r3, [pc, #60]	@ (8006244 <BSP_LCD_GetYSize+0x64>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800620c:	4a0e      	ldr	r2, [pc, #56]	@ (8006248 <BSP_LCD_GetYSize+0x68>)
 800620e:	6812      	ldr	r2, [r2, #0]
 8006210:	6839      	ldr	r1, [r7, #0]
 8006212:	4610      	mov	r0, r2
 8006214:	4798      	blx	r3
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	da0e      	bge.n	800623a <BSP_LCD_GetYSize+0x5a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800621c:	f06f 0304 	mvn.w	r3, #4
 8006220:	60fb      	str	r3, [r7, #12]
 8006222:	e00a      	b.n	800623a <BSP_LCD_GetYSize+0x5a>
    }
  }
  else
  {
    *pYSize = LcdCtx[Instance].Height;
 8006224:	4909      	ldr	r1, [pc, #36]	@ (800624c <BSP_LCD_GetYSize+0x6c>)
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	4613      	mov	r3, r2
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	4413      	add	r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	440b      	add	r3, r1
 8006232:	3304      	adds	r3, #4
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	601a      	str	r2, [r3, #0]
  }

  return ret;
 800623a:	68fb      	ldr	r3, [r7, #12]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	20000b84 	.word	0x20000b84
 8006248:	20000b74 	.word	0x20000b74
 800624c:	20000b78 	.word	0x20000b78

08006250 <BSP_LCD_DisplayOn>:
  * @brief  Switch On the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006258:	2300      	movs	r3, #0
 800625a:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006262:	f06f 0301 	mvn.w	r3, #1
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	e015      	b.n	8006296 <BSP_LCD_DisplayOn+0x46>
  }
  else if(LcdDrv->DisplayOn != NULL)
 800626a:	4b0d      	ldr	r3, [pc, #52]	@ (80062a0 <BSP_LCD_DisplayOn+0x50>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00d      	beq.n	8006290 <BSP_LCD_DisplayOn+0x40>
  {
    if(LcdDrv->DisplayOn(LcdCompObj) < 0)
 8006274:	4b0a      	ldr	r3, [pc, #40]	@ (80062a0 <BSP_LCD_DisplayOn+0x50>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	4a0a      	ldr	r2, [pc, #40]	@ (80062a4 <BSP_LCD_DisplayOn+0x54>)
 800627c:	6812      	ldr	r2, [r2, #0]
 800627e:	4610      	mov	r0, r2
 8006280:	4798      	blx	r3
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	da06      	bge.n	8006296 <BSP_LCD_DisplayOn+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006288:	f06f 0304 	mvn.w	r3, #4
 800628c:	60fb      	str	r3, [r7, #12]
 800628e:	e002      	b.n	8006296 <BSP_LCD_DisplayOn+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8006290:	f06f 030a 	mvn.w	r3, #10
 8006294:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006296:	68fb      	ldr	r3, [r7, #12]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	20000b84 	.word	0x20000b84
 80062a4:	20000b74 	.word	0x20000b74

080062a8 <BSP_LCD_Refresh>:
  * @brief  Refresh the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_Refresh(uint32_t Instance)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80062b0:	2300      	movs	r3, #0
 80062b2:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d003      	beq.n	80062c2 <BSP_LCD_Refresh+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80062ba:	f06f 0301 	mvn.w	r3, #1
 80062be:	60fb      	str	r3, [r7, #12]
 80062c0:	e015      	b.n	80062ee <BSP_LCD_Refresh+0x46>
  }
  else if(LcdDrv->Refresh != NULL)
 80062c2:	4b0d      	ldr	r3, [pc, #52]	@ (80062f8 <BSP_LCD_Refresh+0x50>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00d      	beq.n	80062e8 <BSP_LCD_Refresh+0x40>
  {
    if(LcdDrv->Refresh(LcdCompObj) < 0)
 80062cc:	4b0a      	ldr	r3, [pc, #40]	@ (80062f8 <BSP_LCD_Refresh+0x50>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d2:	4a0a      	ldr	r2, [pc, #40]	@ (80062fc <BSP_LCD_Refresh+0x54>)
 80062d4:	6812      	ldr	r2, [r2, #0]
 80062d6:	4610      	mov	r0, r2
 80062d8:	4798      	blx	r3
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	da06      	bge.n	80062ee <BSP_LCD_Refresh+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80062e0:	f06f 0304 	mvn.w	r3, #4
 80062e4:	60fb      	str	r3, [r7, #12]
 80062e6:	e002      	b.n	80062ee <BSP_LCD_Refresh+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80062e8:	f06f 030a 	mvn.w	r3, #10
 80062ec:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80062ee:	68fb      	ldr	r3, [r7, #12]
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	20000b84 	.word	0x20000b84
 80062fc:	20000b74 	.word	0x20000b74

08006300 <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8006300:	b590      	push	{r4, r7, lr}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]
 800630c:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800630e:	2300      	movs	r3, #0
 8006310:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d003      	beq.n	8006320 <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006318:	f06f 0301 	mvn.w	r3, #1
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	e017      	b.n	8006350 <BSP_LCD_DrawBitmap+0x50>
  }
  else if(LcdDrv->DrawBitmap != NULL)
 8006320:	4b0e      	ldr	r3, [pc, #56]	@ (800635c <BSP_LCD_DrawBitmap+0x5c>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00f      	beq.n	800634a <BSP_LCD_DrawBitmap+0x4a>
  {
    /* Draw the bitmap on LCD */
    if (LcdDrv->DrawBitmap(LcdCompObj, Xpos, Ypos, pBmp) < 0)
 800632a:	4b0c      	ldr	r3, [pc, #48]	@ (800635c <BSP_LCD_DrawBitmap+0x5c>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8006330:	4b0b      	ldr	r3, [pc, #44]	@ (8006360 <BSP_LCD_DrawBitmap+0x60>)
 8006332:	6818      	ldr	r0, [r3, #0]
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	68b9      	ldr	r1, [r7, #8]
 800633a:	47a0      	blx	r4
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	da06      	bge.n	8006350 <BSP_LCD_DrawBitmap+0x50>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006342:	f06f 0304 	mvn.w	r3, #4
 8006346:	617b      	str	r3, [r7, #20]
 8006348:	e002      	b.n	8006350 <BSP_LCD_DrawBitmap+0x50>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800634a:	f06f 030a 	mvn.w	r3, #10
 800634e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8006350:	697b      	ldr	r3, [r7, #20]
}
 8006352:	4618      	mov	r0, r3
 8006354:	371c      	adds	r7, #28
 8006356:	46bd      	mov	sp, r7
 8006358:	bd90      	pop	{r4, r7, pc}
 800635a:	bf00      	nop
 800635c:	20000b84 	.word	0x20000b84
 8006360:	20000b74 	.word	0x20000b74

08006364 <BSP_LCD_FillRGBRect>:
  * @param  Width width of the rectangle to fill.
  * @param  Height height of the rectangle to fill.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8006364:	b590      	push	{r4, r7, lr}
 8006366:	b089      	sub	sp, #36	@ 0x24
 8006368:	af02      	add	r7, sp, #8
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	603b      	str	r3, [r7, #0]
   int32_t ret = BSP_ERROR_NONE;
 8006372:	2300      	movs	r3, #0
 8006374:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800637c:	f06f 0301 	mvn.w	r3, #1
 8006380:	617b      	str	r3, [r7, #20]
 8006382:	e01b      	b.n	80063bc <BSP_LCD_FillRGBRect+0x58>
  }
  else if(LcdDrv->FillRGBRect != NULL)
 8006384:	4b10      	ldr	r3, [pc, #64]	@ (80063c8 <BSP_LCD_FillRGBRect+0x64>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800638a:	2b00      	cmp	r3, #0
 800638c:	d013      	beq.n	80063b6 <BSP_LCD_FillRGBRect+0x52>
  {
    /* shift bitmap on LCD */
    if (LcdDrv->FillRGBRect(LcdCompObj, Xpos, Ypos, pData, Width, Height) < 0)
 800638e:	4b0e      	ldr	r3, [pc, #56]	@ (80063c8 <BSP_LCD_FillRGBRect+0x64>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8006394:	4b0d      	ldr	r3, [pc, #52]	@ (80063cc <BSP_LCD_FillRGBRect+0x68>)
 8006396:	6818      	ldr	r0, [r3, #0]
 8006398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800639a:	9301      	str	r3, [sp, #4]
 800639c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	68b9      	ldr	r1, [r7, #8]
 80063a6:	47a0      	blx	r4
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	da06      	bge.n	80063bc <BSP_LCD_FillRGBRect+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80063ae:	f06f 0304 	mvn.w	r3, #4
 80063b2:	617b      	str	r3, [r7, #20]
 80063b4:	e002      	b.n	80063bc <BSP_LCD_FillRGBRect+0x58>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80063b6:	f06f 030a 	mvn.w	r3, #10
 80063ba:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80063bc:	697b      	ldr	r3, [r7, #20]
}
 80063be:	4618      	mov	r0, r3
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd90      	pop	{r4, r7, pc}
 80063c6:	bf00      	nop
 80063c8:	20000b84 	.word	0x20000b84
 80063cc:	20000b74 	.word	0x20000b74

080063d0 <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80063d0:	b590      	push	{r4, r7, lr}
 80063d2:	b089      	sub	sp, #36	@ 0x24
 80063d4:	af02      	add	r7, sp, #8
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
 80063dc:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80063de:	2300      	movs	r3, #0
 80063e0:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80063e8:	f06f 0301 	mvn.w	r3, #1
 80063ec:	617b      	str	r3, [r7, #20]
 80063ee:	e019      	b.n	8006424 <BSP_LCD_DrawHLine+0x54>
  }

  else if(LcdDrv->DrawHLine != NULL)
 80063f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006430 <BSP_LCD_DrawHLine+0x60>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d011      	beq.n	800641e <BSP_LCD_DrawHLine+0x4e>
  {
    /* Draw the horizontal line on LCD */
    if (LcdDrv->DrawHLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 80063fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006430 <BSP_LCD_DrawHLine+0x60>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8006400:	4b0c      	ldr	r3, [pc, #48]	@ (8006434 <BSP_LCD_DrawHLine+0x64>)
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	68b9      	ldr	r1, [r7, #8]
 800640e:	47a0      	blx	r4
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	da06      	bge.n	8006424 <BSP_LCD_DrawHLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006416:	f06f 0304 	mvn.w	r3, #4
 800641a:	617b      	str	r3, [r7, #20]
 800641c:	e002      	b.n	8006424 <BSP_LCD_DrawHLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800641e:	f06f 030a 	mvn.w	r3, #10
 8006422:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8006424:	697b      	ldr	r3, [r7, #20]
}
 8006426:	4618      	mov	r0, r3
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	bd90      	pop	{r4, r7, pc}
 800642e:	bf00      	nop
 8006430:	20000b84 	.word	0x20000b84
 8006434:	20000b74 	.word	0x20000b74

08006438 <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8006438:	b590      	push	{r4, r7, lr}
 800643a:	b089      	sub	sp, #36	@ 0x24
 800643c:	af02      	add	r7, sp, #8
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
 8006444:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006446:	2300      	movs	r3, #0
 8006448:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d003      	beq.n	8006458 <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006450:	f06f 0301 	mvn.w	r3, #1
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	e019      	b.n	800648c <BSP_LCD_DrawVLine+0x54>
  }
  else if(LcdDrv->DrawVLine != NULL)
 8006458:	4b0f      	ldr	r3, [pc, #60]	@ (8006498 <BSP_LCD_DrawVLine+0x60>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800645e:	2b00      	cmp	r3, #0
 8006460:	d011      	beq.n	8006486 <BSP_LCD_DrawVLine+0x4e>
  {
    /* Draw the vertical line on LCD */
    if (LcdDrv->DrawVLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 8006462:	4b0d      	ldr	r3, [pc, #52]	@ (8006498 <BSP_LCD_DrawVLine+0x60>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
 8006468:	4b0c      	ldr	r3, [pc, #48]	@ (800649c <BSP_LCD_DrawVLine+0x64>)
 800646a:	6818      	ldr	r0, [r3, #0]
 800646c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	68b9      	ldr	r1, [r7, #8]
 8006476:	47a0      	blx	r4
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	da06      	bge.n	800648c <BSP_LCD_DrawVLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800647e:	f06f 0304 	mvn.w	r3, #4
 8006482:	617b      	str	r3, [r7, #20]
 8006484:	e002      	b.n	800648c <BSP_LCD_DrawVLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8006486:	f06f 030a 	mvn.w	r3, #10
 800648a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800648c:	697b      	ldr	r3, [r7, #20]
}
 800648e:	4618      	mov	r0, r3
 8006490:	371c      	adds	r7, #28
 8006492:	46bd      	mov	sp, r7
 8006494:	bd90      	pop	{r4, r7, pc}
 8006496:	bf00      	nop
 8006498:	20000b84 	.word	0x20000b84
 800649c:	20000b74 	.word	0x20000b74

080064a0 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Color of rectangle
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 80064a0:	b590      	push	{r4, r7, lr}
 80064a2:	b089      	sub	sp, #36	@ 0x24
 80064a4:	af02      	add	r7, sp, #8
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	607a      	str	r2, [r7, #4]
 80064ac:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80064ae:	2300      	movs	r3, #0
 80064b0:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d003      	beq.n	80064c0 <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80064b8:	f06f 0301 	mvn.w	r3, #1
 80064bc:	617b      	str	r3, [r7, #20]
 80064be:	e012      	b.n	80064e6 <BSP_LCD_FillRect+0x46>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, Xpos, Ypos, Width, Height, Color) < 0)
 80064c0:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <BSP_LCD_FillRect+0x50>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 80064c6:	4b0b      	ldr	r3, [pc, #44]	@ (80064f4 <BSP_LCD_FillRect+0x54>)
 80064c8:	6818      	ldr	r0, [r3, #0]
 80064ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064cc:	9301      	str	r3, [sp, #4]
 80064ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d0:	9300      	str	r3, [sp, #0]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	68b9      	ldr	r1, [r7, #8]
 80064d8:	47a0      	blx	r4
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	da02      	bge.n	80064e6 <BSP_LCD_FillRect+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80064e0:	f06f 0304 	mvn.w	r3, #4
 80064e4:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80064e6:	697b      	ldr	r3, [r7, #20]
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	371c      	adds	r7, #28
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd90      	pop	{r4, r7, pc}
 80064f0:	20000b84 	.word	0x20000b84
 80064f4:	20000b74 	.word	0x20000b74

080064f8 <BSP_LCD_Clear>:
  * @param  Instance LCD Instance
  * @param  Color to set
  * @retval BSP status
  */
int32_t BSP_LCD_Clear(uint32_t Instance, uint32_t Color)
{
 80064f8:	b5b0      	push	{r4, r5, r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af02      	add	r7, sp, #8
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006502:	2300      	movs	r3, #0
 8006504:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <BSP_LCD_Clear+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800650c:	f06f 0301 	mvn.w	r3, #1
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	e022      	b.n	800655a <BSP_LCD_Clear+0x62>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, 0, 0, LcdCtx[Instance].Width, LcdCtx[Instance].Height, Color) < 0)
 8006514:	4b13      	ldr	r3, [pc, #76]	@ (8006564 <BSP_LCD_Clear+0x6c>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800651a:	4b13      	ldr	r3, [pc, #76]	@ (8006568 <BSP_LCD_Clear+0x70>)
 800651c:	6818      	ldr	r0, [r3, #0]
 800651e:	4913      	ldr	r1, [pc, #76]	@ (800656c <BSP_LCD_Clear+0x74>)
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	4613      	mov	r3, r2
 8006524:	005b      	lsls	r3, r3, #1
 8006526:	4413      	add	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	440b      	add	r3, r1
 800652c:	6819      	ldr	r1, [r3, #0]
 800652e:	4d0f      	ldr	r5, [pc, #60]	@ (800656c <BSP_LCD_Clear+0x74>)
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	4613      	mov	r3, r2
 8006534:	005b      	lsls	r3, r3, #1
 8006536:	4413      	add	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	442b      	add	r3, r5
 800653c:	3304      	adds	r3, #4
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	9201      	str	r2, [sp, #4]
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	460b      	mov	r3, r1
 8006548:	2200      	movs	r2, #0
 800654a:	2100      	movs	r1, #0
 800654c:	47a0      	blx	r4
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	da02      	bge.n	800655a <BSP_LCD_Clear+0x62>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006554:	f06f 0304 	mvn.w	r3, #4
 8006558:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800655a:	68fb      	ldr	r3, [r7, #12]
}
 800655c:	4618      	mov	r0, r3
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bdb0      	pop	{r4, r5, r7, pc}
 8006564:	20000b84 	.word	0x20000b84
 8006568:	20000b74 	.word	0x20000b74
 800656c:	20000b78 	.word	0x20000b78

08006570 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color pointer to RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8006570:	b590      	push	{r4, r7, lr}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
 800657c:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800657e:	2300      	movs	r3, #0
 8006580:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006588:	f06f 0301 	mvn.w	r3, #1
 800658c:	617b      	str	r3, [r7, #20]
 800658e:	e00e      	b.n	80065ae <BSP_LCD_ReadPixel+0x3e>
  }
  else
  {
    if(LcdDrv->GetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8006590:	4b09      	ldr	r3, [pc, #36]	@ (80065b8 <BSP_LCD_ReadPixel+0x48>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 8006596:	4b09      	ldr	r3, [pc, #36]	@ (80065bc <BSP_LCD_ReadPixel+0x4c>)
 8006598:	6818      	ldr	r0, [r3, #0]
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	68b9      	ldr	r1, [r7, #8]
 80065a0:	47a0      	blx	r4
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	da02      	bge.n	80065ae <BSP_LCD_ReadPixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80065a8:	f06f 0304 	mvn.w	r3, #4
 80065ac:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80065ae:	697b      	ldr	r3, [r7, #20]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	371c      	adds	r7, #28
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd90      	pop	{r4, r7, pc}
 80065b8:	20000b84 	.word	0x20000b84
 80065bc:	20000b74 	.word	0x20000b74

080065c0 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 80065c0:	b590      	push	{r4, r7, lr}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
 80065cc:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80065ce:	2300      	movs	r3, #0
 80065d0:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d003      	beq.n	80065e0 <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80065d8:	f06f 0301 	mvn.w	r3, #1
 80065dc:	617b      	str	r3, [r7, #20]
 80065de:	e00e      	b.n	80065fe <BSP_LCD_WritePixel+0x3e>
  }
  else
  {
    if(LcdDrv->SetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 80065e0:	4b09      	ldr	r3, [pc, #36]	@ (8006608 <BSP_LCD_WritePixel+0x48>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 80065e6:	4b09      	ldr	r3, [pc, #36]	@ (800660c <BSP_LCD_WritePixel+0x4c>)
 80065e8:	6818      	ldr	r0, [r3, #0]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	47a0      	blx	r4
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	da02      	bge.n	80065fe <BSP_LCD_WritePixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80065f8:	f06f 0304 	mvn.w	r3, #4
 80065fc:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80065fe:	697b      	ldr	r3, [r7, #20]
}
 8006600:	4618      	mov	r0, r3
 8006602:	371c      	adds	r7, #28
 8006604:	46bd      	mov	sp, r7
 8006606:	bd90      	pop	{r4, r7, pc}
 8006608:	20000b84 	.word	0x20000b84
 800660c:	20000b74 	.word	0x20000b74

08006610 <BSP_LCD_WriteReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_WriteReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	4603      	mov	r3, r0
 8006618:	6039      	str	r1, [r7, #0]
 800661a:	80fb      	strh	r3, [r7, #6]
 800661c:	4613      	mov	r3, r2
 800661e:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006620:	2300      	movs	r3, #0
 8006622:	60fb      	str	r3, [r7, #12]

  /* Send Data */
  if((ret == BSP_ERROR_NONE) && (Length > 0U))
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10d      	bne.n	8006646 <BSP_LCD_WriteReg+0x36>
 800662a:	88bb      	ldrh	r3, [r7, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00a      	beq.n	8006646 <BSP_LCD_WriteReg+0x36>
  {
    if(BSP_LCD_SendData(pData, Length) != BSP_ERROR_NONE)
 8006630:	88bb      	ldrh	r3, [r7, #4]
 8006632:	4619      	mov	r1, r3
 8006634:	6838      	ldr	r0, [r7, #0]
 8006636:	f000 f80b 	bl	8006650 <BSP_LCD_SendData>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <BSP_LCD_WriteReg+0x36>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8006640:	f06f 0307 	mvn.w	r3, #7
 8006644:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8006646:	68fb      	ldr	r3, [r7, #12]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <BSP_LCD_SendData>:
  * @param  pData pointer to data to write to LCD SRAM.
  * @param  Length length of data to write to LCD SRAM
  * @retval Error status
  */
int32_t BSP_LCD_SendData(uint8_t *pData, uint16_t Length)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 800665c:	2300      	movs	r3, #0
 800665e:	60fb      	str	r3, [r7, #12]
  if(Length==1)
 8006660:	887b      	ldrh	r3, [r7, #2]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d11b      	bne.n	800669e <BSP_LCD_SendData+0x4e>
  {
    /* Reset LCD control line CS */
    LCD_CS_LOW();
 8006666:	2200      	movs	r2, #0
 8006668:	2101      	movs	r1, #1
 800666a:	4820      	ldr	r0, [pc, #128]	@ (80066ec <BSP_LCD_SendData+0x9c>)
 800666c:	f001 f982 	bl	8007974 <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 8006670:	2200      	movs	r2, #0
 8006672:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006676:	481e      	ldr	r0, [pc, #120]	@ (80066f0 <BSP_LCD_SendData+0xa0>)
 8006678:	f001 f97c 	bl	8007974 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 800667c:	887b      	ldrh	r3, [r7, #2]
 800667e:	4619      	mov	r1, r3
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f7ff fc5b 	bl	8005f3c <BSP_SPI1_Send>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d002      	beq.n	8006692 <BSP_LCD_SendData+0x42>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 800668c:	f06f 0307 	mvn.w	r3, #7
 8006690:	60fb      	str	r3, [r7, #12]
    }
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 8006692:	2201      	movs	r2, #1
 8006694:	2101      	movs	r1, #1
 8006696:	4815      	ldr	r0, [pc, #84]	@ (80066ec <BSP_LCD_SendData+0x9c>)
 8006698:	f001 f96c 	bl	8007974 <HAL_GPIO_WritePin>
 800669c:	e020      	b.n	80066e0 <BSP_LCD_SendData+0x90>
  }
  else
  { 
    LCD_CS_LOW();
 800669e:	2200      	movs	r2, #0
 80066a0:	2101      	movs	r1, #1
 80066a2:	4812      	ldr	r0, [pc, #72]	@ (80066ec <BSP_LCD_SendData+0x9c>)
 80066a4:	f001 f966 	bl	8007974 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 80066a8:	2201      	movs	r2, #1
 80066aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066ae:	4810      	ldr	r0, [pc, #64]	@ (80066f0 <BSP_LCD_SendData+0xa0>)
 80066b0:	f001 f960 	bl	8007974 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 80066b4:	887b      	ldrh	r3, [r7, #2]
 80066b6:	4619      	mov	r1, r3
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7ff fc3f 	bl	8005f3c <BSP_SPI1_Send>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d002      	beq.n	80066ca <BSP_LCD_SendData+0x7a>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 80066c4:	f06f 0307 	mvn.w	r3, #7
 80066c8:	60fb      	str	r3, [r7, #12]
    }
    LCD_DC_LOW() ;
 80066ca:	2200      	movs	r2, #0
 80066cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066d0:	4807      	ldr	r0, [pc, #28]	@ (80066f0 <BSP_LCD_SendData+0xa0>)
 80066d2:	f001 f94f 	bl	8007974 <HAL_GPIO_WritePin>
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 80066d6:	2201      	movs	r2, #1
 80066d8:	2101      	movs	r1, #1
 80066da:	4804      	ldr	r0, [pc, #16]	@ (80066ec <BSP_LCD_SendData+0x9c>)
 80066dc:	f001 f94a 	bl	8007974 <HAL_GPIO_WritePin>
  }
  
  return ret;
 80066e0:	68fb      	ldr	r3, [r7, #12]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	48001c00 	.word	0x48001c00
 80066f0:	48000800 	.word	0x48000800

080066f4 <BSP_LCD_ReadReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_ReadReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	4603      	mov	r3, r0
 80066fc:	6039      	str	r1, [r7, #0]
 80066fe:	80fb      	strh	r3, [r7, #6]
 8006700:	4613      	mov	r3, r2
 8006702:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006704:	2300      	movs	r3, #0
 8006706:	60fb      	str	r3, [r7, #12]
  UNUSED(Length);
  
  /* Send Reg value to Read */
  if(BSP_LCD_WriteReg(Reg, pData, 0) != BSP_ERROR_NONE)
 8006708:	88fb      	ldrh	r3, [r7, #6]
 800670a:	2200      	movs	r2, #0
 800670c:	6839      	ldr	r1, [r7, #0]
 800670e:	4618      	mov	r0, r3
 8006710:	f7ff ff7e 	bl	8006610 <BSP_LCD_WriteReg>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d002      	beq.n	8006720 <BSP_LCD_ReadReg+0x2c>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800671a:	f06f 0307 	mvn.w	r3, #7
 800671e:	60fb      	str	r3, [r7, #12]
  }
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8006720:	2200      	movs	r2, #0
 8006722:	2101      	movs	r1, #1
 8006724:	480c      	ldr	r0, [pc, #48]	@ (8006758 <BSP_LCD_ReadReg+0x64>)
 8006726:	f001 f925 	bl	8007974 <HAL_GPIO_WritePin>
  
  if (ret == BSP_ERROR_NONE)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d109      	bne.n	8006744 <BSP_LCD_ReadReg+0x50>
  { 
    if(BSP_SPI1_Recv(pData, 2) != BSP_ERROR_NONE)
 8006730:	2102      	movs	r1, #2
 8006732:	6838      	ldr	r0, [r7, #0]
 8006734:	f7ff fc1e 	bl	8005f74 <BSP_SPI1_Recv>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d002      	beq.n	8006744 <BSP_LCD_ReadReg+0x50>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800673e:	f06f 0307 	mvn.w	r3, #7
 8006742:	60fb      	str	r3, [r7, #12]
    }
  }
  /* Deselect : Chip Select high */
  LCD_CS_HIGH();
 8006744:	2201      	movs	r2, #1
 8006746:	2101      	movs	r1, #1
 8006748:	4803      	ldr	r0, [pc, #12]	@ (8006758 <BSP_LCD_ReadReg+0x64>)
 800674a:	f001 f913 	bl	8007974 <HAL_GPIO_WritePin>
  
  return ret;
 800674e:	68fb      	ldr	r3, [r7, #12]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	48001c00 	.word	0x48001c00

0800675c <LCD_MspInit>:
/**
  * @brief  Initialize the BSP LTDC Msp.
  * @retval None
  */
static void LCD_MspInit(void)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	af00      	add	r7, sp, #0
  /* turn LCD on = drive pin low (active low) */
  LCD_CS_LOW();
 8006760:	2200      	movs	r2, #0
 8006762:	2101      	movs	r1, #1
 8006764:	4802      	ldr	r0, [pc, #8]	@ (8006770 <LCD_MspInit+0x14>)
 8006766:	f001 f905 	bl	8007974 <HAL_GPIO_WritePin>
}
 800676a:	bf00      	nop
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	48001c00 	.word	0x48001c00

08006774 <SSD1315_Probe>:
  * @brief  Register Bus IOs for instance 0 if SSD1315 ID is OK
  * @param  Orientation
  * @retval BSP status
  */
static int32_t SSD1315_Probe(uint32_t Orientation)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b088      	sub	sp, #32
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  int32_t                 ret = BSP_ERROR_NONE;
 800677c:	2300      	movs	r3, #0
 800677e:	61fb      	str	r3, [r7, #28]
  SSD1315_IO_t            IOCtx;
  static SSD1315_Object_t SSD1315Obj;
  
  /* Configure the lcd driver : map to LCD_IO function*/
  IOCtx.Init             = LCD_IO_Init;
 8006780:	4b18      	ldr	r3, [pc, #96]	@ (80067e4 <SSD1315_Probe+0x70>)
 8006782:	60bb      	str	r3, [r7, #8]
  IOCtx.DeInit           = LCD_IO_DeInit;
 8006784:	4b18      	ldr	r3, [pc, #96]	@ (80067e8 <SSD1315_Probe+0x74>)
 8006786:	60fb      	str	r3, [r7, #12]
  IOCtx.ReadReg          = BSP_LCD_ReadReg;
 8006788:	4b18      	ldr	r3, [pc, #96]	@ (80067ec <SSD1315_Probe+0x78>)
 800678a:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg         = BSP_LCD_WriteReg;
 800678c:	4b18      	ldr	r3, [pc, #96]	@ (80067f0 <SSD1315_Probe+0x7c>)
 800678e:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick          = BSP_GetTick;
 8006790:	4b18      	ldr	r3, [pc, #96]	@ (80067f4 <SSD1315_Probe+0x80>)
 8006792:	61bb      	str	r3, [r7, #24]
  
  if(SSD1315_RegisterBusIO(&SSD1315Obj, &IOCtx) != SSD1315_OK)
 8006794:	f107 0308 	add.w	r3, r7, #8
 8006798:	4619      	mov	r1, r3
 800679a:	4817      	ldr	r0, [pc, #92]	@ (80067f8 <SSD1315_Probe+0x84>)
 800679c:	f7fe fa70 	bl	8004c80 <SSD1315_RegisterBusIO>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d003      	beq.n	80067ae <SSD1315_Probe+0x3a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80067a6:	f06f 0306 	mvn.w	r3, #6
 80067aa:	61fb      	str	r3, [r7, #28]
 80067ac:	e015      	b.n	80067da <SSD1315_Probe+0x66>
  }
  else
  {
    LcdCompObj = &SSD1315Obj;
 80067ae:	4b13      	ldr	r3, [pc, #76]	@ (80067fc <SSD1315_Probe+0x88>)
 80067b0:	4a11      	ldr	r2, [pc, #68]	@ (80067f8 <SSD1315_Probe+0x84>)
 80067b2:	601a      	str	r2, [r3, #0]
    
    LCD_MspInit();
 80067b4:	f7ff ffd2 	bl	800675c <LCD_MspInit>
    
    /* LCD Initialization */
    LcdDrv = (SSD1315_Drv_t *)&SSD1315_Driver;
 80067b8:	4b11      	ldr	r3, [pc, #68]	@ (8006800 <SSD1315_Probe+0x8c>)
 80067ba:	4a12      	ldr	r2, [pc, #72]	@ (8006804 <SSD1315_Probe+0x90>)
 80067bc:	601a      	str	r2, [r3, #0]
    if(LcdDrv->Init(LcdCompObj, SSD1315_FORMAT_DEFAULT, Orientation) != SSD1315_OK)
 80067be:	4b10      	ldr	r3, [pc, #64]	@ (8006800 <SSD1315_Probe+0x8c>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a0d      	ldr	r2, [pc, #52]	@ (80067fc <SSD1315_Probe+0x88>)
 80067c6:	6810      	ldr	r0, [r2, #0]
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	2100      	movs	r1, #0
 80067cc:	4798      	blx	r3
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d002      	beq.n	80067da <SSD1315_Probe+0x66>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80067d4:	f06f 0304 	mvn.w	r3, #4
 80067d8:	61fb      	str	r3, [r7, #28]
    }
  }
  
  return ret;
 80067da:	69fb      	ldr	r3, [r7, #28]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3720      	adds	r7, #32
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	08006809 	.word	0x08006809
 80067e8:	080068cd 	.word	0x080068cd
 80067ec:	080066f5 	.word	0x080066f5
 80067f0:	08006611 	.word	0x08006611
 80067f4:	08005fb9 	.word	0x08005fb9
 80067f8:	20000b88 	.word	0x20000b88
 80067fc:	20000b74 	.word	0x20000b74
 8006800:	20000b84 	.word	0x20000b84
 8006804:	20000018 	.word	0x20000018

08006808 <LCD_IO_Init>:
/**
  * @brief  Initializes LCD low level.
  * @retval BSP status
  */
static int32_t LCD_IO_Init(void)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800680e:	2300      	movs	r3, #0
 8006810:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Configure the LCD Chip Select pin --------------------------------------*/
  LCD_CS_GPIO_CLK_ENABLE();
 8006812:	2080      	movs	r0, #128	@ 0x80
 8006814:	f7ff fc32 	bl	800607c <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_CS_PIN;
 8006818:	2301      	movs	r3, #1
 800681a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800681c:	2301      	movs	r3, #1
 800681e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006820:	2300      	movs	r3, #0
 8006822:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006824:	2300      	movs	r3, #0
 8006826:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT, &GPIO_InitStruct);
 8006828:	463b      	mov	r3, r7
 800682a:	4619      	mov	r1, r3
 800682c:	4825      	ldr	r0, [pc, #148]	@ (80068c4 <LCD_IO_Init+0xbc>)
 800682e:	f000 fe53 	bl	80074d8 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_CS_LOW();
 8006832:	2200      	movs	r2, #0
 8006834:	2101      	movs	r1, #1
 8006836:	4823      	ldr	r0, [pc, #140]	@ (80068c4 <LCD_IO_Init+0xbc>)
 8006838:	f001 f89c 	bl	8007974 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Data/Control pin -------------------------------------*/
  LCD_DC_GPIO_CLK_ENABLE();
 800683c:	2004      	movs	r0, #4
 800683e:	f7ff fc1d 	bl	800607c <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_DC_PIN;
 8006842:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006846:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006848:	2301      	movs	r3, #1
 800684a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800684c:	2300      	movs	r3, #0
 800684e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006850:	2300      	movs	r3, #0
 8006852:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT, &GPIO_InitStruct);
 8006854:	463b      	mov	r3, r7
 8006856:	4619      	mov	r1, r3
 8006858:	481b      	ldr	r0, [pc, #108]	@ (80068c8 <LCD_IO_Init+0xc0>)
 800685a:	f000 fe3d 	bl	80074d8 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_DC_LOW();
 800685e:	2200      	movs	r2, #0
 8006860:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006864:	4818      	ldr	r0, [pc, #96]	@ (80068c8 <LCD_IO_Init+0xc0>)
 8006866:	f001 f885 	bl	8007974 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Reset pin --------------------------------------------*/
  LCD_RST_GPIO_CLK_ENABLE();
 800686a:	2004      	movs	r0, #4
 800686c:	f7ff fc06 	bl	800607c <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_RST_PIN;
 8006870:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006874:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006876:	2301      	movs	r3, #1
 8006878:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800687a:	2300      	movs	r3, #0
 800687c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800687e:	2300      	movs	r3, #0
 8006880:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RST_GPIO_PORT, &GPIO_InitStruct);
 8006882:	463b      	mov	r3, r7
 8006884:	4619      	mov	r1, r3
 8006886:	4810      	ldr	r0, [pc, #64]	@ (80068c8 <LCD_IO_Init+0xc0>)
 8006888:	f000 fe26 	bl	80074d8 <HAL_GPIO_Init>
  
  if (BSP_SPI1_Init() != BSP_ERROR_NONE)
 800688c:	f7ff faf0 	bl	8005e70 <BSP_SPI1_Init>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d002      	beq.n	800689c <LCD_IO_Init+0x94>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8006896:	f06f 0307 	mvn.w	r3, #7
 800689a:	617b      	str	r3, [r7, #20]
  }
  LCD_RST_LOW();
 800689c:	2200      	movs	r2, #0
 800689e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80068a2:	4809      	ldr	r0, [pc, #36]	@ (80068c8 <LCD_IO_Init+0xc0>)
 80068a4:	f001 f866 	bl	8007974 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80068a8:	2001      	movs	r0, #1
 80068aa:	f7fa ff31 	bl	8001710 <HAL_Delay>
  LCD_RST_HIGH();
 80068ae:	2201      	movs	r2, #1
 80068b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80068b4:	4804      	ldr	r0, [pc, #16]	@ (80068c8 <LCD_IO_Init+0xc0>)
 80068b6:	f001 f85d 	bl	8007974 <HAL_GPIO_WritePin>
  return ret;
 80068ba:	697b      	ldr	r3, [r7, #20]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	48001c00 	.word	0x48001c00
 80068c8:	48000800 	.word	0x48000800

080068cc <LCD_IO_DeInit>:
/**
  * @brief  DeInitializes LCD low level
  * @retval BSP status
  */
static int32_t LCD_IO_DeInit(void)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(LCD_CS_GPIO_PORT, LCD_CS_PIN);
 80068d0:	2101      	movs	r1, #1
 80068d2:	4808      	ldr	r0, [pc, #32]	@ (80068f4 <LCD_IO_DeInit+0x28>)
 80068d4:	f000 ff70 	bl	80077b8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(LCD_DC_GPIO_PORT, LCD_DC_PIN);
 80068d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80068dc:	4806      	ldr	r0, [pc, #24]	@ (80068f8 <LCD_IO_DeInit+0x2c>)
 80068de:	f000 ff6b 	bl	80077b8 <HAL_GPIO_DeInit>
  /* Uninitialize LCD Reset Pin */  
  HAL_GPIO_DeInit(LCD_RST_GPIO_PORT, LCD_RST_PIN);
 80068e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80068e6:	4804      	ldr	r0, [pc, #16]	@ (80068f8 <LCD_IO_DeInit+0x2c>)
 80068e8:	f000 ff66 	bl	80077b8 <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	48001c00 	.word	0x48001c00
 80068f8:	48000800 	.word	0x48000800

080068fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80068fc:	b480      	push	{r7}
 80068fe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8006900:	4b07      	ldr	r3, [pc, #28]	@ (8006920 <SystemInit+0x24>)
 8006902:	2200      	movs	r2, #0
 8006904:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8006906:	4b06      	ldr	r3, [pc, #24]	@ (8006920 <SystemInit+0x24>)
 8006908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800690c:	4a04      	ldr	r2, [pc, #16]	@ (8006920 <SystemInit+0x24>)
 800690e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006912:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 8006916:	bf00      	nop
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr
 8006920:	e000ed00 	.word	0xe000ed00

08006924 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8006924:	b480      	push	{r7}
 8006926:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006928:	4b05      	ldr	r3, [pc, #20]	@ (8006940 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	4a04      	ldr	r2, [pc, #16]	@ (8006940 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800692e:	f043 0301 	orr.w	r3, r3, #1
 8006932:	6053      	str	r3, [r2, #4]
}
 8006934:	bf00      	nop
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	e0042000 	.word	0xe0042000

08006944 <LL_DBGMCU_EnableDBGStopMode>:
{
 8006944:	b480      	push	{r7}
 8006946:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8006948:	4b05      	ldr	r3, [pc, #20]	@ (8006960 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	4a04      	ldr	r2, [pc, #16]	@ (8006960 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800694e:	f043 0302 	orr.w	r3, r3, #2
 8006952:	6053      	str	r3, [r2, #4]
}
 8006954:	bf00      	nop
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	e0042000 	.word	0xe0042000

08006964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800696a:	2300      	movs	r3, #0
 800696c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800696e:	4b0c      	ldr	r3, [pc, #48]	@ (80069a0 <HAL_Init+0x3c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a0b      	ldr	r2, [pc, #44]	@ (80069a0 <HAL_Init+0x3c>)
 8006974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006978:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800697a:	2003      	movs	r0, #3
 800697c:	f000 f9c0 	bl	8006d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006980:	2000      	movs	r0, #0
 8006982:	f000 f80f 	bl	80069a4 <HAL_InitTick>
 8006986:	4603      	mov	r3, r0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d002      	beq.n	8006992 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	71fb      	strb	r3, [r7, #7]
 8006990:	e001      	b.n	8006996 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006992:	f7fc fb25 	bl	8002fe0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006996:	79fb      	ldrb	r3, [r7, #7]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3708      	adds	r7, #8
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	58004000 	.word	0x58004000

080069a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80069ac:	2300      	movs	r3, #0
 80069ae:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80069b0:	4b17      	ldr	r3, [pc, #92]	@ (8006a10 <HAL_InitTick+0x6c>)
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d024      	beq.n	8006a02 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80069b8:	f002 f96a 	bl	8008c90 <HAL_RCC_GetHCLKFreq>
 80069bc:	4602      	mov	r2, r0
 80069be:	4b14      	ldr	r3, [pc, #80]	@ (8006a10 <HAL_InitTick+0x6c>)
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	4619      	mov	r1, r3
 80069c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80069c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80069cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80069d0:	4618      	mov	r0, r3
 80069d2:	f000 f9d6 	bl	8006d82 <HAL_SYSTICK_Config>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10f      	bne.n	80069fc <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2b0f      	cmp	r3, #15
 80069e0:	d809      	bhi.n	80069f6 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80069e2:	2200      	movs	r2, #0
 80069e4:	6879      	ldr	r1, [r7, #4]
 80069e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069ea:	f000 f994 	bl	8006d16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80069ee:	4a09      	ldr	r2, [pc, #36]	@ (8006a14 <HAL_InitTick+0x70>)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6013      	str	r3, [r2, #0]
 80069f4:	e007      	b.n	8006a06 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	73fb      	strb	r3, [r7, #15]
 80069fa:	e004      	b.n	8006a06 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	73fb      	strb	r3, [r7, #15]
 8006a00:	e001      	b.n	8006a06 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	200000a0 	.word	0x200000a0
 8006a14:	2000009c 	.word	0x2000009c

08006a18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006a1c:	4b06      	ldr	r3, [pc, #24]	@ (8006a38 <HAL_IncTick+0x20>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	461a      	mov	r2, r3
 8006a22:	4b06      	ldr	r3, [pc, #24]	@ (8006a3c <HAL_IncTick+0x24>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4413      	add	r3, r2
 8006a28:	4a04      	ldr	r2, [pc, #16]	@ (8006a3c <HAL_IncTick+0x24>)
 8006a2a:	6013      	str	r3, [r2, #0]
}
 8006a2c:	bf00      	nop
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	200000a0 	.word	0x200000a0
 8006a3c:	20000bb0 	.word	0x20000bb0

08006a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a40:	b480      	push	{r7}
 8006a42:	af00      	add	r7, sp, #0
  return uwTick;
 8006a44:	4b03      	ldr	r3, [pc, #12]	@ (8006a54 <HAL_GetTick+0x14>)
 8006a46:	681b      	ldr	r3, [r3, #0]
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop
 8006a54:	20000bb0 	.word	0x20000bb0

08006a58 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8006a5c:	4b03      	ldr	r3, [pc, #12]	@ (8006a6c <HAL_GetTickPrio+0x14>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	2000009c 	.word	0x2000009c

08006a70 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8006a74:	4b03      	ldr	r3, [pc, #12]	@ (8006a84 <HAL_GetTickFreq+0x14>)
 8006a76:	781b      	ldrb	r3, [r3, #0]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	200000a0 	.word	0x200000a0

08006a88 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8006a8c:	f7ff ff4a 	bl	8006924 <LL_DBGMCU_EnableDBGSleepMode>
}
 8006a90:	bf00      	nop
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8006a98:	f7ff ff54 	bl	8006944 <LL_DBGMCU_EnableDBGStopMode>
}
 8006a9c:	bf00      	nop
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f003 0307 	and.w	r3, r3, #7
 8006aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ab6:	68ba      	ldr	r2, [r7, #8]
 8006ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006abc:	4013      	ands	r3, r2
 8006abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006ad2:	4a04      	ldr	r2, [pc, #16]	@ (8006ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	60d3      	str	r3, [r2, #12]
}
 8006ad8:	bf00      	nop
 8006ada:	3714      	adds	r7, #20
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr
 8006ae4:	e000ed00 	.word	0xe000ed00

08006ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006aec:	4b04      	ldr	r3, [pc, #16]	@ (8006b00 <__NVIC_GetPriorityGrouping+0x18>)
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	0a1b      	lsrs	r3, r3, #8
 8006af2:	f003 0307 	and.w	r3, r3, #7
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr
 8006b00:	e000ed00 	.word	0xe000ed00

08006b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	db0b      	blt.n	8006b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b16:	79fb      	ldrb	r3, [r7, #7]
 8006b18:	f003 021f 	and.w	r2, r3, #31
 8006b1c:	4907      	ldr	r1, [pc, #28]	@ (8006b3c <__NVIC_EnableIRQ+0x38>)
 8006b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b22:	095b      	lsrs	r3, r3, #5
 8006b24:	2001      	movs	r0, #1
 8006b26:	fa00 f202 	lsl.w	r2, r0, r2
 8006b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006b2e:	bf00      	nop
 8006b30:	370c      	adds	r7, #12
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	e000e100 	.word	0xe000e100

08006b40 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	4603      	mov	r3, r0
 8006b48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	db12      	blt.n	8006b78 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b52:	79fb      	ldrb	r3, [r7, #7]
 8006b54:	f003 021f 	and.w	r2, r3, #31
 8006b58:	490a      	ldr	r1, [pc, #40]	@ (8006b84 <__NVIC_DisableIRQ+0x44>)
 8006b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b5e:	095b      	lsrs	r3, r3, #5
 8006b60:	2001      	movs	r0, #1
 8006b62:	fa00 f202 	lsl.w	r2, r0, r2
 8006b66:	3320      	adds	r3, #32
 8006b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006b6c:	f3bf 8f4f 	dsb	sy
}
 8006b70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006b72:	f3bf 8f6f 	isb	sy
}
 8006b76:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr
 8006b84:	e000e100 	.word	0xe000e100

08006b88 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	db0c      	blt.n	8006bb4 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b9a:	79fb      	ldrb	r3, [r7, #7]
 8006b9c:	f003 021f 	and.w	r2, r3, #31
 8006ba0:	4907      	ldr	r1, [pc, #28]	@ (8006bc0 <__NVIC_SetPendingIRQ+0x38>)
 8006ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ba6:	095b      	lsrs	r3, r3, #5
 8006ba8:	2001      	movs	r0, #1
 8006baa:	fa00 f202 	lsl.w	r2, r0, r2
 8006bae:	3340      	adds	r3, #64	@ 0x40
 8006bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr
 8006bc0:	e000e100 	.word	0xe000e100

08006bc4 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	4603      	mov	r3, r0
 8006bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	db0c      	blt.n	8006bf0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006bd6:	79fb      	ldrb	r3, [r7, #7]
 8006bd8:	f003 021f 	and.w	r2, r3, #31
 8006bdc:	4907      	ldr	r1, [pc, #28]	@ (8006bfc <__NVIC_ClearPendingIRQ+0x38>)
 8006bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006be2:	095b      	lsrs	r3, r3, #5
 8006be4:	2001      	movs	r0, #1
 8006be6:	fa00 f202 	lsl.w	r2, r0, r2
 8006bea:	3360      	adds	r3, #96	@ 0x60
 8006bec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr
 8006bfc:	e000e100 	.word	0xe000e100

08006c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	4603      	mov	r3, r0
 8006c08:	6039      	str	r1, [r7, #0]
 8006c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	db0a      	blt.n	8006c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	b2da      	uxtb	r2, r3
 8006c18:	490c      	ldr	r1, [pc, #48]	@ (8006c4c <__NVIC_SetPriority+0x4c>)
 8006c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c1e:	0112      	lsls	r2, r2, #4
 8006c20:	b2d2      	uxtb	r2, r2
 8006c22:	440b      	add	r3, r1
 8006c24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006c28:	e00a      	b.n	8006c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	b2da      	uxtb	r2, r3
 8006c2e:	4908      	ldr	r1, [pc, #32]	@ (8006c50 <__NVIC_SetPriority+0x50>)
 8006c30:	79fb      	ldrb	r3, [r7, #7]
 8006c32:	f003 030f 	and.w	r3, r3, #15
 8006c36:	3b04      	subs	r3, #4
 8006c38:	0112      	lsls	r2, r2, #4
 8006c3a:	b2d2      	uxtb	r2, r2
 8006c3c:	440b      	add	r3, r1
 8006c3e:	761a      	strb	r2, [r3, #24]
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	e000e100 	.word	0xe000e100
 8006c50:	e000ed00 	.word	0xe000ed00

08006c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b089      	sub	sp, #36	@ 0x24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f003 0307 	and.w	r3, r3, #7
 8006c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	f1c3 0307 	rsb	r3, r3, #7
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	bf28      	it	cs
 8006c72:	2304      	movcs	r3, #4
 8006c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	2b06      	cmp	r3, #6
 8006c7c:	d902      	bls.n	8006c84 <NVIC_EncodePriority+0x30>
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	3b03      	subs	r3, #3
 8006c82:	e000      	b.n	8006c86 <NVIC_EncodePriority+0x32>
 8006c84:	2300      	movs	r3, #0
 8006c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c92:	43da      	mvns	r2, r3
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	401a      	ands	r2, r3
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca6:	43d9      	mvns	r1, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006cac:	4313      	orrs	r3, r2
         );
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3724      	adds	r7, #36	@ 0x24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr
	...

08006cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ccc:	d301      	bcc.n	8006cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e00f      	b.n	8006cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8006cfc <SysTick_Config+0x40>)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006cda:	210f      	movs	r1, #15
 8006cdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ce0:	f7ff ff8e 	bl	8006c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ce4:	4b05      	ldr	r3, [pc, #20]	@ (8006cfc <SysTick_Config+0x40>)
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006cea:	4b04      	ldr	r3, [pc, #16]	@ (8006cfc <SysTick_Config+0x40>)
 8006cec:	2207      	movs	r2, #7
 8006cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	e000e010 	.word	0xe000e010

08006d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f7ff fec9 	bl	8006aa0 <__NVIC_SetPriorityGrouping>
}
 8006d0e:	bf00      	nop
 8006d10:	3708      	adds	r7, #8
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b086      	sub	sp, #24
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	60b9      	str	r1, [r7, #8]
 8006d20:	607a      	str	r2, [r7, #4]
 8006d22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006d24:	f7ff fee0 	bl	8006ae8 <__NVIC_GetPriorityGrouping>
 8006d28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	68b9      	ldr	r1, [r7, #8]
 8006d2e:	6978      	ldr	r0, [r7, #20]
 8006d30:	f7ff ff90 	bl	8006c54 <NVIC_EncodePriority>
 8006d34:	4602      	mov	r2, r0
 8006d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d3a:	4611      	mov	r1, r2
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7ff ff5f 	bl	8006c00 <__NVIC_SetPriority>
}
 8006d42:	bf00      	nop
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b082      	sub	sp, #8
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	4603      	mov	r3, r0
 8006d52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7ff fed3 	bl	8006b04 <__NVIC_EnableIRQ>
}
 8006d5e:	bf00      	nop
 8006d60:	3708      	adds	r7, #8
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b082      	sub	sp, #8
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff fee3 	bl	8006b40 <__NVIC_DisableIRQ>
}
 8006d7a:	bf00      	nop
 8006d7c:	3708      	adds	r7, #8
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b082      	sub	sp, #8
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7ff ff96 	bl	8006cbc <SysTick_Config>
 8006d90:	4603      	mov	r3, r0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3708      	adds	r7, #8
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}

08006d9a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b082      	sub	sp, #8
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	4603      	mov	r3, r0
 8006da2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8006da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006da8:	4618      	mov	r0, r3
 8006daa:	f7ff feed 	bl	8006b88 <__NVIC_SetPendingIRQ>
}
 8006dae:	bf00      	nop
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b082      	sub	sp, #8
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8006dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff fefd 	bl	8006bc4 <__NVIC_ClearPendingIRQ>
}
 8006dca:	bf00      	nop
 8006dcc:	3708      	adds	r7, #8
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
	...

08006dd4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d101      	bne.n	8006de6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e08e      	b.n	8006f04 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	461a      	mov	r2, r3
 8006dec:	4b47      	ldr	r3, [pc, #284]	@ (8006f0c <HAL_DMA_Init+0x138>)
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d80f      	bhi.n	8006e12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	461a      	mov	r2, r3
 8006df8:	4b45      	ldr	r3, [pc, #276]	@ (8006f10 <HAL_DMA_Init+0x13c>)
 8006dfa:	4413      	add	r3, r2
 8006dfc:	4a45      	ldr	r2, [pc, #276]	@ (8006f14 <HAL_DMA_Init+0x140>)
 8006dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006e02:	091b      	lsrs	r3, r3, #4
 8006e04:	009a      	lsls	r2, r3, #2
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a42      	ldr	r2, [pc, #264]	@ (8006f18 <HAL_DMA_Init+0x144>)
 8006e0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006e10:	e00e      	b.n	8006e30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	461a      	mov	r2, r3
 8006e18:	4b40      	ldr	r3, [pc, #256]	@ (8006f1c <HAL_DMA_Init+0x148>)
 8006e1a:	4413      	add	r3, r2
 8006e1c:	4a3d      	ldr	r2, [pc, #244]	@ (8006f14 <HAL_DMA_Init+0x140>)
 8006e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e22:	091b      	lsrs	r3, r3, #4
 8006e24:	009a      	lsls	r2, r3, #2
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a3c      	ldr	r2, [pc, #240]	@ (8006f20 <HAL_DMA_Init+0x14c>)
 8006e2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2202      	movs	r2, #2
 8006e34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006e54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a1b      	ldr	r3, [r3, #32]
 8006e72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 fa74 	bl	8007370 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e90:	d102      	bne.n	8006e98 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2200      	movs	r2, #0
 8006e96:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ea0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006ea4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006eae:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d010      	beq.n	8006eda <HAL_DMA_Init+0x106>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	2b04      	cmp	r3, #4
 8006ebe:	d80c      	bhi.n	8006eda <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 fa93 	bl	80073ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eca:	2200      	movs	r2, #0
 8006ecc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006ed6:	605a      	str	r2, [r3, #4]
 8006ed8:	e008      	b.n	8006eec <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3710      	adds	r7, #16
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	40020407 	.word	0x40020407
 8006f10:	bffdfff8 	.word	0xbffdfff8
 8006f14:	cccccccd 	.word	0xcccccccd
 8006f18:	40020000 	.word	0x40020000
 8006f1c:	bffdfbf8 	.word	0xbffdfbf8
 8006f20:	40020400 	.word	0x40020400

08006f24 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b086      	sub	sp, #24
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	607a      	str	r2, [r7, #4]
 8006f30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f32:	2300      	movs	r3, #0
 8006f34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_DMA_Start_IT+0x20>
 8006f40:	2302      	movs	r3, #2
 8006f42:	e066      	b.n	8007012 <HAL_DMA_Start_IT+0xee>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d155      	bne.n	8007004 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2202      	movs	r2, #2
 8006f5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f022 0201 	bic.w	r2, r2, #1
 8006f74:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	68b9      	ldr	r1, [r7, #8]
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 f9b9 	bl	80072f4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d008      	beq.n	8006f9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f042 020e 	orr.w	r2, r2, #14
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	e00f      	b.n	8006fbc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f022 0204 	bic.w	r2, r2, #4
 8006faa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f042 020a 	orr.w	r2, r2, #10
 8006fba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d007      	beq.n	8006fda <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006fd8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d007      	beq.n	8006ff2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ff0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f042 0201 	orr.w	r2, r2, #1
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	e005      	b.n	8007010 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800700c:	2302      	movs	r3, #2
 800700e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007010:	7dfb      	ldrb	r3, [r7, #23]
}
 8007012:	4618      	mov	r0, r3
 8007014:	3718      	adds	r7, #24
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800701a:	b480      	push	{r7}
 800701c:	b083      	sub	sp, #12
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e04f      	b.n	80070cc <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b02      	cmp	r3, #2
 8007036:	d008      	beq.n	800704a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2204      	movs	r2, #4
 800703c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e040      	b.n	80070cc <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f022 020e 	bic.w	r2, r2, #14
 8007058:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007064:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007068:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f022 0201 	bic.w	r2, r2, #1
 8007078:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800707e:	f003 021c 	and.w	r2, r3, #28
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007086:	2101      	movs	r1, #1
 8007088:	fa01 f202 	lsl.w	r2, r1, r2
 800708c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007096:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00c      	beq.n	80070ba <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80070ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80070b8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070e0:	2300      	movs	r3, #0
 80070e2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d005      	beq.n	80070fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2204      	movs	r2, #4
 80070f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	73fb      	strb	r3, [r7, #15]
 80070fa:	e047      	b.n	800718c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f022 020e 	bic.w	r2, r2, #14
 800710a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 0201 	bic.w	r2, r2, #1
 800711a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007126:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800712a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007130:	f003 021c 	and.w	r2, r3, #28
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007138:	2101      	movs	r1, #1
 800713a:	fa01 f202 	lsl.w	r2, r1, r2
 800713e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007148:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800714e:	2b00      	cmp	r3, #0
 8007150:	d00c      	beq.n	800716c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800715c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007160:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800716a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007180:	2b00      	cmp	r3, #0
 8007182:	d003      	beq.n	800718c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	4798      	blx	r3
    }
  }
  return status;
 800718c:	7bfb      	ldrb	r3, [r7, #15]
}
 800718e:	4618      	mov	r0, r3
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b084      	sub	sp, #16
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071b2:	f003 031c 	and.w	r3, r3, #28
 80071b6:	2204      	movs	r2, #4
 80071b8:	409a      	lsls	r2, r3
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	4013      	ands	r3, r2
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d026      	beq.n	8007210 <HAL_DMA_IRQHandler+0x7a>
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	f003 0304 	and.w	r3, r3, #4
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d021      	beq.n	8007210 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 0320 	and.w	r3, r3, #32
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d107      	bne.n	80071ea <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f022 0204 	bic.w	r2, r2, #4
 80071e8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ee:	f003 021c 	and.w	r2, r3, #28
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	2104      	movs	r1, #4
 80071f8:	fa01 f202 	lsl.w	r2, r1, r2
 80071fc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007202:	2b00      	cmp	r3, #0
 8007204:	d071      	beq.n	80072ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800720e:	e06c      	b.n	80072ea <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007214:	f003 031c 	and.w	r3, r3, #28
 8007218:	2202      	movs	r2, #2
 800721a:	409a      	lsls	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	4013      	ands	r3, r2
 8007220:	2b00      	cmp	r3, #0
 8007222:	d02e      	beq.n	8007282 <HAL_DMA_IRQHandler+0xec>
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	f003 0302 	and.w	r3, r3, #2
 800722a:	2b00      	cmp	r3, #0
 800722c:	d029      	beq.n	8007282 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 0320 	and.w	r3, r3, #32
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10b      	bne.n	8007254 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 020a 	bic.w	r2, r2, #10
 800724a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007258:	f003 021c 	and.w	r2, r3, #28
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007260:	2102      	movs	r1, #2
 8007262:	fa01 f202 	lsl.w	r2, r1, r2
 8007266:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007274:	2b00      	cmp	r3, #0
 8007276:	d038      	beq.n	80072ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007280:	e033      	b.n	80072ea <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007286:	f003 031c 	and.w	r3, r3, #28
 800728a:	2208      	movs	r2, #8
 800728c:	409a      	lsls	r2, r3
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	4013      	ands	r3, r2
 8007292:	2b00      	cmp	r3, #0
 8007294:	d02a      	beq.n	80072ec <HAL_DMA_IRQHandler+0x156>
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f003 0308 	and.w	r3, r3, #8
 800729c:	2b00      	cmp	r3, #0
 800729e:	d025      	beq.n	80072ec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f022 020e 	bic.w	r2, r2, #14
 80072ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072b4:	f003 021c 	and.w	r2, r3, #28
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072bc:	2101      	movs	r1, #1
 80072be:	fa01 f202 	lsl.w	r2, r1, r2
 80072c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d004      	beq.n	80072ec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80072ea:	bf00      	nop
 80072ec:	bf00      	nop
}
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
 8007300:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800730a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007310:	2b00      	cmp	r3, #0
 8007312:	d004      	beq.n	800731e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800731c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007322:	f003 021c 	and.w	r2, r3, #28
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732a:	2101      	movs	r1, #1
 800732c:	fa01 f202 	lsl.w	r2, r1, r2
 8007330:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	2b10      	cmp	r3, #16
 8007340:	d108      	bne.n	8007354 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007352:	e007      	b.n	8007364 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	60da      	str	r2, [r3, #12]
}
 8007364:	bf00      	nop
 8007366:	3714      	adds	r7, #20
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	461a      	mov	r2, r3
 800737e:	4b17      	ldr	r3, [pc, #92]	@ (80073dc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007380:	429a      	cmp	r2, r3
 8007382:	d80a      	bhi.n	800739a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007388:	089b      	lsrs	r3, r3, #2
 800738a:	009b      	lsls	r3, r3, #2
 800738c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007390:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	6493      	str	r3, [r2, #72]	@ 0x48
 8007398:	e007      	b.n	80073aa <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800739e:	089b      	lsrs	r3, r3, #2
 80073a0:	009a      	lsls	r2, r3, #2
 80073a2:	4b0f      	ldr	r3, [pc, #60]	@ (80073e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80073a4:	4413      	add	r3, r2
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	3b08      	subs	r3, #8
 80073b2:	4a0c      	ldr	r2, [pc, #48]	@ (80073e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80073b4:	fba2 2303 	umull	r2, r3, r2, r3
 80073b8:	091b      	lsrs	r3, r3, #4
 80073ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a0a      	ldr	r2, [pc, #40]	@ (80073e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80073c0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f003 031f 	and.w	r3, r3, #31
 80073c8:	2201      	movs	r2, #1
 80073ca:	409a      	lsls	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80073d0:	bf00      	nop
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	40020407 	.word	0x40020407
 80073e0:	4002081c 	.word	0x4002081c
 80073e4:	cccccccd 	.word	0xcccccccd
 80073e8:	40020880 	.word	0x40020880

080073ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073fc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	4b0b      	ldr	r3, [pc, #44]	@ (8007430 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007402:	4413      	add	r3, r2
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	461a      	mov	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a09      	ldr	r2, [pc, #36]	@ (8007434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8007410:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	3b01      	subs	r3, #1
 8007416:	f003 0303 	and.w	r3, r3, #3
 800741a:	2201      	movs	r2, #1
 800741c:	409a      	lsls	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007422:	bf00      	nop
 8007424:	3714      	adds	r7, #20
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	1000823f 	.word	0x1000823f
 8007434:	40020940 	.word	0x40020940

08007438 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8007438:	b480      	push	{r7}
 800743a:	b087      	sub	sp, #28
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	460b      	mov	r3, r1
 8007442:	607a      	str	r2, [r7, #4]
 8007444:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007446:	2300      	movs	r3, #0
 8007448:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800744a:	7afb      	ldrb	r3, [r7, #11]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d103      	bne.n	8007458 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	605a      	str	r2, [r3, #4]
      break;
 8007456:	e002      	b.n	800745e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	75fb      	strb	r3, [r7, #23]
      break;
 800745c:	bf00      	nop
  }

  return status;
 800745e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007460:	4618      	mov	r0, r3
 8007462:	371c      	adds	r7, #28
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d101      	bne.n	8007480 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e003      	b.n	8007488 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	683a      	ldr	r2, [r7, #0]
 8007484:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007486:	2300      	movs	r3, #0
  }
}
 8007488:	4618      	mov	r0, r3
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	0c1b      	lsrs	r3, r3, #16
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 031f 	and.w	r3, r3, #31
 80074b0:	2201      	movs	r2, #1
 80074b2:	fa02 f303 	lsl.w	r3, r2, r3
 80074b6:	613b      	str	r3, [r7, #16]

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	015b      	lsls	r3, r3, #5
 80074bc:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 80074c0:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 80074c4:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	601a      	str	r2, [r3, #0]
}
 80074cc:	bf00      	nop
 80074ce:	371c      	adds	r7, #28
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80074d8:	b480      	push	{r7}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 80074e2:	2300      	movs	r3, #0
 80074e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80074e6:	e14c      	b.n	8007782 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	2101      	movs	r1, #1
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	fa01 f303 	lsl.w	r3, r1, r3
 80074f4:	4013      	ands	r3, r2
 80074f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f000 813e 	beq.w	800777c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f003 0303 	and.w	r3, r3, #3
 8007508:	2b01      	cmp	r3, #1
 800750a:	d005      	beq.n	8007518 <HAL_GPIO_Init+0x40>
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f003 0303 	and.w	r3, r3, #3
 8007514:	2b02      	cmp	r3, #2
 8007516:	d130      	bne.n	800757a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	005b      	lsls	r3, r3, #1
 8007522:	2203      	movs	r2, #3
 8007524:	fa02 f303 	lsl.w	r3, r2, r3
 8007528:	43db      	mvns	r3, r3
 800752a:	693a      	ldr	r2, [r7, #16]
 800752c:	4013      	ands	r3, r2
 800752e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	68da      	ldr	r2, [r3, #12]
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	005b      	lsls	r3, r3, #1
 8007538:	fa02 f303 	lsl.w	r3, r2, r3
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	4313      	orrs	r3, r2
 8007540:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	693a      	ldr	r2, [r7, #16]
 8007546:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800754e:	2201      	movs	r2, #1
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	fa02 f303 	lsl.w	r3, r2, r3
 8007556:	43db      	mvns	r3, r3
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	4013      	ands	r3, r2
 800755c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	091b      	lsrs	r3, r3, #4
 8007564:	f003 0201 	and.w	r2, r3, #1
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	fa02 f303 	lsl.w	r3, r2, r3
 800756e:	693a      	ldr	r2, [r7, #16]
 8007570:	4313      	orrs	r3, r2
 8007572:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	693a      	ldr	r2, [r7, #16]
 8007578:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	2b03      	cmp	r3, #3
 8007584:	d017      	beq.n	80075b6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	68db      	ldr	r3, [r3, #12]
 800758a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	005b      	lsls	r3, r3, #1
 8007590:	2203      	movs	r2, #3
 8007592:	fa02 f303 	lsl.w	r3, r2, r3
 8007596:	43db      	mvns	r3, r3
 8007598:	693a      	ldr	r2, [r7, #16]
 800759a:	4013      	ands	r3, r2
 800759c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	689a      	ldr	r2, [r3, #8]
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	fa02 f303 	lsl.w	r3, r2, r3
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	693a      	ldr	r2, [r7, #16]
 80075b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	f003 0303 	and.w	r3, r3, #3
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d123      	bne.n	800760a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	08da      	lsrs	r2, r3, #3
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	3208      	adds	r2, #8
 80075ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	f003 0307 	and.w	r3, r3, #7
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	220f      	movs	r2, #15
 80075da:	fa02 f303 	lsl.w	r3, r2, r3
 80075de:	43db      	mvns	r3, r3
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	4013      	ands	r3, r2
 80075e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	691a      	ldr	r2, [r3, #16]
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	f003 0307 	and.w	r3, r3, #7
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	fa02 f303 	lsl.w	r3, r2, r3
 80075f6:	693a      	ldr	r2, [r7, #16]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	08da      	lsrs	r2, r3, #3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	3208      	adds	r2, #8
 8007604:	6939      	ldr	r1, [r7, #16]
 8007606:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	005b      	lsls	r3, r3, #1
 8007614:	2203      	movs	r2, #3
 8007616:	fa02 f303 	lsl.w	r3, r2, r3
 800761a:	43db      	mvns	r3, r3
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	4013      	ands	r3, r2
 8007620:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	f003 0203 	and.w	r2, r3, #3
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	005b      	lsls	r3, r3, #1
 800762e:	fa02 f303 	lsl.w	r3, r2, r3
 8007632:	693a      	ldr	r2, [r7, #16]
 8007634:	4313      	orrs	r3, r2
 8007636:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 8098 	beq.w	800777c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800764c:	4a54      	ldr	r2, [pc, #336]	@ (80077a0 <HAL_GPIO_Init+0x2c8>)
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	089b      	lsrs	r3, r3, #2
 8007652:	3302      	adds	r3, #2
 8007654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007658:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	f003 0303 	and.w	r3, r3, #3
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	220f      	movs	r2, #15
 8007664:	fa02 f303 	lsl.w	r3, r2, r3
 8007668:	43db      	mvns	r3, r3
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	4013      	ands	r3, r2
 800766e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007676:	d019      	beq.n	80076ac <HAL_GPIO_Init+0x1d4>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a4a      	ldr	r2, [pc, #296]	@ (80077a4 <HAL_GPIO_Init+0x2cc>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d013      	beq.n	80076a8 <HAL_GPIO_Init+0x1d0>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a49      	ldr	r2, [pc, #292]	@ (80077a8 <HAL_GPIO_Init+0x2d0>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d00d      	beq.n	80076a4 <HAL_GPIO_Init+0x1cc>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a48      	ldr	r2, [pc, #288]	@ (80077ac <HAL_GPIO_Init+0x2d4>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d007      	beq.n	80076a0 <HAL_GPIO_Init+0x1c8>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a47      	ldr	r2, [pc, #284]	@ (80077b0 <HAL_GPIO_Init+0x2d8>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d101      	bne.n	800769c <HAL_GPIO_Init+0x1c4>
 8007698:	2304      	movs	r3, #4
 800769a:	e008      	b.n	80076ae <HAL_GPIO_Init+0x1d6>
 800769c:	2307      	movs	r3, #7
 800769e:	e006      	b.n	80076ae <HAL_GPIO_Init+0x1d6>
 80076a0:	2303      	movs	r3, #3
 80076a2:	e004      	b.n	80076ae <HAL_GPIO_Init+0x1d6>
 80076a4:	2302      	movs	r3, #2
 80076a6:	e002      	b.n	80076ae <HAL_GPIO_Init+0x1d6>
 80076a8:	2301      	movs	r3, #1
 80076aa:	e000      	b.n	80076ae <HAL_GPIO_Init+0x1d6>
 80076ac:	2300      	movs	r3, #0
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	f002 0203 	and.w	r2, r2, #3
 80076b4:	0092      	lsls	r2, r2, #2
 80076b6:	4093      	lsls	r3, r2
 80076b8:	693a      	ldr	r2, [r7, #16]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80076be:	4938      	ldr	r1, [pc, #224]	@ (80077a0 <HAL_GPIO_Init+0x2c8>)
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	089b      	lsrs	r3, r3, #2
 80076c4:	3302      	adds	r3, #2
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80076cc:	4b39      	ldr	r3, [pc, #228]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	43db      	mvns	r3, r3
 80076d6:	693a      	ldr	r2, [r7, #16]
 80076d8:	4013      	ands	r3, r2
 80076da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d003      	beq.n	80076f0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80076e8:	693a      	ldr	r2, [r7, #16]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	4313      	orrs	r3, r2
 80076ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80076f0:	4a30      	ldr	r2, [pc, #192]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80076f6:	4b2f      	ldr	r3, [pc, #188]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	43db      	mvns	r3, r3
 8007700:	693a      	ldr	r2, [r7, #16]
 8007702:	4013      	ands	r3, r2
 8007704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d003      	beq.n	800771a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4313      	orrs	r3, r2
 8007718:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800771a:	4a26      	ldr	r2, [pc, #152]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007720:	4b24      	ldr	r3, [pc, #144]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 8007722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	43db      	mvns	r3, r3
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	4013      	ands	r3, r2
 8007730:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4313      	orrs	r3, r2
 8007744:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007746:	4a1b      	ldr	r2, [pc, #108]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800774e:	4b19      	ldr	r3, [pc, #100]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 8007750:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007754:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	43db      	mvns	r3, r3
 800775a:	693a      	ldr	r2, [r7, #16]
 800775c:	4013      	ands	r3, r2
 800775e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007768:	2b00      	cmp	r3, #0
 800776a:	d003      	beq.n	8007774 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800776c:	693a      	ldr	r2, [r7, #16]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	4313      	orrs	r3, r2
 8007772:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007774:	4a0f      	ldr	r2, [pc, #60]	@ (80077b4 <HAL_GPIO_Init+0x2dc>)
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	3301      	adds	r3, #1
 8007780:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	fa22 f303 	lsr.w	r3, r2, r3
 800778c:	2b00      	cmp	r3, #0
 800778e:	f47f aeab 	bne.w	80074e8 <HAL_GPIO_Init+0x10>
  }
}
 8007792:	bf00      	nop
 8007794:	bf00      	nop
 8007796:	371c      	adds	r7, #28
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr
 80077a0:	40010000 	.word	0x40010000
 80077a4:	48000400 	.word	0x48000400
 80077a8:	48000800 	.word	0x48000800
 80077ac:	48000c00 	.word	0x48000c00
 80077b0:	48001000 	.word	0x48001000
 80077b4:	58000800 	.word	0x58000800

080077b8 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80077c2:	2300      	movs	r3, #0
 80077c4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80077c6:	e0bb      	b.n	8007940 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80077c8:	2201      	movs	r2, #1
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	fa02 f303 	lsl.w	r3, r2, r3
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	4013      	ands	r3, r2
 80077d4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	f000 80ae 	beq.w	800793a <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80077de:	4a5f      	ldr	r2, [pc, #380]	@ (800795c <HAL_GPIO_DeInit+0x1a4>)
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	089b      	lsrs	r3, r3, #2
 80077e4:	3302      	adds	r3, #2
 80077e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077ea:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	f003 0303 	and.w	r3, r3, #3
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	220f      	movs	r2, #15
 80077f6:	fa02 f303 	lsl.w	r3, r2, r3
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	4013      	ands	r3, r2
 80077fe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007806:	d019      	beq.n	800783c <HAL_GPIO_DeInit+0x84>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a55      	ldr	r2, [pc, #340]	@ (8007960 <HAL_GPIO_DeInit+0x1a8>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d013      	beq.n	8007838 <HAL_GPIO_DeInit+0x80>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a54      	ldr	r2, [pc, #336]	@ (8007964 <HAL_GPIO_DeInit+0x1ac>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d00d      	beq.n	8007834 <HAL_GPIO_DeInit+0x7c>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a53      	ldr	r2, [pc, #332]	@ (8007968 <HAL_GPIO_DeInit+0x1b0>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d007      	beq.n	8007830 <HAL_GPIO_DeInit+0x78>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a52      	ldr	r2, [pc, #328]	@ (800796c <HAL_GPIO_DeInit+0x1b4>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d101      	bne.n	800782c <HAL_GPIO_DeInit+0x74>
 8007828:	2304      	movs	r3, #4
 800782a:	e008      	b.n	800783e <HAL_GPIO_DeInit+0x86>
 800782c:	2307      	movs	r3, #7
 800782e:	e006      	b.n	800783e <HAL_GPIO_DeInit+0x86>
 8007830:	2303      	movs	r3, #3
 8007832:	e004      	b.n	800783e <HAL_GPIO_DeInit+0x86>
 8007834:	2302      	movs	r3, #2
 8007836:	e002      	b.n	800783e <HAL_GPIO_DeInit+0x86>
 8007838:	2301      	movs	r3, #1
 800783a:	e000      	b.n	800783e <HAL_GPIO_DeInit+0x86>
 800783c:	2300      	movs	r3, #0
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	f002 0203 	and.w	r2, r2, #3
 8007844:	0092      	lsls	r2, r2, #2
 8007846:	4093      	lsls	r3, r2
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	429a      	cmp	r2, r3
 800784c:	d136      	bne.n	80078bc <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800784e:	4b48      	ldr	r3, [pc, #288]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 8007850:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	43db      	mvns	r3, r3
 8007858:	4945      	ldr	r1, [pc, #276]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 800785a:	4013      	ands	r3, r2
 800785c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8007860:	4b43      	ldr	r3, [pc, #268]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 8007862:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	43db      	mvns	r3, r3
 800786a:	4941      	ldr	r1, [pc, #260]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 800786c:	4013      	ands	r3, r2
 800786e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8007872:	4b3f      	ldr	r3, [pc, #252]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	43db      	mvns	r3, r3
 800787a:	493d      	ldr	r1, [pc, #244]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 800787c:	4013      	ands	r3, r2
 800787e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8007880:	4b3b      	ldr	r3, [pc, #236]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 8007882:	685a      	ldr	r2, [r3, #4]
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	43db      	mvns	r3, r3
 8007888:	4939      	ldr	r1, [pc, #228]	@ (8007970 <HAL_GPIO_DeInit+0x1b8>)
 800788a:	4013      	ands	r3, r2
 800788c:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f003 0303 	and.w	r3, r3, #3
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	220f      	movs	r2, #15
 8007898:	fa02 f303 	lsl.w	r3, r2, r3
 800789c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800789e:	4a2f      	ldr	r2, [pc, #188]	@ (800795c <HAL_GPIO_DeInit+0x1a4>)
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	089b      	lsrs	r3, r3, #2
 80078a4:	3302      	adds	r3, #2
 80078a6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	43da      	mvns	r2, r3
 80078ae:	482b      	ldr	r0, [pc, #172]	@ (800795c <HAL_GPIO_DeInit+0x1a4>)
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	089b      	lsrs	r3, r3, #2
 80078b4:	400a      	ands	r2, r1
 80078b6:	3302      	adds	r3, #2
 80078b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	005b      	lsls	r3, r3, #1
 80078c4:	2103      	movs	r1, #3
 80078c6:	fa01 f303 	lsl.w	r3, r1, r3
 80078ca:	431a      	orrs	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3UL] &= ~(0xFUL << ((position & 0x07UL) * 4UL)) ;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	08da      	lsrs	r2, r3, #3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	3208      	adds	r2, #8
 80078d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	f003 0307 	and.w	r3, r3, #7
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	220f      	movs	r2, #15
 80078e6:	fa02 f303 	lsl.w	r3, r2, r3
 80078ea:	43db      	mvns	r3, r3
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	08d2      	lsrs	r2, r2, #3
 80078f0:	4019      	ands	r1, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	3208      	adds	r2, #8
 80078f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	68da      	ldr	r2, [r3, #12]
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	005b      	lsls	r3, r3, #1
 8007902:	2103      	movs	r1, #3
 8007904:	fa01 f303 	lsl.w	r3, r1, r3
 8007908:	43db      	mvns	r3, r3
 800790a:	401a      	ands	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	2101      	movs	r1, #1
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	fa01 f303 	lsl.w	r3, r1, r3
 800791c:	43db      	mvns	r3, r3
 800791e:	401a      	ands	r2, r3
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	689a      	ldr	r2, [r3, #8]
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	005b      	lsls	r3, r3, #1
 800792c:	2103      	movs	r1, #3
 800792e:	fa01 f303 	lsl.w	r3, r1, r3
 8007932:	43db      	mvns	r3, r3
 8007934:	401a      	ands	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	609a      	str	r2, [r3, #8]
    }

    position++;
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	3301      	adds	r3, #1
 800793e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007940:	683a      	ldr	r2, [r7, #0]
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	fa22 f303 	lsr.w	r3, r2, r3
 8007948:	2b00      	cmp	r3, #0
 800794a:	f47f af3d 	bne.w	80077c8 <HAL_GPIO_DeInit+0x10>
  }
}
 800794e:	bf00      	nop
 8007950:	bf00      	nop
 8007952:	371c      	adds	r7, #28
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	40010000 	.word	0x40010000
 8007960:	48000400 	.word	0x48000400
 8007964:	48000800 	.word	0x48000800
 8007968:	48000c00 	.word	0x48000c00
 800796c:	48001000 	.word	0x48001000
 8007970:	58000800 	.word	0x58000800

08007974 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	460b      	mov	r3, r1
 800797e:	807b      	strh	r3, [r7, #2]
 8007980:	4613      	mov	r3, r2
 8007982:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007984:	787b      	ldrb	r3, [r7, #1]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800798a:	887a      	ldrh	r2, [r7, #2]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007990:	e002      	b.n	8007998 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007992:	887a      	ldrh	r2, [r7, #2]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007998:	bf00      	nop
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b082      	sub	sp, #8
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	4603      	mov	r3, r0
 80079ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80079ae:	4b08      	ldr	r3, [pc, #32]	@ (80079d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80079b0:	68da      	ldr	r2, [r3, #12]
 80079b2:	88fb      	ldrh	r3, [r7, #6]
 80079b4:	4013      	ands	r3, r2
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d006      	beq.n	80079c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80079ba:	4a05      	ldr	r2, [pc, #20]	@ (80079d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80079bc:	88fb      	ldrh	r3, [r7, #6]
 80079be:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80079c0:	88fb      	ldrh	r3, [r7, #6]
 80079c2:	4618      	mov	r0, r3
 80079c4:	f7f9 fefa 	bl	80017bc <HAL_GPIO_EXTI_Callback>
  }
}
 80079c8:	bf00      	nop
 80079ca:	3708      	adds	r7, #8
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	58000800 	.word	0x58000800

080079d4 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b082      	sub	sp, #8
 80079d8:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80079da:	4b0a      	ldr	r3, [pc, #40]	@ (8007a04 <HAL_HSEM_IRQHandler+0x30>)
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80079e0:	4b08      	ldr	r3, [pc, #32]	@ (8007a04 <HAL_HSEM_IRQHandler+0x30>)
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	43db      	mvns	r3, r3
 80079e8:	4906      	ldr	r1, [pc, #24]	@ (8007a04 <HAL_HSEM_IRQHandler+0x30>)
 80079ea:	4013      	ands	r3, r2
 80079ec:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80079ee:	4a05      	ldr	r2, [pc, #20]	@ (8007a04 <HAL_HSEM_IRQHandler+0x30>)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 f807 	bl	8007a08 <HAL_HSEM_FreeCallback>
}
 80079fa:	bf00      	nop
 80079fc:	3708      	adds	r7, #8
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	58001500 	.word	0x58001500

08007a08 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8007a24:	2300      	movs	r3, #0
 8007a26:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d01e      	beq.n	8007a6c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8007a2e:	4b13      	ldr	r3, [pc, #76]	@ (8007a7c <HAL_IPCC_Init+0x60>)
 8007a30:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d102      	bne.n	8007a44 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7fb fade 	bl	8003000 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8007a44:	68b8      	ldr	r0, [r7, #8]
 8007a46:	f000 f85b 	bl	8007b00 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 f82c 	bl	8007ab4 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8007a6a:	e001      	b.n	8007a70 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8007a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3710      	adds	r7, #16
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	58000c00 	.word	0x58000c00

08007a80 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8007a8e:	bf00      	nop
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr

08007a9a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8007a9a:	b480      	push	{r7}
 8007a9c:	b085      	sub	sp, #20
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	60f8      	str	r0, [r7, #12]
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	4613      	mov	r3, r2
 8007aa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8007aa8:	bf00      	nop
 8007aaa:	3714      	adds	r7, #20
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b085      	sub	sp, #20
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8007abc:	2300      	movs	r3, #0
 8007abe:	60fb      	str	r3, [r7, #12]
 8007ac0:	e00f      	b.n	8007ae2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4413      	add	r3, r2
 8007aca:	4a0b      	ldr	r2, [pc, #44]	@ (8007af8 <IPCC_SetDefaultCallbacks+0x44>)
 8007acc:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	3306      	adds	r3, #6
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	4413      	add	r3, r2
 8007ad8:	4a08      	ldr	r2, [pc, #32]	@ (8007afc <IPCC_SetDefaultCallbacks+0x48>)
 8007ada:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	60fb      	str	r3, [r7, #12]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2b05      	cmp	r3, #5
 8007ae6:	d9ec      	bls.n	8007ac2 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8007ae8:	bf00      	nop
 8007aea:	bf00      	nop
 8007aec:	3714      	adds	r7, #20
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	08007a81 	.word	0x08007a81
 8007afc:	08007a9b 	.word	0x08007a9b

08007b00 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8007b14:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	223f      	movs	r2, #63	@ 0x3f
 8007b1a:	609a      	str	r2, [r3, #8]
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b2c:	4b05      	ldr	r3, [pc, #20]	@ (8007b44 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a04      	ldr	r2, [pc, #16]	@ (8007b44 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007b32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b36:	6013      	str	r3, [r2, #0]
}
 8007b38:	bf00      	nop
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	58000400 	.word	0x58000400

08007b48 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8007b4c:	4b04      	ldr	r3, [pc, #16]	@ (8007b60 <HAL_PWREx_GetVoltageRange+0x18>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	58000400 	.word	0x58000400

08007b64 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8007b64:	b480      	push	{r7}
 8007b66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8007b68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b76:	d101      	bne.n	8007b7c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e000      	b.n	8007b7e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <LL_RCC_HSE_Enable>:
{
 8007b88:	b480      	push	{r7}
 8007b8a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8007b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b9a:	6013      	str	r3, [r2, #0]
}
 8007b9c:	bf00      	nop
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <LL_RCC_HSE_Disable>:
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8007baa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007bb8:	6013      	str	r3, [r2, #0]
}
 8007bba:	bf00      	nop
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <LL_RCC_HSE_IsReady>:
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8007bc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bd6:	d101      	bne.n	8007bdc <LL_RCC_HSE_IsReady+0x18>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e000      	b.n	8007bde <LL_RCC_HSE_IsReady+0x1a>
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <LL_RCC_HSI_Enable>:
{
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8007bec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bfa:	6013      	str	r3, [r2, #0]
}
 8007bfc:	bf00      	nop
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr

08007c06 <LL_RCC_HSI_Disable>:
{
 8007c06:	b480      	push	{r7}
 8007c08:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8007c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007c14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c18:	6013      	str	r3, [r2, #0]
}
 8007c1a:	bf00      	nop
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <LL_RCC_HSI_IsReady>:
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8007c28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c36:	d101      	bne.n	8007c3c <LL_RCC_HSI_IsReady+0x18>
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e000      	b.n	8007c3e <LL_RCC_HSI_IsReady+0x1a>
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <LL_RCC_HSI_SetCalibTrimming>:
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8007c50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	061b      	lsls	r3, r3, #24
 8007c5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007c62:	4313      	orrs	r3, r2
 8007c64:	604b      	str	r3, [r1, #4]
}
 8007c66:	bf00      	nop
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <LL_RCC_HSI48_Enable>:
{
 8007c72:	b480      	push	{r7}
 8007c74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8007c76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007c82:	f043 0301 	orr.w	r3, r3, #1
 8007c86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8007c8a:	bf00      	nop
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <LL_RCC_HSI48_Disable>:
{
 8007c94:	b480      	push	{r7}
 8007c96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8007c98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ca0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007ca4:	f023 0301 	bic.w	r3, r3, #1
 8007ca8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8007cac:	bf00      	nop
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <LL_RCC_HSI48_IsReady>:
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8007cba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007cbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007cc2:	f003 0302 	and.w	r3, r3, #2
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	d101      	bne.n	8007cce <LL_RCC_HSI48_IsReady+0x18>
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e000      	b.n	8007cd0 <LL_RCC_HSI48_IsReady+0x1a>
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr

08007cda <LL_RCC_LSE_Enable>:
{
 8007cda:	b480      	push	{r7}
 8007cdc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007cde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ce6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007cea:	f043 0301 	orr.w	r3, r3, #1
 8007cee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007cf2:	bf00      	nop
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <LL_RCC_LSE_Disable>:
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007d00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d0c:	f023 0301 	bic.w	r3, r3, #1
 8007d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007d14:	bf00      	nop
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr

08007d1e <LL_RCC_LSE_EnableBypass>:
{
 8007d1e:	b480      	push	{r7}
 8007d20:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007d22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d2e:	f043 0304 	orr.w	r3, r3, #4
 8007d32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007d36:	bf00      	nop
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <LL_RCC_LSE_DisableBypass>:
{
 8007d40:	b480      	push	{r7}
 8007d42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d50:	f023 0304 	bic.w	r3, r3, #4
 8007d54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007d58:	bf00      	nop
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr

08007d62 <LL_RCC_LSE_IsReady>:
{
 8007d62:	b480      	push	{r7}
 8007d64:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007d66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d6e:	f003 0302 	and.w	r3, r3, #2
 8007d72:	2b02      	cmp	r3, #2
 8007d74:	d101      	bne.n	8007d7a <LL_RCC_LSE_IsReady+0x18>
 8007d76:	2301      	movs	r3, #1
 8007d78:	e000      	b.n	8007d7c <LL_RCC_LSE_IsReady+0x1a>
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <LL_RCC_LSI1_Enable>:
{
 8007d86:	b480      	push	{r7}
 8007d88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8007d8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d96:	f043 0301 	orr.w	r3, r3, #1
 8007d9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007d9e:	bf00      	nop
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <LL_RCC_LSI1_Disable>:
{
 8007da8:	b480      	push	{r7}
 8007daa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8007dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007db0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007db4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007db8:	f023 0301 	bic.w	r3, r3, #1
 8007dbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007dc0:	bf00      	nop
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr

08007dca <LL_RCC_LSI1_IsReady>:
{
 8007dca:	b480      	push	{r7}
 8007dcc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8007dce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dd6:	f003 0302 	and.w	r3, r3, #2
 8007dda:	2b02      	cmp	r3, #2
 8007ddc:	d101      	bne.n	8007de2 <LL_RCC_LSI1_IsReady+0x18>
 8007dde:	2301      	movs	r3, #1
 8007de0:	e000      	b.n	8007de4 <LL_RCC_LSI1_IsReady+0x1a>
 8007de2:	2300      	movs	r3, #0
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <LL_RCC_LSI2_Enable>:
{
 8007dee:	b480      	push	{r7}
 8007df0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8007df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007dfe:	f043 0304 	orr.w	r3, r3, #4
 8007e02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007e06:	bf00      	nop
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <LL_RCC_LSI2_Disable>:
{
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8007e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e20:	f023 0304 	bic.w	r3, r3, #4
 8007e24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007e28:	bf00      	nop
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr

08007e32 <LL_RCC_LSI2_IsReady>:
{
 8007e32:	b480      	push	{r7}
 8007e34:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8007e36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e3e:	f003 0308 	and.w	r3, r3, #8
 8007e42:	2b08      	cmp	r3, #8
 8007e44:	d101      	bne.n	8007e4a <LL_RCC_LSI2_IsReady+0x18>
 8007e46:	2301      	movs	r3, #1
 8007e48:	e000      	b.n	8007e4c <LL_RCC_LSI2_IsReady+0x1a>
 8007e4a:	2300      	movs	r3, #0
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e54:	4770      	bx	lr

08007e56 <LL_RCC_LSI2_SetTrimming>:
{
 8007e56:	b480      	push	{r7}
 8007e58:	b083      	sub	sp, #12
 8007e5a:	af00      	add	r7, sp, #0
 8007e5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8007e5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e66:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	021b      	lsls	r3, r3, #8
 8007e6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e72:	4313      	orrs	r3, r2
 8007e74:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8007e78:	bf00      	nop
 8007e7a:	370c      	adds	r7, #12
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <LL_RCC_MSI_Enable>:
{
 8007e84:	b480      	push	{r7}
 8007e86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8007e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e92:	f043 0301 	orr.w	r3, r3, #1
 8007e96:	6013      	str	r3, [r2, #0]
}
 8007e98:	bf00      	nop
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr

08007ea2 <LL_RCC_MSI_Disable>:
{
 8007ea2:	b480      	push	{r7}
 8007ea4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8007ea6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007eb0:	f023 0301 	bic.w	r3, r3, #1
 8007eb4:	6013      	str	r3, [r2, #0]
}
 8007eb6:	bf00      	nop
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <LL_RCC_MSI_IsReady>:
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8007ec4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f003 0302 	and.w	r3, r3, #2
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d101      	bne.n	8007ed6 <LL_RCC_MSI_IsReady+0x16>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e000      	b.n	8007ed8 <LL_RCC_MSI_IsReady+0x18>
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <LL_RCC_MSI_SetRange>:
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	b083      	sub	sp, #12
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8007eea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007ef4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	600b      	str	r3, [r1, #0]
}
 8007efe:	bf00      	nop
 8007f00:	370c      	adds	r7, #12
 8007f02:	46bd      	mov	sp, r7
 8007f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f08:	4770      	bx	lr

08007f0a <LL_RCC_MSI_GetRange>:
{
 8007f0a:	b480      	push	{r7}
 8007f0c:	b083      	sub	sp, #12
 8007f0e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8007f10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007f1a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2bb0      	cmp	r3, #176	@ 0xb0
 8007f20:	d901      	bls.n	8007f26 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8007f22:	23b0      	movs	r3, #176	@ 0xb0
 8007f24:	607b      	str	r3, [r7, #4]
  return msiRange;
 8007f26:	687b      	ldr	r3, [r7, #4]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <LL_RCC_MSI_SetCalibTrimming>:
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8007f3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	021b      	lsls	r3, r3, #8
 8007f4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	604b      	str	r3, [r1, #4]
}
 8007f52:	bf00      	nop
 8007f54:	370c      	adds	r7, #12
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <LL_RCC_SetSysClkSource>:
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b083      	sub	sp, #12
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8007f66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	f023 0203 	bic.w	r2, r3, #3
 8007f70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	608b      	str	r3, [r1, #8]
}
 8007f7a:	bf00      	nop
 8007f7c:	370c      	adds	r7, #12
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr

08007f86 <LL_RCC_GetSysClkSource>:
{
 8007f86:	b480      	push	{r7}
 8007f88:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	f003 030c 	and.w	r3, r3, #12
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr

08007f9e <LL_RCC_SetAHBPrescaler>:
{
 8007f9e:	b480      	push	{r7}
 8007fa0:	b083      	sub	sp, #12
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8007fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007fb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	608b      	str	r3, [r1, #8]
}
 8007fba:	bf00      	nop
 8007fbc:	370c      	adds	r7, #12
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <LL_C2_RCC_SetAHBPrescaler>:
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b083      	sub	sp, #12
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8007fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007fd2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007fd6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007fda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8007fe6:	bf00      	nop
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr

08007ff2 <LL_RCC_SetAHB4Prescaler>:
{
 8007ff2:	b480      	push	{r7}
 8007ff4:	b083      	sub	sp, #12
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8007ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ffe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008002:	f023 020f 	bic.w	r2, r3, #15
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	091b      	lsrs	r3, r3, #4
 800800a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800800e:	4313      	orrs	r3, r2
 8008010:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <LL_RCC_SetAPB1Prescaler>:
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8008028:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008032:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4313      	orrs	r3, r2
 800803a:	608b      	str	r3, [r1, #8]
}
 800803c:	bf00      	nop
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <LL_RCC_SetAPB2Prescaler>:
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8008050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800805a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4313      	orrs	r3, r2
 8008062:	608b      	str	r3, [r1, #8]
}
 8008064:	bf00      	nop
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <LL_RCC_GetAHBPrescaler>:
{
 8008070:	b480      	push	{r7}
 8008072:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800807e:	4618      	mov	r0, r3
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <LL_RCC_GetAHB4Prescaler>:
{
 8008088:	b480      	push	{r7}
 800808a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800808c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008090:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008094:	011b      	lsls	r3, r3, #4
 8008096:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800809a:	4618      	mov	r0, r3
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <LL_RCC_GetAPB1Prescaler>:
{
 80080a4:	b480      	push	{r7}
 80080a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80080a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <LL_RCC_GetAPB2Prescaler>:
{
 80080bc:	b480      	push	{r7}
 80080be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80080c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80080d4:	b480      	push	{r7}
 80080d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80080d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80080e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80080e6:	6013      	str	r3, [r2, #0]
}
 80080e8:	bf00      	nop
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80080f2:	b480      	push	{r7}
 80080f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80080f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008100:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008104:	6013      	str	r3, [r2, #0]
}
 8008106:	bf00      	nop
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8008110:	b480      	push	{r7}
 8008112:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8008114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800811e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008122:	d101      	bne.n	8008128 <LL_RCC_PLL_IsReady+0x18>
 8008124:	2301      	movs	r3, #1
 8008126:	e000      	b.n	800812a <LL_RCC_PLL_IsReady+0x1a>
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8008134:	b480      	push	{r7}
 8008136:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8008138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	0a1b      	lsrs	r3, r3, #8
 8008140:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8008144:	4618      	mov	r0, r3
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr

0800814e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800814e:	b480      	push	{r7}
 8008150:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8008152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800815c:	4618      	mov	r0, r3
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8008166:	b480      	push	{r7}
 8008168:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800816a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8008174:	4618      	mov	r0, r3
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800817e:	b480      	push	{r7}
 8008180:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008182:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008186:	68db      	ldr	r3, [r3, #12]
 8008188:	f003 0303 	and.w	r3, r3, #3
}
 800818c:	4618      	mov	r0, r3
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr

08008196 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8008196:	b480      	push	{r7}
 8008198:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800819a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081a8:	d101      	bne.n	80081ae <LL_RCC_IsActiveFlag_HPRE+0x18>
 80081aa:	2301      	movs	r3, #1
 80081ac:	e000      	b.n	80081b0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr

080081ba <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80081ba:	b480      	push	{r7}
 80081bc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80081be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081c2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80081c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081ce:	d101      	bne.n	80081d4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80081d0:	2301      	movs	r3, #1
 80081d2:	e000      	b.n	80081d6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr

080081e0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80081e0:	b480      	push	{r7}
 80081e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80081e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80081ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081f4:	d101      	bne.n	80081fa <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80081f6:	2301      	movs	r3, #1
 80081f8:	e000      	b.n	80081fc <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80081fa:	2300      	movs	r3, #0
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr

08008206 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8008206:	b480      	push	{r7}
 8008208:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800820a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008214:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008218:	d101      	bne.n	800821e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800821a:	2301      	movs	r3, #1
 800821c:	e000      	b.n	8008220 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800821e:	2300      	movs	r3, #0
}
 8008220:	4618      	mov	r0, r3
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr

0800822a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800822a:	b480      	push	{r7}
 800822c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800822e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008238:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800823c:	d101      	bne.n	8008242 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800823e:	2301      	movs	r3, #1
 8008240:	e000      	b.n	8008244 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr
	...

08008250 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008250:	b590      	push	{r4, r7, lr}
 8008252:	b08d      	sub	sp, #52	@ 0x34
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d101      	bne.n	8008262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	e363      	b.n	800892a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0320 	and.w	r3, r3, #32
 800826a:	2b00      	cmp	r3, #0
 800826c:	f000 808d 	beq.w	800838a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008270:	f7ff fe89 	bl	8007f86 <LL_RCC_GetSysClkSource>
 8008274:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008276:	f7ff ff82 	bl	800817e <LL_RCC_PLL_GetMainSource>
 800827a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800827c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827e:	2b00      	cmp	r3, #0
 8008280:	d005      	beq.n	800828e <HAL_RCC_OscConfig+0x3e>
 8008282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008284:	2b0c      	cmp	r3, #12
 8008286:	d147      	bne.n	8008318 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8008288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828a:	2b01      	cmp	r3, #1
 800828c:	d144      	bne.n	8008318 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	69db      	ldr	r3, [r3, #28]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d101      	bne.n	800829a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e347      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800829e:	f7ff fe34 	bl	8007f0a <LL_RCC_MSI_GetRange>
 80082a2:	4603      	mov	r3, r0
 80082a4:	429c      	cmp	r4, r3
 80082a6:	d914      	bls.n	80082d2 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ac:	4618      	mov	r0, r3
 80082ae:	f000 fd2f 	bl	8008d10 <RCC_SetFlashLatencyFromMSIRange>
 80082b2:	4603      	mov	r3, r0
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d001      	beq.n	80082bc <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	e336      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7ff fe0e 	bl	8007ee2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6a1b      	ldr	r3, [r3, #32]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7ff fe32 	bl	8007f34 <LL_RCC_MSI_SetCalibTrimming>
 80082d0:	e013      	b.n	80082fa <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d6:	4618      	mov	r0, r3
 80082d8:	f7ff fe03 	bl	8007ee2 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	4618      	mov	r0, r3
 80082e2:	f7ff fe27 	bl	8007f34 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ea:	4618      	mov	r0, r3
 80082ec:	f000 fd10 	bl	8008d10 <RCC_SetFlashLatencyFromMSIRange>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	e317      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80082fa:	f000 fcc9 	bl	8008c90 <HAL_RCC_GetHCLKFreq>
 80082fe:	4603      	mov	r3, r0
 8008300:	4aa4      	ldr	r2, [pc, #656]	@ (8008594 <HAL_RCC_OscConfig+0x344>)
 8008302:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008304:	4ba4      	ldr	r3, [pc, #656]	@ (8008598 <HAL_RCC_OscConfig+0x348>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4618      	mov	r0, r3
 800830a:	f7fe fb4b 	bl	80069a4 <HAL_InitTick>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d039      	beq.n	8008388 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e308      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	69db      	ldr	r3, [r3, #28]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d01e      	beq.n	800835e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008320:	f7ff fdb0 	bl	8007e84 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008324:	f7fe fb8c 	bl	8006a40 <HAL_GetTick>
 8008328:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800832a:	e008      	b.n	800833e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800832c:	f7fe fb88 	bl	8006a40 <HAL_GetTick>
 8008330:	4602      	mov	r2, r0
 8008332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	2b02      	cmp	r3, #2
 8008338:	d901      	bls.n	800833e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	e2f5      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800833e:	f7ff fdbf 	bl	8007ec0 <LL_RCC_MSI_IsReady>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d0f1      	beq.n	800832c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800834c:	4618      	mov	r0, r3
 800834e:	f7ff fdc8 	bl	8007ee2 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a1b      	ldr	r3, [r3, #32]
 8008356:	4618      	mov	r0, r3
 8008358:	f7ff fdec 	bl	8007f34 <LL_RCC_MSI_SetCalibTrimming>
 800835c:	e015      	b.n	800838a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800835e:	f7ff fda0 	bl	8007ea2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008362:	f7fe fb6d 	bl	8006a40 <HAL_GetTick>
 8008366:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8008368:	e008      	b.n	800837c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800836a:	f7fe fb69 	bl	8006a40 <HAL_GetTick>
 800836e:	4602      	mov	r2, r0
 8008370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008372:	1ad3      	subs	r3, r2, r3
 8008374:	2b02      	cmp	r3, #2
 8008376:	d901      	bls.n	800837c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008378:	2303      	movs	r3, #3
 800837a:	e2d6      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800837c:	f7ff fda0 	bl	8007ec0 <LL_RCC_MSI_IsReady>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1f1      	bne.n	800836a <HAL_RCC_OscConfig+0x11a>
 8008386:	e000      	b.n	800838a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8008388:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	2b00      	cmp	r3, #0
 8008394:	d047      	beq.n	8008426 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008396:	f7ff fdf6 	bl	8007f86 <LL_RCC_GetSysClkSource>
 800839a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800839c:	f7ff feef 	bl	800817e <LL_RCC_PLL_GetMainSource>
 80083a0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80083a2:	6a3b      	ldr	r3, [r7, #32]
 80083a4:	2b08      	cmp	r3, #8
 80083a6:	d005      	beq.n	80083b4 <HAL_RCC_OscConfig+0x164>
 80083a8:	6a3b      	ldr	r3, [r7, #32]
 80083aa:	2b0c      	cmp	r3, #12
 80083ac:	d108      	bne.n	80083c0 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	2b03      	cmp	r3, #3
 80083b2:	d105      	bne.n	80083c0 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d134      	bne.n	8008426 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e2b4      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083c8:	d102      	bne.n	80083d0 <HAL_RCC_OscConfig+0x180>
 80083ca:	f7ff fbdd 	bl	8007b88 <LL_RCC_HSE_Enable>
 80083ce:	e001      	b.n	80083d4 <HAL_RCC_OscConfig+0x184>
 80083d0:	f7ff fbe9 	bl	8007ba6 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d012      	beq.n	8008402 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083dc:	f7fe fb30 	bl	8006a40 <HAL_GetTick>
 80083e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80083e2:	e008      	b.n	80083f6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80083e4:	f7fe fb2c 	bl	8006a40 <HAL_GetTick>
 80083e8:	4602      	mov	r2, r0
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	2b64      	cmp	r3, #100	@ 0x64
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e299      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80083f6:	f7ff fbe5 	bl	8007bc4 <LL_RCC_HSE_IsReady>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d0f1      	beq.n	80083e4 <HAL_RCC_OscConfig+0x194>
 8008400:	e011      	b.n	8008426 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008402:	f7fe fb1d 	bl	8006a40 <HAL_GetTick>
 8008406:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8008408:	e008      	b.n	800841c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800840a:	f7fe fb19 	bl	8006a40 <HAL_GetTick>
 800840e:	4602      	mov	r2, r0
 8008410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	2b64      	cmp	r3, #100	@ 0x64
 8008416:	d901      	bls.n	800841c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8008418:	2303      	movs	r3, #3
 800841a:	e286      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800841c:	f7ff fbd2 	bl	8007bc4 <LL_RCC_HSE_IsReady>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1f1      	bne.n	800840a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0302 	and.w	r3, r3, #2
 800842e:	2b00      	cmp	r3, #0
 8008430:	d04c      	beq.n	80084cc <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008432:	f7ff fda8 	bl	8007f86 <LL_RCC_GetSysClkSource>
 8008436:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008438:	f7ff fea1 	bl	800817e <LL_RCC_PLL_GetMainSource>
 800843c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	2b04      	cmp	r3, #4
 8008442:	d005      	beq.n	8008450 <HAL_RCC_OscConfig+0x200>
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	2b0c      	cmp	r3, #12
 8008448:	d10e      	bne.n	8008468 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	2b02      	cmp	r3, #2
 800844e:	d10b      	bne.n	8008468 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d101      	bne.n	800845c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	e266      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	691b      	ldr	r3, [r3, #16]
 8008460:	4618      	mov	r0, r3
 8008462:	f7ff fbf1 	bl	8007c48 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8008466:	e031      	b.n	80084cc <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d019      	beq.n	80084a4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008470:	f7ff fbba 	bl	8007be8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008474:	f7fe fae4 	bl	8006a40 <HAL_GetTick>
 8008478:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800847a:	e008      	b.n	800848e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800847c:	f7fe fae0 	bl	8006a40 <HAL_GetTick>
 8008480:	4602      	mov	r2, r0
 8008482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008484:	1ad3      	subs	r3, r2, r3
 8008486:	2b02      	cmp	r3, #2
 8008488:	d901      	bls.n	800848e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800848a:	2303      	movs	r3, #3
 800848c:	e24d      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800848e:	f7ff fbc9 	bl	8007c24 <LL_RCC_HSI_IsReady>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0f1      	beq.n	800847c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	4618      	mov	r0, r3
 800849e:	f7ff fbd3 	bl	8007c48 <LL_RCC_HSI_SetCalibTrimming>
 80084a2:	e013      	b.n	80084cc <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80084a4:	f7ff fbaf 	bl	8007c06 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a8:	f7fe faca 	bl	8006a40 <HAL_GetTick>
 80084ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80084ae:	e008      	b.n	80084c2 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084b0:	f7fe fac6 	bl	8006a40 <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b02      	cmp	r3, #2
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e233      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80084c2:	f7ff fbaf 	bl	8007c24 <LL_RCC_HSI_IsReady>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1f1      	bne.n	80084b0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0308 	and.w	r3, r3, #8
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d106      	bne.n	80084e6 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	f000 80a3 	beq.w	800862c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d076      	beq.n	80085dc <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 0310 	and.w	r3, r3, #16
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d046      	beq.n	8008588 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80084fa:	f7ff fc66 	bl	8007dca <LL_RCC_LSI1_IsReady>
 80084fe:	4603      	mov	r3, r0
 8008500:	2b00      	cmp	r3, #0
 8008502:	d113      	bne.n	800852c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8008504:	f7ff fc3f 	bl	8007d86 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008508:	f7fe fa9a 	bl	8006a40 <HAL_GetTick>
 800850c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800850e:	e008      	b.n	8008522 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008510:	f7fe fa96 	bl	8006a40 <HAL_GetTick>
 8008514:	4602      	mov	r2, r0
 8008516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008518:	1ad3      	subs	r3, r2, r3
 800851a:	2b02      	cmp	r3, #2
 800851c:	d901      	bls.n	8008522 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800851e:	2303      	movs	r3, #3
 8008520:	e203      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8008522:	f7ff fc52 	bl	8007dca <LL_RCC_LSI1_IsReady>
 8008526:	4603      	mov	r3, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d0f1      	beq.n	8008510 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800852c:	f7ff fc5f 	bl	8007dee <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008530:	f7fe fa86 	bl	8006a40 <HAL_GetTick>
 8008534:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8008536:	e008      	b.n	800854a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008538:	f7fe fa82 	bl	8006a40 <HAL_GetTick>
 800853c:	4602      	mov	r2, r0
 800853e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	2b03      	cmp	r3, #3
 8008544:	d901      	bls.n	800854a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e1ef      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800854a:	f7ff fc72 	bl	8007e32 <LL_RCC_LSI2_IsReady>
 800854e:	4603      	mov	r3, r0
 8008550:	2b00      	cmp	r3, #0
 8008552:	d0f1      	beq.n	8008538 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	699b      	ldr	r3, [r3, #24]
 8008558:	4618      	mov	r0, r3
 800855a:	f7ff fc7c 	bl	8007e56 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800855e:	f7ff fc23 	bl	8007da8 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008562:	f7fe fa6d 	bl	8006a40 <HAL_GetTick>
 8008566:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8008568:	e008      	b.n	800857c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800856a:	f7fe fa69 	bl	8006a40 <HAL_GetTick>
 800856e:	4602      	mov	r2, r0
 8008570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008572:	1ad3      	subs	r3, r2, r3
 8008574:	2b02      	cmp	r3, #2
 8008576:	d901      	bls.n	800857c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8008578:	2303      	movs	r3, #3
 800857a:	e1d6      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800857c:	f7ff fc25 	bl	8007dca <LL_RCC_LSI1_IsReady>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1f1      	bne.n	800856a <HAL_RCC_OscConfig+0x31a>
 8008586:	e051      	b.n	800862c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8008588:	f7ff fbfd 	bl	8007d86 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800858c:	f7fe fa58 	bl	8006a40 <HAL_GetTick>
 8008590:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8008592:	e00c      	b.n	80085ae <HAL_RCC_OscConfig+0x35e>
 8008594:	20000098 	.word	0x20000098
 8008598:	2000009c 	.word	0x2000009c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800859c:	f7fe fa50 	bl	8006a40 <HAL_GetTick>
 80085a0:	4602      	mov	r2, r0
 80085a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a4:	1ad3      	subs	r3, r2, r3
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d901      	bls.n	80085ae <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e1bd      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80085ae:	f7ff fc0c 	bl	8007dca <LL_RCC_LSI1_IsReady>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d0f1      	beq.n	800859c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80085b8:	f7ff fc2a 	bl	8007e10 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80085bc:	e008      	b.n	80085d0 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80085be:	f7fe fa3f 	bl	8006a40 <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d901      	bls.n	80085d0 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80085cc:	2303      	movs	r3, #3
 80085ce:	e1ac      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80085d0:	f7ff fc2f 	bl	8007e32 <LL_RCC_LSI2_IsReady>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1f1      	bne.n	80085be <HAL_RCC_OscConfig+0x36e>
 80085da:	e027      	b.n	800862c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80085dc:	f7ff fc18 	bl	8007e10 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085e0:	f7fe fa2e 	bl	8006a40 <HAL_GetTick>
 80085e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80085e6:	e008      	b.n	80085fa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80085e8:	f7fe fa2a 	bl	8006a40 <HAL_GetTick>
 80085ec:	4602      	mov	r2, r0
 80085ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	2b03      	cmp	r3, #3
 80085f4:	d901      	bls.n	80085fa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80085f6:	2303      	movs	r3, #3
 80085f8:	e197      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80085fa:	f7ff fc1a 	bl	8007e32 <LL_RCC_LSI2_IsReady>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1f1      	bne.n	80085e8 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8008604:	f7ff fbd0 	bl	8007da8 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008608:	f7fe fa1a 	bl	8006a40 <HAL_GetTick>
 800860c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800860e:	e008      	b.n	8008622 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008610:	f7fe fa16 	bl	8006a40 <HAL_GetTick>
 8008614:	4602      	mov	r2, r0
 8008616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	2b02      	cmp	r3, #2
 800861c:	d901      	bls.n	8008622 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	e183      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8008622:	f7ff fbd2 	bl	8007dca <LL_RCC_LSI1_IsReady>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1f1      	bne.n	8008610 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f003 0304 	and.w	r3, r3, #4
 8008634:	2b00      	cmp	r3, #0
 8008636:	d05b      	beq.n	80086f0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008638:	4ba7      	ldr	r3, [pc, #668]	@ (80088d8 <HAL_RCC_OscConfig+0x688>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008640:	2b00      	cmp	r3, #0
 8008642:	d114      	bne.n	800866e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008644:	f7ff fa70 	bl	8007b28 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008648:	f7fe f9fa 	bl	8006a40 <HAL_GetTick>
 800864c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800864e:	e008      	b.n	8008662 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008650:	f7fe f9f6 	bl	8006a40 <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	2b02      	cmp	r3, #2
 800865c:	d901      	bls.n	8008662 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e163      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008662:	4b9d      	ldr	r3, [pc, #628]	@ (80088d8 <HAL_RCC_OscConfig+0x688>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800866a:	2b00      	cmp	r3, #0
 800866c:	d0f0      	beq.n	8008650 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d102      	bne.n	800867c <HAL_RCC_OscConfig+0x42c>
 8008676:	f7ff fb30 	bl	8007cda <LL_RCC_LSE_Enable>
 800867a:	e00c      	b.n	8008696 <HAL_RCC_OscConfig+0x446>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	2b05      	cmp	r3, #5
 8008682:	d104      	bne.n	800868e <HAL_RCC_OscConfig+0x43e>
 8008684:	f7ff fb4b 	bl	8007d1e <LL_RCC_LSE_EnableBypass>
 8008688:	f7ff fb27 	bl	8007cda <LL_RCC_LSE_Enable>
 800868c:	e003      	b.n	8008696 <HAL_RCC_OscConfig+0x446>
 800868e:	f7ff fb35 	bl	8007cfc <LL_RCC_LSE_Disable>
 8008692:	f7ff fb55 	bl	8007d40 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d014      	beq.n	80086c8 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800869e:	f7fe f9cf 	bl	8006a40 <HAL_GetTick>
 80086a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80086a4:	e00a      	b.n	80086bc <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086a6:	f7fe f9cb 	bl	8006a40 <HAL_GetTick>
 80086aa:	4602      	mov	r2, r0
 80086ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ae:	1ad3      	subs	r3, r2, r3
 80086b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d901      	bls.n	80086bc <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80086b8:	2303      	movs	r3, #3
 80086ba:	e136      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80086bc:	f7ff fb51 	bl	8007d62 <LL_RCC_LSE_IsReady>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d0ef      	beq.n	80086a6 <HAL_RCC_OscConfig+0x456>
 80086c6:	e013      	b.n	80086f0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086c8:	f7fe f9ba 	bl	8006a40 <HAL_GetTick>
 80086cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80086ce:	e00a      	b.n	80086e6 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086d0:	f7fe f9b6 	bl	8006a40 <HAL_GetTick>
 80086d4:	4602      	mov	r2, r0
 80086d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086de:	4293      	cmp	r3, r2
 80086e0:	d901      	bls.n	80086e6 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80086e2:	2303      	movs	r3, #3
 80086e4:	e121      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80086e6:	f7ff fb3c 	bl	8007d62 <LL_RCC_LSE_IsReady>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1ef      	bne.n	80086d0 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d02c      	beq.n	8008756 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008700:	2b00      	cmp	r3, #0
 8008702:	d014      	beq.n	800872e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008704:	f7ff fab5 	bl	8007c72 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008708:	f7fe f99a 	bl	8006a40 <HAL_GetTick>
 800870c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800870e:	e008      	b.n	8008722 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008710:	f7fe f996 	bl	8006a40 <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d901      	bls.n	8008722 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800871e:	2303      	movs	r3, #3
 8008720:	e103      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8008722:	f7ff fac8 	bl	8007cb6 <LL_RCC_HSI48_IsReady>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d0f1      	beq.n	8008710 <HAL_RCC_OscConfig+0x4c0>
 800872c:	e013      	b.n	8008756 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800872e:	f7ff fab1 	bl	8007c94 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008732:	f7fe f985 	bl	8006a40 <HAL_GetTick>
 8008736:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8008738:	e008      	b.n	800874c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800873a:	f7fe f981 	bl	8006a40 <HAL_GetTick>
 800873e:	4602      	mov	r2, r0
 8008740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	2b02      	cmp	r3, #2
 8008746:	d901      	bls.n	800874c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8008748:	2303      	movs	r3, #3
 800874a:	e0ee      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800874c:	f7ff fab3 	bl	8007cb6 <LL_RCC_HSI48_IsReady>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d1f1      	bne.n	800873a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875a:	2b00      	cmp	r3, #0
 800875c:	f000 80e4 	beq.w	8008928 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008760:	f7ff fc11 	bl	8007f86 <LL_RCC_GetSysClkSource>
 8008764:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8008766:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008772:	2b02      	cmp	r3, #2
 8008774:	f040 80b4 	bne.w	80088e0 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f003 0203 	and.w	r2, r3, #3
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008782:	429a      	cmp	r2, r3
 8008784:	d123      	bne.n	80087ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008790:	429a      	cmp	r2, r3
 8008792:	d11c      	bne.n	80087ce <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	0a1b      	lsrs	r3, r3, #8
 8008798:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d114      	bne.n	80087ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d10d      	bne.n	80087ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80087bc:	429a      	cmp	r2, r3
 80087be:	d106      	bne.n	80087ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d05d      	beq.n	800888a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	2b0c      	cmp	r3, #12
 80087d2:	d058      	beq.n	8008886 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80087d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d001      	beq.n	80087e6 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	e0a1      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80087e6:	f7ff fc84 	bl	80080f2 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80087ea:	f7fe f929 	bl	8006a40 <HAL_GetTick>
 80087ee:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80087f0:	e008      	b.n	8008804 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087f2:	f7fe f925 	bl	8006a40 <HAL_GetTick>
 80087f6:	4602      	mov	r2, r0
 80087f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087fa:	1ad3      	subs	r3, r2, r3
 80087fc:	2b02      	cmp	r3, #2
 80087fe:	d901      	bls.n	8008804 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8008800:	2303      	movs	r3, #3
 8008802:	e092      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1ef      	bne.n	80087f2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008812:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008816:	68da      	ldr	r2, [r3, #12]
 8008818:	4b30      	ldr	r3, [pc, #192]	@ (80088dc <HAL_RCC_OscConfig+0x68c>)
 800881a:	4013      	ands	r3, r2
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008824:	4311      	orrs	r1, r2
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800882a:	0212      	lsls	r2, r2, #8
 800882c:	4311      	orrs	r1, r2
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008832:	4311      	orrs	r1, r2
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008838:	4311      	orrs	r1, r2
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800883e:	430a      	orrs	r2, r1
 8008840:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008844:	4313      	orrs	r3, r2
 8008846:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008848:	f7ff fc44 	bl	80080d4 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800884c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800885a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800885c:	f7fe f8f0 	bl	8006a40 <HAL_GetTick>
 8008860:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008862:	e008      	b.n	8008876 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008864:	f7fe f8ec 	bl	8006a40 <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	2b02      	cmp	r3, #2
 8008870:	d901      	bls.n	8008876 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8008872:	2303      	movs	r3, #3
 8008874:	e059      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008876:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008880:	2b00      	cmp	r3, #0
 8008882:	d0ef      	beq.n	8008864 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008884:	e050      	b.n	8008928 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008886:	2301      	movs	r3, #1
 8008888:	e04f      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800888a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008894:	2b00      	cmp	r3, #0
 8008896:	d147      	bne.n	8008928 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008898:	f7ff fc1c 	bl	80080d4 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800889c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80088a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80088ac:	f7fe f8c8 	bl	8006a40 <HAL_GetTick>
 80088b0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088b2:	e008      	b.n	80088c6 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088b4:	f7fe f8c4 	bl	8006a40 <HAL_GetTick>
 80088b8:	4602      	mov	r2, r0
 80088ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088bc:	1ad3      	subs	r3, r2, r3
 80088be:	2b02      	cmp	r3, #2
 80088c0:	d901      	bls.n	80088c6 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80088c2:	2303      	movs	r3, #3
 80088c4:	e031      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d0ef      	beq.n	80088b4 <HAL_RCC_OscConfig+0x664>
 80088d4:	e028      	b.n	8008928 <HAL_RCC_OscConfig+0x6d8>
 80088d6:	bf00      	nop
 80088d8:	58000400 	.word	0x58000400
 80088dc:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	2b0c      	cmp	r3, #12
 80088e4:	d01e      	beq.n	8008924 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088e6:	f7ff fc04 	bl	80080f2 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088ea:	f7fe f8a9 	bl	8006a40 <HAL_GetTick>
 80088ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80088f0:	e008      	b.n	8008904 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088f2:	f7fe f8a5 	bl	8006a40 <HAL_GetTick>
 80088f6:	4602      	mov	r2, r0
 80088f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fa:	1ad3      	subs	r3, r2, r3
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d901      	bls.n	8008904 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e012      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008904:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1ef      	bne.n	80088f2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8008912:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008916:	68da      	ldr	r2, [r3, #12]
 8008918:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800891c:	4b05      	ldr	r3, [pc, #20]	@ (8008934 <HAL_RCC_OscConfig+0x6e4>)
 800891e:	4013      	ands	r3, r2
 8008920:	60cb      	str	r3, [r1, #12]
 8008922:	e001      	b.n	8008928 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e000      	b.n	800892a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	3734      	adds	r7, #52	@ 0x34
 800892e:	46bd      	mov	sp, r7
 8008930:	bd90      	pop	{r4, r7, pc}
 8008932:	bf00      	nop
 8008934:	eefefffc 	.word	0xeefefffc

08008938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d101      	bne.n	800894c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	e12d      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800894c:	4b98      	ldr	r3, [pc, #608]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f003 0307 	and.w	r3, r3, #7
 8008954:	683a      	ldr	r2, [r7, #0]
 8008956:	429a      	cmp	r2, r3
 8008958:	d91b      	bls.n	8008992 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800895a:	4b95      	ldr	r3, [pc, #596]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f023 0207 	bic.w	r2, r3, #7
 8008962:	4993      	ldr	r1, [pc, #588]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	4313      	orrs	r3, r2
 8008968:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800896a:	f7fe f869 	bl	8006a40 <HAL_GetTick>
 800896e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008970:	e008      	b.n	8008984 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008972:	f7fe f865 	bl	8006a40 <HAL_GetTick>
 8008976:	4602      	mov	r2, r0
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	1ad3      	subs	r3, r2, r3
 800897c:	2b02      	cmp	r3, #2
 800897e:	d901      	bls.n	8008984 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e111      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008984:	4b8a      	ldr	r3, [pc, #552]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 0307 	and.w	r3, r3, #7
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	429a      	cmp	r2, r3
 8008990:	d1ef      	bne.n	8008972 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 0302 	and.w	r3, r3, #2
 800899a:	2b00      	cmp	r3, #0
 800899c:	d016      	beq.n	80089cc <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7ff fafb 	bl	8007f9e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80089a8:	f7fe f84a 	bl	8006a40 <HAL_GetTick>
 80089ac:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80089ae:	e008      	b.n	80089c2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80089b0:	f7fe f846 	bl	8006a40 <HAL_GetTick>
 80089b4:	4602      	mov	r2, r0
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	2b02      	cmp	r3, #2
 80089bc:	d901      	bls.n	80089c2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80089be:	2303      	movs	r3, #3
 80089c0:	e0f2      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80089c2:	f7ff fbe8 	bl	8008196 <LL_RCC_IsActiveFlag_HPRE>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d0f1      	beq.n	80089b0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 0320 	and.w	r3, r3, #32
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d016      	beq.n	8008a06 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	4618      	mov	r0, r3
 80089de:	f7ff faf2 	bl	8007fc6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80089e2:	f7fe f82d 	bl	8006a40 <HAL_GetTick>
 80089e6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80089e8:	e008      	b.n	80089fc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80089ea:	f7fe f829 	bl	8006a40 <HAL_GetTick>
 80089ee:	4602      	mov	r2, r0
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	1ad3      	subs	r3, r2, r3
 80089f4:	2b02      	cmp	r3, #2
 80089f6:	d901      	bls.n	80089fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80089f8:	2303      	movs	r3, #3
 80089fa:	e0d5      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80089fc:	f7ff fbdd 	bl	80081ba <LL_RCC_IsActiveFlag_C2HPRE>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d0f1      	beq.n	80089ea <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d016      	beq.n	8008a40 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	4618      	mov	r0, r3
 8008a18:	f7ff faeb 	bl	8007ff2 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008a1c:	f7fe f810 	bl	8006a40 <HAL_GetTick>
 8008a20:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008a22:	e008      	b.n	8008a36 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008a24:	f7fe f80c 	bl	8006a40 <HAL_GetTick>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	1ad3      	subs	r3, r2, r3
 8008a2e:	2b02      	cmp	r3, #2
 8008a30:	d901      	bls.n	8008a36 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8008a32:	2303      	movs	r3, #3
 8008a34:	e0b8      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008a36:	f7ff fbd3 	bl	80081e0 <LL_RCC_IsActiveFlag_SHDHPRE>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d0f1      	beq.n	8008a24 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f003 0304 	and.w	r3, r3, #4
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d016      	beq.n	8008a7a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	68db      	ldr	r3, [r3, #12]
 8008a50:	4618      	mov	r0, r3
 8008a52:	f7ff fae5 	bl	8008020 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008a56:	f7fd fff3 	bl	8006a40 <HAL_GetTick>
 8008a5a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8008a5c:	e008      	b.n	8008a70 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008a5e:	f7fd ffef 	bl	8006a40 <HAL_GetTick>
 8008a62:	4602      	mov	r2, r0
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	1ad3      	subs	r3, r2, r3
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d901      	bls.n	8008a70 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	e09b      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8008a70:	f7ff fbc9 	bl	8008206 <LL_RCC_IsActiveFlag_PPRE1>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d0f1      	beq.n	8008a5e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f003 0308 	and.w	r3, r3, #8
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d017      	beq.n	8008ab6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	691b      	ldr	r3, [r3, #16]
 8008a8a:	00db      	lsls	r3, r3, #3
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7ff fadb 	bl	8008048 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008a92:	f7fd ffd5 	bl	8006a40 <HAL_GetTick>
 8008a96:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008a98:	e008      	b.n	8008aac <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008a9a:	f7fd ffd1 	bl	8006a40 <HAL_GetTick>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	1ad3      	subs	r3, r2, r3
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d901      	bls.n	8008aac <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	e07d      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008aac:	f7ff fbbd 	bl	800822a <LL_RCC_IsActiveFlag_PPRE2>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d0f1      	beq.n	8008a9a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f003 0301 	and.w	r3, r3, #1
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d043      	beq.n	8008b4a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	2b02      	cmp	r3, #2
 8008ac8:	d106      	bne.n	8008ad8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8008aca:	f7ff f87b 	bl	8007bc4 <LL_RCC_HSE_IsReady>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d11e      	bne.n	8008b12 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e067      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	2b03      	cmp	r3, #3
 8008ade:	d106      	bne.n	8008aee <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8008ae0:	f7ff fb16 	bl	8008110 <LL_RCC_PLL_IsReady>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d113      	bne.n	8008b12 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e05c      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d106      	bne.n	8008b04 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8008af6:	f7ff f9e3 	bl	8007ec0 <LL_RCC_MSI_IsReady>
 8008afa:	4603      	mov	r3, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d108      	bne.n	8008b12 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008b00:	2301      	movs	r3, #1
 8008b02:	e051      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8008b04:	f7ff f88e 	bl	8007c24 <LL_RCC_HSI_IsReady>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d101      	bne.n	8008b12 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e04a      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	4618      	mov	r0, r3
 8008b18:	f7ff fa21 	bl	8007f5e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b1c:	f7fd ff90 	bl	8006a40 <HAL_GetTick>
 8008b20:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b22:	e00a      	b.n	8008b3a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b24:	f7fd ff8c 	bl	8006a40 <HAL_GetTick>
 8008b28:	4602      	mov	r2, r0
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	1ad3      	subs	r3, r2, r3
 8008b2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d901      	bls.n	8008b3a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8008b36:	2303      	movs	r3, #3
 8008b38:	e036      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b3a:	f7ff fa24 	bl	8007f86 <LL_RCC_GetSysClkSource>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d1ec      	bne.n	8008b24 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008b4a:	4b19      	ldr	r3, [pc, #100]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f003 0307 	and.w	r3, r3, #7
 8008b52:	683a      	ldr	r2, [r7, #0]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d21b      	bcs.n	8008b90 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b58:	4b15      	ldr	r3, [pc, #84]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f023 0207 	bic.w	r2, r3, #7
 8008b60:	4913      	ldr	r1, [pc, #76]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b68:	f7fd ff6a 	bl	8006a40 <HAL_GetTick>
 8008b6c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b6e:	e008      	b.n	8008b82 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008b70:	f7fd ff66 	bl	8006a40 <HAL_GetTick>
 8008b74:	4602      	mov	r2, r0
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	2b02      	cmp	r3, #2
 8008b7c:	d901      	bls.n	8008b82 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8008b7e:	2303      	movs	r3, #3
 8008b80:	e012      	b.n	8008ba8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b82:	4b0b      	ldr	r3, [pc, #44]	@ (8008bb0 <HAL_RCC_ClockConfig+0x278>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 0307 	and.w	r3, r3, #7
 8008b8a:	683a      	ldr	r2, [r7, #0]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d1ef      	bne.n	8008b70 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8008b90:	f000 f87e 	bl	8008c90 <HAL_RCC_GetHCLKFreq>
 8008b94:	4603      	mov	r3, r0
 8008b96:	4a07      	ldr	r2, [pc, #28]	@ (8008bb4 <HAL_RCC_ClockConfig+0x27c>)
 8008b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8008b9a:	f7fd ff5d 	bl	8006a58 <HAL_GetTickPrio>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f7fd feff 	bl	80069a4 <HAL_InitTick>
 8008ba6:	4603      	mov	r3, r0
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3710      	adds	r7, #16
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}
 8008bb0:	58004000 	.word	0x58004000
 8008bb4:	20000098 	.word	0x20000098

08008bb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008bb8:	b590      	push	{r4, r7, lr}
 8008bba:	b085      	sub	sp, #20
 8008bbc:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008bbe:	f7ff f9e2 	bl	8007f86 <LL_RCC_GetSysClkSource>
 8008bc2:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d10a      	bne.n	8008be0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8008bca:	f7ff f99e 	bl	8007f0a <LL_RCC_MSI_GetRange>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	091b      	lsrs	r3, r3, #4
 8008bd2:	f003 030f 	and.w	r3, r3, #15
 8008bd6:	4a2b      	ldr	r2, [pc, #172]	@ (8008c84 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008bdc:	60fb      	str	r3, [r7, #12]
 8008bde:	e04b      	b.n	8008c78 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2b04      	cmp	r3, #4
 8008be4:	d102      	bne.n	8008bec <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008be6:	4b28      	ldr	r3, [pc, #160]	@ (8008c88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8008be8:	60fb      	str	r3, [r7, #12]
 8008bea:	e045      	b.n	8008c78 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2b08      	cmp	r3, #8
 8008bf0:	d10a      	bne.n	8008c08 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8008bf2:	f7fe ffb7 	bl	8007b64 <LL_RCC_HSE_IsEnabledDiv2>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d102      	bne.n	8008c02 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8008bfc:	4b22      	ldr	r3, [pc, #136]	@ (8008c88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	e03a      	b.n	8008c78 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8008c02:	4b22      	ldr	r3, [pc, #136]	@ (8008c8c <HAL_RCC_GetSysClockFreq+0xd4>)
 8008c04:	60fb      	str	r3, [r7, #12]
 8008c06:	e037      	b.n	8008c78 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8008c08:	f7ff fab9 	bl	800817e <LL_RCC_PLL_GetMainSource>
 8008c0c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	d003      	beq.n	8008c1c <HAL_RCC_GetSysClockFreq+0x64>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	2b03      	cmp	r3, #3
 8008c18:	d003      	beq.n	8008c22 <HAL_RCC_GetSysClockFreq+0x6a>
 8008c1a:	e00d      	b.n	8008c38 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8008c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8008c88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8008c1e:	60bb      	str	r3, [r7, #8]
        break;
 8008c20:	e015      	b.n	8008c4e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8008c22:	f7fe ff9f 	bl	8007b64 <LL_RCC_HSE_IsEnabledDiv2>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d102      	bne.n	8008c32 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8008c2c:	4b16      	ldr	r3, [pc, #88]	@ (8008c88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8008c2e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8008c30:	e00d      	b.n	8008c4e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8008c32:	4b16      	ldr	r3, [pc, #88]	@ (8008c8c <HAL_RCC_GetSysClockFreq+0xd4>)
 8008c34:	60bb      	str	r3, [r7, #8]
        break;
 8008c36:	e00a      	b.n	8008c4e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8008c38:	f7ff f967 	bl	8007f0a <LL_RCC_MSI_GetRange>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	091b      	lsrs	r3, r3, #4
 8008c40:	f003 030f 	and.w	r3, r3, #15
 8008c44:	4a0f      	ldr	r2, [pc, #60]	@ (8008c84 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c4a:	60bb      	str	r3, [r7, #8]
        break;
 8008c4c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8008c4e:	f7ff fa71 	bl	8008134 <LL_RCC_PLL_GetN>
 8008c52:	4602      	mov	r2, r0
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	fb03 f402 	mul.w	r4, r3, r2
 8008c5a:	f7ff fa84 	bl	8008166 <LL_RCC_PLL_GetDivider>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	091b      	lsrs	r3, r3, #4
 8008c62:	3301      	adds	r3, #1
 8008c64:	fbb4 f4f3 	udiv	r4, r4, r3
 8008c68:	f7ff fa71 	bl	800814e <LL_RCC_PLL_GetR>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	0f5b      	lsrs	r3, r3, #29
 8008c70:	3301      	adds	r3, #1
 8008c72:	fbb4 f3f3 	udiv	r3, r4, r3
 8008c76:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8008c78:	68fb      	ldr	r3, [r7, #12]
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3714      	adds	r7, #20
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd90      	pop	{r4, r7, pc}
 8008c82:	bf00      	nop
 8008c84:	08015430 	.word	0x08015430
 8008c88:	00f42400 	.word	0x00f42400
 8008c8c:	01e84800 	.word	0x01e84800

08008c90 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c90:	b598      	push	{r3, r4, r7, lr}
 8008c92:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8008c94:	f7ff ff90 	bl	8008bb8 <HAL_RCC_GetSysClockFreq>
 8008c98:	4604      	mov	r4, r0
 8008c9a:	f7ff f9e9 	bl	8008070 <LL_RCC_GetAHBPrescaler>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	091b      	lsrs	r3, r3, #4
 8008ca2:	f003 030f 	and.w	r3, r3, #15
 8008ca6:	4a03      	ldr	r2, [pc, #12]	@ (8008cb4 <HAL_RCC_GetHCLKFreq+0x24>)
 8008ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cac:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	bd98      	pop	{r3, r4, r7, pc}
 8008cb4:	080153d0 	.word	0x080153d0

08008cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008cb8:	b598      	push	{r3, r4, r7, lr}
 8008cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8008cbc:	f7ff ffe8 	bl	8008c90 <HAL_RCC_GetHCLKFreq>
 8008cc0:	4604      	mov	r4, r0
 8008cc2:	f7ff f9ef 	bl	80080a4 <LL_RCC_GetAPB1Prescaler>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	0a1b      	lsrs	r3, r3, #8
 8008cca:	f003 0307 	and.w	r3, r3, #7
 8008cce:	4a04      	ldr	r2, [pc, #16]	@ (8008ce0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cd4:	f003 031f 	and.w	r3, r3, #31
 8008cd8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	bd98      	pop	{r3, r4, r7, pc}
 8008ce0:	08015410 	.word	0x08015410

08008ce4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ce4:	b598      	push	{r3, r4, r7, lr}
 8008ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8008ce8:	f7ff ffd2 	bl	8008c90 <HAL_RCC_GetHCLKFreq>
 8008cec:	4604      	mov	r4, r0
 8008cee:	f7ff f9e5 	bl	80080bc <LL_RCC_GetAPB2Prescaler>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	0adb      	lsrs	r3, r3, #11
 8008cf6:	f003 0307 	and.w	r3, r3, #7
 8008cfa:	4a04      	ldr	r2, [pc, #16]	@ (8008d0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8008cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d00:	f003 031f 	and.w	r3, r3, #31
 8008d04:	fa24 f303 	lsr.w	r3, r4, r3
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	bd98      	pop	{r3, r4, r7, pc}
 8008d0c:	08015410 	.word	0x08015410

08008d10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8008d10:	b590      	push	{r4, r7, lr}
 8008d12:	b085      	sub	sp, #20
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2bb0      	cmp	r3, #176	@ 0xb0
 8008d1c:	d903      	bls.n	8008d26 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8008d1e:	4b15      	ldr	r3, [pc, #84]	@ (8008d74 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8008d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d22:	60fb      	str	r3, [r7, #12]
 8008d24:	e007      	b.n	8008d36 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	091b      	lsrs	r3, r3, #4
 8008d2a:	f003 030f 	and.w	r3, r3, #15
 8008d2e:	4a11      	ldr	r2, [pc, #68]	@ (8008d74 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8008d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d34:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8008d36:	f7ff f9a7 	bl	8008088 <LL_RCC_GetAHB4Prescaler>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	091b      	lsrs	r3, r3, #4
 8008d3e:	f003 030f 	and.w	r3, r3, #15
 8008d42:	4a0d      	ldr	r2, [pc, #52]	@ (8008d78 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8008d44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d4e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	4a0a      	ldr	r2, [pc, #40]	@ (8008d7c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8008d54:	fba2 2303 	umull	r2, r3, r2, r3
 8008d58:	0c9c      	lsrs	r4, r3, #18
 8008d5a:	f7fe fef5 	bl	8007b48 <HAL_PWREx_GetVoltageRange>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	4619      	mov	r1, r3
 8008d62:	4620      	mov	r0, r4
 8008d64:	f000 f80c 	bl	8008d80 <RCC_SetFlashLatency>
 8008d68:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3714      	adds	r7, #20
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd90      	pop	{r4, r7, pc}
 8008d72:	bf00      	nop
 8008d74:	08015430 	.word	0x08015430
 8008d78:	080153d0 	.word	0x080153d0
 8008d7c:	431bde83 	.word	0x431bde83

08008d80 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8008d80:	b590      	push	{r4, r7, lr}
 8008d82:	b093      	sub	sp, #76	@ 0x4c
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8008d8a:	4b37      	ldr	r3, [pc, #220]	@ (8008e68 <RCC_SetFlashLatency+0xe8>)
 8008d8c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8008d90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008d92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8008d96:	4a35      	ldr	r2, [pc, #212]	@ (8008e6c <RCC_SetFlashLatency+0xec>)
 8008d98:	f107 031c 	add.w	r3, r7, #28
 8008d9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8008d9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8008da2:	4b33      	ldr	r3, [pc, #204]	@ (8008e70 <RCC_SetFlashLatency+0xf0>)
 8008da4:	f107 040c 	add.w	r4, r7, #12
 8008da8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008daa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8008dae:	2300      	movs	r3, #0
 8008db0:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008db8:	d11a      	bne.n	8008df0 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008dba:	2300      	movs	r3, #0
 8008dbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008dbe:	e013      	b.n	8008de8 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8008dc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	3348      	adds	r3, #72	@ 0x48
 8008dc6:	443b      	add	r3, r7
 8008dc8:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d807      	bhi.n	8008de2 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	3348      	adds	r3, #72	@ 0x48
 8008dd8:	443b      	add	r3, r7
 8008dda:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8008dde:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8008de0:	e020      	b.n	8008e24 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008de2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008de4:	3301      	adds	r3, #1
 8008de6:	643b      	str	r3, [r7, #64]	@ 0x40
 8008de8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dea:	2b03      	cmp	r3, #3
 8008dec:	d9e8      	bls.n	8008dc0 <RCC_SetFlashLatency+0x40>
 8008dee:	e019      	b.n	8008e24 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008df0:	2300      	movs	r3, #0
 8008df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008df4:	e013      	b.n	8008e1e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8008df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	3348      	adds	r3, #72	@ 0x48
 8008dfc:	443b      	add	r3, r7
 8008dfe:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d807      	bhi.n	8008e18 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	3348      	adds	r3, #72	@ 0x48
 8008e0e:	443b      	add	r3, r7
 8008e10:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8008e14:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8008e16:	e005      	b.n	8008e24 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008e18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d9e8      	bls.n	8008df6 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8008e24:	4b13      	ldr	r3, [pc, #76]	@ (8008e74 <RCC_SetFlashLatency+0xf4>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f023 0207 	bic.w	r2, r3, #7
 8008e2c:	4911      	ldr	r1, [pc, #68]	@ (8008e74 <RCC_SetFlashLatency+0xf4>)
 8008e2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e30:	4313      	orrs	r3, r2
 8008e32:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008e34:	f7fd fe04 	bl	8006a40 <HAL_GetTick>
 8008e38:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8008e3a:	e008      	b.n	8008e4e <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008e3c:	f7fd fe00 	bl	8006a40 <HAL_GetTick>
 8008e40:	4602      	mov	r2, r0
 8008e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e44:	1ad3      	subs	r3, r2, r3
 8008e46:	2b02      	cmp	r3, #2
 8008e48:	d901      	bls.n	8008e4e <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8008e4a:	2303      	movs	r3, #3
 8008e4c:	e007      	b.n	8008e5e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8008e4e:	4b09      	ldr	r3, [pc, #36]	@ (8008e74 <RCC_SetFlashLatency+0xf4>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f003 0307 	and.w	r3, r3, #7
 8008e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	d1ef      	bne.n	8008e3c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8008e5c:	2300      	movs	r3, #0
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	374c      	adds	r7, #76	@ 0x4c
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd90      	pop	{r4, r7, pc}
 8008e66:	bf00      	nop
 8008e68:	08014a54 	.word	0x08014a54
 8008e6c:	08014a64 	.word	0x08014a64
 8008e70:	08014a70 	.word	0x08014a70
 8008e74:	58004000 	.word	0x58004000

08008e78 <LL_RCC_LSE_IsEnabled>:
{
 8008e78:	b480      	push	{r7}
 8008e7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8008e7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e84:	f003 0301 	and.w	r3, r3, #1
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d101      	bne.n	8008e90 <LL_RCC_LSE_IsEnabled+0x18>
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e000      	b.n	8008e92 <LL_RCC_LSE_IsEnabled+0x1a>
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <LL_RCC_LSE_IsReady>:
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ea8:	f003 0302 	and.w	r3, r3, #2
 8008eac:	2b02      	cmp	r3, #2
 8008eae:	d101      	bne.n	8008eb4 <LL_RCC_LSE_IsReady+0x18>
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	e000      	b.n	8008eb6 <LL_RCC_LSE_IsReady+0x1a>
 8008eb4:	2300      	movs	r3, #0
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <LL_RCC_SetRFWKPClockSource>:
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8008ec8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ed0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008ed4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	4313      	orrs	r3, r2
 8008edc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8008ee0:	bf00      	nop
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <LL_RCC_SetSMPSClockSource>:
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8008ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008efa:	f023 0203 	bic.w	r2, r3, #3
 8008efe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8008f08:	bf00      	nop
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <LL_RCC_SetSMPSPrescaler>:
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8008f1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f22:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008f26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8008f30:	bf00      	nop
 8008f32:	370c      	adds	r7, #12
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <LL_RCC_SetUSARTClockSource>:
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8008f44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f4c:	f023 0203 	bic.w	r2, r3, #3
 8008f50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008f5c:	bf00      	nop
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <LL_RCC_SetLPUARTClockSource>:
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8008f70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f78:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008f7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <LL_RCC_SetI2CClockSource>:
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8008f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fa0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	091b      	lsrs	r3, r3, #4
 8008fa8:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8008fac:	43db      	mvns	r3, r3
 8008fae:	401a      	ands	r2, r3
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	011b      	lsls	r3, r3, #4
 8008fb4:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8008fb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008fc2:	bf00      	nop
 8008fc4:	370c      	adds	r7, #12
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr

08008fce <LL_RCC_SetLPTIMClockSource>:
{
 8008fce:	b480      	push	{r7}
 8008fd0:	b083      	sub	sp, #12
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8008fd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fda:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	0c1b      	lsrs	r3, r3, #16
 8008fe2:	041b      	lsls	r3, r3, #16
 8008fe4:	43db      	mvns	r3, r3
 8008fe6:	401a      	ands	r2, r3
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	041b      	lsls	r3, r3, #16
 8008fec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008ff6:	bf00      	nop
 8008ff8:	370c      	adds	r7, #12
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009000:	4770      	bx	lr

08009002 <LL_RCC_SetSAIClockSource>:
{
 8009002:	b480      	push	{r7}
 8009004:	b083      	sub	sp, #12
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800900a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800900e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009012:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009016:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4313      	orrs	r3, r2
 800901e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009022:	bf00      	nop
 8009024:	370c      	adds	r7, #12
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr

0800902e <LL_RCC_SetRNGClockSource>:
{
 800902e:	b480      	push	{r7}
 8009030:	b083      	sub	sp, #12
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8009036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800903a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800903e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009042:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	4313      	orrs	r3, r2
 800904a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800904e:	bf00      	nop
 8009050:	370c      	adds	r7, #12
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <LL_RCC_SetCLK48ClockSource>:
{
 800905a:	b480      	push	{r7}
 800905c:	b083      	sub	sp, #12
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8009062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800906a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800906e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4313      	orrs	r3, r2
 8009076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800907a:	bf00      	nop
 800907c:	370c      	adds	r7, #12
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr

08009086 <LL_RCC_SetUSBClockSource>:
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b082      	sub	sp, #8
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f7ff ffe3 	bl	800905a <LL_RCC_SetCLK48ClockSource>
}
 8009094:	bf00      	nop
 8009096:	3708      	adds	r7, #8
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <LL_RCC_SetADCClockSource>:
{
 800909c:	b480      	push	{r7}
 800909e:	b083      	sub	sp, #12
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80090a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090ac:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80090b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <LL_RCC_SetRTCClockSource>:
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80090d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <LL_RCC_GetRTCClockSource>:
{
 80090f4:	b480      	push	{r7}
 80090f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80090f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009100:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8009104:	4618      	mov	r0, r3
 8009106:	46bd      	mov	sp, r7
 8009108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910c:	4770      	bx	lr

0800910e <LL_RCC_ForceBackupDomainReset>:
{
 800910e:	b480      	push	{r7}
 8009110:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8009112:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800911a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800911e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009122:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009126:	bf00      	nop
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr

08009130 <LL_RCC_ReleaseBackupDomainReset>:
{
 8009130:	b480      	push	{r7}
 8009132:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8009134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800913c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009148:	bf00      	nop
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr

08009152 <LL_RCC_PLLSAI1_Enable>:
{
 8009152:	b480      	push	{r7}
 8009154:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8009156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009160:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009164:	6013      	str	r3, [r2, #0]
}
 8009166:	bf00      	nop
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr

08009170 <LL_RCC_PLLSAI1_Disable>:
{
 8009170:	b480      	push	{r7}
 8009172:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8009174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800917e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009182:	6013      	str	r3, [r2, #0]
}
 8009184:	bf00      	nop
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr

0800918e <LL_RCC_PLLSAI1_IsReady>:
{
 800918e:	b480      	push	{r7}
 8009190:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8009192:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800919c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091a0:	d101      	bne.n	80091a6 <LL_RCC_PLLSAI1_IsReady+0x18>
 80091a2:	2301      	movs	r3, #1
 80091a4:	e000      	b.n	80091a8 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr

080091b2 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b088      	sub	sp, #32
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80091ba:	2300      	movs	r3, #0
 80091bc:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80091be:	2300      	movs	r3, #0
 80091c0:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d034      	beq.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091d2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80091d6:	d021      	beq.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80091d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80091dc:	d81b      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80091de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80091e2:	d01d      	beq.n	8009220 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80091e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80091e8:	d815      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d00b      	beq.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80091ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80091f2:	d110      	bne.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80091f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091f8:	68db      	ldr	r3, [r3, #12]
 80091fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80091fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009202:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8009204:	e00d      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	3304      	adds	r3, #4
 800920a:	4618      	mov	r0, r3
 800920c:	f000 f947 	bl	800949e <RCCEx_PLLSAI1_ConfigNP>
 8009210:	4603      	mov	r3, r0
 8009212:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009214:	e005      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	77fb      	strb	r3, [r7, #31]
        break;
 800921a:	e002      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800921c:	bf00      	nop
 800921e:	e000      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8009220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009222:	7ffb      	ldrb	r3, [r7, #31]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d105      	bne.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800922c:	4618      	mov	r0, r3
 800922e:	f7ff fee8 	bl	8009002 <LL_RCC_SetSAIClockSource>
 8009232:	e001      	b.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009234:	7ffb      	ldrb	r3, [r7, #31]
 8009236:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009240:	2b00      	cmp	r3, #0
 8009242:	d046      	beq.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8009244:	f7ff ff56 	bl	80090f4 <LL_RCC_GetRTCClockSource>
 8009248:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924e:	69ba      	ldr	r2, [r7, #24]
 8009250:	429a      	cmp	r2, r3
 8009252:	d03c      	beq.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8009254:	f7fe fc68 	bl	8007b28 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d105      	bne.n	800926a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009262:	4618      	mov	r0, r3
 8009264:	f7ff ff30 	bl	80090c8 <LL_RCC_SetRTCClockSource>
 8009268:	e02e      	b.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800926a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800926e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009272:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8009274:	f7ff ff4b 	bl	800910e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8009278:	f7ff ff5a 	bl	8009130 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009286:	4313      	orrs	r3, r2
 8009288:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800928a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8009294:	f7ff fdf0 	bl	8008e78 <LL_RCC_LSE_IsEnabled>
 8009298:	4603      	mov	r3, r0
 800929a:	2b01      	cmp	r3, #1
 800929c:	d114      	bne.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800929e:	f7fd fbcf 	bl	8006a40 <HAL_GetTick>
 80092a2:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80092a4:	e00b      	b.n	80092be <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092a6:	f7fd fbcb 	bl	8006a40 <HAL_GetTick>
 80092aa:	4602      	mov	r2, r0
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d902      	bls.n	80092be <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80092b8:	2303      	movs	r3, #3
 80092ba:	77fb      	strb	r3, [r7, #31]
              break;
 80092bc:	e004      	b.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80092be:	f7ff fded 	bl	8008e9c <LL_RCC_LSE_IsReady>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d1ee      	bne.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80092c8:	7ffb      	ldrb	r3, [r7, #31]
 80092ca:	77bb      	strb	r3, [r7, #30]
 80092cc:	e001      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092ce:	7ffb      	ldrb	r3, [r7, #31]
 80092d0:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d004      	beq.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	699b      	ldr	r3, [r3, #24]
 80092e2:	4618      	mov	r0, r3
 80092e4:	f7ff fe2a 	bl	8008f3c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 0302 	and.w	r3, r3, #2
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d004      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	69db      	ldr	r3, [r3, #28]
 80092f8:	4618      	mov	r0, r3
 80092fa:	f7ff fe35 	bl	8008f68 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f003 0310 	and.w	r3, r3, #16
 8009306:	2b00      	cmp	r3, #0
 8009308:	d004      	beq.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800930e:	4618      	mov	r0, r3
 8009310:	f7ff fe5d 	bl	8008fce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 0320 	and.w	r3, r3, #32
 800931c:	2b00      	cmp	r3, #0
 800931e:	d004      	beq.n	800932a <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff fe52 	bl	8008fce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0304 	and.w	r3, r3, #4
 8009332:	2b00      	cmp	r3, #0
 8009334:	d004      	beq.n	8009340 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6a1b      	ldr	r3, [r3, #32]
 800933a:	4618      	mov	r0, r3
 800933c:	f7ff fe2a 	bl	8008f94 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f003 0308 	and.w	r3, r3, #8
 8009348:	2b00      	cmp	r3, #0
 800934a:	d004      	beq.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009350:	4618      	mov	r0, r3
 8009352:	f7ff fe1f 	bl	8008f94 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800935e:	2b00      	cmp	r3, #0
 8009360:	d022      	beq.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009366:	4618      	mov	r0, r3
 8009368:	f7ff fe8d 	bl	8009086 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009370:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009374:	d107      	bne.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8009376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800937a:	68db      	ldr	r3, [r3, #12]
 800937c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009380:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009384:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800938a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800938e:	d10b      	bne.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	3304      	adds	r3, #4
 8009394:	4618      	mov	r0, r3
 8009396:	f000 f8dd 	bl	8009554 <RCCEx_PLLSAI1_ConfigNQ>
 800939a:	4603      	mov	r3, r0
 800939c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800939e:	7ffb      	ldrb	r3, [r7, #31]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d001      	beq.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80093a4:	7ffb      	ldrb	r3, [r7, #31]
 80093a6:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d02b      	beq.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093bc:	d008      	beq.n	80093d0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093c6:	d003      	beq.n	80093d0 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d105      	bne.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093d4:	4618      	mov	r0, r3
 80093d6:	f7ff fe2a 	bl	800902e <LL_RCC_SetRNGClockSource>
 80093da:	e00a      	b.n	80093f2 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093e4:	60fb      	str	r3, [r7, #12]
 80093e6:	2000      	movs	r0, #0
 80093e8:	f7ff fe21 	bl	800902e <LL_RCC_SetRNGClockSource>
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f7ff fe34 	bl	800905a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80093fa:	d107      	bne.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80093fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009400:	68db      	ldr	r3, [r3, #12]
 8009402:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009406:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800940a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009414:	2b00      	cmp	r3, #0
 8009416:	d022      	beq.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800941c:	4618      	mov	r0, r3
 800941e:	f7ff fe3d 	bl	800909c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009426:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800942a:	d107      	bne.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800942c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800943a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009440:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009444:	d10b      	bne.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	3304      	adds	r3, #4
 800944a:	4618      	mov	r0, r3
 800944c:	f000 f8dd 	bl	800960a <RCCEx_PLLSAI1_ConfigNR>
 8009450:	4603      	mov	r3, r0
 8009452:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8009454:	7ffb      	ldrb	r3, [r7, #31]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d001      	beq.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800945a:	7ffb      	ldrb	r3, [r7, #31]
 800945c:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009466:	2b00      	cmp	r3, #0
 8009468:	d004      	beq.n	8009474 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800946e:	4618      	mov	r0, r3
 8009470:	f7ff fd26 	bl	8008ec0 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800947c:	2b00      	cmp	r3, #0
 800947e:	d009      	beq.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009484:	4618      	mov	r0, r3
 8009486:	f7ff fd45 	bl	8008f14 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800948e:	4618      	mov	r0, r3
 8009490:	f7ff fd2c 	bl	8008eec <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8009494:	7fbb      	ldrb	r3, [r7, #30]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3720      	adds	r7, #32
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800949e:	b580      	push	{r7, lr}
 80094a0:	b084      	sub	sp, #16
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80094a6:	2300      	movs	r3, #0
 80094a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80094aa:	f7ff fe61 	bl	8009170 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80094ae:	f7fd fac7 	bl	8006a40 <HAL_GetTick>
 80094b2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80094b4:	e009      	b.n	80094ca <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80094b6:	f7fd fac3 	bl	8006a40 <HAL_GetTick>
 80094ba:	4602      	mov	r2, r0
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	1ad3      	subs	r3, r2, r3
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d902      	bls.n	80094ca <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80094c4:	2303      	movs	r3, #3
 80094c6:	73fb      	strb	r3, [r7, #15]
      break;
 80094c8:	e004      	b.n	80094d4 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80094ca:	f7ff fe60 	bl	800918e <LL_RCC_PLLSAI1_IsReady>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d1f0      	bne.n	80094b6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80094d4:	7bfb      	ldrb	r3, [r7, #15]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d137      	bne.n	800954a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80094da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094de:	691b      	ldr	r3, [r3, #16]
 80094e0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	021b      	lsls	r3, r3, #8
 80094ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094ee:	4313      	orrs	r3, r2
 80094f0:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80094f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094f6:	691b      	ldr	r3, [r3, #16]
 80094f8:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009504:	4313      	orrs	r3, r2
 8009506:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009508:	f7ff fe23 	bl	8009152 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800950c:	f7fd fa98 	bl	8006a40 <HAL_GetTick>
 8009510:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009512:	e009      	b.n	8009528 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009514:	f7fd fa94 	bl	8006a40 <HAL_GetTick>
 8009518:	4602      	mov	r2, r0
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	1ad3      	subs	r3, r2, r3
 800951e:	2b02      	cmp	r3, #2
 8009520:	d902      	bls.n	8009528 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8009522:	2303      	movs	r3, #3
 8009524:	73fb      	strb	r3, [r7, #15]
        break;
 8009526:	e004      	b.n	8009532 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009528:	f7ff fe31 	bl	800918e <LL_RCC_PLLSAI1_IsReady>
 800952c:	4603      	mov	r3, r0
 800952e:	2b01      	cmp	r3, #1
 8009530:	d1f0      	bne.n	8009514 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8009532:	7bfb      	ldrb	r3, [r7, #15]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d108      	bne.n	800954a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800953c:	691a      	ldr	r2, [r3, #16]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	691b      	ldr	r3, [r3, #16]
 8009542:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009546:	4313      	orrs	r3, r2
 8009548:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800954a:	7bfb      	ldrb	r3, [r7, #15]
}
 800954c:	4618      	mov	r0, r3
 800954e:	3710      	adds	r7, #16
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800955c:	2300      	movs	r3, #0
 800955e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009560:	f7ff fe06 	bl	8009170 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009564:	f7fd fa6c 	bl	8006a40 <HAL_GetTick>
 8009568:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800956a:	e009      	b.n	8009580 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800956c:	f7fd fa68 	bl	8006a40 <HAL_GetTick>
 8009570:	4602      	mov	r2, r0
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	1ad3      	subs	r3, r2, r3
 8009576:	2b02      	cmp	r3, #2
 8009578:	d902      	bls.n	8009580 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800957a:	2303      	movs	r3, #3
 800957c:	73fb      	strb	r3, [r7, #15]
      break;
 800957e:	e004      	b.n	800958a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009580:	f7ff fe05 	bl	800918e <LL_RCC_PLLSAI1_IsReady>
 8009584:	4603      	mov	r3, r0
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1f0      	bne.n	800956c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800958a:	7bfb      	ldrb	r3, [r7, #15]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d137      	bne.n	8009600 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009590:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009594:	691b      	ldr	r3, [r3, #16]
 8009596:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	021b      	lsls	r3, r3, #8
 80095a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80095a4:	4313      	orrs	r3, r2
 80095a6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80095a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095ac:	691b      	ldr	r3, [r3, #16]
 80095ae:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	689b      	ldr	r3, [r3, #8]
 80095b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80095ba:	4313      	orrs	r3, r2
 80095bc:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80095be:	f7ff fdc8 	bl	8009152 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095c2:	f7fd fa3d 	bl	8006a40 <HAL_GetTick>
 80095c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80095c8:	e009      	b.n	80095de <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80095ca:	f7fd fa39 	bl	8006a40 <HAL_GetTick>
 80095ce:	4602      	mov	r2, r0
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	1ad3      	subs	r3, r2, r3
 80095d4:	2b02      	cmp	r3, #2
 80095d6:	d902      	bls.n	80095de <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80095d8:	2303      	movs	r3, #3
 80095da:	73fb      	strb	r3, [r7, #15]
        break;
 80095dc:	e004      	b.n	80095e8 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80095de:	f7ff fdd6 	bl	800918e <LL_RCC_PLLSAI1_IsReady>
 80095e2:	4603      	mov	r3, r0
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d1f0      	bne.n	80095ca <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80095e8:	7bfb      	ldrb	r3, [r7, #15]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d108      	bne.n	8009600 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80095ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095f2:	691a      	ldr	r2, [r3, #16]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	691b      	ldr	r3, [r3, #16]
 80095f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80095fc:	4313      	orrs	r3, r2
 80095fe:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009600:	7bfb      	ldrb	r3, [r7, #15]
}
 8009602:	4618      	mov	r0, r3
 8009604:	3710      	adds	r7, #16
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b084      	sub	sp, #16
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009612:	2300      	movs	r3, #0
 8009614:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009616:	f7ff fdab 	bl	8009170 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800961a:	f7fd fa11 	bl	8006a40 <HAL_GetTick>
 800961e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009620:	e009      	b.n	8009636 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009622:	f7fd fa0d 	bl	8006a40 <HAL_GetTick>
 8009626:	4602      	mov	r2, r0
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	1ad3      	subs	r3, r2, r3
 800962c:	2b02      	cmp	r3, #2
 800962e:	d902      	bls.n	8009636 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8009630:	2303      	movs	r3, #3
 8009632:	73fb      	strb	r3, [r7, #15]
      break;
 8009634:	e004      	b.n	8009640 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009636:	f7ff fdaa 	bl	800918e <LL_RCC_PLLSAI1_IsReady>
 800963a:	4603      	mov	r3, r0
 800963c:	2b00      	cmp	r3, #0
 800963e:	d1f0      	bne.n	8009622 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8009640:	7bfb      	ldrb	r3, [r7, #15]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d137      	bne.n	80096b6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009646:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	021b      	lsls	r3, r3, #8
 8009656:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800965a:	4313      	orrs	r3, r2
 800965c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800965e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009662:	691b      	ldr	r3, [r3, #16]
 8009664:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009670:	4313      	orrs	r3, r2
 8009672:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009674:	f7ff fd6d 	bl	8009152 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009678:	f7fd f9e2 	bl	8006a40 <HAL_GetTick>
 800967c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800967e:	e009      	b.n	8009694 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009680:	f7fd f9de 	bl	8006a40 <HAL_GetTick>
 8009684:	4602      	mov	r2, r0
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	1ad3      	subs	r3, r2, r3
 800968a:	2b02      	cmp	r3, #2
 800968c:	d902      	bls.n	8009694 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800968e:	2303      	movs	r3, #3
 8009690:	73fb      	strb	r3, [r7, #15]
        break;
 8009692:	e004      	b.n	800969e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009694:	f7ff fd7b 	bl	800918e <LL_RCC_PLLSAI1_IsReady>
 8009698:	4603      	mov	r3, r0
 800969a:	2b01      	cmp	r3, #1
 800969c:	d1f0      	bne.n	8009680 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800969e:	7bfb      	ldrb	r3, [r7, #15]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d108      	bne.n	80096b6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80096a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096a8:	691a      	ldr	r2, [r3, #16]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	691b      	ldr	r3, [r3, #16]
 80096ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80096b2:	4313      	orrs	r3, r2
 80096b4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80096b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d101      	bne.n	80096d2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80096ce:	2301      	movs	r3, #1
 80096d0:	e07a      	b.n	80097c8 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80096d8:	b2db      	uxtb	r3, r3
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d106      	bne.n	80096ec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f7f9 fc9e 	bl	8003028 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2202      	movs	r2, #2
 80096f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	f003 0310 	and.w	r3, r3, #16
 80096fe:	2b10      	cmp	r3, #16
 8009700:	d058      	beq.n	80097b4 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	22ca      	movs	r2, #202	@ 0xca
 8009708:	625a      	str	r2, [r3, #36]	@ 0x24
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	2253      	movs	r2, #83	@ 0x53
 8009710:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 f882 	bl	800981c <RTC_EnterInitMode>
 8009718:	4603      	mov	r3, r0
 800971a:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800971c:	7bfb      	ldrb	r3, [r7, #15]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d12c      	bne.n	800977c <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	687a      	ldr	r2, [r7, #4]
 800972a:	6812      	ldr	r2, [r2, #0]
 800972c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009730:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009734:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	6899      	ldr	r1, [r3, #8]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	685a      	ldr	r2, [r3, #4]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	431a      	orrs	r2, r3
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	699b      	ldr	r3, [r3, #24]
 800974a:	431a      	orrs	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	430a      	orrs	r2, r1
 8009752:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	68d2      	ldr	r2, [r2, #12]
 800975c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	6919      	ldr	r1, [r3, #16]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	041a      	lsls	r2, r3, #16
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	430a      	orrs	r2, r1
 8009770:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f88a 	bl	800988c <RTC_ExitInitMode>
 8009778:	4603      	mov	r3, r0
 800977a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800977c:	7bfb      	ldrb	r3, [r7, #15]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d113      	bne.n	80097aa <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f022 0203 	bic.w	r2, r2, #3
 8009790:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	69da      	ldr	r2, [r3, #28]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	695b      	ldr	r3, [r3, #20]
 80097a0:	431a      	orrs	r2, r3
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	430a      	orrs	r2, r1
 80097a8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	22ff      	movs	r2, #255	@ 0xff
 80097b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80097b2:	e001      	b.n	80097b8 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80097b4:	2300      	movs	r3, #0
 80097b6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80097b8:	7bfb      	ldrb	r3, [r7, #15]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d103      	bne.n	80097c6 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2201      	movs	r2, #1
 80097c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 80097c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3710      	adds	r7, #16
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b084      	sub	sp, #16
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80097d8:	2300      	movs	r3, #0
 80097da:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a0d      	ldr	r2, [pc, #52]	@ (8009818 <HAL_RTC_WaitForSynchro+0x48>)
 80097e2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80097e4:	f7fd f92c 	bl	8006a40 <HAL_GetTick>
 80097e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80097ea:	e009      	b.n	8009800 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80097ec:	f7fd f928 	bl	8006a40 <HAL_GetTick>
 80097f0:	4602      	mov	r2, r0
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	1ad3      	subs	r3, r2, r3
 80097f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80097fa:	d901      	bls.n	8009800 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80097fc:	2303      	movs	r3, #3
 80097fe:	e007      	b.n	8009810 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	f003 0320 	and.w	r3, r3, #32
 800980a:	2b00      	cmp	r3, #0
 800980c:	d0ee      	beq.n	80097ec <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	0001ff5f 	.word	0x0001ff5f

0800981c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b084      	sub	sp, #16
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009824:	2300      	movs	r3, #0
 8009826:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009828:	2300      	movs	r3, #0
 800982a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009836:	2b00      	cmp	r3, #0
 8009838:	d123      	bne.n	8009882 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68da      	ldr	r2, [r3, #12]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009848:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800984a:	f7fd f8f9 	bl	8006a40 <HAL_GetTick>
 800984e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009850:	e00d      	b.n	800986e <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009852:	f7fd f8f5 	bl	8006a40 <HAL_GetTick>
 8009856:	4602      	mov	r2, r0
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	1ad3      	subs	r3, r2, r3
 800985c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009860:	d905      	bls.n	800986e <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2204      	movs	r2, #4
 8009866:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	68db      	ldr	r3, [r3, #12]
 8009874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009878:	2b00      	cmp	r3, #0
 800987a:	d102      	bne.n	8009882 <RTC_EnterInitMode+0x66>
 800987c:	7bfb      	ldrb	r3, [r7, #15]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d1e7      	bne.n	8009852 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8009882:	7bfb      	ldrb	r3, [r7, #15]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009894:	2300      	movs	r3, #0
 8009896:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68da      	ldr	r2, [r3, #12]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80098a6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	f003 0320 	and.w	r3, r3, #32
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d10b      	bne.n	80098ce <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f7ff ff8a 	bl	80097d0 <HAL_RTC_WaitForSynchro>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d005      	beq.n	80098ce <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2204      	movs	r2, #4
 80098c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80098ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3710      	adds	r7, #16
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80098d8:	b480      	push	{r7}
 80098da:	b083      	sub	sp, #12
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d101      	bne.n	80098ee <HAL_RTCEx_EnableBypassShadow+0x16>
 80098ea:	2302      	movs	r3, #2
 80098ec:	e024      	b.n	8009938 <HAL_RTCEx_EnableBypassShadow+0x60>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2202      	movs	r2, #2
 80098fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	22ca      	movs	r2, #202	@ 0xca
 8009904:	625a      	str	r2, [r3, #36]	@ 0x24
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	2253      	movs	r2, #83	@ 0x53
 800990c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint32_t)RTC_CR_BYPSHAD;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	689a      	ldr	r2, [r3, #8]
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f042 0220 	orr.w	r2, r2, #32
 800991c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	22ff      	movs	r2, #255	@ 0xff
 8009924:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2201      	movs	r2, #1
 800992a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2200      	movs	r2, #0
 8009932:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b084      	sub	sp, #16
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d101      	bne.n	8009956 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	e095      	b.n	8009a82 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800995a:	2b00      	cmp	r3, #0
 800995c:	d108      	bne.n	8009970 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009966:	d009      	beq.n	800997c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	61da      	str	r2, [r3, #28]
 800996e:	e005      	b.n	800997c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2200      	movs	r2, #0
 8009980:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009988:	b2db      	uxtb	r3, r3
 800998a:	2b00      	cmp	r3, #0
 800998c:	d106      	bne.n	800999c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 f877 	bl	8009a8a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2202      	movs	r2, #2
 80099a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	681a      	ldr	r2, [r3, #0]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	68db      	ldr	r3, [r3, #12]
 80099b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80099bc:	d902      	bls.n	80099c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80099be:	2300      	movs	r3, #0
 80099c0:	60fb      	str	r3, [r7, #12]
 80099c2:	e002      	b.n	80099ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80099c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80099c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	68db      	ldr	r3, [r3, #12]
 80099ce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80099d2:	d007      	beq.n	80099e4 <HAL_SPI_Init+0xa0>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	68db      	ldr	r3, [r3, #12]
 80099d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80099dc:	d002      	beq.n	80099e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2200      	movs	r2, #0
 80099e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80099f4:	431a      	orrs	r2, r3
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	f003 0302 	and.w	r3, r3, #2
 80099fe:	431a      	orrs	r2, r3
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	695b      	ldr	r3, [r3, #20]
 8009a04:	f003 0301 	and.w	r3, r3, #1
 8009a08:	431a      	orrs	r2, r3
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	699b      	ldr	r3, [r3, #24]
 8009a0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a12:	431a      	orrs	r2, r3
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	69db      	ldr	r3, [r3, #28]
 8009a18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a1c:	431a      	orrs	r2, r3
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a26:	ea42 0103 	orr.w	r1, r2, r3
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	430a      	orrs	r2, r1
 8009a38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	699b      	ldr	r3, [r3, #24]
 8009a3e:	0c1b      	lsrs	r3, r3, #16
 8009a40:	f003 0204 	and.w	r2, r3, #4
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a48:	f003 0310 	and.w	r3, r3, #16
 8009a4c:	431a      	orrs	r2, r3
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a52:	f003 0308 	and.w	r3, r3, #8
 8009a56:	431a      	orrs	r2, r3
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009a60:	ea42 0103 	orr.w	r1, r2, r3
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	430a      	orrs	r2, r1
 8009a70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2200      	movs	r2, #0
 8009a76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3710      	adds	r7, #16
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}

08009a8a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8009a8a:	b480      	push	{r7}
 8009a8c:	b083      	sub	sp, #12
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8009a92:	bf00      	nop
 8009a94:	370c      	adds	r7, #12
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr

08009a9e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b088      	sub	sp, #32
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	60f8      	str	r0, [r7, #12]
 8009aa6:	60b9      	str	r1, [r7, #8]
 8009aa8:	603b      	str	r3, [r7, #0]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009aae:	f7fc ffc7 	bl	8006a40 <HAL_GetTick>
 8009ab2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009ab4:	88fb      	ldrh	r3, [r7, #6]
 8009ab6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009abe:	b2db      	uxtb	r3, r3
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d001      	beq.n	8009ac8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009ac4:	2302      	movs	r3, #2
 8009ac6:	e15c      	b.n	8009d82 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d002      	beq.n	8009ad4 <HAL_SPI_Transmit+0x36>
 8009ace:	88fb      	ldrh	r3, [r7, #6]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d101      	bne.n	8009ad8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	e154      	b.n	8009d82 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d101      	bne.n	8009ae6 <HAL_SPI_Transmit+0x48>
 8009ae2:	2302      	movs	r3, #2
 8009ae4:	e14d      	b.n	8009d82 <HAL_SPI_Transmit+0x2e4>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2201      	movs	r2, #1
 8009aea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2203      	movs	r2, #3
 8009af2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	2200      	movs	r2, #0
 8009afa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	88fa      	ldrh	r2, [r7, #6]
 8009b06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	88fa      	ldrh	r2, [r7, #6]
 8009b0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2200      	movs	r2, #0
 8009b12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2200      	movs	r2, #0
 8009b18:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b38:	d10f      	bne.n	8009b5a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b48:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	681a      	ldr	r2, [r3, #0]
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009b58:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b64:	2b40      	cmp	r3, #64	@ 0x40
 8009b66:	d007      	beq.n	8009b78 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009b80:	d952      	bls.n	8009c28 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d002      	beq.n	8009b90 <HAL_SPI_Transmit+0xf2>
 8009b8a:	8b7b      	ldrh	r3, [r7, #26]
 8009b8c:	2b01      	cmp	r3, #1
 8009b8e:	d145      	bne.n	8009c1c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b94:	881a      	ldrh	r2, [r3, #0]
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba0:	1c9a      	adds	r2, r3, #2
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	3b01      	subs	r3, #1
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009bb4:	e032      	b.n	8009c1c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	f003 0302 	and.w	r3, r3, #2
 8009bc0:	2b02      	cmp	r3, #2
 8009bc2:	d112      	bne.n	8009bea <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bc8:	881a      	ldrh	r2, [r3, #0]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd4:	1c9a      	adds	r2, r3, #2
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bde:	b29b      	uxth	r3, r3
 8009be0:	3b01      	subs	r3, #1
 8009be2:	b29a      	uxth	r2, r3
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009be8:	e018      	b.n	8009c1c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009bea:	f7fc ff29 	bl	8006a40 <HAL_GetTick>
 8009bee:	4602      	mov	r2, r0
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	1ad3      	subs	r3, r2, r3
 8009bf4:	683a      	ldr	r2, [r7, #0]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d803      	bhi.n	8009c02 <HAL_SPI_Transmit+0x164>
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c00:	d102      	bne.n	8009c08 <HAL_SPI_Transmit+0x16a>
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d109      	bne.n	8009c1c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	e0b2      	b.n	8009d82 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c20:	b29b      	uxth	r3, r3
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1c7      	bne.n	8009bb6 <HAL_SPI_Transmit+0x118>
 8009c26:	e083      	b.n	8009d30 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	685b      	ldr	r3, [r3, #4]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d002      	beq.n	8009c36 <HAL_SPI_Transmit+0x198>
 8009c30:	8b7b      	ldrh	r3, [r7, #26]
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d177      	bne.n	8009d26 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	d912      	bls.n	8009c66 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c44:	881a      	ldrh	r2, [r3, #0]
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c50:	1c9a      	adds	r2, r3, #2
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	3b02      	subs	r3, #2
 8009c5e:	b29a      	uxth	r2, r3
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009c64:	e05f      	b.n	8009d26 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	330c      	adds	r3, #12
 8009c70:	7812      	ldrb	r2, [r2, #0]
 8009c72:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c78:	1c5a      	adds	r2, r3, #1
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c82:	b29b      	uxth	r3, r3
 8009c84:	3b01      	subs	r3, #1
 8009c86:	b29a      	uxth	r2, r3
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009c8c:	e04b      	b.n	8009d26 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	f003 0302 	and.w	r3, r3, #2
 8009c98:	2b02      	cmp	r3, #2
 8009c9a:	d12b      	bne.n	8009cf4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d912      	bls.n	8009ccc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009caa:	881a      	ldrh	r2, [r3, #0]
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb6:	1c9a      	adds	r2, r3, #2
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cc0:	b29b      	uxth	r3, r3
 8009cc2:	3b02      	subs	r3, #2
 8009cc4:	b29a      	uxth	r2, r3
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009cca:	e02c      	b.n	8009d26 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	330c      	adds	r3, #12
 8009cd6:	7812      	ldrb	r2, [r2, #0]
 8009cd8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cde:	1c5a      	adds	r2, r3, #1
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	3b01      	subs	r3, #1
 8009cec:	b29a      	uxth	r2, r3
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009cf2:	e018      	b.n	8009d26 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cf4:	f7fc fea4 	bl	8006a40 <HAL_GetTick>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	69fb      	ldr	r3, [r7, #28]
 8009cfc:	1ad3      	subs	r3, r2, r3
 8009cfe:	683a      	ldr	r2, [r7, #0]
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d803      	bhi.n	8009d0c <HAL_SPI_Transmit+0x26e>
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d0a:	d102      	bne.n	8009d12 <HAL_SPI_Transmit+0x274>
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d109      	bne.n	8009d26 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009d22:	2303      	movs	r3, #3
 8009d24:	e02d      	b.n	8009d82 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1ae      	bne.n	8009c8e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d30:	69fa      	ldr	r2, [r7, #28]
 8009d32:	6839      	ldr	r1, [r7, #0]
 8009d34:	68f8      	ldr	r0, [r7, #12]
 8009d36:	f000 fb73 	bl	800a420 <SPI_EndRxTxTransaction>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d002      	beq.n	8009d46 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2220      	movs	r2, #32
 8009d44:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d10a      	bne.n	8009d64 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d4e:	2300      	movs	r3, #0
 8009d50:	617b      	str	r3, [r7, #20]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	68db      	ldr	r3, [r3, #12]
 8009d58:	617b      	str	r3, [r7, #20]
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	617b      	str	r3, [r7, #20]
 8009d62:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2201      	movs	r2, #1
 8009d68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d001      	beq.n	8009d80 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e000      	b.n	8009d82 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8009d80:	2300      	movs	r3, #0
  }
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3720      	adds	r7, #32
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009d8a:	b580      	push	{r7, lr}
 8009d8c:	b08a      	sub	sp, #40	@ 0x28
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	60f8      	str	r0, [r7, #12]
 8009d92:	60b9      	str	r1, [r7, #8]
 8009d94:	607a      	str	r2, [r7, #4]
 8009d96:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009d98:	2301      	movs	r3, #1
 8009d9a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d9c:	f7fc fe50 	bl	8006a40 <HAL_GetTick>
 8009da0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009da8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009db0:	887b      	ldrh	r3, [r7, #2]
 8009db2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009db4:	887b      	ldrh	r3, [r7, #2]
 8009db6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009db8:	7ffb      	ldrb	r3, [r7, #31]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d00c      	beq.n	8009dd8 <HAL_SPI_TransmitReceive+0x4e>
 8009dbe:	69bb      	ldr	r3, [r7, #24]
 8009dc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009dc4:	d106      	bne.n	8009dd4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	689b      	ldr	r3, [r3, #8]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d102      	bne.n	8009dd4 <HAL_SPI_TransmitReceive+0x4a>
 8009dce:	7ffb      	ldrb	r3, [r7, #31]
 8009dd0:	2b04      	cmp	r3, #4
 8009dd2:	d001      	beq.n	8009dd8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009dd4:	2302      	movs	r3, #2
 8009dd6:	e1f3      	b.n	800a1c0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d005      	beq.n	8009dea <HAL_SPI_TransmitReceive+0x60>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d002      	beq.n	8009dea <HAL_SPI_TransmitReceive+0x60>
 8009de4:	887b      	ldrh	r3, [r7, #2]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d101      	bne.n	8009dee <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009dea:	2301      	movs	r3, #1
 8009dec:	e1e8      	b.n	800a1c0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d101      	bne.n	8009dfc <HAL_SPI_TransmitReceive+0x72>
 8009df8:	2302      	movs	r3, #2
 8009dfa:	e1e1      	b.n	800a1c0 <HAL_SPI_TransmitReceive+0x436>
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	2b04      	cmp	r3, #4
 8009e0e:	d003      	beq.n	8009e18 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2205      	movs	r2, #5
 8009e14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	887a      	ldrh	r2, [r7, #2]
 8009e28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	887a      	ldrh	r2, [r7, #2]
 8009e30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	68ba      	ldr	r2, [r7, #8]
 8009e38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	887a      	ldrh	r2, [r7, #2]
 8009e3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	887a      	ldrh	r2, [r7, #2]
 8009e44:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	68db      	ldr	r3, [r3, #12]
 8009e56:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009e5a:	d802      	bhi.n	8009e62 <HAL_SPI_TransmitReceive+0xd8>
 8009e5c:	8abb      	ldrh	r3, [r7, #20]
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	d908      	bls.n	8009e74 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	685a      	ldr	r2, [r3, #4]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009e70:	605a      	str	r2, [r3, #4]
 8009e72:	e007      	b.n	8009e84 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	685a      	ldr	r2, [r3, #4]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009e82:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e8e:	2b40      	cmp	r3, #64	@ 0x40
 8009e90:	d007      	beq.n	8009ea2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ea0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	68db      	ldr	r3, [r3, #12]
 8009ea6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009eaa:	f240 8083 	bls.w	8009fb4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d002      	beq.n	8009ebc <HAL_SPI_TransmitReceive+0x132>
 8009eb6:	8afb      	ldrh	r3, [r7, #22]
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d16f      	bne.n	8009f9c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec0:	881a      	ldrh	r2, [r3, #0]
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ecc:	1c9a      	adds	r2, r3, #2
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	3b01      	subs	r3, #1
 8009eda:	b29a      	uxth	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ee0:	e05c      	b.n	8009f9c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	f003 0302 	and.w	r3, r3, #2
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d11b      	bne.n	8009f28 <HAL_SPI_TransmitReceive+0x19e>
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ef4:	b29b      	uxth	r3, r3
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d016      	beq.n	8009f28 <HAL_SPI_TransmitReceive+0x19e>
 8009efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d113      	bne.n	8009f28 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f04:	881a      	ldrh	r2, [r3, #0]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f10:	1c9a      	adds	r2, r3, #2
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	b29a      	uxth	r2, r3
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f24:	2300      	movs	r3, #0
 8009f26:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	f003 0301 	and.w	r3, r3, #1
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d11c      	bne.n	8009f70 <HAL_SPI_TransmitReceive+0x1e6>
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f3c:	b29b      	uxth	r3, r3
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d016      	beq.n	8009f70 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68da      	ldr	r2, [r3, #12]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f4c:	b292      	uxth	r2, r2
 8009f4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f54:	1c9a      	adds	r2, r3, #2
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	3b01      	subs	r3, #1
 8009f64:	b29a      	uxth	r2, r3
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009f70:	f7fc fd66 	bl	8006a40 <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	6a3b      	ldr	r3, [r7, #32]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d80d      	bhi.n	8009f9c <HAL_SPI_TransmitReceive+0x212>
 8009f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f86:	d009      	beq.n	8009f9c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2200      	movs	r2, #0
 8009f94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e111      	b.n	800a1c0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d19d      	bne.n	8009ee2 <HAL_SPI_TransmitReceive+0x158>
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d197      	bne.n	8009ee2 <HAL_SPI_TransmitReceive+0x158>
 8009fb2:	e0e5      	b.n	800a180 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d003      	beq.n	8009fc4 <HAL_SPI_TransmitReceive+0x23a>
 8009fbc:	8afb      	ldrh	r3, [r7, #22]
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	f040 80d1 	bne.w	800a166 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d912      	bls.n	8009ff4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd2:	881a      	ldrh	r2, [r3, #0]
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fde:	1c9a      	adds	r2, r3, #2
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fe8:	b29b      	uxth	r3, r3
 8009fea:	3b02      	subs	r3, #2
 8009fec:	b29a      	uxth	r2, r3
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009ff2:	e0b8      	b.n	800a166 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	330c      	adds	r3, #12
 8009ffe:	7812      	ldrb	r2, [r2, #0]
 800a000:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a006:	1c5a      	adds	r2, r3, #1
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a010:	b29b      	uxth	r3, r3
 800a012:	3b01      	subs	r3, #1
 800a014:	b29a      	uxth	r2, r3
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a01a:	e0a4      	b.n	800a166 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	f003 0302 	and.w	r3, r3, #2
 800a026:	2b02      	cmp	r3, #2
 800a028:	d134      	bne.n	800a094 <HAL_SPI_TransmitReceive+0x30a>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a02e:	b29b      	uxth	r3, r3
 800a030:	2b00      	cmp	r3, #0
 800a032:	d02f      	beq.n	800a094 <HAL_SPI_TransmitReceive+0x30a>
 800a034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a036:	2b01      	cmp	r3, #1
 800a038:	d12c      	bne.n	800a094 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a03e:	b29b      	uxth	r3, r3
 800a040:	2b01      	cmp	r3, #1
 800a042:	d912      	bls.n	800a06a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a048:	881a      	ldrh	r2, [r3, #0]
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a054:	1c9a      	adds	r2, r3, #2
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a05e:	b29b      	uxth	r3, r3
 800a060:	3b02      	subs	r3, #2
 800a062:	b29a      	uxth	r2, r3
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a068:	e012      	b.n	800a090 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	330c      	adds	r3, #12
 800a074:	7812      	ldrb	r2, [r2, #0]
 800a076:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a07c:	1c5a      	adds	r2, r3, #1
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a086:	b29b      	uxth	r3, r3
 800a088:	3b01      	subs	r3, #1
 800a08a:	b29a      	uxth	r2, r3
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a090:	2300      	movs	r3, #0
 800a092:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d148      	bne.n	800a134 <HAL_SPI_TransmitReceive+0x3aa>
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d042      	beq.n	800a134 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a0b4:	b29b      	uxth	r3, r3
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d923      	bls.n	800a102 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68da      	ldr	r2, [r3, #12]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0c4:	b292      	uxth	r2, r2
 800a0c6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0cc:	1c9a      	adds	r2, r3, #2
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	3b02      	subs	r3, #2
 800a0dc:	b29a      	uxth	r2, r3
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d81f      	bhi.n	800a130 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	685a      	ldr	r2, [r3, #4]
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a0fe:	605a      	str	r2, [r3, #4]
 800a100:	e016      	b.n	800a130 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f103 020c 	add.w	r2, r3, #12
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a10e:	7812      	ldrb	r2, [r2, #0]
 800a110:	b2d2      	uxtb	r2, r2
 800a112:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a118:	1c5a      	adds	r2, r3, #1
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a124:	b29b      	uxth	r3, r3
 800a126:	3b01      	subs	r3, #1
 800a128:	b29a      	uxth	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a130:	2301      	movs	r3, #1
 800a132:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a134:	f7fc fc84 	bl	8006a40 <HAL_GetTick>
 800a138:	4602      	mov	r2, r0
 800a13a:	6a3b      	ldr	r3, [r7, #32]
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a140:	429a      	cmp	r2, r3
 800a142:	d803      	bhi.n	800a14c <HAL_SPI_TransmitReceive+0x3c2>
 800a144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a146:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a14a:	d102      	bne.n	800a152 <HAL_SPI_TransmitReceive+0x3c8>
 800a14c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d109      	bne.n	800a166 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2201      	movs	r2, #1
 800a156:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e02c      	b.n	800a1c0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	f47f af55 	bne.w	800a01c <HAL_SPI_TransmitReceive+0x292>
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a178:	b29b      	uxth	r3, r3
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f47f af4e 	bne.w	800a01c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a180:	6a3a      	ldr	r2, [r7, #32]
 800a182:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f000 f94b 	bl	800a420 <SPI_EndRxTxTransaction>
 800a18a:	4603      	mov	r3, r0
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d008      	beq.n	800a1a2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2220      	movs	r2, #32
 800a194:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2200      	movs	r2, #0
 800a19a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a19e:	2301      	movs	r3, #1
 800a1a0:	e00e      	b.n	800a1c0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d001      	beq.n	800a1be <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	e000      	b.n	800a1c0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a1be:	2300      	movs	r3, #0
  }
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3728      	adds	r7, #40	@ 0x28
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}

0800a1c8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a1d6:	b2db      	uxtb	r3, r3
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	370c      	adds	r7, #12
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr

0800a1e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b088      	sub	sp, #32
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	603b      	str	r3, [r7, #0]
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a1f4:	f7fc fc24 	bl	8006a40 <HAL_GetTick>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1fc:	1a9b      	subs	r3, r3, r2
 800a1fe:	683a      	ldr	r2, [r7, #0]
 800a200:	4413      	add	r3, r2
 800a202:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a204:	f7fc fc1c 	bl	8006a40 <HAL_GetTick>
 800a208:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a20a:	4b39      	ldr	r3, [pc, #228]	@ (800a2f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	015b      	lsls	r3, r3, #5
 800a210:	0d1b      	lsrs	r3, r3, #20
 800a212:	69fa      	ldr	r2, [r7, #28]
 800a214:	fb02 f303 	mul.w	r3, r2, r3
 800a218:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a21a:	e055      	b.n	800a2c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a222:	d051      	beq.n	800a2c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a224:	f7fc fc0c 	bl	8006a40 <HAL_GetTick>
 800a228:	4602      	mov	r2, r0
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	1ad3      	subs	r3, r2, r3
 800a22e:	69fa      	ldr	r2, [r7, #28]
 800a230:	429a      	cmp	r2, r3
 800a232:	d902      	bls.n	800a23a <SPI_WaitFlagStateUntilTimeout+0x56>
 800a234:	69fb      	ldr	r3, [r7, #28]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d13d      	bne.n	800a2b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	685a      	ldr	r2, [r3, #4]
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a248:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a252:	d111      	bne.n	800a278 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a25c:	d004      	beq.n	800a268 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a266:	d107      	bne.n	800a278 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	681a      	ldr	r2, [r3, #0]
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a276:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a27c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a280:	d10f      	bne.n	800a2a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	681a      	ldr	r2, [r3, #0]
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a290:	601a      	str	r2, [r3, #0]
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	681a      	ldr	r2, [r3, #0]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a2a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a2b2:	2303      	movs	r3, #3
 800a2b4:	e018      	b.n	800a2e8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d102      	bne.n	800a2c2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	61fb      	str	r3, [r7, #28]
 800a2c0:	e002      	b.n	800a2c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	689a      	ldr	r2, [r3, #8]
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	4013      	ands	r3, r2
 800a2d2:	68ba      	ldr	r2, [r7, #8]
 800a2d4:	429a      	cmp	r2, r3
 800a2d6:	bf0c      	ite	eq
 800a2d8:	2301      	moveq	r3, #1
 800a2da:	2300      	movne	r3, #0
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	461a      	mov	r2, r3
 800a2e0:	79fb      	ldrb	r3, [r7, #7]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d19a      	bne.n	800a21c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a2e6:	2300      	movs	r3, #0
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3720      	adds	r7, #32
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}
 800a2f0:	20000098 	.word	0x20000098

0800a2f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b08a      	sub	sp, #40	@ 0x28
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	607a      	str	r2, [r7, #4]
 800a300:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a302:	2300      	movs	r3, #0
 800a304:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a306:	f7fc fb9b 	bl	8006a40 <HAL_GetTick>
 800a30a:	4602      	mov	r2, r0
 800a30c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30e:	1a9b      	subs	r3, r3, r2
 800a310:	683a      	ldr	r2, [r7, #0]
 800a312:	4413      	add	r3, r2
 800a314:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a316:	f7fc fb93 	bl	8006a40 <HAL_GetTick>
 800a31a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	330c      	adds	r3, #12
 800a322:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a324:	4b3d      	ldr	r3, [pc, #244]	@ (800a41c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a326:	681a      	ldr	r2, [r3, #0]
 800a328:	4613      	mov	r3, r2
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	4413      	add	r3, r2
 800a32e:	00da      	lsls	r2, r3, #3
 800a330:	1ad3      	subs	r3, r2, r3
 800a332:	0d1b      	lsrs	r3, r3, #20
 800a334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a336:	fb02 f303 	mul.w	r3, r2, r3
 800a33a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a33c:	e061      	b.n	800a402 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a344:	d107      	bne.n	800a356 <SPI_WaitFifoStateUntilTimeout+0x62>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d104      	bne.n	800a356 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	b2db      	uxtb	r3, r3
 800a352:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a354:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a35c:	d051      	beq.n	800a402 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a35e:	f7fc fb6f 	bl	8006a40 <HAL_GetTick>
 800a362:	4602      	mov	r2, r0
 800a364:	6a3b      	ldr	r3, [r7, #32]
 800a366:	1ad3      	subs	r3, r2, r3
 800a368:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a36a:	429a      	cmp	r2, r3
 800a36c:	d902      	bls.n	800a374 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a370:	2b00      	cmp	r3, #0
 800a372:	d13d      	bne.n	800a3f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	685a      	ldr	r2, [r3, #4]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a382:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a38c:	d111      	bne.n	800a3b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a396:	d004      	beq.n	800a3a2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3a0:	d107      	bne.n	800a3b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	681a      	ldr	r2, [r3, #0]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3ba:	d10f      	bne.n	800a3dc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a3ca:	601a      	str	r2, [r3, #0]
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	681a      	ldr	r2, [r3, #0]
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a3da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2201      	movs	r2, #1
 800a3e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a3ec:	2303      	movs	r3, #3
 800a3ee:	e011      	b.n	800a414 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d102      	bne.n	800a3fc <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a3fa:	e002      	b.n	800a402 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	3b01      	subs	r3, #1
 800a400:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	689a      	ldr	r2, [r3, #8]
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	4013      	ands	r3, r2
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	429a      	cmp	r2, r3
 800a410:	d195      	bne.n	800a33e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	3728      	adds	r7, #40	@ 0x28
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}
 800a41c:	20000098 	.word	0x20000098

0800a420 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af02      	add	r7, sp, #8
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	9300      	str	r3, [sp, #0]
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	2200      	movs	r2, #0
 800a434:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	f7ff ff5b 	bl	800a2f4 <SPI_WaitFifoStateUntilTimeout>
 800a43e:	4603      	mov	r3, r0
 800a440:	2b00      	cmp	r3, #0
 800a442:	d007      	beq.n	800a454 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a448:	f043 0220 	orr.w	r2, r3, #32
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a450:	2303      	movs	r3, #3
 800a452:	e027      	b.n	800a4a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	9300      	str	r3, [sp, #0]
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	2200      	movs	r2, #0
 800a45c:	2180      	movs	r1, #128	@ 0x80
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	f7ff fec0 	bl	800a1e4 <SPI_WaitFlagStateUntilTimeout>
 800a464:	4603      	mov	r3, r0
 800a466:	2b00      	cmp	r3, #0
 800a468:	d007      	beq.n	800a47a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a46e:	f043 0220 	orr.w	r2, r3, #32
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a476:	2303      	movs	r3, #3
 800a478:	e014      	b.n	800a4a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	9300      	str	r3, [sp, #0]
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	2200      	movs	r2, #0
 800a482:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f7ff ff34 	bl	800a2f4 <SPI_WaitFifoStateUntilTimeout>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d007      	beq.n	800a4a2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a496:	f043 0220 	orr.w	r2, r3, #32
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a49e:	2303      	movs	r3, #3
 800a4a0:	e000      	b.n	800a4a4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a4a2:	2300      	movs	r3, #0
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3710      	adds	r7, #16
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}

0800a4ac <LL_RCC_GetUSARTClockSource>:
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b083      	sub	sp, #12
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800a4b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4013      	ands	r3, r2
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <LL_RCC_GetLPUARTClockSource>:
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800a4d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	4013      	ands	r3, r2
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	370c      	adds	r7, #12
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr

0800a4ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d101      	bne.n	800a4fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e042      	b.n	800a584 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a504:	2b00      	cmp	r3, #0
 800a506:	d106      	bne.n	800a516 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2200      	movs	r2, #0
 800a50c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f7f8 fdc1 	bl	8003098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2224      	movs	r2, #36	@ 0x24
 800a51a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	681a      	ldr	r2, [r3, #0]
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f022 0201 	bic.w	r2, r2, #1
 800a52c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a532:	2b00      	cmp	r3, #0
 800a534:	d002      	beq.n	800a53c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f000 fe7e 	bl	800b238 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f000 fc53 	bl	800ade8 <UART_SetConfig>
 800a542:	4603      	mov	r3, r0
 800a544:	2b01      	cmp	r3, #1
 800a546:	d101      	bne.n	800a54c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	e01b      	b.n	800a584 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	685a      	ldr	r2, [r3, #4]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a55a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	689a      	ldr	r2, [r3, #8]
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a56a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	681a      	ldr	r2, [r3, #0]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f042 0201 	orr.w	r2, r2, #1
 800a57a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f000 fefd 	bl	800b37c <UART_CheckIdleState>
 800a582:	4603      	mov	r3, r0
}
 800a584:	4618      	mov	r0, r3
 800a586:	3708      	adds	r7, #8
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b08a      	sub	sp, #40	@ 0x28
 800a590:	af00      	add	r7, sp, #0
 800a592:	60f8      	str	r0, [r7, #12]
 800a594:	60b9      	str	r1, [r7, #8]
 800a596:	4613      	mov	r3, r2
 800a598:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a5a0:	2b20      	cmp	r3, #32
 800a5a2:	d137      	bne.n	800a614 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d002      	beq.n	800a5b0 <HAL_UART_Receive_IT+0x24>
 800a5aa:	88fb      	ldrh	r3, [r7, #6]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d101      	bne.n	800a5b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	e030      	b.n	800a616 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a18      	ldr	r2, [pc, #96]	@ (800a620 <HAL_UART_Receive_IT+0x94>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d01f      	beq.n	800a604 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	685b      	ldr	r3, [r3, #4]
 800a5ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d018      	beq.n	800a604 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	e853 3f00 	ldrex	r3, [r3]
 800a5de:	613b      	str	r3, [r7, #16]
   return(result);
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a5e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f0:	623b      	str	r3, [r7, #32]
 800a5f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f4:	69f9      	ldr	r1, [r7, #28]
 800a5f6:	6a3a      	ldr	r2, [r7, #32]
 800a5f8:	e841 2300 	strex	r3, r2, [r1]
 800a5fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a5fe:	69bb      	ldr	r3, [r7, #24]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d1e6      	bne.n	800a5d2 <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a604:	88fb      	ldrh	r3, [r7, #6]
 800a606:	461a      	mov	r2, r3
 800a608:	68b9      	ldr	r1, [r7, #8]
 800a60a:	68f8      	ldr	r0, [r7, #12]
 800a60c:	f000 ffce 	bl	800b5ac <UART_Start_Receive_IT>
 800a610:	4603      	mov	r3, r0
 800a612:	e000      	b.n	800a616 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a614:	2302      	movs	r3, #2
  }
}
 800a616:	4618      	mov	r0, r3
 800a618:	3728      	adds	r7, #40	@ 0x28
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	40008000 	.word	0x40008000

0800a624 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b08a      	sub	sp, #40	@ 0x28
 800a628:	af00      	add	r7, sp, #0
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	60b9      	str	r1, [r7, #8]
 800a62e:	4613      	mov	r3, r2
 800a630:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a638:	2b20      	cmp	r3, #32
 800a63a:	d167      	bne.n	800a70c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d002      	beq.n	800a648 <HAL_UART_Transmit_DMA+0x24>
 800a642:	88fb      	ldrh	r3, [r7, #6]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d101      	bne.n	800a64c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a648:	2301      	movs	r3, #1
 800a64a:	e060      	b.n	800a70e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	88fa      	ldrh	r2, [r7, #6]
 800a656:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	88fa      	ldrh	r2, [r7, #6]
 800a65e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2200      	movs	r2, #0
 800a666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2221      	movs	r2, #33	@ 0x21
 800a66e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a676:	2b00      	cmp	r3, #0
 800a678:	d028      	beq.n	800a6cc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a67e:	4a26      	ldr	r2, [pc, #152]	@ (800a718 <HAL_UART_Transmit_DMA+0xf4>)
 800a680:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a686:	4a25      	ldr	r2, [pc, #148]	@ (800a71c <HAL_UART_Transmit_DMA+0xf8>)
 800a688:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a68e:	4a24      	ldr	r2, [pc, #144]	@ (800a720 <HAL_UART_Transmit_DMA+0xfc>)
 800a690:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a696:	2200      	movs	r2, #0
 800a698:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	3328      	adds	r3, #40	@ 0x28
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	88fb      	ldrh	r3, [r7, #6]
 800a6ae:	f7fc fc39 	bl	8006f24 <HAL_DMA_Start_IT>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d009      	beq.n	800a6cc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	2210      	movs	r2, #16
 800a6bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2220      	movs	r2, #32
 800a6c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	e020      	b.n	800a70e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	2240      	movs	r2, #64	@ 0x40
 800a6d2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	3308      	adds	r3, #8
 800a6da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	e853 3f00 	ldrex	r3, [r3]
 800a6e2:	613b      	str	r3, [r7, #16]
   return(result);
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	3308      	adds	r3, #8
 800a6f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6f4:	623a      	str	r2, [r7, #32]
 800a6f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f8:	69f9      	ldr	r1, [r7, #28]
 800a6fa:	6a3a      	ldr	r2, [r7, #32]
 800a6fc:	e841 2300 	strex	r3, r2, [r1]
 800a700:	61bb      	str	r3, [r7, #24]
   return(result);
 800a702:	69bb      	ldr	r3, [r7, #24]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d1e5      	bne.n	800a6d4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a708:	2300      	movs	r3, #0
 800a70a:	e000      	b.n	800a70e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a70c:	2302      	movs	r3, #2
  }
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3728      	adds	r7, #40	@ 0x28
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}
 800a716:	bf00      	nop
 800a718:	0800b93f 	.word	0x0800b93f
 800a71c:	0800b9d1 	.word	0x0800b9d1
 800a720:	0800b9ed 	.word	0x0800b9ed

0800a724 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b0ba      	sub	sp, #232	@ 0xe8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	69db      	ldr	r3, [r3, #28]
 800a732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	689b      	ldr	r3, [r3, #8]
 800a746:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a74a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a74e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a752:	4013      	ands	r3, r2
 800a754:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a758:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d11b      	bne.n	800a798 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a764:	f003 0320 	and.w	r3, r3, #32
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d015      	beq.n	800a798 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a76c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a770:	f003 0320 	and.w	r3, r3, #32
 800a774:	2b00      	cmp	r3, #0
 800a776:	d105      	bne.n	800a784 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a778:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a77c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a780:	2b00      	cmp	r3, #0
 800a782:	d009      	beq.n	800a798 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a788:	2b00      	cmp	r3, #0
 800a78a:	f000 8300 	beq.w	800ad8e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	4798      	blx	r3
      }
      return;
 800a796:	e2fa      	b.n	800ad8e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a798:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	f000 8123 	beq.w	800a9e8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a7a2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a7a6:	4b8d      	ldr	r3, [pc, #564]	@ (800a9dc <HAL_UART_IRQHandler+0x2b8>)
 800a7a8:	4013      	ands	r3, r2
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d106      	bne.n	800a7bc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a7ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a7b2:	4b8b      	ldr	r3, [pc, #556]	@ (800a9e0 <HAL_UART_IRQHandler+0x2bc>)
 800a7b4:	4013      	ands	r3, r2
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	f000 8116 	beq.w	800a9e8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a7bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7c0:	f003 0301 	and.w	r3, r3, #1
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d011      	beq.n	800a7ec <HAL_UART_IRQHandler+0xc8>
 800a7c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d00b      	beq.n	800a7ec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	2201      	movs	r2, #1
 800a7da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7e2:	f043 0201 	orr.w	r2, r3, #1
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a7ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7f0:	f003 0302 	and.w	r3, r3, #2
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d011      	beq.n	800a81c <HAL_UART_IRQHandler+0xf8>
 800a7f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a7fc:	f003 0301 	and.w	r3, r3, #1
 800a800:	2b00      	cmp	r3, #0
 800a802:	d00b      	beq.n	800a81c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	2202      	movs	r2, #2
 800a80a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a812:	f043 0204 	orr.w	r2, r3, #4
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a81c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a820:	f003 0304 	and.w	r3, r3, #4
 800a824:	2b00      	cmp	r3, #0
 800a826:	d011      	beq.n	800a84c <HAL_UART_IRQHandler+0x128>
 800a828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a82c:	f003 0301 	and.w	r3, r3, #1
 800a830:	2b00      	cmp	r3, #0
 800a832:	d00b      	beq.n	800a84c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	2204      	movs	r2, #4
 800a83a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a842:	f043 0202 	orr.w	r2, r3, #2
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a84c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a850:	f003 0308 	and.w	r3, r3, #8
 800a854:	2b00      	cmp	r3, #0
 800a856:	d017      	beq.n	800a888 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a85c:	f003 0320 	and.w	r3, r3, #32
 800a860:	2b00      	cmp	r3, #0
 800a862:	d105      	bne.n	800a870 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a864:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a868:	4b5c      	ldr	r3, [pc, #368]	@ (800a9dc <HAL_UART_IRQHandler+0x2b8>)
 800a86a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d00b      	beq.n	800a888 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2208      	movs	r2, #8
 800a876:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a87e:	f043 0208 	orr.w	r2, r3, #8
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a88c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a890:	2b00      	cmp	r3, #0
 800a892:	d012      	beq.n	800a8ba <HAL_UART_IRQHandler+0x196>
 800a894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a898:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d00c      	beq.n	800a8ba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a8a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8b0:	f043 0220 	orr.w	r2, r3, #32
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f000 8266 	beq.w	800ad92 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a8c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8ca:	f003 0320 	and.w	r3, r3, #32
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d013      	beq.n	800a8fa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a8d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8d6:	f003 0320 	and.w	r3, r3, #32
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d105      	bne.n	800a8ea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a8de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d007      	beq.n	800a8fa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d003      	beq.n	800a8fa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a900:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a90e:	2b40      	cmp	r3, #64	@ 0x40
 800a910:	d005      	beq.n	800a91e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a912:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a916:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d054      	beq.n	800a9c8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 ffa7 	bl	800b872 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a92e:	2b40      	cmp	r3, #64	@ 0x40
 800a930:	d146      	bne.n	800a9c0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3308      	adds	r3, #8
 800a938:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a93c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a940:	e853 3f00 	ldrex	r3, [r3]
 800a944:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a948:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a94c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a950:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	3308      	adds	r3, #8
 800a95a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a95e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a962:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a966:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a96a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a96e:	e841 2300 	strex	r3, r2, [r1]
 800a972:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a976:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d1d9      	bne.n	800a932 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a984:	2b00      	cmp	r3, #0
 800a986:	d017      	beq.n	800a9b8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a98e:	4a15      	ldr	r2, [pc, #84]	@ (800a9e4 <HAL_UART_IRQHandler+0x2c0>)
 800a990:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a998:	4618      	mov	r0, r3
 800a99a:	f7fc fb9d 	bl	80070d8 <HAL_DMA_Abort_IT>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d019      	beq.n	800a9d8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a9b2:	4610      	mov	r0, r2
 800a9b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9b6:	e00f      	b.n	800a9d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f000 f9ff 	bl	800adbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9be:	e00b      	b.n	800a9d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 f9fb 	bl	800adbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9c6:	e007      	b.n	800a9d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 f9f7 	bl	800adbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a9d6:	e1dc      	b.n	800ad92 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9d8:	bf00      	nop
    return;
 800a9da:	e1da      	b.n	800ad92 <HAL_UART_IRQHandler+0x66e>
 800a9dc:	10000001 	.word	0x10000001
 800a9e0:	04000120 	.word	0x04000120
 800a9e4:	0800ba5d 	.word	0x0800ba5d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9ec:	2b01      	cmp	r3, #1
 800a9ee:	f040 8170 	bne.w	800acd2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a9f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9f6:	f003 0310 	and.w	r3, r3, #16
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	f000 8169 	beq.w	800acd2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aa00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa04:	f003 0310 	and.w	r3, r3, #16
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	f000 8162 	beq.w	800acd2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	2210      	movs	r2, #16
 800aa14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa20:	2b40      	cmp	r3, #64	@ 0x40
 800aa22:	f040 80d8 	bne.w	800abd6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aa34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	f000 80af 	beq.w	800ab9c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	f080 80a7 	bcs.w	800ab9c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aa54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 0320 	and.w	r3, r3, #32
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	f040 8087 	bne.w	800ab7a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aa78:	e853 3f00 	ldrex	r3, [r3]
 800aa7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800aa80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aa84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	461a      	mov	r2, r3
 800aa92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800aa96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800aa9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800aaa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800aaa6:	e841 2300 	strex	r3, r2, [r1]
 800aaaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800aaae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d1da      	bne.n	800aa6c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	3308      	adds	r3, #8
 800aabc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aabe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aac0:	e853 3f00 	ldrex	r3, [r3]
 800aac4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800aac6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aac8:	f023 0301 	bic.w	r3, r3, #1
 800aacc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	3308      	adds	r3, #8
 800aad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800aada:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800aade:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800aae2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800aae6:	e841 2300 	strex	r3, r2, [r1]
 800aaea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800aaec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d1e1      	bne.n	800aab6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	3308      	adds	r3, #8
 800aaf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aafa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aafc:	e853 3f00 	ldrex	r3, [r3]
 800ab00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ab02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	3308      	adds	r3, #8
 800ab12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ab16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ab18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ab1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ab1e:	e841 2300 	strex	r3, r2, [r1]
 800ab22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ab24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d1e3      	bne.n	800aaf2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2220      	movs	r2, #32
 800ab2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab40:	e853 3f00 	ldrex	r3, [r3]
 800ab44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ab46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab48:	f023 0310 	bic.w	r3, r3, #16
 800ab4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	461a      	mov	r2, r3
 800ab56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ab5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ab60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ab62:	e841 2300 	strex	r3, r2, [r1]
 800ab66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ab68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d1e4      	bne.n	800ab38 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab74:	4618      	mov	r0, r3
 800ab76:	f7fc fa50 	bl	800701a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2202      	movs	r2, #2
 800ab7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	1ad3      	subs	r3, r2, r3
 800ab90:	b29b      	uxth	r3, r3
 800ab92:	4619      	mov	r1, r3
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 f91b 	bl	800add0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ab9a:	e0fc      	b.n	800ad96 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aba2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aba6:	429a      	cmp	r2, r3
 800aba8:	f040 80f5 	bne.w	800ad96 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f003 0320 	and.w	r3, r3, #32
 800abba:	2b20      	cmp	r3, #32
 800abbc:	f040 80eb 	bne.w	800ad96 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2202      	movs	r2, #2
 800abc4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800abcc:	4619      	mov	r1, r3
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 f8fe 	bl	800add0 <HAL_UARTEx_RxEventCallback>
      return;
 800abd4:	e0df      	b.n	800ad96 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abe2:	b29b      	uxth	r3, r3
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	f000 80d1 	beq.w	800ad9a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800abf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	f000 80cc 	beq.w	800ad9a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac0a:	e853 3f00 	ldrex	r3, [r3]
 800ac0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	461a      	mov	r2, r3
 800ac20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ac24:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac2c:	e841 2300 	strex	r3, r2, [r1]
 800ac30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d1e4      	bne.n	800ac02 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	3308      	adds	r3, #8
 800ac3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac42:	e853 3f00 	ldrex	r3, [r3]
 800ac46:	623b      	str	r3, [r7, #32]
   return(result);
 800ac48:	6a3b      	ldr	r3, [r7, #32]
 800ac4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ac4e:	f023 0301 	bic.w	r3, r3, #1
 800ac52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	3308      	adds	r3, #8
 800ac5c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ac60:	633a      	str	r2, [r7, #48]	@ 0x30
 800ac62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac68:	e841 2300 	strex	r3, r2, [r1]
 800ac6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ac6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d1e1      	bne.n	800ac38 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2220      	movs	r2, #32
 800ac78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	e853 3f00 	ldrex	r3, [r3]
 800ac94:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f023 0310 	bic.w	r3, r3, #16
 800ac9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	461a      	mov	r2, r3
 800aca6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800acaa:	61fb      	str	r3, [r7, #28]
 800acac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acae:	69b9      	ldr	r1, [r7, #24]
 800acb0:	69fa      	ldr	r2, [r7, #28]
 800acb2:	e841 2300 	strex	r3, r2, [r1]
 800acb6:	617b      	str	r3, [r7, #20]
   return(result);
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d1e4      	bne.n	800ac88 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2202      	movs	r2, #2
 800acc2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800acc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800acc8:	4619      	mov	r1, r3
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f000 f880 	bl	800add0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800acd0:	e063      	b.n	800ad9a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800acd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d00e      	beq.n	800acfc <HAL_UART_IRQHandler+0x5d8>
 800acde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ace2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d008      	beq.n	800acfc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800acf2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f001 fc0b 	bl	800c510 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800acfa:	e051      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800acfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d014      	beq.n	800ad32 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ad08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d105      	bne.n	800ad20 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ad14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d008      	beq.n	800ad32 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d03a      	beq.n	800ad9e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	4798      	blx	r3
    }
    return;
 800ad30:	e035      	b.n	800ad9e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ad32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d009      	beq.n	800ad52 <HAL_UART_IRQHandler+0x62e>
 800ad3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d003      	beq.n	800ad52 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 fe94 	bl	800ba78 <UART_EndTransmit_IT>
    return;
 800ad50:	e026      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ad52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d009      	beq.n	800ad72 <HAL_UART_IRQHandler+0x64e>
 800ad5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d003      	beq.n	800ad72 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f001 fbe4 	bl	800c538 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ad70:	e016      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ad72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d010      	beq.n	800ada0 <HAL_UART_IRQHandler+0x67c>
 800ad7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	da0c      	bge.n	800ada0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f001 fbcc 	bl	800c524 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ad8c:	e008      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
      return;
 800ad8e:	bf00      	nop
 800ad90:	e006      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
    return;
 800ad92:	bf00      	nop
 800ad94:	e004      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
      return;
 800ad96:	bf00      	nop
 800ad98:	e002      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
      return;
 800ad9a:	bf00      	nop
 800ad9c:	e000      	b.n	800ada0 <HAL_UART_IRQHandler+0x67c>
    return;
 800ad9e:	bf00      	nop
  }
}
 800ada0:	37e8      	adds	r7, #232	@ 0xe8
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}
 800ada6:	bf00      	nop

0800ada8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b083      	sub	sp, #12
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800adb0:	bf00      	nop
 800adb2:	370c      	adds	r7, #12
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800adbc:	b480      	push	{r7}
 800adbe:	b083      	sub	sp, #12
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800adc4:	bf00      	nop
 800adc6:	370c      	adds	r7, #12
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr

0800add0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800add0:	b480      	push	{r7}
 800add2:	b083      	sub	sp, #12
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
 800add8:	460b      	mov	r3, r1
 800adda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800addc:	bf00      	nop
 800adde:	370c      	adds	r7, #12
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr

0800ade8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ade8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800adec:	b08c      	sub	sp, #48	@ 0x30
 800adee:	af00      	add	r7, sp, #0
 800adf0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800adf2:	2300      	movs	r3, #0
 800adf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	689a      	ldr	r2, [r3, #8]
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	691b      	ldr	r3, [r3, #16]
 800ae00:	431a      	orrs	r2, r3
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	695b      	ldr	r3, [r3, #20]
 800ae06:	431a      	orrs	r2, r3
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	69db      	ldr	r3, [r3, #28]
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	681a      	ldr	r2, [r3, #0]
 800ae16:	4baf      	ldr	r3, [pc, #700]	@ (800b0d4 <UART_SetConfig+0x2ec>)
 800ae18:	4013      	ands	r3, r2
 800ae1a:	697a      	ldr	r2, [r7, #20]
 800ae1c:	6812      	ldr	r2, [r2, #0]
 800ae1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae20:	430b      	orrs	r3, r1
 800ae22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	685b      	ldr	r3, [r3, #4]
 800ae2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	68da      	ldr	r2, [r3, #12]
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	430a      	orrs	r2, r1
 800ae38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	699b      	ldr	r3, [r3, #24]
 800ae3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4aa4      	ldr	r2, [pc, #656]	@ (800b0d8 <UART_SetConfig+0x2f0>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d004      	beq.n	800ae54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	6a1b      	ldr	r3, [r3, #32]
 800ae4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae50:	4313      	orrs	r3, r2
 800ae52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	689b      	ldr	r3, [r3, #8]
 800ae5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ae5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ae62:	697a      	ldr	r2, [r7, #20]
 800ae64:	6812      	ldr	r2, [r2, #0]
 800ae66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae68:	430b      	orrs	r3, r1
 800ae6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae72:	f023 010f 	bic.w	r1, r3, #15
 800ae76:	697b      	ldr	r3, [r7, #20]
 800ae78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	430a      	orrs	r2, r1
 800ae80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	4a95      	ldr	r2, [pc, #596]	@ (800b0dc <UART_SetConfig+0x2f4>)
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d125      	bne.n	800aed8 <UART_SetConfig+0xf0>
 800ae8c:	2003      	movs	r0, #3
 800ae8e:	f7ff fb0d 	bl	800a4ac <LL_RCC_GetUSARTClockSource>
 800ae92:	4603      	mov	r3, r0
 800ae94:	2b03      	cmp	r3, #3
 800ae96:	d81b      	bhi.n	800aed0 <UART_SetConfig+0xe8>
 800ae98:	a201      	add	r2, pc, #4	@ (adr r2, 800aea0 <UART_SetConfig+0xb8>)
 800ae9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae9e:	bf00      	nop
 800aea0:	0800aeb1 	.word	0x0800aeb1
 800aea4:	0800aec1 	.word	0x0800aec1
 800aea8:	0800aeb9 	.word	0x0800aeb9
 800aeac:	0800aec9 	.word	0x0800aec9
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeb6:	e042      	b.n	800af3e <UART_SetConfig+0x156>
 800aeb8:	2302      	movs	r3, #2
 800aeba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aebe:	e03e      	b.n	800af3e <UART_SetConfig+0x156>
 800aec0:	2304      	movs	r3, #4
 800aec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aec6:	e03a      	b.n	800af3e <UART_SetConfig+0x156>
 800aec8:	2308      	movs	r3, #8
 800aeca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aece:	e036      	b.n	800af3e <UART_SetConfig+0x156>
 800aed0:	2310      	movs	r3, #16
 800aed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aed6:	e032      	b.n	800af3e <UART_SetConfig+0x156>
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4a7e      	ldr	r2, [pc, #504]	@ (800b0d8 <UART_SetConfig+0x2f0>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d12a      	bne.n	800af38 <UART_SetConfig+0x150>
 800aee2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800aee6:	f7ff faf1 	bl	800a4cc <LL_RCC_GetLPUARTClockSource>
 800aeea:	4603      	mov	r3, r0
 800aeec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aef0:	d01a      	beq.n	800af28 <UART_SetConfig+0x140>
 800aef2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aef6:	d81b      	bhi.n	800af30 <UART_SetConfig+0x148>
 800aef8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aefc:	d00c      	beq.n	800af18 <UART_SetConfig+0x130>
 800aefe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af02:	d815      	bhi.n	800af30 <UART_SetConfig+0x148>
 800af04:	2b00      	cmp	r3, #0
 800af06:	d003      	beq.n	800af10 <UART_SetConfig+0x128>
 800af08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af0c:	d008      	beq.n	800af20 <UART_SetConfig+0x138>
 800af0e:	e00f      	b.n	800af30 <UART_SetConfig+0x148>
 800af10:	2300      	movs	r3, #0
 800af12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af16:	e012      	b.n	800af3e <UART_SetConfig+0x156>
 800af18:	2302      	movs	r3, #2
 800af1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af1e:	e00e      	b.n	800af3e <UART_SetConfig+0x156>
 800af20:	2304      	movs	r3, #4
 800af22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af26:	e00a      	b.n	800af3e <UART_SetConfig+0x156>
 800af28:	2308      	movs	r3, #8
 800af2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af2e:	e006      	b.n	800af3e <UART_SetConfig+0x156>
 800af30:	2310      	movs	r3, #16
 800af32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af36:	e002      	b.n	800af3e <UART_SetConfig+0x156>
 800af38:	2310      	movs	r3, #16
 800af3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	4a65      	ldr	r2, [pc, #404]	@ (800b0d8 <UART_SetConfig+0x2f0>)
 800af44:	4293      	cmp	r3, r2
 800af46:	f040 8097 	bne.w	800b078 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800af4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800af4e:	2b08      	cmp	r3, #8
 800af50:	d823      	bhi.n	800af9a <UART_SetConfig+0x1b2>
 800af52:	a201      	add	r2, pc, #4	@ (adr r2, 800af58 <UART_SetConfig+0x170>)
 800af54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af58:	0800af7d 	.word	0x0800af7d
 800af5c:	0800af9b 	.word	0x0800af9b
 800af60:	0800af85 	.word	0x0800af85
 800af64:	0800af9b 	.word	0x0800af9b
 800af68:	0800af8b 	.word	0x0800af8b
 800af6c:	0800af9b 	.word	0x0800af9b
 800af70:	0800af9b 	.word	0x0800af9b
 800af74:	0800af9b 	.word	0x0800af9b
 800af78:	0800af93 	.word	0x0800af93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af7c:	f7fd fe9c 	bl	8008cb8 <HAL_RCC_GetPCLK1Freq>
 800af80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af82:	e010      	b.n	800afa6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af84:	4b56      	ldr	r3, [pc, #344]	@ (800b0e0 <UART_SetConfig+0x2f8>)
 800af86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af88:	e00d      	b.n	800afa6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af8a:	f7fd fe15 	bl	8008bb8 <HAL_RCC_GetSysClockFreq>
 800af8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af90:	e009      	b.n	800afa6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af92:	f248 0306 	movw	r3, #32774	@ 0x8006
 800af96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af98:	e005      	b.n	800afa6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800af9a:	2300      	movs	r3, #0
 800af9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800af9e:	2301      	movs	r3, #1
 800afa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800afa4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800afa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	f000 812b 	beq.w	800b204 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afb2:	4a4c      	ldr	r2, [pc, #304]	@ (800b0e4 <UART_SetConfig+0x2fc>)
 800afb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afb8:	461a      	mov	r2, r3
 800afba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afbc:	fbb3 f3f2 	udiv	r3, r3, r2
 800afc0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	685a      	ldr	r2, [r3, #4]
 800afc6:	4613      	mov	r3, r2
 800afc8:	005b      	lsls	r3, r3, #1
 800afca:	4413      	add	r3, r2
 800afcc:	69ba      	ldr	r2, [r7, #24]
 800afce:	429a      	cmp	r2, r3
 800afd0:	d305      	bcc.n	800afde <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afd8:	69ba      	ldr	r2, [r7, #24]
 800afda:	429a      	cmp	r2, r3
 800afdc:	d903      	bls.n	800afe6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800afde:	2301      	movs	r3, #1
 800afe0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800afe4:	e10e      	b.n	800b204 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800afe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe8:	2200      	movs	r2, #0
 800afea:	60bb      	str	r3, [r7, #8]
 800afec:	60fa      	str	r2, [r7, #12]
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aff2:	4a3c      	ldr	r2, [pc, #240]	@ (800b0e4 <UART_SetConfig+0x2fc>)
 800aff4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aff8:	b29b      	uxth	r3, r3
 800affa:	2200      	movs	r2, #0
 800affc:	603b      	str	r3, [r7, #0]
 800affe:	607a      	str	r2, [r7, #4]
 800b000:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b004:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b008:	f7f5 fdb6 	bl	8000b78 <__aeabi_uldivmod>
 800b00c:	4602      	mov	r2, r0
 800b00e:	460b      	mov	r3, r1
 800b010:	4610      	mov	r0, r2
 800b012:	4619      	mov	r1, r3
 800b014:	f04f 0200 	mov.w	r2, #0
 800b018:	f04f 0300 	mov.w	r3, #0
 800b01c:	020b      	lsls	r3, r1, #8
 800b01e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b022:	0202      	lsls	r2, r0, #8
 800b024:	6979      	ldr	r1, [r7, #20]
 800b026:	6849      	ldr	r1, [r1, #4]
 800b028:	0849      	lsrs	r1, r1, #1
 800b02a:	2000      	movs	r0, #0
 800b02c:	460c      	mov	r4, r1
 800b02e:	4605      	mov	r5, r0
 800b030:	eb12 0804 	adds.w	r8, r2, r4
 800b034:	eb43 0905 	adc.w	r9, r3, r5
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	2200      	movs	r2, #0
 800b03e:	469a      	mov	sl, r3
 800b040:	4693      	mov	fp, r2
 800b042:	4652      	mov	r2, sl
 800b044:	465b      	mov	r3, fp
 800b046:	4640      	mov	r0, r8
 800b048:	4649      	mov	r1, r9
 800b04a:	f7f5 fd95 	bl	8000b78 <__aeabi_uldivmod>
 800b04e:	4602      	mov	r2, r0
 800b050:	460b      	mov	r3, r1
 800b052:	4613      	mov	r3, r2
 800b054:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b056:	6a3b      	ldr	r3, [r7, #32]
 800b058:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b05c:	d308      	bcc.n	800b070 <UART_SetConfig+0x288>
 800b05e:	6a3b      	ldr	r3, [r7, #32]
 800b060:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b064:	d204      	bcs.n	800b070 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800b066:	697b      	ldr	r3, [r7, #20]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	6a3a      	ldr	r2, [r7, #32]
 800b06c:	60da      	str	r2, [r3, #12]
 800b06e:	e0c9      	b.n	800b204 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800b070:	2301      	movs	r3, #1
 800b072:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b076:	e0c5      	b.n	800b204 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	69db      	ldr	r3, [r3, #28]
 800b07c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b080:	d16d      	bne.n	800b15e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800b082:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b086:	3b01      	subs	r3, #1
 800b088:	2b07      	cmp	r3, #7
 800b08a:	d82d      	bhi.n	800b0e8 <UART_SetConfig+0x300>
 800b08c:	a201      	add	r2, pc, #4	@ (adr r2, 800b094 <UART_SetConfig+0x2ac>)
 800b08e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b092:	bf00      	nop
 800b094:	0800b0b5 	.word	0x0800b0b5
 800b098:	0800b0bd 	.word	0x0800b0bd
 800b09c:	0800b0e9 	.word	0x0800b0e9
 800b0a0:	0800b0c3 	.word	0x0800b0c3
 800b0a4:	0800b0e9 	.word	0x0800b0e9
 800b0a8:	0800b0e9 	.word	0x0800b0e9
 800b0ac:	0800b0e9 	.word	0x0800b0e9
 800b0b0:	0800b0cb 	.word	0x0800b0cb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0b4:	f7fd fe16 	bl	8008ce4 <HAL_RCC_GetPCLK2Freq>
 800b0b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0ba:	e01b      	b.n	800b0f4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0bc:	4b08      	ldr	r3, [pc, #32]	@ (800b0e0 <UART_SetConfig+0x2f8>)
 800b0be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0c0:	e018      	b.n	800b0f4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0c2:	f7fd fd79 	bl	8008bb8 <HAL_RCC_GetSysClockFreq>
 800b0c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0c8:	e014      	b.n	800b0f4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b0ca:	f248 0306 	movw	r3, #32774	@ 0x8006
 800b0ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0d0:	e010      	b.n	800b0f4 <UART_SetConfig+0x30c>
 800b0d2:	bf00      	nop
 800b0d4:	cfff69f3 	.word	0xcfff69f3
 800b0d8:	40008000 	.word	0x40008000
 800b0dc:	40013800 	.word	0x40013800
 800b0e0:	00f42400 	.word	0x00f42400
 800b0e4:	08015470 	.word	0x08015470
      default:
        pclk = 0U;
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b0f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	f000 8084 	beq.w	800b204 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b100:	4a4b      	ldr	r2, [pc, #300]	@ (800b230 <UART_SetConfig+0x448>)
 800b102:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b106:	461a      	mov	r2, r3
 800b108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b10e:	005a      	lsls	r2, r3, #1
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	085b      	lsrs	r3, r3, #1
 800b116:	441a      	add	r2, r3
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b120:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b122:	6a3b      	ldr	r3, [r7, #32]
 800b124:	2b0f      	cmp	r3, #15
 800b126:	d916      	bls.n	800b156 <UART_SetConfig+0x36e>
 800b128:	6a3b      	ldr	r3, [r7, #32]
 800b12a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b12e:	d212      	bcs.n	800b156 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b130:	6a3b      	ldr	r3, [r7, #32]
 800b132:	b29b      	uxth	r3, r3
 800b134:	f023 030f 	bic.w	r3, r3, #15
 800b138:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b13a:	6a3b      	ldr	r3, [r7, #32]
 800b13c:	085b      	lsrs	r3, r3, #1
 800b13e:	b29b      	uxth	r3, r3
 800b140:	f003 0307 	and.w	r3, r3, #7
 800b144:	b29a      	uxth	r2, r3
 800b146:	8bfb      	ldrh	r3, [r7, #30]
 800b148:	4313      	orrs	r3, r2
 800b14a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	8bfa      	ldrh	r2, [r7, #30]
 800b152:	60da      	str	r2, [r3, #12]
 800b154:	e056      	b.n	800b204 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800b156:	2301      	movs	r3, #1
 800b158:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b15c:	e052      	b.n	800b204 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b15e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b162:	3b01      	subs	r3, #1
 800b164:	2b07      	cmp	r3, #7
 800b166:	d822      	bhi.n	800b1ae <UART_SetConfig+0x3c6>
 800b168:	a201      	add	r2, pc, #4	@ (adr r2, 800b170 <UART_SetConfig+0x388>)
 800b16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b16e:	bf00      	nop
 800b170:	0800b191 	.word	0x0800b191
 800b174:	0800b199 	.word	0x0800b199
 800b178:	0800b1af 	.word	0x0800b1af
 800b17c:	0800b19f 	.word	0x0800b19f
 800b180:	0800b1af 	.word	0x0800b1af
 800b184:	0800b1af 	.word	0x0800b1af
 800b188:	0800b1af 	.word	0x0800b1af
 800b18c:	0800b1a7 	.word	0x0800b1a7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b190:	f7fd fda8 	bl	8008ce4 <HAL_RCC_GetPCLK2Freq>
 800b194:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b196:	e010      	b.n	800b1ba <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b198:	4b26      	ldr	r3, [pc, #152]	@ (800b234 <UART_SetConfig+0x44c>)
 800b19a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b19c:	e00d      	b.n	800b1ba <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b19e:	f7fd fd0b 	bl	8008bb8 <HAL_RCC_GetSysClockFreq>
 800b1a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1a4:	e009      	b.n	800b1ba <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1a6:	f248 0306 	movw	r3, #32774	@ 0x8006
 800b1aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1ac:	e005      	b.n	800b1ba <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1b8:	bf00      	nop
    }

    if (pclk != 0U)
 800b1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d021      	beq.n	800b204 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1c4:	4a1a      	ldr	r2, [pc, #104]	@ (800b230 <UART_SetConfig+0x448>)
 800b1c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ce:	fbb3 f2f2 	udiv	r2, r3, r2
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	085b      	lsrs	r3, r3, #1
 800b1d8:	441a      	add	r2, r3
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1e4:	6a3b      	ldr	r3, [r7, #32]
 800b1e6:	2b0f      	cmp	r3, #15
 800b1e8:	d909      	bls.n	800b1fe <UART_SetConfig+0x416>
 800b1ea:	6a3b      	ldr	r3, [r7, #32]
 800b1ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1f0:	d205      	bcs.n	800b1fe <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b1f2:	6a3b      	ldr	r3, [r7, #32]
 800b1f4:	b29a      	uxth	r2, r3
 800b1f6:	697b      	ldr	r3, [r7, #20]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	60da      	str	r2, [r3, #12]
 800b1fc:	e002      	b.n	800b204 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	2201      	movs	r2, #1
 800b208:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	2201      	movs	r2, #1
 800b210:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	2200      	movs	r2, #0
 800b218:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	2200      	movs	r2, #0
 800b21e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b220:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b224:	4618      	mov	r0, r3
 800b226:	3730      	adds	r7, #48	@ 0x30
 800b228:	46bd      	mov	sp, r7
 800b22a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b22e:	bf00      	nop
 800b230:	08015470 	.word	0x08015470
 800b234:	00f42400 	.word	0x00f42400

0800b238 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b244:	f003 0308 	and.w	r3, r3, #8
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d00a      	beq.n	800b262 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	430a      	orrs	r2, r1
 800b260:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b266:	f003 0301 	and.w	r3, r3, #1
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d00a      	beq.n	800b284 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	430a      	orrs	r2, r1
 800b282:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b288:	f003 0302 	and.w	r3, r3, #2
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d00a      	beq.n	800b2a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	430a      	orrs	r2, r1
 800b2a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2aa:	f003 0304 	and.w	r3, r3, #4
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d00a      	beq.n	800b2c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	685b      	ldr	r3, [r3, #4]
 800b2b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	430a      	orrs	r2, r1
 800b2c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2cc:	f003 0310 	and.w	r3, r3, #16
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d00a      	beq.n	800b2ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	689b      	ldr	r3, [r3, #8]
 800b2da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	430a      	orrs	r2, r1
 800b2e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2ee:	f003 0320 	and.w	r3, r3, #32
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d00a      	beq.n	800b30c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	689b      	ldr	r3, [r3, #8]
 800b2fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	430a      	orrs	r2, r1
 800b30a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b314:	2b00      	cmp	r3, #0
 800b316:	d01a      	beq.n	800b34e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	430a      	orrs	r2, r1
 800b32c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b332:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b336:	d10a      	bne.n	800b34e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	685b      	ldr	r3, [r3, #4]
 800b33e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	430a      	orrs	r2, r1
 800b34c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b356:	2b00      	cmp	r3, #0
 800b358:	d00a      	beq.n	800b370 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	685b      	ldr	r3, [r3, #4]
 800b360:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	430a      	orrs	r2, r1
 800b36e:	605a      	str	r2, [r3, #4]
  }
}
 800b370:	bf00      	nop
 800b372:	370c      	adds	r7, #12
 800b374:	46bd      	mov	sp, r7
 800b376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37a:	4770      	bx	lr

0800b37c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b098      	sub	sp, #96	@ 0x60
 800b380:	af02      	add	r7, sp, #8
 800b382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2200      	movs	r2, #0
 800b388:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b38c:	f7fb fb58 	bl	8006a40 <HAL_GetTick>
 800b390:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f003 0308 	and.w	r3, r3, #8
 800b39c:	2b08      	cmp	r3, #8
 800b39e:	d12f      	bne.n	800b400 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b3a4:	9300      	str	r3, [sp, #0]
 800b3a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f000 f88e 	bl	800b4d0 <UART_WaitOnFlagUntilTimeout>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d022      	beq.n	800b400 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3c2:	e853 3f00 	ldrex	r3, [r3]
 800b3c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b3c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b3ce:	653b      	str	r3, [r7, #80]	@ 0x50
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b3de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3e0:	e841 2300 	strex	r3, r2, [r1]
 800b3e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b3e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d1e6      	bne.n	800b3ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2220      	movs	r2, #32
 800b3f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b3fc:	2303      	movs	r3, #3
 800b3fe:	e063      	b.n	800b4c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f003 0304 	and.w	r3, r3, #4
 800b40a:	2b04      	cmp	r3, #4
 800b40c:	d149      	bne.n	800b4a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b40e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b412:	9300      	str	r3, [sp, #0]
 800b414:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b416:	2200      	movs	r2, #0
 800b418:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f000 f857 	bl	800b4d0 <UART_WaitOnFlagUntilTimeout>
 800b422:	4603      	mov	r3, r0
 800b424:	2b00      	cmp	r3, #0
 800b426:	d03c      	beq.n	800b4a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b430:	e853 3f00 	ldrex	r3, [r3]
 800b434:	623b      	str	r3, [r7, #32]
   return(result);
 800b436:	6a3b      	ldr	r3, [r7, #32]
 800b438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b43c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	461a      	mov	r2, r3
 800b444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b446:	633b      	str	r3, [r7, #48]	@ 0x30
 800b448:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b44a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b44c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b44e:	e841 2300 	strex	r3, r2, [r1]
 800b452:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b456:	2b00      	cmp	r3, #0
 800b458:	d1e6      	bne.n	800b428 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	3308      	adds	r3, #8
 800b460:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	e853 3f00 	ldrex	r3, [r3]
 800b468:	60fb      	str	r3, [r7, #12]
   return(result);
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f023 0301 	bic.w	r3, r3, #1
 800b470:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	3308      	adds	r3, #8
 800b478:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b47a:	61fa      	str	r2, [r7, #28]
 800b47c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b47e:	69b9      	ldr	r1, [r7, #24]
 800b480:	69fa      	ldr	r2, [r7, #28]
 800b482:	e841 2300 	strex	r3, r2, [r1]
 800b486:	617b      	str	r3, [r7, #20]
   return(result);
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d1e5      	bne.n	800b45a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	2220      	movs	r2, #32
 800b492:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2200      	movs	r2, #0
 800b49a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b49e:	2303      	movs	r3, #3
 800b4a0:	e012      	b.n	800b4c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2220      	movs	r2, #32
 800b4a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2220      	movs	r2, #32
 800b4ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4c6:	2300      	movs	r3, #0
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3758      	adds	r7, #88	@ 0x58
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}

0800b4d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b084      	sub	sp, #16
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	60f8      	str	r0, [r7, #12]
 800b4d8:	60b9      	str	r1, [r7, #8]
 800b4da:	603b      	str	r3, [r7, #0]
 800b4dc:	4613      	mov	r3, r2
 800b4de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4e0:	e04f      	b.n	800b582 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4e2:	69bb      	ldr	r3, [r7, #24]
 800b4e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b4e8:	d04b      	beq.n	800b582 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4ea:	f7fb faa9 	bl	8006a40 <HAL_GetTick>
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	1ad3      	subs	r3, r2, r3
 800b4f4:	69ba      	ldr	r2, [r7, #24]
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d302      	bcc.n	800b500 <UART_WaitOnFlagUntilTimeout+0x30>
 800b4fa:	69bb      	ldr	r3, [r7, #24]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b500:	2303      	movs	r3, #3
 800b502:	e04e      	b.n	800b5a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f003 0304 	and.w	r3, r3, #4
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d037      	beq.n	800b582 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b512:	68bb      	ldr	r3, [r7, #8]
 800b514:	2b80      	cmp	r3, #128	@ 0x80
 800b516:	d034      	beq.n	800b582 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	2b40      	cmp	r3, #64	@ 0x40
 800b51c:	d031      	beq.n	800b582 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	69db      	ldr	r3, [r3, #28]
 800b524:	f003 0308 	and.w	r3, r3, #8
 800b528:	2b08      	cmp	r3, #8
 800b52a:	d110      	bne.n	800b54e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	2208      	movs	r2, #8
 800b532:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b534:	68f8      	ldr	r0, [r7, #12]
 800b536:	f000 f99c 	bl	800b872 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2208      	movs	r2, #8
 800b53e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2200      	movs	r2, #0
 800b546:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b54a:	2301      	movs	r3, #1
 800b54c:	e029      	b.n	800b5a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	69db      	ldr	r3, [r3, #28]
 800b554:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b558:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b55c:	d111      	bne.n	800b582 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b566:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b568:	68f8      	ldr	r0, [r7, #12]
 800b56a:	f000 f982 	bl	800b872 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2220      	movs	r2, #32
 800b572:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2200      	movs	r2, #0
 800b57a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b57e:	2303      	movs	r3, #3
 800b580:	e00f      	b.n	800b5a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	69da      	ldr	r2, [r3, #28]
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	4013      	ands	r3, r2
 800b58c:	68ba      	ldr	r2, [r7, #8]
 800b58e:	429a      	cmp	r2, r3
 800b590:	bf0c      	ite	eq
 800b592:	2301      	moveq	r3, #1
 800b594:	2300      	movne	r3, #0
 800b596:	b2db      	uxtb	r3, r3
 800b598:	461a      	mov	r2, r3
 800b59a:	79fb      	ldrb	r3, [r7, #7]
 800b59c:	429a      	cmp	r2, r3
 800b59e:	d0a0      	beq.n	800b4e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5a0:	2300      	movs	r3, #0
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3710      	adds	r7, #16
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
	...

0800b5ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b0a3      	sub	sp, #140	@ 0x8c
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	60b9      	str	r1, [r7, #8]
 800b5b6:	4613      	mov	r3, r2
 800b5b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	68ba      	ldr	r2, [r7, #8]
 800b5be:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	88fa      	ldrh	r2, [r7, #6]
 800b5c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	88fa      	ldrh	r2, [r7, #6]
 800b5cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5de:	d10e      	bne.n	800b5fe <UART_Start_Receive_IT+0x52>
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	691b      	ldr	r3, [r3, #16]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d105      	bne.n	800b5f4 <UART_Start_Receive_IT+0x48>
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b5ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b5f2:	e02d      	b.n	800b650 <UART_Start_Receive_IT+0xa4>
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	22ff      	movs	r2, #255	@ 0xff
 800b5f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b5fc:	e028      	b.n	800b650 <UART_Start_Receive_IT+0xa4>
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d10d      	bne.n	800b622 <UART_Start_Receive_IT+0x76>
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	691b      	ldr	r3, [r3, #16]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d104      	bne.n	800b618 <UART_Start_Receive_IT+0x6c>
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	22ff      	movs	r2, #255	@ 0xff
 800b612:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b616:	e01b      	b.n	800b650 <UART_Start_Receive_IT+0xa4>
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	227f      	movs	r2, #127	@ 0x7f
 800b61c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b620:	e016      	b.n	800b650 <UART_Start_Receive_IT+0xa4>
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	689b      	ldr	r3, [r3, #8]
 800b626:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b62a:	d10d      	bne.n	800b648 <UART_Start_Receive_IT+0x9c>
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	691b      	ldr	r3, [r3, #16]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d104      	bne.n	800b63e <UART_Start_Receive_IT+0x92>
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	227f      	movs	r2, #127	@ 0x7f
 800b638:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b63c:	e008      	b.n	800b650 <UART_Start_Receive_IT+0xa4>
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	223f      	movs	r2, #63	@ 0x3f
 800b642:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b646:	e003      	b.n	800b650 <UART_Start_Receive_IT+0xa4>
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	2200      	movs	r2, #0
 800b64c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2200      	movs	r2, #0
 800b654:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2222      	movs	r2, #34	@ 0x22
 800b65c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	3308      	adds	r3, #8
 800b666:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b668:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b66a:	e853 3f00 	ldrex	r3, [r3]
 800b66e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b670:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b672:	f043 0301 	orr.w	r3, r3, #1
 800b676:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	3308      	adds	r3, #8
 800b680:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b684:	673a      	str	r2, [r7, #112]	@ 0x70
 800b686:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b688:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b68a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b68c:	e841 2300 	strex	r3, r2, [r1]
 800b690:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b692:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b694:	2b00      	cmp	r3, #0
 800b696:	d1e3      	bne.n	800b660 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b69c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6a0:	d14f      	bne.n	800b742 <UART_Start_Receive_IT+0x196>
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b6a8:	88fa      	ldrh	r2, [r7, #6]
 800b6aa:	429a      	cmp	r2, r3
 800b6ac:	d349      	bcc.n	800b742 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	689b      	ldr	r3, [r3, #8]
 800b6b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b6b6:	d107      	bne.n	800b6c8 <UART_Start_Receive_IT+0x11c>
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	691b      	ldr	r3, [r3, #16]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d103      	bne.n	800b6c8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	4a47      	ldr	r2, [pc, #284]	@ (800b7e0 <UART_Start_Receive_IT+0x234>)
 800b6c4:	675a      	str	r2, [r3, #116]	@ 0x74
 800b6c6:	e002      	b.n	800b6ce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	4a46      	ldr	r2, [pc, #280]	@ (800b7e4 <UART_Start_Receive_IT+0x238>)
 800b6cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	691b      	ldr	r3, [r3, #16]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d01a      	beq.n	800b70c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6de:	e853 3f00 	ldrex	r3, [r3]
 800b6e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b6e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b6ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b6f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6fa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b6fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b700:	e841 2300 	strex	r3, r2, [r1]
 800b704:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d1e4      	bne.n	800b6d6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	3308      	adds	r3, #8
 800b712:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b716:	e853 3f00 	ldrex	r3, [r3]
 800b71a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b722:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	3308      	adds	r3, #8
 800b72a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b72c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b72e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b730:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b732:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b734:	e841 2300 	strex	r3, r2, [r1]
 800b738:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b73a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d1e5      	bne.n	800b70c <UART_Start_Receive_IT+0x160>
 800b740:	e046      	b.n	800b7d0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	689b      	ldr	r3, [r3, #8]
 800b746:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b74a:	d107      	bne.n	800b75c <UART_Start_Receive_IT+0x1b0>
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	691b      	ldr	r3, [r3, #16]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d103      	bne.n	800b75c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	4a24      	ldr	r2, [pc, #144]	@ (800b7e8 <UART_Start_Receive_IT+0x23c>)
 800b758:	675a      	str	r2, [r3, #116]	@ 0x74
 800b75a:	e002      	b.n	800b762 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	4a23      	ldr	r2, [pc, #140]	@ (800b7ec <UART_Start_Receive_IT+0x240>)
 800b760:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	691b      	ldr	r3, [r3, #16]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d019      	beq.n	800b79e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b772:	e853 3f00 	ldrex	r3, [r3]
 800b776:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b77a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b77e:	677b      	str	r3, [r7, #116]	@ 0x74
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	461a      	mov	r2, r3
 800b786:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b788:	637b      	str	r3, [r7, #52]	@ 0x34
 800b78a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b78c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b78e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b790:	e841 2300 	strex	r3, r2, [r1]
 800b794:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d1e6      	bne.n	800b76a <UART_Start_Receive_IT+0x1be>
 800b79c:	e018      	b.n	800b7d0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	e853 3f00 	ldrex	r3, [r3]
 800b7aa:	613b      	str	r3, [r7, #16]
   return(result);
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	f043 0320 	orr.w	r3, r3, #32
 800b7b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b7bc:	623b      	str	r3, [r7, #32]
 800b7be:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7c0:	69f9      	ldr	r1, [r7, #28]
 800b7c2:	6a3a      	ldr	r2, [r7, #32]
 800b7c4:	e841 2300 	strex	r3, r2, [r1]
 800b7c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d1e6      	bne.n	800b79e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b7d0:	2300      	movs	r3, #0
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	378c      	adds	r7, #140	@ 0x8c
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	0800c1a5 	.word	0x0800c1a5
 800b7e4:	0800be41 	.word	0x0800be41
 800b7e8:	0800bc89 	.word	0x0800bc89
 800b7ec:	0800bad1 	.word	0x0800bad1

0800b7f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	b08f      	sub	sp, #60	@ 0x3c
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7fe:	6a3b      	ldr	r3, [r7, #32]
 800b800:	e853 3f00 	ldrex	r3, [r3]
 800b804:	61fb      	str	r3, [r7, #28]
   return(result);
 800b806:	69fb      	ldr	r3, [r7, #28]
 800b808:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b80c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	461a      	mov	r2, r3
 800b814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b818:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b81a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b81c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b81e:	e841 2300 	strex	r3, r2, [r1]
 800b822:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b826:	2b00      	cmp	r3, #0
 800b828:	d1e6      	bne.n	800b7f8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	3308      	adds	r3, #8
 800b830:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	e853 3f00 	ldrex	r3, [r3]
 800b838:	60bb      	str	r3, [r7, #8]
   return(result);
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b840:	633b      	str	r3, [r7, #48]	@ 0x30
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	3308      	adds	r3, #8
 800b848:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b84a:	61ba      	str	r2, [r7, #24]
 800b84c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b84e:	6979      	ldr	r1, [r7, #20]
 800b850:	69ba      	ldr	r2, [r7, #24]
 800b852:	e841 2300 	strex	r3, r2, [r1]
 800b856:	613b      	str	r3, [r7, #16]
   return(result);
 800b858:	693b      	ldr	r3, [r7, #16]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d1e5      	bne.n	800b82a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2220      	movs	r2, #32
 800b862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b866:	bf00      	nop
 800b868:	373c      	adds	r7, #60	@ 0x3c
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr

0800b872 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b872:	b480      	push	{r7}
 800b874:	b095      	sub	sp, #84	@ 0x54
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b882:	e853 3f00 	ldrex	r3, [r3]
 800b886:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b88a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b88e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	461a      	mov	r2, r3
 800b896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b898:	643b      	str	r3, [r7, #64]	@ 0x40
 800b89a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b89c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b89e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b8a0:	e841 2300 	strex	r3, r2, [r1]
 800b8a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b8a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d1e6      	bne.n	800b87a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	3308      	adds	r3, #8
 800b8b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b4:	6a3b      	ldr	r3, [r7, #32]
 800b8b6:	e853 3f00 	ldrex	r3, [r3]
 800b8ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800b8bc:	69fb      	ldr	r3, [r7, #28]
 800b8be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b8c2:	f023 0301 	bic.w	r3, r3, #1
 800b8c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	3308      	adds	r3, #8
 800b8ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b8d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b8d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8d8:	e841 2300 	strex	r3, r2, [r1]
 800b8dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d1e3      	bne.n	800b8ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b8e8:	2b01      	cmp	r3, #1
 800b8ea:	d118      	bne.n	800b91e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	e853 3f00 	ldrex	r3, [r3]
 800b8f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	f023 0310 	bic.w	r3, r3, #16
 800b900:	647b      	str	r3, [r7, #68]	@ 0x44
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	461a      	mov	r2, r3
 800b908:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b90a:	61bb      	str	r3, [r7, #24]
 800b90c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b90e:	6979      	ldr	r1, [r7, #20]
 800b910:	69ba      	ldr	r2, [r7, #24]
 800b912:	e841 2300 	strex	r3, r2, [r1]
 800b916:	613b      	str	r3, [r7, #16]
   return(result);
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d1e6      	bne.n	800b8ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2220      	movs	r2, #32
 800b922:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2200      	movs	r2, #0
 800b92a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2200      	movs	r2, #0
 800b930:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b932:	bf00      	nop
 800b934:	3754      	adds	r7, #84	@ 0x54
 800b936:	46bd      	mov	sp, r7
 800b938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93c:	4770      	bx	lr

0800b93e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b93e:	b580      	push	{r7, lr}
 800b940:	b090      	sub	sp, #64	@ 0x40
 800b942:	af00      	add	r7, sp, #0
 800b944:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b94a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f003 0320 	and.w	r3, r3, #32
 800b956:	2b00      	cmp	r3, #0
 800b958:	d133      	bne.n	800b9c2 <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b95a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	3308      	adds	r3, #8
 800b960:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b964:	e853 3f00 	ldrex	r3, [r3]
 800b968:	623b      	str	r3, [r7, #32]
   return(result);
 800b96a:	6a3b      	ldr	r3, [r7, #32]
 800b96c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b970:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	3308      	adds	r3, #8
 800b978:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b97a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b97c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b982:	e841 2300 	strex	r3, r2, [r1]
 800b986:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d1e5      	bne.n	800b95a <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b98e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	e853 3f00 	ldrex	r3, [r3]
 800b99a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9ac:	61fb      	str	r3, [r7, #28]
 800b9ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b0:	69b9      	ldr	r1, [r7, #24]
 800b9b2:	69fa      	ldr	r2, [r7, #28]
 800b9b4:	e841 2300 	strex	r3, r2, [r1]
 800b9b8:	617b      	str	r3, [r7, #20]
   return(result);
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d1e6      	bne.n	800b98e <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b9c0:	e002      	b.n	800b9c8 <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 800b9c2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b9c4:	f7f6 fe9c 	bl	8002700 <HAL_UART_TxCpltCallback>
}
 800b9c8:	bf00      	nop
 800b9ca:	3740      	adds	r7, #64	@ 0x40
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b084      	sub	sp, #16
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9dc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b9de:	68f8      	ldr	r0, [r7, #12]
 800b9e0:	f7ff f9e2 	bl	800ada8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b9e4:	bf00      	nop
 800b9e6:	3710      	adds	r7, #16
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b086      	sub	sp, #24
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9f8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba00:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba08:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	689b      	ldr	r3, [r3, #8]
 800ba10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba14:	2b80      	cmp	r3, #128	@ 0x80
 800ba16:	d105      	bne.n	800ba24 <UART_DMAError+0x38>
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	2b21      	cmp	r3, #33	@ 0x21
 800ba1c:	d102      	bne.n	800ba24 <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 800ba1e:	6978      	ldr	r0, [r7, #20]
 800ba20:	f7ff fee6 	bl	800b7f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	689b      	ldr	r3, [r3, #8]
 800ba2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba2e:	2b40      	cmp	r3, #64	@ 0x40
 800ba30:	d105      	bne.n	800ba3e <UART_DMAError+0x52>
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	2b22      	cmp	r3, #34	@ 0x22
 800ba36:	d102      	bne.n	800ba3e <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 800ba38:	6978      	ldr	r0, [r7, #20]
 800ba3a:	f7ff ff1a 	bl	800b872 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba44:	f043 0210 	orr.w	r2, r3, #16
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ba4e:	6978      	ldr	r0, [r7, #20]
 800ba50:	f7ff f9b4 	bl	800adbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba54:	bf00      	nop
 800ba56:	3718      	adds	r7, #24
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b084      	sub	sp, #16
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba68:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ba6a:	68f8      	ldr	r0, [r7, #12]
 800ba6c:	f7ff f9a6 	bl	800adbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba70:	bf00      	nop
 800ba72:	3710      	adds	r7, #16
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}

0800ba78 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b088      	sub	sp, #32
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	e853 3f00 	ldrex	r3, [r3]
 800ba8c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba94:	61fb      	str	r3, [r7, #28]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	69fb      	ldr	r3, [r7, #28]
 800ba9e:	61bb      	str	r3, [r7, #24]
 800baa0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa2:	6979      	ldr	r1, [r7, #20]
 800baa4:	69ba      	ldr	r2, [r7, #24]
 800baa6:	e841 2300 	strex	r3, r2, [r1]
 800baaa:	613b      	str	r3, [r7, #16]
   return(result);
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1e6      	bne.n	800ba80 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2220      	movs	r2, #32
 800bab6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2200      	movs	r2, #0
 800babe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f7f6 fe1d 	bl	8002700 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bac6:	bf00      	nop
 800bac8:	3720      	adds	r7, #32
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}
	...

0800bad0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b09c      	sub	sp, #112	@ 0x70
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bade:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bae8:	2b22      	cmp	r3, #34	@ 0x22
 800baea:	f040 80be 	bne.w	800bc6a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baf4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800baf8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bafc:	b2d9      	uxtb	r1, r3
 800bafe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bb02:	b2da      	uxtb	r2, r3
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb08:	400a      	ands	r2, r1
 800bb0a:	b2d2      	uxtb	r2, r2
 800bb0c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb12:	1c5a      	adds	r2, r3, #1
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	3b01      	subs	r3, #1
 800bb22:	b29a      	uxth	r2, r3
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb30:	b29b      	uxth	r3, r3
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	f040 80a1 	bne.w	800bc7a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb40:	e853 3f00 	ldrex	r3, [r3]
 800bb44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bb46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bb4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	461a      	mov	r2, r3
 800bb54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bb56:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bb5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb5e:	e841 2300 	strex	r3, r2, [r1]
 800bb62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bb64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d1e6      	bne.n	800bb38 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	3308      	adds	r3, #8
 800bb70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb74:	e853 3f00 	ldrex	r3, [r3]
 800bb78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bb7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb7c:	f023 0301 	bic.w	r3, r3, #1
 800bb80:	667b      	str	r3, [r7, #100]	@ 0x64
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	3308      	adds	r3, #8
 800bb88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bb8a:	647a      	str	r2, [r7, #68]	@ 0x44
 800bb8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bb90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb92:	e841 2300 	strex	r3, r2, [r1]
 800bb96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bb98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d1e5      	bne.n	800bb6a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2220      	movs	r2, #32
 800bba2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2200      	movs	r2, #0
 800bbaa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2200      	movs	r2, #0
 800bbb0:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	4a33      	ldr	r2, [pc, #204]	@ (800bc84 <UART_RxISR_8BIT+0x1b4>)
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	d01f      	beq.n	800bbfc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	685b      	ldr	r3, [r3, #4]
 800bbc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d018      	beq.n	800bbfc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbd2:	e853 3f00 	ldrex	r3, [r3]
 800bbd6:	623b      	str	r3, [r7, #32]
   return(result);
 800bbd8:	6a3b      	ldr	r3, [r7, #32]
 800bbda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bbde:	663b      	str	r3, [r7, #96]	@ 0x60
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bbe8:	633b      	str	r3, [r7, #48]	@ 0x30
 800bbea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bbee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbf0:	e841 2300 	strex	r3, r2, [r1]
 800bbf4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bbf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d1e6      	bne.n	800bbca <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d12e      	bne.n	800bc62 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2200      	movs	r2, #0
 800bc08:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc10:	693b      	ldr	r3, [r7, #16]
 800bc12:	e853 3f00 	ldrex	r3, [r3]
 800bc16:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	f023 0310 	bic.w	r3, r3, #16
 800bc1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	461a      	mov	r2, r3
 800bc26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc28:	61fb      	str	r3, [r7, #28]
 800bc2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc2c:	69b9      	ldr	r1, [r7, #24]
 800bc2e:	69fa      	ldr	r2, [r7, #28]
 800bc30:	e841 2300 	strex	r3, r2, [r1]
 800bc34:	617b      	str	r3, [r7, #20]
   return(result);
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d1e6      	bne.n	800bc0a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	69db      	ldr	r3, [r3, #28]
 800bc42:	f003 0310 	and.w	r3, r3, #16
 800bc46:	2b10      	cmp	r3, #16
 800bc48:	d103      	bne.n	800bc52 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	2210      	movs	r2, #16
 800bc50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bc58:	4619      	mov	r1, r3
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f7ff f8b8 	bl	800add0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bc60:	e00b      	b.n	800bc7a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800bc62:	6878      	ldr	r0, [r7, #4]
 800bc64:	f7f6 fd2e 	bl	80026c4 <HAL_UART_RxCpltCallback>
}
 800bc68:	e007      	b.n	800bc7a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	699a      	ldr	r2, [r3, #24]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f042 0208 	orr.w	r2, r2, #8
 800bc78:	619a      	str	r2, [r3, #24]
}
 800bc7a:	bf00      	nop
 800bc7c:	3770      	adds	r7, #112	@ 0x70
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
 800bc82:	bf00      	nop
 800bc84:	40008000 	.word	0x40008000

0800bc88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b09c      	sub	sp, #112	@ 0x70
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bc96:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bca0:	2b22      	cmp	r3, #34	@ 0x22
 800bca2:	f040 80be 	bne.w	800be22 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcb4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bcb6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800bcba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bcbe:	4013      	ands	r3, r2
 800bcc0:	b29a      	uxth	r2, r3
 800bcc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcca:	1c9a      	adds	r2, r3, #2
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	3b01      	subs	r3, #1
 800bcda:	b29a      	uxth	r2, r3
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	f040 80a1 	bne.w	800be32 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcf8:	e853 3f00 	ldrex	r3, [r3]
 800bcfc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bcfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd04:	667b      	str	r3, [r7, #100]	@ 0x64
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd0e:	657b      	str	r3, [r7, #84]	@ 0x54
 800bd10:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd12:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bd14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bd16:	e841 2300 	strex	r3, r2, [r1]
 800bd1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bd1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1e6      	bne.n	800bcf0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	3308      	adds	r3, #8
 800bd28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd2c:	e853 3f00 	ldrex	r3, [r3]
 800bd30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd34:	f023 0301 	bic.w	r3, r3, #1
 800bd38:	663b      	str	r3, [r7, #96]	@ 0x60
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	3308      	adds	r3, #8
 800bd40:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bd42:	643a      	str	r2, [r7, #64]	@ 0x40
 800bd44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bd48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd4a:	e841 2300 	strex	r3, r2, [r1]
 800bd4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d1e5      	bne.n	800bd22 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2220      	movs	r2, #32
 800bd5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2200      	movs	r2, #0
 800bd62:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2200      	movs	r2, #0
 800bd68:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	4a33      	ldr	r2, [pc, #204]	@ (800be3c <UART_RxISR_16BIT+0x1b4>)
 800bd70:	4293      	cmp	r3, r2
 800bd72:	d01f      	beq.n	800bdb4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	685b      	ldr	r3, [r3, #4]
 800bd7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d018      	beq.n	800bdb4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd88:	6a3b      	ldr	r3, [r7, #32]
 800bd8a:	e853 3f00 	ldrex	r3, [r3]
 800bd8e:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd90:	69fb      	ldr	r3, [r7, #28]
 800bd92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bd96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	461a      	mov	r2, r3
 800bd9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bda0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bda2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bda6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bda8:	e841 2300 	strex	r3, r2, [r1]
 800bdac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bdae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d1e6      	bne.n	800bd82 <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d12e      	bne.n	800be1a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	e853 3f00 	ldrex	r3, [r3]
 800bdce:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	f023 0310 	bic.w	r3, r3, #16
 800bdd6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	461a      	mov	r2, r3
 800bdde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bde0:	61bb      	str	r3, [r7, #24]
 800bde2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bde4:	6979      	ldr	r1, [r7, #20]
 800bde6:	69ba      	ldr	r2, [r7, #24]
 800bde8:	e841 2300 	strex	r3, r2, [r1]
 800bdec:	613b      	str	r3, [r7, #16]
   return(result);
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d1e6      	bne.n	800bdc2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	69db      	ldr	r3, [r3, #28]
 800bdfa:	f003 0310 	and.w	r3, r3, #16
 800bdfe:	2b10      	cmp	r3, #16
 800be00:	d103      	bne.n	800be0a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	2210      	movs	r2, #16
 800be08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be10:	4619      	mov	r1, r3
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f7fe ffdc 	bl	800add0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800be18:	e00b      	b.n	800be32 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f7f6 fc52 	bl	80026c4 <HAL_UART_RxCpltCallback>
}
 800be20:	e007      	b.n	800be32 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	699a      	ldr	r2, [r3, #24]
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f042 0208 	orr.w	r2, r2, #8
 800be30:	619a      	str	r2, [r3, #24]
}
 800be32:	bf00      	nop
 800be34:	3770      	adds	r7, #112	@ 0x70
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}
 800be3a:	bf00      	nop
 800be3c:	40008000 	.word	0x40008000

0800be40 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b0ac      	sub	sp, #176	@ 0xb0
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800be4e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	69db      	ldr	r3, [r3, #28]
 800be58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	689b      	ldr	r3, [r3, #8]
 800be6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be76:	2b22      	cmp	r3, #34	@ 0x22
 800be78:	f040 8183 	bne.w	800c182 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800be82:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800be86:	e126      	b.n	800c0d6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be8e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800be92:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800be96:	b2d9      	uxtb	r1, r3
 800be98:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800be9c:	b2da      	uxtb	r2, r3
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bea2:	400a      	ands	r2, r1
 800bea4:	b2d2      	uxtb	r2, r2
 800bea6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800beac:	1c5a      	adds	r2, r3, #1
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800beb8:	b29b      	uxth	r3, r3
 800beba:	3b01      	subs	r3, #1
 800bebc:	b29a      	uxth	r2, r3
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	69db      	ldr	r3, [r3, #28]
 800beca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bed2:	f003 0307 	and.w	r3, r3, #7
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d053      	beq.n	800bf82 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800beda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bede:	f003 0301 	and.w	r3, r3, #1
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d011      	beq.n	800bf0a <UART_RxISR_8BIT_FIFOEN+0xca>
 800bee6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800beea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d00b      	beq.n	800bf0a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	2201      	movs	r2, #1
 800bef8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf00:	f043 0201 	orr.w	r2, r3, #1
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf0e:	f003 0302 	and.w	r3, r3, #2
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d011      	beq.n	800bf3a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800bf16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf1a:	f003 0301 	and.w	r3, r3, #1
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d00b      	beq.n	800bf3a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	2202      	movs	r2, #2
 800bf28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf30:	f043 0204 	orr.w	r2, r3, #4
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf3e:	f003 0304 	and.w	r3, r3, #4
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d011      	beq.n	800bf6a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800bf46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf4a:	f003 0301 	and.w	r3, r3, #1
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d00b      	beq.n	800bf6a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	2204      	movs	r2, #4
 800bf58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf60:	f043 0202 	orr.w	r2, r3, #2
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d006      	beq.n	800bf82 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	f7fe ff21 	bl	800adbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf88:	b29b      	uxth	r3, r3
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	f040 80a3 	bne.w	800c0d6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf98:	e853 3f00 	ldrex	r3, [r3]
 800bf9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800bf9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	461a      	mov	r2, r3
 800bfae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bfb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bfb4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfb6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800bfb8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bfba:	e841 2300 	strex	r3, r2, [r1]
 800bfbe:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800bfc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d1e4      	bne.n	800bf90 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	3308      	adds	r3, #8
 800bfcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bfd0:	e853 3f00 	ldrex	r3, [r3]
 800bfd4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800bfd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bfd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bfdc:	f023 0301 	bic.w	r3, r3, #1
 800bfe0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	3308      	adds	r3, #8
 800bfea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bfee:	66ba      	str	r2, [r7, #104]	@ 0x68
 800bff0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bff2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800bff4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bff6:	e841 2300 	strex	r3, r2, [r1]
 800bffa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bffc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d1e1      	bne.n	800bfc6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2220      	movs	r2, #32
 800c006:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	2200      	movs	r2, #0
 800c00e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2200      	movs	r2, #0
 800c014:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	4a60      	ldr	r2, [pc, #384]	@ (800c19c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800c01c:	4293      	cmp	r3, r2
 800c01e:	d021      	beq.n	800c064 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	685b      	ldr	r3, [r3, #4]
 800c026:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d01a      	beq.n	800c064 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c034:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c036:	e853 3f00 	ldrex	r3, [r3]
 800c03a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c03c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c03e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c042:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	461a      	mov	r2, r3
 800c04c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c050:	657b      	str	r3, [r7, #84]	@ 0x54
 800c052:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c054:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c056:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c058:	e841 2300 	strex	r3, r2, [r1]
 800c05c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c05e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c060:	2b00      	cmp	r3, #0
 800c062:	d1e4      	bne.n	800c02e <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c068:	2b01      	cmp	r3, #1
 800c06a:	d130      	bne.n	800c0ce <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2200      	movs	r2, #0
 800c070:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c07a:	e853 3f00 	ldrex	r3, [r3]
 800c07e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c082:	f023 0310 	bic.w	r3, r3, #16
 800c086:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	461a      	mov	r2, r3
 800c090:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c094:	643b      	str	r3, [r7, #64]	@ 0x40
 800c096:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c098:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c09a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c09c:	e841 2300 	strex	r3, r2, [r1]
 800c0a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d1e4      	bne.n	800c072 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	69db      	ldr	r3, [r3, #28]
 800c0ae:	f003 0310 	and.w	r3, r3, #16
 800c0b2:	2b10      	cmp	r3, #16
 800c0b4:	d103      	bne.n	800c0be <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	2210      	movs	r2, #16
 800c0bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	6878      	ldr	r0, [r7, #4]
 800c0c8:	f7fe fe82 	bl	800add0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c0cc:	e00e      	b.n	800c0ec <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f7f6 faf8 	bl	80026c4 <HAL_UART_RxCpltCallback>
        break;
 800c0d4:	e00a      	b.n	800c0ec <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c0d6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d006      	beq.n	800c0ec <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800c0de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0e2:	f003 0320 	and.w	r3, r3, #32
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	f47f aece 	bne.w	800be88 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c0f2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c0f6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d049      	beq.n	800c192 <UART_RxISR_8BIT_FIFOEN+0x352>
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c104:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c108:	429a      	cmp	r2, r3
 800c10a:	d242      	bcs.n	800c192 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	3308      	adds	r3, #8
 800c112:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c114:	6a3b      	ldr	r3, [r7, #32]
 800c116:	e853 3f00 	ldrex	r3, [r3]
 800c11a:	61fb      	str	r3, [r7, #28]
   return(result);
 800c11c:	69fb      	ldr	r3, [r7, #28]
 800c11e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c122:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	3308      	adds	r3, #8
 800c12c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c130:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c132:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c134:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c136:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c138:	e841 2300 	strex	r3, r2, [r1]
 800c13c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c140:	2b00      	cmp	r3, #0
 800c142:	d1e3      	bne.n	800c10c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	4a16      	ldr	r2, [pc, #88]	@ (800c1a0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800c148:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	e853 3f00 	ldrex	r3, [r3]
 800c156:	60bb      	str	r3, [r7, #8]
   return(result);
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	f043 0320 	orr.w	r3, r3, #32
 800c15e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	461a      	mov	r2, r3
 800c168:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c16c:	61bb      	str	r3, [r7, #24]
 800c16e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c170:	6979      	ldr	r1, [r7, #20]
 800c172:	69ba      	ldr	r2, [r7, #24]
 800c174:	e841 2300 	strex	r3, r2, [r1]
 800c178:	613b      	str	r3, [r7, #16]
   return(result);
 800c17a:	693b      	ldr	r3, [r7, #16]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1e4      	bne.n	800c14a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c180:	e007      	b.n	800c192 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	699a      	ldr	r2, [r3, #24]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f042 0208 	orr.w	r2, r2, #8
 800c190:	619a      	str	r2, [r3, #24]
}
 800c192:	bf00      	nop
 800c194:	37b0      	adds	r7, #176	@ 0xb0
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}
 800c19a:	bf00      	nop
 800c19c:	40008000 	.word	0x40008000
 800c1a0:	0800bad1 	.word	0x0800bad1

0800c1a4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b0ae      	sub	sp, #184	@ 0xb8
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c1b2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	69db      	ldr	r3, [r3, #28]
 800c1bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	689b      	ldr	r3, [r3, #8]
 800c1d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c1da:	2b22      	cmp	r3, #34	@ 0x22
 800c1dc:	f040 8187 	bne.w	800c4ee <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c1e6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c1ea:	e12a      	b.n	800c442 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1f2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c1fe:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c202:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c206:	4013      	ands	r3, r2
 800c208:	b29a      	uxth	r2, r3
 800c20a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c20e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c214:	1c9a      	adds	r2, r3, #2
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c220:	b29b      	uxth	r3, r3
 800c222:	3b01      	subs	r3, #1
 800c224:	b29a      	uxth	r2, r3
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	69db      	ldr	r3, [r3, #28]
 800c232:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c236:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c23a:	f003 0307 	and.w	r3, r3, #7
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d053      	beq.n	800c2ea <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c242:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c246:	f003 0301 	and.w	r3, r3, #1
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d011      	beq.n	800c272 <UART_RxISR_16BIT_FIFOEN+0xce>
 800c24e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c256:	2b00      	cmp	r3, #0
 800c258:	d00b      	beq.n	800c272 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2201      	movs	r2, #1
 800c260:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c268:	f043 0201 	orr.w	r2, r3, #1
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c272:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c276:	f003 0302 	and.w	r3, r3, #2
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d011      	beq.n	800c2a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c27e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c282:	f003 0301 	and.w	r3, r3, #1
 800c286:	2b00      	cmp	r3, #0
 800c288:	d00b      	beq.n	800c2a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	2202      	movs	r2, #2
 800c290:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c298:	f043 0204 	orr.w	r2, r3, #4
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c2a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c2a6:	f003 0304 	and.w	r3, r3, #4
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d011      	beq.n	800c2d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c2ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c2b2:	f003 0301 	and.w	r3, r3, #1
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d00b      	beq.n	800c2d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2204      	movs	r2, #4
 800c2c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2c8:	f043 0202 	orr.w	r2, r3, #2
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d006      	beq.n	800c2ea <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f7fe fd6d 	bl	800adbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c2f0:	b29b      	uxth	r3, r3
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	f040 80a5 	bne.w	800c442 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c300:	e853 3f00 	ldrex	r3, [r3]
 800c304:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c306:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c308:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c30c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	461a      	mov	r2, r3
 800c316:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c31a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c31e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c320:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c322:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c326:	e841 2300 	strex	r3, r2, [r1]
 800c32a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c32c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d1e2      	bne.n	800c2f8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	3308      	adds	r3, #8
 800c338:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c33a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c33c:	e853 3f00 	ldrex	r3, [r3]
 800c340:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c342:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c344:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c348:	f023 0301 	bic.w	r3, r3, #1
 800c34c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	3308      	adds	r3, #8
 800c356:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c35a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c35c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c35e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c360:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c362:	e841 2300 	strex	r3, r2, [r1]
 800c366:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c368:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d1e1      	bne.n	800c332 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2220      	movs	r2, #32
 800c372:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2200      	movs	r2, #0
 800c37a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2200      	movs	r2, #0
 800c380:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4a60      	ldr	r2, [pc, #384]	@ (800c508 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800c388:	4293      	cmp	r3, r2
 800c38a:	d021      	beq.n	800c3d0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	685b      	ldr	r3, [r3, #4]
 800c392:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c396:	2b00      	cmp	r3, #0
 800c398:	d01a      	beq.n	800c3d0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3a2:	e853 3f00 	ldrex	r3, [r3]
 800c3a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c3a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c3ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c3bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c3be:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c3c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c3c4:	e841 2300 	strex	r3, r2, [r1]
 800c3c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c3ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d1e4      	bne.n	800c39a <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d130      	bne.n	800c43a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2200      	movs	r2, #0
 800c3dc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e6:	e853 3f00 	ldrex	r3, [r3]
 800c3ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c3ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3ee:	f023 0310 	bic.w	r3, r3, #16
 800c3f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c400:	647b      	str	r3, [r7, #68]	@ 0x44
 800c402:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c404:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c408:	e841 2300 	strex	r3, r2, [r1]
 800c40c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c40e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c410:	2b00      	cmp	r3, #0
 800c412:	d1e4      	bne.n	800c3de <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	69db      	ldr	r3, [r3, #28]
 800c41a:	f003 0310 	and.w	r3, r3, #16
 800c41e:	2b10      	cmp	r3, #16
 800c420:	d103      	bne.n	800c42a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	2210      	movs	r2, #16
 800c428:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c430:	4619      	mov	r1, r3
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f7fe fccc 	bl	800add0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c438:	e00e      	b.n	800c458 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	f7f6 f942 	bl	80026c4 <HAL_UART_RxCpltCallback>
        break;
 800c440:	e00a      	b.n	800c458 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c442:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c446:	2b00      	cmp	r3, #0
 800c448:	d006      	beq.n	800c458 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800c44a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c44e:	f003 0320 	and.w	r3, r3, #32
 800c452:	2b00      	cmp	r3, #0
 800c454:	f47f aeca 	bne.w	800c1ec <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c45e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c462:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c466:	2b00      	cmp	r3, #0
 800c468:	d049      	beq.n	800c4fe <UART_RxISR_16BIT_FIFOEN+0x35a>
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c470:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c474:	429a      	cmp	r2, r3
 800c476:	d242      	bcs.n	800c4fe <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	3308      	adds	r3, #8
 800c47e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c482:	e853 3f00 	ldrex	r3, [r3]
 800c486:	623b      	str	r3, [r7, #32]
   return(result);
 800c488:	6a3b      	ldr	r3, [r7, #32]
 800c48a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c48e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	3308      	adds	r3, #8
 800c498:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c49c:	633a      	str	r2, [r7, #48]	@ 0x30
 800c49e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c4a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4a4:	e841 2300 	strex	r3, r2, [r1]
 800c4a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c4aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d1e3      	bne.n	800c478 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	4a16      	ldr	r2, [pc, #88]	@ (800c50c <UART_RxISR_16BIT_FIFOEN+0x368>)
 800c4b4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	e853 3f00 	ldrex	r3, [r3]
 800c4c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	f043 0320 	orr.w	r3, r3, #32
 800c4ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c4d8:	61fb      	str	r3, [r7, #28]
 800c4da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4dc:	69b9      	ldr	r1, [r7, #24]
 800c4de:	69fa      	ldr	r2, [r7, #28]
 800c4e0:	e841 2300 	strex	r3, r2, [r1]
 800c4e4:	617b      	str	r3, [r7, #20]
   return(result);
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d1e4      	bne.n	800c4b6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c4ec:	e007      	b.n	800c4fe <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	699a      	ldr	r2, [r3, #24]
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f042 0208 	orr.w	r2, r2, #8
 800c4fc:	619a      	str	r2, [r3, #24]
}
 800c4fe:	bf00      	nop
 800c500:	37b8      	adds	r7, #184	@ 0xb8
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}
 800c506:	bf00      	nop
 800c508:	40008000 	.word	0x40008000
 800c50c:	0800bc89 	.word	0x0800bc89

0800c510 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c510:	b480      	push	{r7}
 800c512:	b083      	sub	sp, #12
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c518:	bf00      	nop
 800c51a:	370c      	adds	r7, #12
 800c51c:	46bd      	mov	sp, r7
 800c51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c522:	4770      	bx	lr

0800c524 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c524:	b480      	push	{r7}
 800c526:	b083      	sub	sp, #12
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c52c:	bf00      	nop
 800c52e:	370c      	adds	r7, #12
 800c530:	46bd      	mov	sp, r7
 800c532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c536:	4770      	bx	lr

0800c538 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c538:	b480      	push	{r7}
 800c53a:	b083      	sub	sp, #12
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c540:	bf00      	nop
 800c542:	370c      	adds	r7, #12
 800c544:	46bd      	mov	sp, r7
 800c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54a:	4770      	bx	lr

0800c54c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c54c:	b480      	push	{r7}
 800c54e:	b085      	sub	sp, #20
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c55a:	2b01      	cmp	r3, #1
 800c55c:	d101      	bne.n	800c562 <HAL_UARTEx_DisableFifoMode+0x16>
 800c55e:	2302      	movs	r3, #2
 800c560:	e027      	b.n	800c5b2 <HAL_UARTEx_DisableFifoMode+0x66>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2201      	movs	r2, #1
 800c566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2224      	movs	r2, #36	@ 0x24
 800c56e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	681a      	ldr	r2, [r3, #0]
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f022 0201 	bic.w	r2, r2, #1
 800c588:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c590:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2200      	movs	r2, #0
 800c596:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	68fa      	ldr	r2, [r7, #12]
 800c59e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	2220      	movs	r2, #32
 800c5a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5b0:	2300      	movs	r3, #0
}
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	3714      	adds	r7, #20
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5bc:	4770      	bx	lr

0800c5be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5be:	b580      	push	{r7, lr}
 800c5c0:	b084      	sub	sp, #16
 800c5c2:	af00      	add	r7, sp, #0
 800c5c4:	6078      	str	r0, [r7, #4]
 800c5c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5ce:	2b01      	cmp	r3, #1
 800c5d0:	d101      	bne.n	800c5d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c5d2:	2302      	movs	r3, #2
 800c5d4:	e02d      	b.n	800c632 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2201      	movs	r2, #1
 800c5da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2224      	movs	r2, #36	@ 0x24
 800c5e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	681a      	ldr	r2, [r3, #0]
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	f022 0201 	bic.w	r2, r2, #1
 800c5fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	689b      	ldr	r3, [r3, #8]
 800c604:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	683a      	ldr	r2, [r7, #0]
 800c60e:	430a      	orrs	r2, r1
 800c610:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 f850 	bl	800c6b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	68fa      	ldr	r2, [r7, #12]
 800c61e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2220      	movs	r2, #32
 800c624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2200      	movs	r2, #0
 800c62c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c630:	2300      	movs	r3, #0
}
 800c632:	4618      	mov	r0, r3
 800c634:	3710      	adds	r7, #16
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}

0800c63a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	b084      	sub	sp, #16
 800c63e:	af00      	add	r7, sp, #0
 800c640:	6078      	str	r0, [r7, #4]
 800c642:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d101      	bne.n	800c652 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c64e:	2302      	movs	r3, #2
 800c650:	e02d      	b.n	800c6ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	2201      	movs	r2, #1
 800c656:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	2224      	movs	r2, #36	@ 0x24
 800c65e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	681a      	ldr	r2, [r3, #0]
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	f022 0201 	bic.w	r2, r2, #1
 800c678:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	689b      	ldr	r3, [r3, #8]
 800c680:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	683a      	ldr	r2, [r7, #0]
 800c68a:	430a      	orrs	r2, r1
 800c68c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f000 f812 	bl	800c6b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	68fa      	ldr	r2, [r7, #12]
 800c69a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2220      	movs	r2, #32
 800c6a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6ac:	2300      	movs	r3, #0
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3710      	adds	r7, #16
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
	...

0800c6b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b085      	sub	sp, #20
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d108      	bne.n	800c6da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c6d8:	e031      	b.n	800c73e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c6da:	2308      	movs	r3, #8
 800c6dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c6de:	2308      	movs	r3, #8
 800c6e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	689b      	ldr	r3, [r3, #8]
 800c6e8:	0e5b      	lsrs	r3, r3, #25
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	f003 0307 	and.w	r3, r3, #7
 800c6f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	689b      	ldr	r3, [r3, #8]
 800c6f8:	0f5b      	lsrs	r3, r3, #29
 800c6fa:	b2db      	uxtb	r3, r3
 800c6fc:	f003 0307 	and.w	r3, r3, #7
 800c700:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c702:	7bbb      	ldrb	r3, [r7, #14]
 800c704:	7b3a      	ldrb	r2, [r7, #12]
 800c706:	4911      	ldr	r1, [pc, #68]	@ (800c74c <UARTEx_SetNbDataToProcess+0x94>)
 800c708:	5c8a      	ldrb	r2, [r1, r2]
 800c70a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c70e:	7b3a      	ldrb	r2, [r7, #12]
 800c710:	490f      	ldr	r1, [pc, #60]	@ (800c750 <UARTEx_SetNbDataToProcess+0x98>)
 800c712:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c714:	fb93 f3f2 	sdiv	r3, r3, r2
 800c718:	b29a      	uxth	r2, r3
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c720:	7bfb      	ldrb	r3, [r7, #15]
 800c722:	7b7a      	ldrb	r2, [r7, #13]
 800c724:	4909      	ldr	r1, [pc, #36]	@ (800c74c <UARTEx_SetNbDataToProcess+0x94>)
 800c726:	5c8a      	ldrb	r2, [r1, r2]
 800c728:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c72c:	7b7a      	ldrb	r2, [r7, #13]
 800c72e:	4908      	ldr	r1, [pc, #32]	@ (800c750 <UARTEx_SetNbDataToProcess+0x98>)
 800c730:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c732:	fb93 f3f2 	sdiv	r3, r3, r2
 800c736:	b29a      	uxth	r2, r3
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c73e:	bf00      	nop
 800c740:	3714      	adds	r7, #20
 800c742:	46bd      	mov	sp, r7
 800c744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c748:	4770      	bx	lr
 800c74a:	bf00      	nop
 800c74c:	08015488 	.word	0x08015488
 800c750:	08015490 	.word	0x08015490

0800c754 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b088      	sub	sp, #32
 800c758:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c75a:	2300      	movs	r3, #0
 800c75c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c75e:	f107 0308 	add.w	r3, r7, #8
 800c762:	2218      	movs	r2, #24
 800c764:	2100      	movs	r1, #0
 800c766:	4618      	mov	r0, r3
 800c768:	f001 fff1 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800c76c:	233f      	movs	r3, #63	@ 0x3f
 800c76e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800c770:	2381      	movs	r3, #129	@ 0x81
 800c772:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c774:	1dfb      	adds	r3, r7, #7
 800c776:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c778:	2301      	movs	r3, #1
 800c77a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c77c:	f107 0308 	add.w	r3, r7, #8
 800c780:	2100      	movs	r1, #0
 800c782:	4618      	mov	r0, r3
 800c784:	f001 fc58 	bl	800e038 <hci_send_req>
 800c788:	4603      	mov	r3, r0
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	da01      	bge.n	800c792 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800c78e:	23ff      	movs	r3, #255	@ 0xff
 800c790:	e000      	b.n	800c794 <aci_gap_set_non_discoverable+0x40>
  return status;
 800c792:	79fb      	ldrb	r3, [r7, #7]
}
 800c794:	4618      	mov	r0, r3
 800c796:	3720      	adds	r7, #32
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd80      	pop	{r7, pc}

0800c79c <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800c79c:	b5b0      	push	{r4, r5, r7, lr}
 800c79e:	b0ce      	sub	sp, #312	@ 0x138
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	4605      	mov	r5, r0
 800c7a4:	460c      	mov	r4, r1
 800c7a6:	4610      	mov	r0, r2
 800c7a8:	4619      	mov	r1, r3
 800c7aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7ae:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800c7b2:	462a      	mov	r2, r5
 800c7b4:	701a      	strb	r2, [r3, #0]
 800c7b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7ba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c7be:	4622      	mov	r2, r4
 800c7c0:	801a      	strh	r2, [r3, #0]
 800c7c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7c6:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800c7ca:	4602      	mov	r2, r0
 800c7cc:	801a      	strh	r2, [r3, #0]
 800c7ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c7d2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800c7d6:	460a      	mov	r2, r1
 800c7d8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800c7da:	f107 0310 	add.w	r3, r7, #16
 800c7de:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800c7e2:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800c7e6:	3308      	adds	r3, #8
 800c7e8:	f107 0210 	add.w	r2, r7, #16
 800c7ec:	4413      	add	r3, r2
 800c7ee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800c7f2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c7f6:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800c7fa:	4413      	add	r3, r2
 800c7fc:	3309      	adds	r3, #9
 800c7fe:	f107 0210 	add.w	r2, r7, #16
 800c802:	4413      	add	r3, r2
 800c804:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c808:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c80c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c810:	2200      	movs	r2, #0
 800c812:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c814:	2300      	movs	r3, #0
 800c816:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800c81a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c81e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c822:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800c826:	7812      	ldrb	r2, [r2, #0]
 800c828:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c82a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c82e:	3301      	adds	r3, #1
 800c830:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800c834:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c838:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c83c:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800c840:	8812      	ldrh	r2, [r2, #0]
 800c842:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800c846:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c84a:	3302      	adds	r3, #2
 800c84c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800c850:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c854:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c858:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800c85c:	8812      	ldrh	r2, [r2, #0]
 800c85e:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800c862:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c866:	3302      	adds	r3, #2
 800c868:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800c86c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c870:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c874:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800c878:	7812      	ldrb	r2, [r2, #0]
 800c87a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c87c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c880:	3301      	adds	r3, #1
 800c882:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800c886:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c88a:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800c88e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800c890:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c894:	3301      	adds	r3, #1
 800c896:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800c89a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c89e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c8a2:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800c8a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800c8ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c8b2:	3308      	adds	r3, #8
 800c8b4:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800c8b8:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f001 ff36 	bl	800e72e <Osal_MemCpy>
    index_input += Local_Name_Length;
 800c8c2:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800c8c6:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800c8ca:	4413      	add	r3, r2
 800c8cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800c8d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c8d4:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800c8d8:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800c8da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c8de:	3301      	adds	r3, #1
 800c8e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800c8e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800c8ee:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f001 ff1b 	bl	800e72e <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800c8f8:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800c8fc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800c900:	4413      	add	r3, r2
 800c902:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800c906:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c90a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800c90e:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800c910:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c914:	3302      	adds	r3, #2
 800c916:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800c91a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c91e:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800c922:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800c924:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c928:	3302      	adds	r3, #2
 800c92a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c92e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c932:	2218      	movs	r2, #24
 800c934:	2100      	movs	r1, #0
 800c936:	4618      	mov	r0, r3
 800c938:	f001 ff09 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800c93c:	233f      	movs	r3, #63	@ 0x3f
 800c93e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800c942:	2383      	movs	r3, #131	@ 0x83
 800c944:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c948:	f107 0310 	add.w	r3, r7, #16
 800c94c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c950:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c954:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c958:	f107 030f 	add.w	r3, r7, #15
 800c95c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c960:	2301      	movs	r3, #1
 800c962:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c966:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c96a:	2100      	movs	r1, #0
 800c96c:	4618      	mov	r0, r3
 800c96e:	f001 fb63 	bl	800e038 <hci_send_req>
 800c972:	4603      	mov	r3, r0
 800c974:	2b00      	cmp	r3, #0
 800c976:	da01      	bge.n	800c97c <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800c978:	23ff      	movs	r3, #255	@ 0xff
 800c97a:	e004      	b.n	800c986 <aci_gap_set_discoverable+0x1ea>
  return status;
 800c97c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c980:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c984:	781b      	ldrb	r3, [r3, #0]
}
 800c986:	4618      	mov	r0, r3
 800c988:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bdb0      	pop	{r4, r5, r7, pc}

0800c990 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b0cc      	sub	sp, #304	@ 0x130
 800c994:	af00      	add	r7, sp, #0
 800c996:	4602      	mov	r2, r0
 800c998:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c99c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c9a0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800c9a2:	f107 0310 	add.w	r3, r7, #16
 800c9a6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c9aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c9ae:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800c9bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c9c0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c9c4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800c9c8:	7812      	ldrb	r2, [r2, #0]
 800c9ca:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c9cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c9d0:	3301      	adds	r3, #1
 800c9d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c9d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c9da:	2218      	movs	r2, #24
 800c9dc:	2100      	movs	r1, #0
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f001 feb5 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800c9e4:	233f      	movs	r3, #63	@ 0x3f
 800c9e6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800c9ea:	2385      	movs	r3, #133	@ 0x85
 800c9ec:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c9f0:	f107 0310 	add.w	r3, r7, #16
 800c9f4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c9f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c9fc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ca00:	f107 030f 	add.w	r3, r7, #15
 800ca04:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ca0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ca12:	2100      	movs	r1, #0
 800ca14:	4618      	mov	r0, r3
 800ca16:	f001 fb0f 	bl	800e038 <hci_send_req>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	da01      	bge.n	800ca24 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800ca20:	23ff      	movs	r3, #255	@ 0xff
 800ca22:	e004      	b.n	800ca2e <aci_gap_set_io_capability+0x9e>
  return status;
 800ca24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca28:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ca2c:	781b      	ldrb	r3, [r3, #0]
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800ca38:	b5b0      	push	{r4, r5, r7, lr}
 800ca3a:	b0cc      	sub	sp, #304	@ 0x130
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	4605      	mov	r5, r0
 800ca40:	460c      	mov	r4, r1
 800ca42:	4610      	mov	r0, r2
 800ca44:	4619      	mov	r1, r3
 800ca46:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca4a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ca4e:	462a      	mov	r2, r5
 800ca50:	701a      	strb	r2, [r3, #0]
 800ca52:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca56:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ca5a:	4622      	mov	r2, r4
 800ca5c:	701a      	strb	r2, [r3, #0]
 800ca5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca62:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800ca66:	4602      	mov	r2, r0
 800ca68:	701a      	strb	r2, [r3, #0]
 800ca6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca6e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ca72:	460a      	mov	r2, r1
 800ca74:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800ca76:	f107 0310 	add.w	r3, r7, #16
 800ca7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ca7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca82:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ca86:	2200      	movs	r2, #0
 800ca88:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800ca90:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ca94:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ca98:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800ca9c:	7812      	ldrb	r2, [r2, #0]
 800ca9e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800caa0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800caa4:	3301      	adds	r3, #1
 800caa6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800caaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800caae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cab2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cab6:	7812      	ldrb	r2, [r2, #0]
 800cab8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800caba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cabe:	3301      	adds	r3, #1
 800cac0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800cac4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cac8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cacc:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800cad0:	7812      	ldrb	r2, [r2, #0]
 800cad2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cad4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cad8:	3301      	adds	r3, #1
 800cada:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800cade:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cae2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cae6:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800caea:	7812      	ldrb	r2, [r2, #0]
 800caec:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800caee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800caf2:	3301      	adds	r3, #1
 800caf4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800caf8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cafc:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800cb00:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800cb02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb06:	3301      	adds	r3, #1
 800cb08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800cb0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb10:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800cb14:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800cb16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb1a:	3301      	adds	r3, #1
 800cb1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800cb20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb24:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800cb28:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800cb2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb2e:	3301      	adds	r3, #1
 800cb30:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800cb34:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb38:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800cb3c:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800cb40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb44:	3304      	adds	r3, #4
 800cb46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800cb4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cb4e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800cb52:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800cb54:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb58:	3301      	adds	r3, #1
 800cb5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cb5e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cb62:	2218      	movs	r2, #24
 800cb64:	2100      	movs	r1, #0
 800cb66:	4618      	mov	r0, r3
 800cb68:	f001 fdf1 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800cb6c:	233f      	movs	r3, #63	@ 0x3f
 800cb6e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800cb72:	2386      	movs	r3, #134	@ 0x86
 800cb74:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cb78:	f107 0310 	add.w	r3, r7, #16
 800cb7c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cb80:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cb84:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cb88:	f107 030f 	add.w	r3, r7, #15
 800cb8c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cb90:	2301      	movs	r3, #1
 800cb92:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cb96:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cb9a:	2100      	movs	r1, #0
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	f001 fa4b 	bl	800e038 <hci_send_req>
 800cba2:	4603      	mov	r3, r0
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	da01      	bge.n	800cbac <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800cba8:	23ff      	movs	r3, #255	@ 0xff
 800cbaa:	e004      	b.n	800cbb6 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800cbac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbb0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cbb4:	781b      	ldrb	r3, [r3, #0]
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bdb0      	pop	{r4, r5, r7, pc}

0800cbc0 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b0cc      	sub	sp, #304	@ 0x130
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbcc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cbd0:	6019      	str	r1, [r3, #0]
 800cbd2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbd6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800cbda:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800cbdc:	f107 0310 	add.w	r3, r7, #16
 800cbe0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800cbe4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbe8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cbec:	2200      	movs	r2, #0
 800cbee:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800cbf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cbfa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cbfe:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cc02:	8812      	ldrh	r2, [r2, #0]
 800cc04:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800cc06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc0a:	3302      	adds	r3, #2
 800cc0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800cc10:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cc14:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc18:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800cc1c:	6812      	ldr	r2, [r2, #0]
 800cc1e:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800cc22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc26:	3304      	adds	r3, #4
 800cc28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cc2c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cc30:	2218      	movs	r2, #24
 800cc32:	2100      	movs	r1, #0
 800cc34:	4618      	mov	r0, r3
 800cc36:	f001 fd8a 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800cc3a:	233f      	movs	r3, #63	@ 0x3f
 800cc3c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800cc40:	2388      	movs	r3, #136	@ 0x88
 800cc42:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cc46:	f107 0310 	add.w	r3, r7, #16
 800cc4a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cc4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc52:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cc56:	f107 030f 	add.w	r3, r7, #15
 800cc5a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cc5e:	2301      	movs	r3, #1
 800cc60:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cc64:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cc68:	2100      	movs	r1, #0
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	f001 f9e4 	bl	800e038 <hci_send_req>
 800cc70:	4603      	mov	r3, r0
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	da01      	bge.n	800cc7a <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800cc76:	23ff      	movs	r3, #255	@ 0xff
 800cc78:	e004      	b.n	800cc84 <aci_gap_pass_key_resp+0xc4>
  return status;
 800cc7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cc7e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cc82:	781b      	ldrb	r3, [r3, #0]
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}

0800cc8e <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800cc8e:	b590      	push	{r4, r7, lr}
 800cc90:	b0cd      	sub	sp, #308	@ 0x134
 800cc92:	af00      	add	r7, sp, #0
 800cc94:	4604      	mov	r4, r0
 800cc96:	4608      	mov	r0, r1
 800cc98:	4611      	mov	r1, r2
 800cc9a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc9e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800cca2:	6013      	str	r3, [r2, #0]
 800cca4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cca8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ccac:	4622      	mov	r2, r4
 800ccae:	701a      	strb	r2, [r3, #0]
 800ccb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccb4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ccb8:	4602      	mov	r2, r0
 800ccba:	701a      	strb	r2, [r3, #0]
 800ccbc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccc0:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800ccc4:	460a      	mov	r2, r1
 800ccc6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800ccc8:	f107 0310 	add.w	r3, r7, #16
 800cccc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800ccd0:	f107 0308 	add.w	r3, r7, #8
 800ccd4:	2207      	movs	r2, #7
 800ccd6:	2100      	movs	r1, #0
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f001 fd38 	bl	800e74e <Osal_MemSet>
  int index_input = 0;
 800ccde:	2300      	movs	r3, #0
 800cce0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800cce4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cce8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ccec:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800ccf0:	7812      	ldrb	r2, [r2, #0]
 800ccf2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ccf4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ccf8:	3301      	adds	r3, #1
 800ccfa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800ccfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd02:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd06:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cd0a:	7812      	ldrb	r2, [r2, #0]
 800cd0c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800cd0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd12:	3301      	adds	r3, #1
 800cd14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800cd18:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd1c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd20:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800cd24:	7812      	ldrb	r2, [r2, #0]
 800cd26:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cd28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd2c:	3301      	adds	r3, #1
 800cd2e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cd32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cd36:	2218      	movs	r2, #24
 800cd38:	2100      	movs	r1, #0
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	f001 fd07 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800cd40:	233f      	movs	r3, #63	@ 0x3f
 800cd42:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800cd46:	238a      	movs	r3, #138	@ 0x8a
 800cd48:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cd4c:	f107 0310 	add.w	r3, r7, #16
 800cd50:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cd54:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd58:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800cd5c:	f107 0308 	add.w	r3, r7, #8
 800cd60:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800cd64:	2307      	movs	r3, #7
 800cd66:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cd6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cd6e:	2100      	movs	r1, #0
 800cd70:	4618      	mov	r0, r3
 800cd72:	f001 f961 	bl	800e038 <hci_send_req>
 800cd76:	4603      	mov	r3, r0
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	da01      	bge.n	800cd80 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800cd7c:	23ff      	movs	r3, #255	@ 0xff
 800cd7e:	e02e      	b.n	800cdde <aci_gap_init+0x150>
  if ( resp.Status )
 800cd80:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd84:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d005      	beq.n	800cd9a <aci_gap_init+0x10c>
    return resp.Status;
 800cd8e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd92:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cd96:	781b      	ldrb	r3, [r3, #0]
 800cd98:	e021      	b.n	800cdde <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800cd9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd9e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cda2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cda6:	b29a      	uxth	r2, r3
 800cda8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdac:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800cdb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdb8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cdbc:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800cdc0:	b29a      	uxth	r2, r3
 800cdc2:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800cdc6:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800cdc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdcc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cdd0:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800cdd4:	b29a      	uxth	r2, r3
 800cdd6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800cdda:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800cddc:	2300      	movs	r3, #0
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd90      	pop	{r4, r7, pc}

0800cde8 <aci_gap_peripheral_security_req>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_peripheral_security_req( uint16_t Connection_Handle )
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b0cc      	sub	sp, #304	@ 0x130
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	4602      	mov	r2, r0
 800cdf0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cdf4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800cdf8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_peripheral_security_req_cp0 *cp0 = (aci_gap_peripheral_security_req_cp0*)(cmd_buffer);
 800cdfa:	f107 0310 	add.w	r3, r7, #16
 800cdfe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ce02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce06:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800ce14:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ce18:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ce1c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ce20:	8812      	ldrh	r2, [r2, #0]
 800ce22:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ce24:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ce28:	3302      	adds	r3, #2
 800ce2a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ce2e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ce32:	2218      	movs	r2, #24
 800ce34:	2100      	movs	r1, #0
 800ce36:	4618      	mov	r0, r3
 800ce38:	f001 fc89 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800ce3c:	233f      	movs	r3, #63	@ 0x3f
 800ce3e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 800ce42:	238d      	movs	r3, #141	@ 0x8d
 800ce44:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800ce48:	230f      	movs	r3, #15
 800ce4a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800ce4e:	f107 0310 	add.w	r3, r7, #16
 800ce52:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ce56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ce5a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ce5e:	f107 030f 	add.w	r3, r7, #15
 800ce62:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ce66:	2301      	movs	r3, #1
 800ce68:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ce6c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ce70:	2100      	movs	r1, #0
 800ce72:	4618      	mov	r0, r3
 800ce74:	f001 f8e0 	bl	800e038 <hci_send_req>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	da01      	bge.n	800ce82 <aci_gap_peripheral_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800ce7e:	23ff      	movs	r3, #255	@ 0xff
 800ce80:	e004      	b.n	800ce8c <aci_gap_peripheral_security_req+0xa4>
  return status;
 800ce82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ce86:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ce8a:	781b      	ldrb	r3, [r3, #0]
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}

0800ce96 <aci_gap_update_adv_data>:

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800ce96:	b580      	push	{r7, lr}
 800ce98:	b0cc      	sub	sp, #304	@ 0x130
 800ce9a:	af00      	add	r7, sp, #0
 800ce9c:	4602      	mov	r2, r0
 800ce9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cea2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cea6:	6019      	str	r1, [r3, #0]
 800cea8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ceac:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800ceb0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800ceb2:	f107 0310 	add.w	r3, r7, #16
 800ceb6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ceba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cebe:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cec2:	2200      	movs	r2, #0
 800cec4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800cec6:	2300      	movs	r3, #0
 800cec8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800cecc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ced0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ced4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800ced8:	7812      	ldrb	r2, [r2, #0]
 800ceda:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cedc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cee0:	3301      	adds	r3, #1
 800cee2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800cee6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ceea:	1c58      	adds	r0, r3, #1
 800ceec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cef0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800cef4:	781a      	ldrb	r2, [r3, #0]
 800cef6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cefa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cefe:	6819      	ldr	r1, [r3, #0]
 800cf00:	f001 fc15 	bl	800e72e <Osal_MemCpy>
  index_input += AdvDataLen;
 800cf04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cf08:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800cf12:	4413      	add	r3, r2
 800cf14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cf18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cf1c:	2218      	movs	r2, #24
 800cf1e:	2100      	movs	r1, #0
 800cf20:	4618      	mov	r0, r3
 800cf22:	f001 fc14 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800cf26:	233f      	movs	r3, #63	@ 0x3f
 800cf28:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800cf2c:	238e      	movs	r3, #142	@ 0x8e
 800cf2e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cf32:	f107 0310 	add.w	r3, r7, #16
 800cf36:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cf3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cf3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cf42:	f107 030f 	add.w	r3, r7, #15
 800cf46:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cf50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cf54:	2100      	movs	r1, #0
 800cf56:	4618      	mov	r0, r3
 800cf58:	f001 f86e 	bl	800e038 <hci_send_req>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	da01      	bge.n	800cf66 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800cf62:	23ff      	movs	r3, #255	@ 0xff
 800cf64:	e004      	b.n	800cf70 <aci_gap_update_adv_data+0xda>
  return status;
 800cf66:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cf6a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cf6e:	781b      	ldrb	r3, [r3, #0]
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}

0800cf7a <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b088      	sub	sp, #32
 800cf7e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800cf80:	2300      	movs	r3, #0
 800cf82:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cf84:	f107 0308 	add.w	r3, r7, #8
 800cf88:	2218      	movs	r2, #24
 800cf8a:	2100      	movs	r1, #0
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f001 fbde 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800cf92:	233f      	movs	r3, #63	@ 0x3f
 800cf94:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800cf96:	2392      	movs	r3, #146	@ 0x92
 800cf98:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800cf9a:	1dfb      	adds	r3, r7, #7
 800cf9c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cfa2:	f107 0308 	add.w	r3, r7, #8
 800cfa6:	2100      	movs	r1, #0
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f001 f845 	bl	800e038 <hci_send_req>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	da01      	bge.n	800cfb8 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800cfb4:	23ff      	movs	r3, #255	@ 0xff
 800cfb6:	e000      	b.n	800cfba <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800cfb8:	79fb      	ldrb	r3, [r7, #7]
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	3720      	adds	r7, #32
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}

0800cfc2 <aci_gap_clear_security_db>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_clear_security_db( void )
{
 800cfc2:	b580      	push	{r7, lr}
 800cfc4:	b088      	sub	sp, #32
 800cfc6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800cfc8:	2300      	movs	r3, #0
 800cfca:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cfcc:	f107 0308 	add.w	r3, r7, #8
 800cfd0:	2218      	movs	r2, #24
 800cfd2:	2100      	movs	r1, #0
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f001 fbba 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800cfda:	233f      	movs	r3, #63	@ 0x3f
 800cfdc:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800cfde:	2394      	movs	r3, #148	@ 0x94
 800cfe0:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800cfe2:	1dfb      	adds	r3, r7, #7
 800cfe4:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cfea:	f107 0308 	add.w	r3, r7, #8
 800cfee:	2100      	movs	r1, #0
 800cff0:	4618      	mov	r0, r3
 800cff2:	f001 f821 	bl	800e038 <hci_send_req>
 800cff6:	4603      	mov	r3, r0
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	da01      	bge.n	800d000 <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800cffc:	23ff      	movs	r3, #255	@ 0xff
 800cffe:	e000      	b.n	800d002 <aci_gap_clear_security_db+0x40>
  return status;
 800d000:	79fb      	ldrb	r3, [r7, #7]
}
 800d002:	4618      	mov	r0, r3
 800d004:	3720      	adds	r7, #32
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}

0800d00a <aci_gap_allow_rebond>:

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800d00a:	b580      	push	{r7, lr}
 800d00c:	b0cc      	sub	sp, #304	@ 0x130
 800d00e:	af00      	add	r7, sp, #0
 800d010:	4602      	mov	r2, r0
 800d012:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d016:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d01a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800d01c:	f107 0310 	add.w	r3, r7, #16
 800d020:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d024:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d028:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d02c:	2200      	movs	r2, #0
 800d02e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d030:	2300      	movs	r3, #0
 800d032:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d036:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d03a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d03e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d042:	8812      	ldrh	r2, [r2, #0]
 800d044:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d046:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d04a:	3302      	adds	r3, #2
 800d04c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d050:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d054:	2218      	movs	r2, #24
 800d056:	2100      	movs	r1, #0
 800d058:	4618      	mov	r0, r3
 800d05a:	f001 fb78 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d05e:	233f      	movs	r3, #63	@ 0x3f
 800d060:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800d064:	2395      	movs	r3, #149	@ 0x95
 800d066:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d06a:	f107 0310 	add.w	r3, r7, #16
 800d06e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d072:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d076:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d07a:	f107 030f 	add.w	r3, r7, #15
 800d07e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d082:	2301      	movs	r3, #1
 800d084:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d088:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d08c:	2100      	movs	r1, #0
 800d08e:	4618      	mov	r0, r3
 800d090:	f000 ffd2 	bl	800e038 <hci_send_req>
 800d094:	4603      	mov	r3, r0
 800d096:	2b00      	cmp	r3, #0
 800d098:	da01      	bge.n	800d09e <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800d09a:	23ff      	movs	r3, #255	@ 0xff
 800d09c:	e004      	b.n	800d0a8 <aci_gap_allow_rebond+0x9e>
  return status;
 800d09e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d0a2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d0a6:	781b      	ldrb	r3, [r3, #0]
}
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}

0800d0b2 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800d0b2:	b580      	push	{r7, lr}
 800d0b4:	b0cc      	sub	sp, #304	@ 0x130
 800d0b6:	af00      	add	r7, sp, #0
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d0be:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d0c2:	801a      	strh	r2, [r3, #0]
 800d0c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d0c8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d0cc:	460a      	mov	r2, r1
 800d0ce:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800d0d0:	f107 0310 	add.w	r3, r7, #16
 800d0d4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d0d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d0dc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d0ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d0ee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d0f2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d0f6:	8812      	ldrh	r2, [r2, #0]
 800d0f8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d0fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d0fe:	3302      	adds	r3, #2
 800d100:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800d104:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d108:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d10c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d110:	7812      	ldrb	r2, [r2, #0]
 800d112:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d114:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d118:	3301      	adds	r3, #1
 800d11a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d11e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d122:	2218      	movs	r2, #24
 800d124:	2100      	movs	r1, #0
 800d126:	4618      	mov	r0, r3
 800d128:	f001 fb11 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d12c:	233f      	movs	r3, #63	@ 0x3f
 800d12e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800d132:	23a5      	movs	r3, #165	@ 0xa5
 800d134:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d138:	f107 0310 	add.w	r3, r7, #16
 800d13c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d140:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d144:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d148:	f107 030f 	add.w	r3, r7, #15
 800d14c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d150:	2301      	movs	r3, #1
 800d152:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d156:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d15a:	2100      	movs	r1, #0
 800d15c:	4618      	mov	r0, r3
 800d15e:	f000 ff6b 	bl	800e038 <hci_send_req>
 800d162:	4603      	mov	r3, r0
 800d164:	2b00      	cmp	r3, #0
 800d166:	da01      	bge.n	800d16c <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800d168:	23ff      	movs	r3, #255	@ 0xff
 800d16a:	e004      	b.n	800d176 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800d16c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d170:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d174:	781b      	ldrb	r3, [r3, #0]
}
 800d176:	4618      	mov	r0, r3
 800d178:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}

0800d180 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b088      	sub	sp, #32
 800d184:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d186:	2300      	movs	r3, #0
 800d188:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d18a:	f107 0308 	add.w	r3, r7, #8
 800d18e:	2218      	movs	r2, #24
 800d190:	2100      	movs	r1, #0
 800d192:	4618      	mov	r0, r3
 800d194:	f001 fadb 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d198:	233f      	movs	r3, #63	@ 0x3f
 800d19a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800d19c:	f240 1301 	movw	r3, #257	@ 0x101
 800d1a0:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d1a2:	1dfb      	adds	r3, r7, #7
 800d1a4:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d1aa:	f107 0308 	add.w	r3, r7, #8
 800d1ae:	2100      	movs	r1, #0
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f000 ff41 	bl	800e038 <hci_send_req>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	da01      	bge.n	800d1c0 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800d1bc:	23ff      	movs	r3, #255	@ 0xff
 800d1be:	e000      	b.n	800d1c2 <aci_gatt_init+0x42>
  return status;
 800d1c0:	79fb      	ldrb	r3, [r7, #7]
}
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	3720      	adds	r7, #32
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}

0800d1ca <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800d1ca:	b590      	push	{r4, r7, lr}
 800d1cc:	b0cf      	sub	sp, #316	@ 0x13c
 800d1ce:	af00      	add	r7, sp, #0
 800d1d0:	4604      	mov	r4, r0
 800d1d2:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800d1d6:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800d1da:	6001      	str	r1, [r0, #0]
 800d1dc:	4610      	mov	r0, r2
 800d1de:	4619      	mov	r1, r3
 800d1e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1e4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d1e8:	4622      	mov	r2, r4
 800d1ea:	701a      	strb	r2, [r3, #0]
 800d1ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1f0:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d1f4:	4602      	mov	r2, r0
 800d1f6:	701a      	strb	r2, [r3, #0]
 800d1f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d1fc:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d200:	460a      	mov	r2, r1
 800d202:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800d204:	f107 0310 	add.w	r3, r7, #16
 800d208:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800d20c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d210:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d214:	781b      	ldrb	r3, [r3, #0]
 800d216:	2b01      	cmp	r3, #1
 800d218:	d00a      	beq.n	800d230 <aci_gatt_add_service+0x66>
 800d21a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d21e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	2b02      	cmp	r3, #2
 800d226:	d101      	bne.n	800d22c <aci_gatt_add_service+0x62>
 800d228:	2311      	movs	r3, #17
 800d22a:	e002      	b.n	800d232 <aci_gatt_add_service+0x68>
 800d22c:	2301      	movs	r3, #1
 800d22e:	e000      	b.n	800d232 <aci_gatt_add_service+0x68>
 800d230:	2303      	movs	r3, #3
 800d232:	f107 0210 	add.w	r2, r7, #16
 800d236:	4413      	add	r3, r2
 800d238:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800d23c:	f107 030c 	add.w	r3, r7, #12
 800d240:	2203      	movs	r2, #3
 800d242:	2100      	movs	r1, #0
 800d244:	4618      	mov	r0, r3
 800d246:	f001 fa82 	bl	800e74e <Osal_MemSet>
  int index_input = 0;
 800d24a:	2300      	movs	r3, #0
 800d24c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800d250:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d254:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d258:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d25c:	7812      	ldrb	r2, [r2, #0]
 800d25e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d260:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d264:	3301      	adds	r3, #1
 800d266:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800d26a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d26e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	2b01      	cmp	r3, #1
 800d276:	d002      	beq.n	800d27e <aci_gatt_add_service+0xb4>
 800d278:	2b02      	cmp	r3, #2
 800d27a:	d004      	beq.n	800d286 <aci_gatt_add_service+0xbc>
 800d27c:	e007      	b.n	800d28e <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800d27e:	2302      	movs	r3, #2
 800d280:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800d284:	e005      	b.n	800d292 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800d286:	2310      	movs	r3, #16
 800d288:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800d28c:	e001      	b.n	800d292 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800d28e:	2397      	movs	r3, #151	@ 0x97
 800d290:	e06c      	b.n	800d36c <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800d292:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d296:	1c58      	adds	r0, r3, #1
 800d298:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800d29c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d2a0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d2a4:	6819      	ldr	r1, [r3, #0]
 800d2a6:	f001 fa42 	bl	800e72e <Osal_MemCpy>
    index_input += size;
 800d2aa:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800d2ae:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d2b2:	4413      	add	r3, r2
 800d2b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800d2b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d2bc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d2c0:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d2c4:	7812      	ldrb	r2, [r2, #0]
 800d2c6:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800d2c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d2cc:	3301      	adds	r3, #1
 800d2ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800d2d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d2d6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d2da:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800d2de:	7812      	ldrb	r2, [r2, #0]
 800d2e0:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800d2e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d2e6:	3301      	adds	r3, #1
 800d2e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d2ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d2f0:	2218      	movs	r2, #24
 800d2f2:	2100      	movs	r1, #0
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f001 fa2a 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d2fa:	233f      	movs	r3, #63	@ 0x3f
 800d2fc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800d300:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800d304:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d308:	f107 0310 	add.w	r3, r7, #16
 800d30c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d310:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d314:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800d318:	f107 030c 	add.w	r3, r7, #12
 800d31c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800d320:	2303      	movs	r3, #3
 800d322:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d326:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d32a:	2100      	movs	r1, #0
 800d32c:	4618      	mov	r0, r3
 800d32e:	f000 fe83 	bl	800e038 <hci_send_req>
 800d332:	4603      	mov	r3, r0
 800d334:	2b00      	cmp	r3, #0
 800d336:	da01      	bge.n	800d33c <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800d338:	23ff      	movs	r3, #255	@ 0xff
 800d33a:	e017      	b.n	800d36c <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800d33c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d340:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d344:	781b      	ldrb	r3, [r3, #0]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d005      	beq.n	800d356 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800d34a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d34e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	e00a      	b.n	800d36c <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800d356:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d35a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d35e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d362:	b29a      	uxth	r2, r3
 800d364:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800d368:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d36a:	2300      	movs	r3, #0
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800d372:	46bd      	mov	sp, r7
 800d374:	bd90      	pop	{r4, r7, pc}

0800d376 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800d376:	b590      	push	{r4, r7, lr}
 800d378:	b0d1      	sub	sp, #324	@ 0x144
 800d37a:	af00      	add	r7, sp, #0
 800d37c:	4604      	mov	r4, r0
 800d37e:	4608      	mov	r0, r1
 800d380:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800d384:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800d388:	600a      	str	r2, [r1, #0]
 800d38a:	4619      	mov	r1, r3
 800d38c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d390:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d394:	4622      	mov	r2, r4
 800d396:	801a      	strh	r2, [r3, #0]
 800d398:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d39c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	701a      	strb	r2, [r3, #0]
 800d3a4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d3a8:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800d3ac:	460a      	mov	r2, r1
 800d3ae:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800d3b0:	f107 0318 	add.w	r3, r7, #24
 800d3b4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800d3b8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d3bc:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	2b01      	cmp	r3, #1
 800d3c4:	d00a      	beq.n	800d3dc <aci_gatt_add_char+0x66>
 800d3c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d3ca:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d3ce:	781b      	ldrb	r3, [r3, #0]
 800d3d0:	2b02      	cmp	r3, #2
 800d3d2:	d101      	bne.n	800d3d8 <aci_gatt_add_char+0x62>
 800d3d4:	2313      	movs	r3, #19
 800d3d6:	e002      	b.n	800d3de <aci_gatt_add_char+0x68>
 800d3d8:	2303      	movs	r3, #3
 800d3da:	e000      	b.n	800d3de <aci_gatt_add_char+0x68>
 800d3dc:	2305      	movs	r3, #5
 800d3de:	f107 0218 	add.w	r2, r7, #24
 800d3e2:	4413      	add	r3, r2
 800d3e4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800d3e8:	f107 0314 	add.w	r3, r7, #20
 800d3ec:	2203      	movs	r2, #3
 800d3ee:	2100      	movs	r1, #0
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f001 f9ac 	bl	800e74e <Osal_MemSet>
  int index_input = 0;
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800d3fc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d400:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d404:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d408:	8812      	ldrh	r2, [r2, #0]
 800d40a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d40c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d410:	3302      	adds	r3, #2
 800d412:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800d416:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d41a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d41e:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800d422:	7812      	ldrb	r2, [r2, #0]
 800d424:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d426:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d42a:	3301      	adds	r3, #1
 800d42c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800d430:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d434:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d438:	781b      	ldrb	r3, [r3, #0]
 800d43a:	2b01      	cmp	r3, #1
 800d43c:	d002      	beq.n	800d444 <aci_gatt_add_char+0xce>
 800d43e:	2b02      	cmp	r3, #2
 800d440:	d004      	beq.n	800d44c <aci_gatt_add_char+0xd6>
 800d442:	e007      	b.n	800d454 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800d444:	2302      	movs	r3, #2
 800d446:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800d44a:	e005      	b.n	800d458 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800d44c:	2310      	movs	r3, #16
 800d44e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800d452:	e001      	b.n	800d458 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800d454:	2397      	movs	r3, #151	@ 0x97
 800d456:	e091      	b.n	800d57c <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800d458:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800d45c:	1cd8      	adds	r0, r3, #3
 800d45e:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800d462:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d466:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d46a:	6819      	ldr	r1, [r3, #0]
 800d46c:	f001 f95f 	bl	800e72e <Osal_MemCpy>
    index_input += size;
 800d470:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d474:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800d478:	4413      	add	r3, r2
 800d47a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800d47e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d482:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800d486:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800d48a:	8812      	ldrh	r2, [r2, #0]
 800d48c:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d48e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d492:	3302      	adds	r3, #2
 800d494:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800d498:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d49c:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800d4a0:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800d4a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800d4ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d4b0:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d4b4:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800d4b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4ba:	3301      	adds	r3, #1
 800d4bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800d4c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d4c4:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800d4c8:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800d4ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800d4d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d4d8:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800d4dc:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800d4de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4e2:	3301      	adds	r3, #1
 800d4e4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800d4e8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d4ec:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800d4f0:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800d4f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d4fc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d500:	2218      	movs	r2, #24
 800d502:	2100      	movs	r1, #0
 800d504:	4618      	mov	r0, r3
 800d506:	f001 f922 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d50a:	233f      	movs	r3, #63	@ 0x3f
 800d50c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800d510:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800d514:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800d518:	f107 0318 	add.w	r3, r7, #24
 800d51c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800d520:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d524:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800d528:	f107 0314 	add.w	r3, r7, #20
 800d52c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800d530:	2303      	movs	r3, #3
 800d532:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d536:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d53a:	2100      	movs	r1, #0
 800d53c:	4618      	mov	r0, r3
 800d53e:	f000 fd7b 	bl	800e038 <hci_send_req>
 800d542:	4603      	mov	r3, r0
 800d544:	2b00      	cmp	r3, #0
 800d546:	da01      	bge.n	800d54c <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800d548:	23ff      	movs	r3, #255	@ 0xff
 800d54a:	e017      	b.n	800d57c <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800d54c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d550:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d554:	781b      	ldrb	r3, [r3, #0]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d005      	beq.n	800d566 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800d55a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d55e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	e00a      	b.n	800d57c <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800d566:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d56a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d56e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d572:	b29a      	uxth	r2, r3
 800d574:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800d578:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d57a:	2300      	movs	r3, #0
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d582:	46bd      	mov	sp, r7
 800d584:	bd90      	pop	{r4, r7, pc}

0800d586 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800d586:	b5b0      	push	{r4, r5, r7, lr}
 800d588:	b0cc      	sub	sp, #304	@ 0x130
 800d58a:	af00      	add	r7, sp, #0
 800d58c:	4605      	mov	r5, r0
 800d58e:	460c      	mov	r4, r1
 800d590:	4610      	mov	r0, r2
 800d592:	4619      	mov	r1, r3
 800d594:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d598:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d59c:	462a      	mov	r2, r5
 800d59e:	801a      	strh	r2, [r3, #0]
 800d5a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d5a8:	4622      	mov	r2, r4
 800d5aa:	801a      	strh	r2, [r3, #0]
 800d5ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5b0:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d5b4:	4602      	mov	r2, r0
 800d5b6:	701a      	strb	r2, [r3, #0]
 800d5b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5bc:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d5c0:	460a      	mov	r2, r1
 800d5c2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800d5c4:	f107 0310 	add.w	r3, r7, #16
 800d5c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d5cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d5d8:	2300      	movs	r3, #0
 800d5da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800d5de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d5e6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d5ea:	8812      	ldrh	r2, [r2, #0]
 800d5ec:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d5ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d5f2:	3302      	adds	r3, #2
 800d5f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800d5f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5fc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d600:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d604:	8812      	ldrh	r2, [r2, #0]
 800d606:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800d608:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d60c:	3302      	adds	r3, #2
 800d60e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800d612:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d616:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d61a:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800d61e:	7812      	ldrb	r2, [r2, #0]
 800d620:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d622:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d626:	3301      	adds	r3, #1
 800d628:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800d62c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d630:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d634:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800d638:	7812      	ldrb	r2, [r2, #0]
 800d63a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d63c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d640:	3301      	adds	r3, #1
 800d642:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800d646:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d64a:	1d98      	adds	r0, r3, #6
 800d64c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d650:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	461a      	mov	r2, r3
 800d658:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800d65c:	f001 f867 	bl	800e72e <Osal_MemCpy>
  index_input += Char_Value_Length;
 800d660:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d664:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d668:	781b      	ldrb	r3, [r3, #0]
 800d66a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d66e:	4413      	add	r3, r2
 800d670:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d674:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d678:	2218      	movs	r2, #24
 800d67a:	2100      	movs	r1, #0
 800d67c:	4618      	mov	r0, r3
 800d67e:	f001 f866 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d682:	233f      	movs	r3, #63	@ 0x3f
 800d684:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800d688:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800d68c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d690:	f107 0310 	add.w	r3, r7, #16
 800d694:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d698:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d69c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d6a0:	f107 030f 	add.w	r3, r7, #15
 800d6a4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d6ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d6b2:	2100      	movs	r1, #0
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	f000 fcbf 	bl	800e038 <hci_send_req>
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	da01      	bge.n	800d6c4 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800d6c0:	23ff      	movs	r3, #255	@ 0xff
 800d6c2:	e004      	b.n	800d6ce <aci_gatt_update_char_value+0x148>
  return status;
 800d6c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6c8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d6cc:	781b      	ldrb	r3, [r3, #0]
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	bdb0      	pop	{r4, r5, r7, pc}

0800d6d8 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b0cc      	sub	sp, #304	@ 0x130
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	4602      	mov	r2, r0
 800d6e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6e4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d6e8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800d6ea:	f107 0310 	add.w	r3, r7, #16
 800d6ee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d6f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6f6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d6fe:	2300      	movs	r3, #0
 800d700:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d704:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d708:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d70c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d710:	8812      	ldrh	r2, [r2, #0]
 800d712:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d714:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d718:	3302      	adds	r3, #2
 800d71a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d71e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d722:	2218      	movs	r2, #24
 800d724:	2100      	movs	r1, #0
 800d726:	4618      	mov	r0, r3
 800d728:	f001 f811 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d72c:	233f      	movs	r3, #63	@ 0x3f
 800d72e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800d732:	f240 1325 	movw	r3, #293	@ 0x125
 800d736:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d73a:	f107 0310 	add.w	r3, r7, #16
 800d73e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d742:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d746:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d74a:	f107 030f 	add.w	r3, r7, #15
 800d74e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d752:	2301      	movs	r3, #1
 800d754:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d758:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d75c:	2100      	movs	r1, #0
 800d75e:	4618      	mov	r0, r3
 800d760:	f000 fc6a 	bl	800e038 <hci_send_req>
 800d764:	4603      	mov	r3, r0
 800d766:	2b00      	cmp	r3, #0
 800d768:	da01      	bge.n	800d76e <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800d76a:	23ff      	movs	r3, #255	@ 0xff
 800d76c:	e004      	b.n	800d778 <aci_gatt_confirm_indication+0xa0>
  return status;
 800d76e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d772:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d776:	781b      	ldrb	r3, [r3, #0]
}
 800d778:	4618      	mov	r0, r3
 800d77a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}

0800d782 <aci_gatt_permit_write>:
                                  uint16_t Attr_Handle,
                                  uint8_t Write_status,
                                  uint8_t Error_Code,
                                  uint8_t Attribute_Val_Length,
                                  const uint8_t* Attribute_Val )
{
 800d782:	b5b0      	push	{r4, r5, r7, lr}
 800d784:	b0cc      	sub	sp, #304	@ 0x130
 800d786:	af00      	add	r7, sp, #0
 800d788:	4605      	mov	r5, r0
 800d78a:	460c      	mov	r4, r1
 800d78c:	4610      	mov	r0, r2
 800d78e:	4619      	mov	r1, r3
 800d790:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d794:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d798:	462a      	mov	r2, r5
 800d79a:	801a      	strh	r2, [r3, #0]
 800d79c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7a0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d7a4:	4622      	mov	r2, r4
 800d7a6:	801a      	strh	r2, [r3, #0]
 800d7a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7ac:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d7b0:	4602      	mov	r2, r0
 800d7b2:	701a      	strb	r2, [r3, #0]
 800d7b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7b8:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800d7bc:	460a      	mov	r2, r1
 800d7be:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_permit_write_cp0 *cp0 = (aci_gatt_permit_write_cp0*)(cmd_buffer);
 800d7c0:	f107 0310 	add.w	r3, r7, #16
 800d7c4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d7c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7cc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d7da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d7de:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d7e2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d7e6:	8812      	ldrh	r2, [r2, #0]
 800d7e8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d7ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d7ee:	3302      	adds	r3, #2
 800d7f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 800d7f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d7f8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d7fc:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d800:	8812      	ldrh	r2, [r2, #0]
 800d802:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800d804:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d808:	3302      	adds	r3, #2
 800d80a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Write_status = Write_status;
 800d80e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d812:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d816:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800d81a:	7812      	ldrb	r2, [r2, #0]
 800d81c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d81e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d822:	3301      	adds	r3, #1
 800d824:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 800d828:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d82c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d830:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800d834:	7812      	ldrb	r2, [r2, #0]
 800d836:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d838:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d83c:	3301      	adds	r3, #1
 800d83e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attribute_Val_Length = Attribute_Val_Length;
 800d842:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d846:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800d84a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d84c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d850:	3301      	adds	r3, #1
 800d852:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Attribute_Val, (const void*)Attribute_Val, Attribute_Val_Length );
 800d856:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d85a:	3307      	adds	r3, #7
 800d85c:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800d860:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800d864:	4618      	mov	r0, r3
 800d866:	f000 ff62 	bl	800e72e <Osal_MemCpy>
  index_input += Attribute_Val_Length;
 800d86a:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 800d86e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d872:	4413      	add	r3, r2
 800d874:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d878:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d87c:	2218      	movs	r2, #24
 800d87e:	2100      	movs	r1, #0
 800d880:	4618      	mov	r0, r3
 800d882:	f000 ff64 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d886:	233f      	movs	r3, #63	@ 0x3f
 800d888:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x126;
 800d88c:	f44f 7393 	mov.w	r3, #294	@ 0x126
 800d890:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d894:	f107 0310 	add.w	r3, r7, #16
 800d898:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d89c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d8a0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d8a4:	f107 030f 	add.w	r3, r7, #15
 800d8a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d8b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d8b6:	2100      	movs	r1, #0
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	f000 fbbd 	bl	800e038 <hci_send_req>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	da01      	bge.n	800d8c8 <aci_gatt_permit_write+0x146>
    return BLE_STATUS_TIMEOUT;
 800d8c4:	23ff      	movs	r3, #255	@ 0xff
 800d8c6:	e004      	b.n	800d8d2 <aci_gatt_permit_write+0x150>
  return status;
 800d8c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8cc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d8d0:	781b      	ldrb	r3, [r3, #0]
}
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bdb0      	pop	{r4, r5, r7, pc}

0800d8dc <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b0cc      	sub	sp, #304	@ 0x130
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d8ea:	601a      	str	r2, [r3, #0]
 800d8ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8f0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d8f4:	4602      	mov	r2, r0
 800d8f6:	701a      	strb	r2, [r3, #0]
 800d8f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8fc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d900:	460a      	mov	r2, r1
 800d902:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800d904:	f107 0310 	add.w	r3, r7, #16
 800d908:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d90c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d910:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d914:	2200      	movs	r2, #0
 800d916:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d918:	2300      	movs	r3, #0
 800d91a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800d91e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d922:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d926:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d92a:	7812      	ldrb	r2, [r2, #0]
 800d92c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d92e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d932:	3301      	adds	r3, #1
 800d934:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800d938:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d93c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d940:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d944:	7812      	ldrb	r2, [r2, #0]
 800d946:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d948:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d94c:	3301      	adds	r3, #1
 800d94e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800d952:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d956:	1c98      	adds	r0, r3, #2
 800d958:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d95c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d960:	781a      	ldrb	r2, [r3, #0]
 800d962:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d966:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d96a:	6819      	ldr	r1, [r3, #0]
 800d96c:	f000 fedf 	bl	800e72e <Osal_MemCpy>
  index_input += Length;
 800d970:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d974:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d978:	781b      	ldrb	r3, [r3, #0]
 800d97a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d97e:	4413      	add	r3, r2
 800d980:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d984:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d988:	2218      	movs	r2, #24
 800d98a:	2100      	movs	r1, #0
 800d98c:	4618      	mov	r0, r3
 800d98e:	f000 fede 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800d992:	233f      	movs	r3, #63	@ 0x3f
 800d994:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800d998:	230c      	movs	r3, #12
 800d99a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d99e:	f107 0310 	add.w	r3, r7, #16
 800d9a2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d9a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d9aa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d9ae:	f107 030f 	add.w	r3, r7, #15
 800d9b2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d9bc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d9c0:	2100      	movs	r1, #0
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f000 fb38 	bl	800e038 <hci_send_req>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	da01      	bge.n	800d9d2 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800d9ce:	23ff      	movs	r3, #255	@ 0xff
 800d9d0:	e004      	b.n	800d9dc <aci_hal_write_config_data+0x100>
  return status;
 800d9d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d9d6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d9da:	781b      	ldrb	r3, [r3, #0]
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}

0800d9e6 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800d9e6:	b580      	push	{r7, lr}
 800d9e8:	b0cc      	sub	sp, #304	@ 0x130
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	4602      	mov	r2, r0
 800d9ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d9f2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d9f6:	701a      	strb	r2, [r3, #0]
 800d9f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d9fc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800da00:	460a      	mov	r2, r1
 800da02:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800da04:	f107 0310 	add.w	r3, r7, #16
 800da08:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800da0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800da10:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800da14:	2200      	movs	r2, #0
 800da16:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800da18:	2300      	movs	r3, #0
 800da1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800da1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800da22:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800da26:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800da2a:	7812      	ldrb	r2, [r2, #0]
 800da2c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800da2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da32:	3301      	adds	r3, #1
 800da34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800da38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800da3c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800da40:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800da44:	7812      	ldrb	r2, [r2, #0]
 800da46:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800da48:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da4c:	3301      	adds	r3, #1
 800da4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800da52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da56:	2218      	movs	r2, #24
 800da58:	2100      	movs	r1, #0
 800da5a:	4618      	mov	r0, r3
 800da5c:	f000 fe77 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x3f;
 800da60:	233f      	movs	r3, #63	@ 0x3f
 800da62:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800da66:	230f      	movs	r3, #15
 800da68:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800da6c:	f107 0310 	add.w	r3, r7, #16
 800da70:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800da74:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da78:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800da7c:	f107 030f 	add.w	r3, r7, #15
 800da80:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800da84:	2301      	movs	r3, #1
 800da86:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800da8a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da8e:	2100      	movs	r1, #0
 800da90:	4618      	mov	r0, r3
 800da92:	f000 fad1 	bl	800e038 <hci_send_req>
 800da96:	4603      	mov	r3, r0
 800da98:	2b00      	cmp	r3, #0
 800da9a:	da01      	bge.n	800daa0 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800da9c:	23ff      	movs	r3, #255	@ 0xff
 800da9e:	e004      	b.n	800daaa <aci_hal_set_tx_power_level+0xc4>
  return status;
 800daa0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800daa4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800daa8:	781b      	ldrb	r3, [r3, #0]
}
 800daaa:	4618      	mov	r0, r3
 800daac:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b088      	sub	sp, #32
 800dab8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800daba:	2300      	movs	r3, #0
 800dabc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dabe:	f107 0308 	add.w	r3, r7, #8
 800dac2:	2218      	movs	r2, #24
 800dac4:	2100      	movs	r1, #0
 800dac6:	4618      	mov	r0, r3
 800dac8:	f000 fe41 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x03;
 800dacc:	2303      	movs	r3, #3
 800dace:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800dad0:	2303      	movs	r3, #3
 800dad2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800dad4:	1dfb      	adds	r3, r7, #7
 800dad6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800dad8:	2301      	movs	r3, #1
 800dada:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dadc:	f107 0308 	add.w	r3, r7, #8
 800dae0:	2100      	movs	r1, #0
 800dae2:	4618      	mov	r0, r3
 800dae4:	f000 faa8 	bl	800e038 <hci_send_req>
 800dae8:	4603      	mov	r3, r0
 800daea:	2b00      	cmp	r3, #0
 800daec:	da01      	bge.n	800daf2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800daee:	23ff      	movs	r3, #255	@ 0xff
 800daf0:	e000      	b.n	800daf4 <hci_reset+0x40>
  return status;
 800daf2:	79fb      	ldrb	r3, [r7, #7]
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3720      	adds	r7, #32
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}

0800dafc <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b0ce      	sub	sp, #312	@ 0x138
 800db00:	af00      	add	r7, sp, #0
 800db02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db06:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800db0a:	6019      	str	r1, [r3, #0]
 800db0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db10:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800db14:	601a      	str	r2, [r3, #0]
 800db16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db1a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800db1e:	4602      	mov	r2, r0
 800db20:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800db22:	f107 0318 	add.w	r3, r7, #24
 800db26:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800db2a:	f107 0310 	add.w	r3, r7, #16
 800db2e:	2205      	movs	r2, #5
 800db30:	2100      	movs	r1, #0
 800db32:	4618      	mov	r0, r3
 800db34:	f000 fe0b 	bl	800e74e <Osal_MemSet>
  int index_input = 0;
 800db38:	2300      	movs	r3, #0
 800db3a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800db3e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800db42:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800db46:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800db4a:	8812      	ldrh	r2, [r2, #0]
 800db4c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800db4e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800db52:	3302      	adds	r3, #2
 800db54:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800db58:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800db5c:	2218      	movs	r2, #24
 800db5e:	2100      	movs	r1, #0
 800db60:	4618      	mov	r0, r3
 800db62:	f000 fdf4 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x08;
 800db66:	2308      	movs	r3, #8
 800db68:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800db6c:	2330      	movs	r3, #48	@ 0x30
 800db6e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800db72:	f107 0318 	add.w	r3, r7, #24
 800db76:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800db7a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800db7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800db82:	f107 0310 	add.w	r3, r7, #16
 800db86:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800db8a:	2305      	movs	r3, #5
 800db8c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800db90:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800db94:	2100      	movs	r1, #0
 800db96:	4618      	mov	r0, r3
 800db98:	f000 fa4e 	bl	800e038 <hci_send_req>
 800db9c:	4603      	mov	r3, r0
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	da01      	bge.n	800dba6 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800dba2:	23ff      	movs	r3, #255	@ 0xff
 800dba4:	e023      	b.n	800dbee <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800dba6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbaa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dbae:	781b      	ldrb	r3, [r3, #0]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d005      	beq.n	800dbc0 <hci_le_read_phy+0xc4>
    return resp.Status;
 800dbb4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbb8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dbbc:	781b      	ldrb	r3, [r3, #0]
 800dbbe:	e016      	b.n	800dbee <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800dbc0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbc4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dbc8:	78da      	ldrb	r2, [r3, #3]
 800dbca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbce:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800dbd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbda:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dbde:	791a      	ldrb	r2, [r3, #4]
 800dbe0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dbe4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800dbec:	2300      	movs	r3, #0
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}

0800dbf8 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800dbf8:	b590      	push	{r4, r7, lr}
 800dbfa:	b0cd      	sub	sp, #308	@ 0x134
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	4604      	mov	r4, r0
 800dc00:	4608      	mov	r0, r1
 800dc02:	4611      	mov	r1, r2
 800dc04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc08:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800dc0c:	4622      	mov	r2, r4
 800dc0e:	701a      	strb	r2, [r3, #0]
 800dc10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc14:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800dc18:	4602      	mov	r2, r0
 800dc1a:	701a      	strb	r2, [r3, #0]
 800dc1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc20:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800dc24:	460a      	mov	r2, r1
 800dc26:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800dc28:	f107 0310 	add.w	r3, r7, #16
 800dc2c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800dc30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc34:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800dc38:	2200      	movs	r2, #0
 800dc3a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800dc42:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc46:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dc4a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800dc4e:	7812      	ldrb	r2, [r2, #0]
 800dc50:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dc52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc56:	3301      	adds	r3, #1
 800dc58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800dc5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc60:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dc64:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800dc68:	7812      	ldrb	r2, [r2, #0]
 800dc6a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800dc6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc70:	3301      	adds	r3, #1
 800dc72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800dc76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc7a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dc7e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800dc82:	7812      	ldrb	r2, [r2, #0]
 800dc84:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800dc86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dc90:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dc94:	2218      	movs	r2, #24
 800dc96:	2100      	movs	r1, #0
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f000 fd58 	bl	800e74e <Osal_MemSet>
  rq.ogf = 0x08;
 800dc9e:	2308      	movs	r3, #8
 800dca0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800dca4:	2331      	movs	r3, #49	@ 0x31
 800dca6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800dcaa:	f107 0310 	add.w	r3, r7, #16
 800dcae:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800dcb2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dcb6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800dcba:	f107 030f 	add.w	r3, r7, #15
 800dcbe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dcc8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dccc:	2100      	movs	r1, #0
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f000 f9b2 	bl	800e038 <hci_send_req>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	da01      	bge.n	800dcde <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800dcda:	23ff      	movs	r3, #255	@ 0xff
 800dcdc:	e004      	b.n	800dce8 <hci_le_set_default_phy+0xf0>
  return status;
 800dcde:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dce2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800dce6:	781b      	ldrb	r3, [r3, #0]
}
 800dce8:	4618      	mov	r0, r3
 800dcea:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd90      	pop	{r4, r7, pc}
	...

0800dcf4 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800dcf4:	b580      	push	{r7, lr}
 800dcf6:	b086      	sub	sp, #24
 800dcf8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dcfa:	f3ef 8310 	mrs	r3, PRIMASK
 800dcfe:	60fb      	str	r3, [r7, #12]
  return(result);
 800dd00:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800dd02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd04:	b672      	cpsid	i
}
 800dd06:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800dd08:	1cbb      	adds	r3, r7, #2
 800dd0a:	4619      	mov	r1, r3
 800dd0c:	4812      	ldr	r0, [pc, #72]	@ (800dd58 <DbgTrace_TxCpltCallback+0x64>)
 800dd0e:	f001 fa97 	bl	800f240 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800dd12:	1cbb      	adds	r3, r7, #2
 800dd14:	4619      	mov	r1, r3
 800dd16:	4810      	ldr	r0, [pc, #64]	@ (800dd58 <DbgTrace_TxCpltCallback+0x64>)
 800dd18:	f001 fb81 	bl	800f41e <CircularQueue_Sense>
 800dd1c:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800dd1e:	693b      	ldr	r3, [r7, #16]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d00c      	beq.n	800dd3e <DbgTrace_TxCpltCallback+0x4a>
 800dd24:	697b      	ldr	r3, [r7, #20]
 800dd26:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	f383 8810 	msr	PRIMASK, r3
}
 800dd2e:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800dd30:	887b      	ldrh	r3, [r7, #2]
 800dd32:	4a0a      	ldr	r2, [pc, #40]	@ (800dd5c <DbgTrace_TxCpltCallback+0x68>)
 800dd34:	4619      	mov	r1, r3
 800dd36:	6938      	ldr	r0, [r7, #16]
 800dd38:	f7f3 fa13 	bl	8001162 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800dd3c:	e008      	b.n	800dd50 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800dd3e:	4b08      	ldr	r3, [pc, #32]	@ (800dd60 <DbgTrace_TxCpltCallback+0x6c>)
 800dd40:	2201      	movs	r2, #1
 800dd42:	701a      	strb	r2, [r3, #0]
 800dd44:	697b      	ldr	r3, [r7, #20]
 800dd46:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	f383 8810 	msr	PRIMASK, r3
}
 800dd4e:	bf00      	nop
}
 800dd50:	bf00      	nop
 800dd52:	3718      	adds	r7, #24
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}
 800dd58:	20000bb4 	.word	0x20000bb4
 800dd5c:	0800dcf5 	.word	0x0800dcf5
 800dd60:	200000a1 	.word	0x200000a1

0800dd64 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b082      	sub	sp, #8
 800dd68:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800dd6a:	f7f3 f9f4 	bl	8001156 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800dd6e:	2302      	movs	r3, #2
 800dd70:	9300      	str	r3, [sp, #0]
 800dd72:	2300      	movs	r3, #0
 800dd74:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800dd78:	4903      	ldr	r1, [pc, #12]	@ (800dd88 <DbgTraceInit+0x24>)
 800dd7a:	4804      	ldr	r0, [pc, #16]	@ (800dd8c <DbgTraceInit+0x28>)
 800dd7c:	f001 f808 	bl	800ed90 <CircularQueue_Init>
#endif 
#endif
  return;
 800dd80:	bf00      	nop
}
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd80      	pop	{r7, pc}
 800dd86:	bf00      	nop
 800dd88:	20000bd4 	.word	0x20000bd4
 800dd8c:	20000bb4 	.word	0x20000bb4

0800dd90 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b084      	sub	sp, #16
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	60f8      	str	r0, [r7, #12]
 800dd98:	60b9      	str	r1, [r7, #8]
 800dd9a:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800dd9c:	687a      	ldr	r2, [r7, #4]
 800dd9e:	68b9      	ldr	r1, [r7, #8]
 800dda0:	68f8      	ldr	r0, [r7, #12]
 800dda2:	f000 f805 	bl	800ddb0 <DbgTraceWrite>
 800dda6:	4603      	mov	r3, r0
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3710      	adds	r7, #16
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}

0800ddb0 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b08a      	sub	sp, #40	@ 0x28
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	60f8      	str	r0, [r7, #12]
 800ddb8:	60b9      	str	r1, [r7, #8]
 800ddba:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddc0:	f3ef 8310 	mrs	r3, PRIMASK
 800ddc4:	61bb      	str	r3, [r7, #24]
  return(result);
 800ddc6:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800ddc8:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ddd0:	d102      	bne.n	800ddd8 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	627b      	str	r3, [r7, #36]	@ 0x24
 800ddd6:	e037      	b.n	800de48 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	2b01      	cmp	r3, #1
 800dddc:	d006      	beq.n	800ddec <DbgTraceWrite+0x3c>
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	2b02      	cmp	r3, #2
 800dde2:	d003      	beq.n	800ddec <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800dde4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dde8:	627b      	str	r3, [r7, #36]	@ 0x24
 800ddea:	e02d      	b.n	800de48 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d02a      	beq.n	800de48 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800ddf6:	b672      	cpsid	i
}
 800ddf8:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	b29a      	uxth	r2, r3
 800ddfe:	2301      	movs	r3, #1
 800de00:	68b9      	ldr	r1, [r7, #8]
 800de02:	4814      	ldr	r0, [pc, #80]	@ (800de54 <DbgTraceWrite+0xa4>)
 800de04:	f000 fff6 	bl	800edf4 <CircularQueue_Add>
 800de08:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800de0a:	69fb      	ldr	r3, [r7, #28]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d015      	beq.n	800de3c <DbgTraceWrite+0x8c>
 800de10:	4b11      	ldr	r3, [pc, #68]	@ (800de58 <DbgTraceWrite+0xa8>)
 800de12:	781b      	ldrb	r3, [r3, #0]
 800de14:	b2db      	uxtb	r3, r3
 800de16:	2b00      	cmp	r3, #0
 800de18:	d010      	beq.n	800de3c <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800de1a:	4b0f      	ldr	r3, [pc, #60]	@ (800de58 <DbgTraceWrite+0xa8>)
 800de1c:	2200      	movs	r2, #0
 800de1e:	701a      	strb	r2, [r3, #0]
 800de20:	6a3b      	ldr	r3, [r7, #32]
 800de22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	f383 8810 	msr	PRIMASK, r3
}
 800de2a:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	b29b      	uxth	r3, r3
 800de30:	4a0a      	ldr	r2, [pc, #40]	@ (800de5c <DbgTraceWrite+0xac>)
 800de32:	4619      	mov	r1, r3
 800de34:	69f8      	ldr	r0, [r7, #28]
 800de36:	f7f3 f994 	bl	8001162 <DbgOutputTraces>
 800de3a:	e005      	b.n	800de48 <DbgTraceWrite+0x98>
 800de3c:	6a3b      	ldr	r3, [r7, #32]
 800de3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de40:	693b      	ldr	r3, [r7, #16]
 800de42:	f383 8810 	msr	PRIMASK, r3
}
 800de46:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800de48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800de4a:	4618      	mov	r0, r3
 800de4c:	3728      	adds	r7, #40	@ 0x28
 800de4e:	46bd      	mov	sp, r7
 800de50:	bd80      	pop	{r7, pc}
 800de52:	bf00      	nop
 800de54:	20000bb4 	.word	0x20000bb4
 800de58:	200000a1 	.word	0x200000a1
 800de5c:	0800dcf5 	.word	0x0800dcf5

0800de60 <DIS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void DIS_Init(void)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b088      	sub	sp, #32
 800de64:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult;

  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 800de66:	2204      	movs	r2, #4
 800de68:	2100      	movs	r1, #0
 800de6a:	4825      	ldr	r0, [pc, #148]	@ (800df00 <DIS_Init+0xa0>)
 800de6c:	f003 fbaa 	bl	80115c4 <memset>
   */

  /**
   *  Add Device Information Service
   */
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 800de70:	f641 030a 	movw	r3, #6154	@ 0x180a
 800de74:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 800de76:	1d39      	adds	r1, r7, #4
 800de78:	4b21      	ldr	r3, [pc, #132]	@ (800df00 <DIS_Init+0xa0>)
 800de7a:	9300      	str	r3, [sp, #0]
 800de7c:	2303      	movs	r3, #3
 800de7e:	2201      	movs	r2, #1
 800de80:	2001      	movs	r0, #1
 800de82:	f7ff f9a2 	bl	800d1ca <aci_gatt_add_service>
 800de86:	4603      	mov	r3, r0
 800de88:	71fb      	strb	r3, [r7, #7]
                                      2+
#endif
                                      1,
                                      &(DIS_Context.DeviceInformationSvcHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800de8a:	79fb      	ldrb	r3, [r7, #7]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d106      	bne.n	800de9e <DIS_Init+0x3e>
  {
    BLE_DBG_DIS_MSG ("Device Information Service (DIS) is added Successfully %04X\n", 
                 DIS_Context.DeviceInformationSvcHdle);
 800de90:	4b1b      	ldr	r3, [pc, #108]	@ (800df00 <DIS_Init+0xa0>)
 800de92:	881b      	ldrh	r3, [r3, #0]
    BLE_DBG_DIS_MSG ("Device Information Service (DIS) is added Successfully %04X\n", 
 800de94:	4619      	mov	r1, r3
 800de96:	481b      	ldr	r0, [pc, #108]	@ (800df04 <DIS_Init+0xa4>)
 800de98:	f003 fa22 	bl	80112e0 <iprintf>
 800de9c:	e004      	b.n	800dea8 <DIS_Init+0x48>
  }
  else
  {
    BLE_DBG_DIS_MSG ("FAILED to add Device Information Service (DIS), Error: %02X !!\n", 
 800de9e:	79fb      	ldrb	r3, [r7, #7]
 800dea0:	4619      	mov	r1, r3
 800dea2:	4819      	ldr	r0, [pc, #100]	@ (800df08 <DIS_Init+0xa8>)
 800dea4:	f003 fa1c 	bl	80112e0 <iprintf>

#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
  /**
   *  Add Manufacturer Name String Characteristic
   */
  uuid = MANUFACTURER_NAME_UUID;
 800dea8:	f642 2329 	movw	r3, #10793	@ 0x2a29
 800deac:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle,
 800deae:	4b14      	ldr	r3, [pc, #80]	@ (800df00 <DIS_Init+0xa0>)
 800deb0:	8818      	ldrh	r0, [r3, #0]
 800deb2:	1d3a      	adds	r2, r7, #4
 800deb4:	4b15      	ldr	r3, [pc, #84]	@ (800df0c <DIS_Init+0xac>)
 800deb6:	9305      	str	r3, [sp, #20]
 800deb8:	2301      	movs	r3, #1
 800deba:	9304      	str	r3, [sp, #16]
 800debc:	230a      	movs	r3, #10
 800debe:	9303      	str	r3, [sp, #12]
 800dec0:	2300      	movs	r3, #0
 800dec2:	9302      	str	r3, [sp, #8]
 800dec4:	2300      	movs	r3, #0
 800dec6:	9301      	str	r3, [sp, #4]
 800dec8:	2302      	movs	r3, #2
 800deca:	9300      	str	r3, [sp, #0]
 800decc:	2320      	movs	r3, #32
 800dece:	2101      	movs	r1, #1
 800ded0:	f7ff fa51 	bl	800d376 <aci_gatt_add_char>
 800ded4:	4603      	mov	r3, r0
 800ded6:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   CHAR_VALUE_LEN_VARIABLE, /* isVariable */
                                   &(DIS_Context.ManufacturerNameStringCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800ded8:	79fb      	ldrb	r3, [r7, #7]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d106      	bne.n	800deec <DIS_Init+0x8c>
  {
    BLE_DBG_DIS_MSG ("Manufacturer Name Characteristic Added Successfully  %04X \n", 
                 DIS_Context.ManufacturerNameStringCharHdle);
 800dede:	4b08      	ldr	r3, [pc, #32]	@ (800df00 <DIS_Init+0xa0>)
 800dee0:	885b      	ldrh	r3, [r3, #2]
    BLE_DBG_DIS_MSG ("Manufacturer Name Characteristic Added Successfully  %04X \n", 
 800dee2:	4619      	mov	r1, r3
 800dee4:	480a      	ldr	r0, [pc, #40]	@ (800df10 <DIS_Init+0xb0>)
 800dee6:	f003 f9fb 	bl	80112e0 <iprintf>
    BLE_DBG_DIS_MSG ("FAILED to add PNP ID Characteristic, Error: %02X !!\n", 
                hciCmdResult);
  }
#endif
      
  return;
 800deea:	e005      	b.n	800def8 <DIS_Init+0x98>
    BLE_DBG_DIS_MSG ("FAILED to add Manufacturer Name Characteristic, Error: %02X !!\n", 
 800deec:	79fb      	ldrb	r3, [r7, #7]
 800deee:	4619      	mov	r1, r3
 800def0:	4808      	ldr	r0, [pc, #32]	@ (800df14 <DIS_Init+0xb4>)
 800def2:	f003 f9f5 	bl	80112e0 <iprintf>
  return;
 800def6:	bf00      	nop
}
 800def8:	3708      	adds	r7, #8
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}
 800defe:	bf00      	nop
 800df00:	2000027c 	.word	0x2000027c
 800df04:	08014a80 	.word	0x08014a80
 800df08:	08014ac0 	.word	0x08014ac0
 800df0c:	2000027e 	.word	0x2000027e
 800df10:	08014b00 	.word	0x08014b00
 800df14:	08014b3c 	.word	0x08014b3c

0800df18 <DIS_UpdateChar>:
 * @brief  Characteristic update
 * @param  UUID: UUID of the characteristic
 * @retval None
 */
tBleStatus DIS_UpdateChar(uint16_t UUID, DIS_Data_t *pPData)
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b086      	sub	sp, #24
 800df1c:	af02      	add	r7, sp, #8
 800df1e:	4603      	mov	r3, r0
 800df20:	6039      	str	r1, [r7, #0]
 800df22:	80fb      	strh	r3, [r7, #6]
  tBleStatus return_value;

  switch(UUID)
 800df24:	88fb      	ldrh	r3, [r7, #6]
 800df26:	f642 2229 	movw	r2, #10793	@ 0x2a29
 800df2a:	4293      	cmp	r3, r2
 800df2c:	d10f      	bne.n	800df4e <DIS_UpdateChar+0x36>
  {
#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
    case MANUFACTURER_NAME_UUID:
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 800df2e:	4b0c      	ldr	r3, [pc, #48]	@ (800df60 <DIS_UpdateChar+0x48>)
 800df30:	8818      	ldrh	r0, [r3, #0]
 800df32:	4b0b      	ldr	r3, [pc, #44]	@ (800df60 <DIS_UpdateChar+0x48>)
 800df34:	8859      	ldrh	r1, [r3, #2]
 800df36:	683b      	ldr	r3, [r7, #0]
 800df38:	791a      	ldrb	r2, [r3, #4]
                                                DIS_Context.ManufacturerNameStringCharHdle,
                                                0,
                                                pPData->Length,
                                                (uint8_t *)pPData->pPayload);
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	681b      	ldr	r3, [r3, #0]
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 800df3e:	9300      	str	r3, [sp, #0]
 800df40:	4613      	mov	r3, r2
 800df42:	2200      	movs	r2, #0
 800df44:	f7ff fb1f 	bl	800d586 <aci_gatt_update_char_value>
 800df48:	4603      	mov	r3, r0
 800df4a:	73fb      	strb	r3, [r7, #15]
      break;
 800df4c:	e002      	b.n	800df54 <DIS_UpdateChar+0x3c>
                                                (uint8_t *)pPData->pPayload);
      break;
#endif

    default:
      return_value = BLE_STATUS_ERROR;
 800df4e:	2397      	movs	r3, #151	@ 0x97
 800df50:	73fb      	strb	r3, [r7, #15]
      break;
 800df52:	bf00      	nop
  }

  return return_value;
 800df54:	7bfb      	ldrb	r3, [r7, #15]
}/* end DIS_UpdateChar() */
 800df56:	4618      	mov	r0, r3
 800df58:	3710      	adds	r7, #16
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd80      	pop	{r7, pc}
 800df5e:	bf00      	nop
 800df60:	2000027c 	.word	0x2000027c

0800df64 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
 800df6c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	685b      	ldr	r3, [r3, #4]
 800df72:	4a08      	ldr	r2, [pc, #32]	@ (800df94 <hci_init+0x30>)
 800df74:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800df76:	4a08      	ldr	r2, [pc, #32]	@ (800df98 <hci_init+0x34>)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800df7c:	4806      	ldr	r0, [pc, #24]	@ (800df98 <hci_init+0x34>)
 800df7e:	f000 f979 	bl	800e274 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	4618      	mov	r0, r3
 800df88:	f000 f8da 	bl	800e140 <TlInit>

  return;
 800df8c:	bf00      	nop
}
 800df8e:	3708      	adds	r7, #8
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}
 800df94:	20001bfc 	.word	0x20001bfc
 800df98:	20001bd4 	.word	0x20001bd4

0800df9c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800dfa2:	4822      	ldr	r0, [pc, #136]	@ (800e02c <hci_user_evt_proc+0x90>)
 800dfa4:	f000 fe46 	bl	800ec34 <LST_is_empty>
 800dfa8:	4603      	mov	r3, r0
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d12b      	bne.n	800e006 <hci_user_evt_proc+0x6a>
 800dfae:	4b20      	ldr	r3, [pc, #128]	@ (800e030 <hci_user_evt_proc+0x94>)
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d027      	beq.n	800e006 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800dfb6:	f107 030c 	add.w	r3, r7, #12
 800dfba:	4619      	mov	r1, r3
 800dfbc:	481b      	ldr	r0, [pc, #108]	@ (800e02c <hci_user_evt_proc+0x90>)
 800dfbe:	f000 fec8 	bl	800ed52 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800dfc2:	4b1c      	ldr	r3, [pc, #112]	@ (800e034 <hci_user_evt_proc+0x98>)
 800dfc4:	69db      	ldr	r3, [r3, #28]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d00c      	beq.n	800dfe4 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800dfce:	2301      	movs	r3, #1
 800dfd0:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800dfd2:	4b18      	ldr	r3, [pc, #96]	@ (800e034 <hci_user_evt_proc+0x98>)
 800dfd4:	69db      	ldr	r3, [r3, #28]
 800dfd6:	1d3a      	adds	r2, r7, #4
 800dfd8:	4610      	mov	r0, r2
 800dfda:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800dfdc:	793a      	ldrb	r2, [r7, #4]
 800dfde:	4b14      	ldr	r3, [pc, #80]	@ (800e030 <hci_user_evt_proc+0x94>)
 800dfe0:	701a      	strb	r2, [r3, #0]
 800dfe2:	e002      	b.n	800dfea <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800dfe4:	4b12      	ldr	r3, [pc, #72]	@ (800e030 <hci_user_evt_proc+0x94>)
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800dfea:	4b11      	ldr	r3, [pc, #68]	@ (800e030 <hci_user_evt_proc+0x94>)
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d004      	beq.n	800dffc <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	4618      	mov	r0, r3
 800dff6:	f001 fd65 	bl	800fac4 <TL_MM_EvtDone>
 800dffa:	e004      	b.n	800e006 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	4619      	mov	r1, r3
 800e000:	480a      	ldr	r0, [pc, #40]	@ (800e02c <hci_user_evt_proc+0x90>)
 800e002:	f000 fe39 	bl	800ec78 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800e006:	4809      	ldr	r0, [pc, #36]	@ (800e02c <hci_user_evt_proc+0x90>)
 800e008:	f000 fe14 	bl	800ec34 <LST_is_empty>
 800e00c:	4603      	mov	r3, r0
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d107      	bne.n	800e022 <hci_user_evt_proc+0x86>
 800e012:	4b07      	ldr	r3, [pc, #28]	@ (800e030 <hci_user_evt_proc+0x94>)
 800e014:	781b      	ldrb	r3, [r3, #0]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d003      	beq.n	800e022 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800e01a:	4804      	ldr	r0, [pc, #16]	@ (800e02c <hci_user_evt_proc+0x90>)
 800e01c:	f7f6 f991 	bl	8004342 <hci_notify_asynch_evt>
  }


  return;
 800e020:	bf00      	nop
 800e022:	bf00      	nop
}
 800e024:	3710      	adds	r7, #16
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}
 800e02a:	bf00      	nop
 800e02c:	20000284 	.word	0x20000284
 800e030:	20000290 	.word	0x20000290
 800e034:	20001bd4 	.word	0x20001bd4

0800e038 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b088      	sub	sp, #32
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	460b      	mov	r3, r1
 800e042:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800e044:	2000      	movs	r0, #0
 800e046:	f000 f8d1 	bl	800e1ec <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800e04a:	2300      	movs	r3, #0
 800e04c:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	885b      	ldrh	r3, [r3, #2]
 800e052:	b21b      	sxth	r3, r3
 800e054:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e058:	b21a      	sxth	r2, r3
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	881b      	ldrh	r3, [r3, #0]
 800e05e:	b21b      	sxth	r3, r3
 800e060:	029b      	lsls	r3, r3, #10
 800e062:	b21b      	sxth	r3, r3
 800e064:	4313      	orrs	r3, r2
 800e066:	b21b      	sxth	r3, r3
 800e068:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800e06a:	4b33      	ldr	r3, [pc, #204]	@ (800e138 <hci_send_req+0x100>)
 800e06c:	2201      	movs	r2, #1
 800e06e:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	68db      	ldr	r3, [r3, #12]
 800e074:	b2d9      	uxtb	r1, r3
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	689a      	ldr	r2, [r3, #8]
 800e07a:	8bbb      	ldrh	r3, [r7, #28]
 800e07c:	4618      	mov	r0, r3
 800e07e:	f000 f88f 	bl	800e1a0 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800e082:	e04e      	b.n	800e122 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800e084:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800e088:	f7f6 f972 	bl	8004370 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800e08c:	e043      	b.n	800e116 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800e08e:	f107 030c 	add.w	r3, r7, #12
 800e092:	4619      	mov	r1, r3
 800e094:	4829      	ldr	r0, [pc, #164]	@ (800e13c <hci_send_req+0x104>)
 800e096:	f000 fe5c 	bl	800ed52 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	7a5b      	ldrb	r3, [r3, #9]
 800e09e:	2b0f      	cmp	r3, #15
 800e0a0:	d114      	bne.n	800e0cc <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	330b      	adds	r3, #11
 800e0a6:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800e0a8:	693b      	ldr	r3, [r7, #16]
 800e0aa:	885b      	ldrh	r3, [r3, #2]
 800e0ac:	b29b      	uxth	r3, r3
 800e0ae:	8bba      	ldrh	r2, [r7, #28]
 800e0b0:	429a      	cmp	r2, r3
 800e0b2:	d104      	bne.n	800e0be <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	691b      	ldr	r3, [r3, #16]
 800e0b8:	693a      	ldr	r2, [r7, #16]
 800e0ba:	7812      	ldrb	r2, [r2, #0]
 800e0bc:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800e0be:	693b      	ldr	r3, [r7, #16]
 800e0c0:	785b      	ldrb	r3, [r3, #1]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d027      	beq.n	800e116 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	77fb      	strb	r3, [r7, #31]
 800e0ca:	e024      	b.n	800e116 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	330b      	adds	r3, #11
 800e0d0:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800e0d2:	69bb      	ldr	r3, [r7, #24]
 800e0d4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e0d8:	b29b      	uxth	r3, r3
 800e0da:	8bba      	ldrh	r2, [r7, #28]
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	d114      	bne.n	800e10a <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	7a9b      	ldrb	r3, [r3, #10]
 800e0e4:	3b03      	subs	r3, #3
 800e0e6:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	695a      	ldr	r2, [r3, #20]
 800e0ec:	7dfb      	ldrb	r3, [r7, #23]
 800e0ee:	429a      	cmp	r2, r3
 800e0f0:	bfa8      	it	ge
 800e0f2:	461a      	movge	r2, r3
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	6918      	ldr	r0, [r3, #16]
 800e0fc:	69bb      	ldr	r3, [r7, #24]
 800e0fe:	1cd9      	adds	r1, r3, #3
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	695b      	ldr	r3, [r3, #20]
 800e104:	461a      	mov	r2, r3
 800e106:	f003 fadc 	bl	80116c2 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800e10a:	69bb      	ldr	r3, [r7, #24]
 800e10c:	781b      	ldrb	r3, [r3, #0]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d001      	beq.n	800e116 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800e112:	2301      	movs	r3, #1
 800e114:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800e116:	4809      	ldr	r0, [pc, #36]	@ (800e13c <hci_send_req+0x104>)
 800e118:	f000 fd8c 	bl	800ec34 <LST_is_empty>
 800e11c:	4603      	mov	r3, r0
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d0b5      	beq.n	800e08e <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800e122:	7ffb      	ldrb	r3, [r7, #31]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d0ad      	beq.n	800e084 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800e128:	2001      	movs	r0, #1
 800e12a:	f000 f85f 	bl	800e1ec <NotifyCmdStatus>

  return 0;
 800e12e:	2300      	movs	r3, #0
}
 800e130:	4618      	mov	r0, r3
 800e132:	3720      	adds	r7, #32
 800e134:	46bd      	mov	sp, r7
 800e136:	bd80      	pop	{r7, pc}
 800e138:	20001c00 	.word	0x20001c00
 800e13c:	20001bf4 	.word	0x20001bf4

0800e140 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b086      	sub	sp, #24
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800e148:	480f      	ldr	r0, [pc, #60]	@ (800e188 <TlInit+0x48>)
 800e14a:	f000 fd63 	bl	800ec14 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800e14e:	4a0f      	ldr	r2, [pc, #60]	@ (800e18c <TlInit+0x4c>)
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800e154:	480e      	ldr	r0, [pc, #56]	@ (800e190 <TlInit+0x50>)
 800e156:	f000 fd5d 	bl	800ec14 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800e15a:	4b0e      	ldr	r3, [pc, #56]	@ (800e194 <TlInit+0x54>)
 800e15c:	2201      	movs	r2, #1
 800e15e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800e160:	4b0d      	ldr	r3, [pc, #52]	@ (800e198 <TlInit+0x58>)
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d00a      	beq.n	800e17e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800e16c:	4b0b      	ldr	r3, [pc, #44]	@ (800e19c <TlInit+0x5c>)
 800e16e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800e170:	4b09      	ldr	r3, [pc, #36]	@ (800e198 <TlInit+0x58>)
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f107 0208 	add.w	r2, r7, #8
 800e178:	4610      	mov	r0, r2
 800e17a:	4798      	blx	r3
  }

  return;
 800e17c:	bf00      	nop
 800e17e:	bf00      	nop
}
 800e180:	3718      	adds	r7, #24
 800e182:	46bd      	mov	sp, r7
 800e184:	bd80      	pop	{r7, pc}
 800e186:	bf00      	nop
 800e188:	20001bf4 	.word	0x20001bf4
 800e18c:	2000028c 	.word	0x2000028c
 800e190:	20000284 	.word	0x20000284
 800e194:	20000290 	.word	0x20000290
 800e198:	20001bd4 	.word	0x20001bd4
 800e19c:	0800e22d 	.word	0x0800e22d

0800e1a0 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b082      	sub	sp, #8
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	4603      	mov	r3, r0
 800e1a8:	603a      	str	r2, [r7, #0]
 800e1aa:	80fb      	strh	r3, [r7, #6]
 800e1ac:	460b      	mov	r3, r1
 800e1ae:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800e1b0:	4b0c      	ldr	r3, [pc, #48]	@ (800e1e4 <SendCmd+0x44>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	88fa      	ldrh	r2, [r7, #6]
 800e1b6:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800e1ba:	4b0a      	ldr	r3, [pc, #40]	@ (800e1e4 <SendCmd+0x44>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	797a      	ldrb	r2, [r7, #5]
 800e1c0:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800e1c2:	4b08      	ldr	r3, [pc, #32]	@ (800e1e4 <SendCmd+0x44>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	330c      	adds	r3, #12
 800e1c8:	797a      	ldrb	r2, [r7, #5]
 800e1ca:	6839      	ldr	r1, [r7, #0]
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f003 fa78 	bl	80116c2 <memcpy>

  hciContext.io.Send(0,0);
 800e1d2:	4b05      	ldr	r3, [pc, #20]	@ (800e1e8 <SendCmd+0x48>)
 800e1d4:	691b      	ldr	r3, [r3, #16]
 800e1d6:	2100      	movs	r1, #0
 800e1d8:	2000      	movs	r0, #0
 800e1da:	4798      	blx	r3

  return;
 800e1dc:	bf00      	nop
}
 800e1de:	3708      	adds	r7, #8
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	bd80      	pop	{r7, pc}
 800e1e4:	2000028c 	.word	0x2000028c
 800e1e8:	20001bd4 	.word	0x20001bd4

0800e1ec <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b082      	sub	sp, #8
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800e1f6:	79fb      	ldrb	r3, [r7, #7]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d108      	bne.n	800e20e <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800e1fc:	4b0a      	ldr	r3, [pc, #40]	@ (800e228 <NotifyCmdStatus+0x3c>)
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00d      	beq.n	800e220 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800e204:	4b08      	ldr	r3, [pc, #32]	@ (800e228 <NotifyCmdStatus+0x3c>)
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	2000      	movs	r0, #0
 800e20a:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800e20c:	e008      	b.n	800e220 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800e20e:	4b06      	ldr	r3, [pc, #24]	@ (800e228 <NotifyCmdStatus+0x3c>)
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d004      	beq.n	800e220 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800e216:	4b04      	ldr	r3, [pc, #16]	@ (800e228 <NotifyCmdStatus+0x3c>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	2001      	movs	r0, #1
 800e21c:	4798      	blx	r3
  return;
 800e21e:	bf00      	nop
 800e220:	bf00      	nop
}
 800e222:	3708      	adds	r7, #8
 800e224:	46bd      	mov	sp, r7
 800e226:	bd80      	pop	{r7, pc}
 800e228:	20001bfc 	.word	0x20001bfc

0800e22c <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b082      	sub	sp, #8
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	7a5b      	ldrb	r3, [r3, #9]
 800e238:	2b0f      	cmp	r3, #15
 800e23a:	d003      	beq.n	800e244 <TlEvtReceived+0x18>
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	7a5b      	ldrb	r3, [r3, #9]
 800e240:	2b0e      	cmp	r3, #14
 800e242:	d107      	bne.n	800e254 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800e244:	6879      	ldr	r1, [r7, #4]
 800e246:	4809      	ldr	r0, [pc, #36]	@ (800e26c <TlEvtReceived+0x40>)
 800e248:	f000 fd3c 	bl	800ecc4 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800e24c:	2000      	movs	r0, #0
 800e24e:	f7f6 f884 	bl	800435a <hci_cmd_resp_release>
 800e252:	e006      	b.n	800e262 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800e254:	6879      	ldr	r1, [r7, #4]
 800e256:	4806      	ldr	r0, [pc, #24]	@ (800e270 <TlEvtReceived+0x44>)
 800e258:	f000 fd34 	bl	800ecc4 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800e25c:	4804      	ldr	r0, [pc, #16]	@ (800e270 <TlEvtReceived+0x44>)
 800e25e:	f7f6 f870 	bl	8004342 <hci_notify_asynch_evt>
  }

  return;
 800e262:	bf00      	nop
}
 800e264:	3708      	adds	r7, #8
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	20001bf4 	.word	0x20001bf4
 800e270:	20000284 	.word	0x20000284

0800e274 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800e274:	b480      	push	{r7}
 800e276:	b083      	sub	sp, #12
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	4a05      	ldr	r2, [pc, #20]	@ (800e294 <hci_register_io_bus+0x20>)
 800e280:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	4a04      	ldr	r2, [pc, #16]	@ (800e298 <hci_register_io_bus+0x24>)
 800e286:	611a      	str	r2, [r3, #16]

  return;
 800e288:	bf00      	nop
}
 800e28a:	370c      	adds	r7, #12
 800e28c:	46bd      	mov	sp, r7
 800e28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e292:	4770      	bx	lr
 800e294:	0800f835 	.word	0x0800f835
 800e298:	0800f89d 	.word	0x0800f89d

0800e29c <HeartRate_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b08e      	sub	sp, #56	@ 0x38
 800e2a0:	af02      	add	r7, sp, #8
 800e2a2:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  HRS_App_Notification_evt_t Notification;
  
  return_value = SVCCTL_EvtNotAck;
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	3301      	adds	r3, #1
 800e2ae:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch(event_pckt->evt)
 800e2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2b2:	781b      	ldrb	r3, [r3, #0]
 800e2b4:	2bff      	cmp	r3, #255	@ 0xff
 800e2b6:	d17d      	bne.n	800e3b4 <HeartRate_Event_Handler+0x118>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800e2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ba:	3302      	adds	r3, #2
 800e2bc:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blecore_evt->ecode)
 800e2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2c0:	881b      	ldrh	r3, [r3, #0]
 800e2c2:	b29b      	uxth	r3, r3
 800e2c4:	f640 4201 	movw	r2, #3073	@ 0xc01
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	d042      	beq.n	800e352 <HeartRate_Event_Handler+0xb6>
 800e2cc:	f640 4213 	movw	r2, #3091	@ 0xc13
 800e2d0:	4293      	cmp	r3, r2
 800e2d2:	d169      	bne.n	800e3a8 <HeartRate_Event_Handler+0x10c>
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
        case ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE:
        {
          aci_gatt_write_permit_req_event_rp0 * write_perm_req;

          BLE_DBG_HRS_MSG("ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE\n");
 800e2d4:	483b      	ldr	r0, [pc, #236]	@ (800e3c4 <HeartRate_Event_Handler+0x128>)
 800e2d6:	f003 f873 	bl	80113c0 <puts>
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
 800e2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2dc:	3302      	adds	r3, #2
 800e2de:	623b      	str	r3, [r7, #32]

          if(write_perm_req->Attribute_Handle == (HRS_Context.ControlPointCharHdle + 1))
 800e2e0:	6a3b      	ldr	r3, [r7, #32]
 800e2e2:	885b      	ldrh	r3, [r3, #2]
 800e2e4:	b29b      	uxth	r3, r3
 800e2e6:	461a      	mov	r2, r3
 800e2e8:	4b37      	ldr	r3, [pc, #220]	@ (800e3c8 <HeartRate_Event_Handler+0x12c>)
 800e2ea:	88db      	ldrh	r3, [r3, #6]
 800e2ec:	3301      	adds	r3, #1
 800e2ee:	429a      	cmp	r2, r3
 800e2f0:	d15c      	bne.n	800e3ac <HeartRate_Event_Handler+0x110>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800e2f2:	2301      	movs	r3, #1
 800e2f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            if (write_perm_req->Data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
 800e2f8:	6a3b      	ldr	r3, [r7, #32]
 800e2fa:	795b      	ldrb	r3, [r3, #5]
 800e2fc:	2b01      	cmp	r3, #1
 800e2fe:	d117      	bne.n	800e330 <HeartRate_Event_Handler+0x94>
            {
              /* received a correct value for HRM control point char */
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800e300:	6a3b      	ldr	r3, [r7, #32]
 800e302:	881b      	ldrh	r3, [r3, #0]
 800e304:	b298      	uxth	r0, r3
 800e306:	6a3b      	ldr	r3, [r7, #32]
 800e308:	885b      	ldrh	r3, [r3, #2]
 800e30a:	b299      	uxth	r1, r3
 800e30c:	6a3b      	ldr	r3, [r7, #32]
 800e30e:	791b      	ldrb	r3, [r3, #4]
                                      write_perm_req->Attribute_Handle,
                                      0x00, /* write_status = 0 (no error))*/
                                      (uint8_t)HRS_CNTL_POINT_VALUE_IS_SUPPORTED, /* err_code */
                                      write_perm_req->Data_Length,
                                      (uint8_t *)&write_perm_req->Data[0]);
 800e310:	6a3a      	ldr	r2, [r7, #32]
 800e312:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800e314:	9201      	str	r2, [sp, #4]
 800e316:	9300      	str	r3, [sp, #0]
 800e318:	2300      	movs	r3, #0
 800e31a:	2200      	movs	r2, #0
 800e31c:	f7ff fa31 	bl	800d782 <aci_gatt_permit_write>

              /**
               * Notify the application to Reset The Energy Expended Value
               */
              Notification.HRS_Evt_Opcode = HRS_RESET_ENERGY_EXPENDED_EVT;
 800e320:	2300      	movs	r3, #0
 800e322:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 800e324:	f107 030c 	add.w	r3, r7, #12
 800e328:	4618      	mov	r0, r3
 800e32a:	f7f6 f877 	bl	800441c <HRS_Notification>
                                      write_perm_req->Data_Length,
                                      (uint8_t *)&write_perm_req->Data[0]);
            }
          }
        }
        break;
 800e32e:	e03d      	b.n	800e3ac <HeartRate_Event_Handler+0x110>
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800e330:	6a3b      	ldr	r3, [r7, #32]
 800e332:	881b      	ldrh	r3, [r3, #0]
 800e334:	b298      	uxth	r0, r3
 800e336:	6a3b      	ldr	r3, [r7, #32]
 800e338:	885b      	ldrh	r3, [r3, #2]
 800e33a:	b299      	uxth	r1, r3
 800e33c:	6a3b      	ldr	r3, [r7, #32]
 800e33e:	791b      	ldrb	r3, [r3, #4]
                                      (uint8_t *)&write_perm_req->Data[0]);
 800e340:	6a3a      	ldr	r2, [r7, #32]
 800e342:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 800e344:	9201      	str	r2, [sp, #4]
 800e346:	9300      	str	r3, [sp, #0]
 800e348:	2380      	movs	r3, #128	@ 0x80
 800e34a:	2201      	movs	r2, #1
 800e34c:	f7ff fa19 	bl	800d782 <aci_gatt_permit_write>
        break;
 800e350:	e02c      	b.n	800e3ac <HeartRate_Event_Handler+0x110>
#endif

        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
        {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800e352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e354:	3302      	adds	r3, #2
 800e356:	61fb      	str	r3, [r7, #28]
          if(attribute_modified->Attr_Handle == (HRS_Context.HeartRatemeasurementCharHdle + 2))
 800e358:	69fb      	ldr	r3, [r7, #28]
 800e35a:	885b      	ldrh	r3, [r3, #2]
 800e35c:	b29b      	uxth	r3, r3
 800e35e:	461a      	mov	r2, r3
 800e360:	4b19      	ldr	r3, [pc, #100]	@ (800e3c8 <HeartRate_Event_Handler+0x12c>)
 800e362:	885b      	ldrh	r3, [r3, #2]
 800e364:	3302      	adds	r3, #2
 800e366:	429a      	cmp	r2, r3
 800e368:	d122      	bne.n	800e3b0 <HeartRate_Event_Handler+0x114>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800e36a:	2301      	movs	r3, #1
 800e36c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            /**
             * Notify the application to start measurement
             */
            if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800e370:	69fb      	ldr	r3, [r7, #28]
 800e372:	7a1b      	ldrb	r3, [r3, #8]
 800e374:	f003 0301 	and.w	r3, r3, #1
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d00a      	beq.n	800e392 <HeartRate_Event_Handler+0xf6>
            {
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_ENABLED\n");
 800e37c:	4813      	ldr	r0, [pc, #76]	@ (800e3cc <HeartRate_Event_Handler+0x130>)
 800e37e:	f003 f81f 	bl	80113c0 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_ENABLED;
 800e382:	2301      	movs	r3, #1
 800e384:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 800e386:	f107 030c 	add.w	r3, r7, #12
 800e38a:	4618      	mov	r0, r3
 800e38c:	f7f6 f846 	bl	800441c <HRS_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              HRS_Notification(&Notification);
            }
#endif         
        }
        break;
 800e390:	e00e      	b.n	800e3b0 <HeartRate_Event_Handler+0x114>
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_DISABLED\n");
 800e392:	480f      	ldr	r0, [pc, #60]	@ (800e3d0 <HeartRate_Event_Handler+0x134>)
 800e394:	f003 f814 	bl	80113c0 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_DISABLED;
 800e398:	2302      	movs	r3, #2
 800e39a:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 800e39c:	f107 030c 	add.w	r3, r7, #12
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f7f6 f83b 	bl	800441c <HRS_Notification>
        break;
 800e3a6:	e003      	b.n	800e3b0 <HeartRate_Event_Handler+0x114>

        default:
          break;
 800e3a8:	bf00      	nop
 800e3aa:	e004      	b.n	800e3b6 <HeartRate_Event_Handler+0x11a>
        break;
 800e3ac:	bf00      	nop
 800e3ae:	e002      	b.n	800e3b6 <HeartRate_Event_Handler+0x11a>
        break;
 800e3b0:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800e3b2:	e000      	b.n	800e3b6 <HeartRate_Event_Handler+0x11a>

    default:
      break;
 800e3b4:	bf00      	nop
  }

  return(return_value);
 800e3b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end HeartRate_Event_Handler */
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	3730      	adds	r7, #48	@ 0x30
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	bd80      	pop	{r7, pc}
 800e3c2:	bf00      	nop
 800e3c4:	08014b7c 	.word	0x08014b7c
 800e3c8:	20000294 	.word	0x20000294
 800e3cc:	08014ba4 	.word	0x08014ba4
 800e3d0:	08014be4 	.word	0x08014be4

0800e3d4 <Update_Char_BodySensorLocation>:
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * @param  pBodySensorLocationValue: The address of the new value to be written
 * @retval None
 */
static tBleStatus Update_Char_BodySensorLocation(HRS_BodySensorLocation_t *pBodySensorLocationValue)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b086      	sub	sp, #24
 800e3d8:	af02      	add	r7, sp, #8
 800e3da:	6078      	str	r0, [r7, #4]
  tBleStatus return_value = BLE_STATUS_SUCCESS;
 800e3dc:	2300      	movs	r3, #0
 800e3de:	73fb      	strb	r3, [r7, #15]

  return_value = aci_gatt_update_char_value(HRS_Context.HeartRateSvcHdle,
 800e3e0:	4b08      	ldr	r3, [pc, #32]	@ (800e404 <Update_Char_BodySensorLocation+0x30>)
 800e3e2:	8818      	ldrh	r0, [r3, #0]
 800e3e4:	4b07      	ldr	r3, [pc, #28]	@ (800e404 <Update_Char_BodySensorLocation+0x30>)
 800e3e6:	8899      	ldrh	r1, [r3, #4]
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	9300      	str	r3, [sp, #0]
 800e3ec:	2301      	movs	r3, #1
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	f7ff f8c9 	bl	800d586 <aci_gatt_update_char_value>
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	73fb      	strb	r3, [r7, #15]
                                            HRS_Context.BodySensorLocationCharHdle,
                                            0, /* charValOffset */
                                            1, /* charValueLen */
                                            (uint8_t *) pBodySensorLocationValue);
  return return_value;
 800e3f8:	7bfb      	ldrb	r3, [r7, #15]
}/* end Update_Char_BodySensorLocation() */
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	3710      	adds	r7, #16
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}
 800e402:	bf00      	nop
 800e404:	20000294 	.word	0x20000294

0800e408 <Update_Char_Measurement>:
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * @param  pBodySensorLocationValue: The address of the new value to be written
 * @retval None
 */
static tBleStatus Update_Char_Measurement (HRS_MeasVal_t *pMeasurement )
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b088      	sub	sp, #32
 800e40c:	af02      	add	r7, sp, #8
 800e40e:	6078      	str	r0, [r7, #4]
  tBleStatus return_value=BLE_STATUS_SUCCESS;
 800e410:	2300      	movs	r3, #0
 800e412:	753b      	strb	r3, [r7, #20]
  uint8_t hrm_char_length;

  /**
   * Flags update
   */
  ahrm_value[0] = (uint8_t)pMeasurement->Flags;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	7a5b      	ldrb	r3, [r3, #9]
 800e418:	733b      	strb	r3, [r7, #12]
  hrm_char_length = 1;
 800e41a:	2301      	movs	r3, #1
 800e41c:	75fb      	strb	r3, [r7, #23]

  /**
   *  Heart Rate Measurement Value
   */
  if ( (pMeasurement->Flags) &  HRS_HRM_VALUE_FORMAT_UINT16 )
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	7a5b      	ldrb	r3, [r3, #9]
 800e422:	f003 0301 	and.w	r3, r3, #1
 800e426:	2b00      	cmp	r3, #0
 800e428:	d018      	beq.n	800e45c <Update_Char_Measurement+0x54>
  {
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->MeasurementValue & 0xFF);
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	881a      	ldrh	r2, [r3, #0]
 800e42e:	7dfb      	ldrb	r3, [r7, #23]
 800e430:	b2d2      	uxtb	r2, r2
 800e432:	3318      	adds	r3, #24
 800e434:	443b      	add	r3, r7
 800e436:	f803 2c0c 	strb.w	r2, [r3, #-12]
    hrm_char_length++;
 800e43a:	7dfb      	ldrb	r3, [r7, #23]
 800e43c:	3301      	adds	r3, #1
 800e43e:	75fb      	strb	r3, [r7, #23]
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->MeasurementValue >> 8);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	881b      	ldrh	r3, [r3, #0]
 800e444:	0a1b      	lsrs	r3, r3, #8
 800e446:	b29a      	uxth	r2, r3
 800e448:	7dfb      	ldrb	r3, [r7, #23]
 800e44a:	b2d2      	uxtb	r2, r2
 800e44c:	3318      	adds	r3, #24
 800e44e:	443b      	add	r3, r7
 800e450:	f803 2c0c 	strb.w	r2, [r3, #-12]
    hrm_char_length++;
 800e454:	7dfb      	ldrb	r3, [r7, #23]
 800e456:	3301      	adds	r3, #1
 800e458:	75fb      	strb	r3, [r7, #23]
 800e45a:	e00a      	b.n	800e472 <Update_Char_Measurement+0x6a>
  }
  else
  {
    ahrm_value[hrm_char_length] = (uint8_t)pMeasurement->MeasurementValue;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	881a      	ldrh	r2, [r3, #0]
 800e460:	7dfb      	ldrb	r3, [r7, #23]
 800e462:	b2d2      	uxtb	r2, r2
 800e464:	3318      	adds	r3, #24
 800e466:	443b      	add	r3, r7
 800e468:	f803 2c0c 	strb.w	r2, [r3, #-12]
    hrm_char_length++;
 800e46c:	7dfb      	ldrb	r3, [r7, #23]
 800e46e:	3301      	adds	r3, #1
 800e470:	75fb      	strb	r3, [r7, #23]

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  /**
   *  Energy Expended
   */
  if ((pMeasurement->Flags) &  HRS_HRM_ENERGY_EXPENDED_PRESENT)
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	7a5b      	ldrb	r3, [r3, #9]
 800e476:	f003 0308 	and.w	r3, r3, #8
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d017      	beq.n	800e4ae <Update_Char_Measurement+0xa6>
  {
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended & 0xFF);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	885a      	ldrh	r2, [r3, #2]
 800e482:	7dfb      	ldrb	r3, [r7, #23]
 800e484:	b2d2      	uxtb	r2, r2
 800e486:	3318      	adds	r3, #24
 800e488:	443b      	add	r3, r7
 800e48a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    hrm_char_length++;
 800e48e:	7dfb      	ldrb	r3, [r7, #23]
 800e490:	3301      	adds	r3, #1
 800e492:	75fb      	strb	r3, [r7, #23]
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended >> 8);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	885b      	ldrh	r3, [r3, #2]
 800e498:	0a1b      	lsrs	r3, r3, #8
 800e49a:	b29a      	uxth	r2, r3
 800e49c:	7dfb      	ldrb	r3, [r7, #23]
 800e49e:	b2d2      	uxtb	r2, r2
 800e4a0:	3318      	adds	r3, #24
 800e4a2:	443b      	add	r3, r7
 800e4a4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    hrm_char_length++;
 800e4a8:	7dfb      	ldrb	r3, [r7, #23]
 800e4aa:	3301      	adds	r3, #1
 800e4ac:	75fb      	strb	r3, [r7, #23]

#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0)
  /**
   *  RR Interval Values
   */
  if ((pMeasurement->Flags) &  HRS_HRM_RR_INTERVAL_PRESENT)
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	7a5b      	ldrb	r3, [r3, #9]
 800e4b2:	f003 0310 	and.w	r3, r3, #16
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d048      	beq.n	800e54c <Update_Char_Measurement+0x144>
  {
    uint8_t index;
    uint8_t rr_interval_number;

    if((pMeasurement->Flags) &  HRS_HRM_VALUE_FORMAT_UINT16)
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	7a5b      	ldrb	r3, [r3, #9]
 800e4be:	f003 0301 	and.w	r3, r3, #1
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00d      	beq.n	800e4e2 <Update_Char_Measurement+0xda>
    {
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
      if ((pMeasurement->Flags) &  HRS_HRM_ENERGY_EXPENDED_PRESENT)
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	7a5b      	ldrb	r3, [r3, #9]
 800e4ca:	f003 0308 	and.w	r3, r3, #8
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d003      	beq.n	800e4da <Update_Char_Measurement+0xd2>
          rr_interval_number = (HRS_MAX_NBR_RR_INTERVAL_VALUES-2);
        }
        else
#endif
        {
          rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	7a1b      	ldrb	r3, [r3, #8]
 800e4d6:	757b      	strb	r3, [r7, #21]
 800e4d8:	e010      	b.n	800e4fc <Update_Char_Measurement+0xf4>
          rr_interval_number = (HRS_MAX_NBR_RR_INTERVAL_VALUES-1);
        }
        else
#endif
        {
          rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	7a1b      	ldrb	r3, [r3, #8]
 800e4de:	757b      	strb	r3, [r7, #21]
 800e4e0:	e00c      	b.n	800e4fc <Update_Char_Measurement+0xf4>
#endif
    }
    else
    {
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
      if ((pMeasurement->Flags) &  HRS_HRM_ENERGY_EXPENDED_PRESENT)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	7a5b      	ldrb	r3, [r3, #9]
 800e4e6:	f003 0308 	and.w	r3, r3, #8
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d003      	beq.n	800e4f6 <Update_Char_Measurement+0xee>
          rr_interval_number = (HRS_MAX_NBR_RR_INTERVAL_VALUES-1);
        }
        else
#endif
        {
          rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	7a1b      	ldrb	r3, [r3, #8]
 800e4f2:	757b      	strb	r3, [r7, #21]
 800e4f4:	e002      	b.n	800e4fc <Update_Char_Measurement+0xf4>
        }
      }
      else
      {
        rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	7a1b      	ldrb	r3, [r3, #8]
 800e4fa:	757b      	strb	r3, [r7, #21]
#else /**< (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) */
      rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues;
#endif
    }

    for ( index = 0 ; index < rr_interval_number ; index++ )
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	75bb      	strb	r3, [r7, #22]
 800e500:	e020      	b.n	800e544 <Update_Char_Measurement+0x13c>
    {
      ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] & 0xFF);
 800e502:	7dbb      	ldrb	r3, [r7, #22]
 800e504:	687a      	ldr	r2, [r7, #4]
 800e506:	005b      	lsls	r3, r3, #1
 800e508:	4413      	add	r3, r2
 800e50a:	889a      	ldrh	r2, [r3, #4]
 800e50c:	7dfb      	ldrb	r3, [r7, #23]
 800e50e:	b2d2      	uxtb	r2, r2
 800e510:	3318      	adds	r3, #24
 800e512:	443b      	add	r3, r7
 800e514:	f803 2c0c 	strb.w	r2, [r3, #-12]
      hrm_char_length++;
 800e518:	7dfb      	ldrb	r3, [r7, #23]
 800e51a:	3301      	adds	r3, #1
 800e51c:	75fb      	strb	r3, [r7, #23]
      ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] >> 8);
 800e51e:	7dbb      	ldrb	r3, [r7, #22]
 800e520:	687a      	ldr	r2, [r7, #4]
 800e522:	005b      	lsls	r3, r3, #1
 800e524:	4413      	add	r3, r2
 800e526:	889b      	ldrh	r3, [r3, #4]
 800e528:	0a1b      	lsrs	r3, r3, #8
 800e52a:	b29a      	uxth	r2, r3
 800e52c:	7dfb      	ldrb	r3, [r7, #23]
 800e52e:	b2d2      	uxtb	r2, r2
 800e530:	3318      	adds	r3, #24
 800e532:	443b      	add	r3, r7
 800e534:	f803 2c0c 	strb.w	r2, [r3, #-12]
      hrm_char_length++;
 800e538:	7dfb      	ldrb	r3, [r7, #23]
 800e53a:	3301      	adds	r3, #1
 800e53c:	75fb      	strb	r3, [r7, #23]
    for ( index = 0 ; index < rr_interval_number ; index++ )
 800e53e:	7dbb      	ldrb	r3, [r7, #22]
 800e540:	3301      	adds	r3, #1
 800e542:	75bb      	strb	r3, [r7, #22]
 800e544:	7dba      	ldrb	r2, [r7, #22]
 800e546:	7d7b      	ldrb	r3, [r7, #21]
 800e548:	429a      	cmp	r2, r3
 800e54a:	d3da      	bcc.n	800e502 <Update_Char_Measurement+0xfa>
    }
  }

#endif  /**< (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0) */

  return_value = aci_gatt_update_char_value(HRS_Context.HeartRateSvcHdle,
 800e54c:	4b09      	ldr	r3, [pc, #36]	@ (800e574 <Update_Char_Measurement+0x16c>)
 800e54e:	8818      	ldrh	r0, [r3, #0]
 800e550:	4b08      	ldr	r3, [pc, #32]	@ (800e574 <Update_Char_Measurement+0x16c>)
 800e552:	8859      	ldrh	r1, [r3, #2]
 800e554:	7dfa      	ldrb	r2, [r7, #23]
 800e556:	f107 030c 	add.w	r3, r7, #12
 800e55a:	9300      	str	r3, [sp, #0]
 800e55c:	4613      	mov	r3, r2
 800e55e:	2200      	movs	r2, #0
 800e560:	f7ff f811 	bl	800d586 <aci_gatt_update_char_value>
 800e564:	4603      	mov	r3, r0
 800e566:	753b      	strb	r3, [r7, #20]
                                            HRS_Context.HeartRatemeasurementCharHdle,
                                            0, /* charValOffset */
                                            hrm_char_length, /* charValueLen */
                                            (uint8_t *) &ahrm_value[0]);

  return return_value;
 800e568:	7d3b      	ldrb	r3, [r7, #20]
}/* end Update_Char_Measurement() */
 800e56a:	4618      	mov	r0, r3
 800e56c:	3718      	adds	r7, #24
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}
 800e572:	bf00      	nop
 800e574:	20000294 	.word	0x20000294

0800e578 <HRS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void HRS_Init(void)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b088      	sub	sp, #32
 800e57c:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult = BLE_STATUS_SUCCESS;
 800e57e:	2300      	movs	r3, #0
 800e580:	71fb      	strb	r3, [r7, #7]

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(HeartRate_Event_Handler);
 800e582:	484c      	ldr	r0, [pc, #304]	@ (800e6b4 <HRS_Init+0x13c>)
 800e584:	f001 f8a8 	bl	800f6d8 <SVCCTL_RegisterSvcHandler>
   *                                2 for hear rate measurement characteristic +
   *                                1 for client char configuration descriptor +
   *                                2 for body sensor location characteristic +
   *                                2 for control point characteristic
   */
  uuid = HEART_RATE_SERVICE_UUID;
 800e588:	f641 030d 	movw	r3, #6157	@ 0x180d
 800e58c:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 800e58e:	1d39      	adds	r1, r7, #4
 800e590:	4b49      	ldr	r3, [pc, #292]	@ (800e6b8 <HRS_Init+0x140>)
 800e592:	9300      	str	r3, [sp, #0]
 800e594:	2308      	movs	r3, #8
 800e596:	2201      	movs	r2, #1
 800e598:	2001      	movs	r0, #1
 800e59a:	f7fe fe16 	bl	800d1ca <aci_gatt_add_service>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	71fb      	strb	r3, [r7, #7]
                                   2+
#endif
                                   4,
                                   &(HRS_Context.HeartRateSvcHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800e5a2:	79fb      	ldrb	r3, [r7, #7]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d106      	bne.n	800e5b6 <HRS_Init+0x3e>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Service (HRS) is added Successfully %04X\n",
                        HRS_Context.HeartRateSvcHdle);
 800e5a8:	4b43      	ldr	r3, [pc, #268]	@ (800e6b8 <HRS_Init+0x140>)
 800e5aa:	881b      	ldrh	r3, [r3, #0]
    BLE_DBG_HRS_MSG ("Heart Rate Service (HRS) is added Successfully %04X\n",
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	4843      	ldr	r0, [pc, #268]	@ (800e6bc <HRS_Init+0x144>)
 800e5b0:	f002 fe96 	bl	80112e0 <iprintf>
 800e5b4:	e004      	b.n	800e5c0 <HRS_Init+0x48>
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Service (HRS), Error: %02X !!\n",
 800e5b6:	79fb      	ldrb	r3, [r7, #7]
 800e5b8:	4619      	mov	r1, r3
 800e5ba:	4841      	ldr	r0, [pc, #260]	@ (800e6c0 <HRS_Init+0x148>)
 800e5bc:	f002 fe90 	bl	80112e0 <iprintf>
  }

  /**
   *  Add Heart Rate Measurement Characteristic
   */
  uuid = HEART_RATE_MEASURMENT_UUID;
 800e5c0:	f642 2337 	movw	r3, #10807	@ 0x2a37
 800e5c4:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800e5c6:	4b3c      	ldr	r3, [pc, #240]	@ (800e6b8 <HRS_Init+0x140>)
 800e5c8:	8818      	ldrh	r0, [r3, #0]
 800e5ca:	1d3a      	adds	r2, r7, #4
 800e5cc:	4b3d      	ldr	r3, [pc, #244]	@ (800e6c4 <HRS_Init+0x14c>)
 800e5ce:	9305      	str	r3, [sp, #20]
 800e5d0:	2301      	movs	r3, #1
 800e5d2:	9304      	str	r3, [sp, #16]
 800e5d4:	230a      	movs	r3, #10
 800e5d6:	9303      	str	r3, [sp, #12]
 800e5d8:	2300      	movs	r3, #0
 800e5da:	9302      	str	r3, [sp, #8]
 800e5dc:	2300      	movs	r3, #0
 800e5de:	9301      	str	r3, [sp, #4]
 800e5e0:	2310      	movs	r3, #16
 800e5e2:	9300      	str	r3, [sp, #0]
 800e5e4:	2307      	movs	r3, #7
 800e5e6:	2101      	movs	r1, #1
 800e5e8:	f7fe fec5 	bl	800d376 <aci_gatt_add_char>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   1, /* isVariable */
                                   &(HRS_Context.HeartRatemeasurementCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800e5f0:	79fb      	ldrb	r3, [r7, #7]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d106      	bne.n	800e604 <HRS_Init+0x8c>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Measurement Characteristic Added Successfully  %04X \n",
                        HRS_Context.HeartRatemeasurementCharHdle);
 800e5f6:	4b30      	ldr	r3, [pc, #192]	@ (800e6b8 <HRS_Init+0x140>)
 800e5f8:	885b      	ldrh	r3, [r3, #2]
    BLE_DBG_HRS_MSG ("Heart Rate Measurement Characteristic Added Successfully  %04X \n",
 800e5fa:	4619      	mov	r1, r3
 800e5fc:	4832      	ldr	r0, [pc, #200]	@ (800e6c8 <HRS_Init+0x150>)
 800e5fe:	f002 fe6f 	bl	80112e0 <iprintf>
 800e602:	e004      	b.n	800e60e <HRS_Init+0x96>
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Measurement Characteristic, Error: %02X !!\n",
 800e604:	79fb      	ldrb	r3, [r7, #7]
 800e606:	4619      	mov	r1, r3
 800e608:	4830      	ldr	r0, [pc, #192]	@ (800e6cc <HRS_Init+0x154>)
 800e60a:	f002 fe69 	bl	80112e0 <iprintf>

#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0)
  /**
   *  Add Body Sensor Location Characteristic
   */
  uuid = SENSOR_LOCATION_UUID;
 800e60e:	f642 2338 	movw	r3, #10808	@ 0x2a38
 800e612:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800e614:	4b28      	ldr	r3, [pc, #160]	@ (800e6b8 <HRS_Init+0x140>)
 800e616:	8818      	ldrh	r0, [r3, #0]
 800e618:	1d3a      	adds	r2, r7, #4
 800e61a:	4b2d      	ldr	r3, [pc, #180]	@ (800e6d0 <HRS_Init+0x158>)
 800e61c:	9305      	str	r3, [sp, #20]
 800e61e:	2300      	movs	r3, #0
 800e620:	9304      	str	r3, [sp, #16]
 800e622:	230a      	movs	r3, #10
 800e624:	9303      	str	r3, [sp, #12]
 800e626:	2300      	movs	r3, #0
 800e628:	9302      	str	r3, [sp, #8]
 800e62a:	2300      	movs	r3, #0
 800e62c:	9301      	str	r3, [sp, #4]
 800e62e:	2302      	movs	r3, #2
 800e630:	9300      	str	r3, [sp, #0]
 800e632:	2301      	movs	r3, #1
 800e634:	2101      	movs	r1, #1
 800e636:	f7fe fe9e 	bl	800d376 <aci_gatt_add_char>
 800e63a:	4603      	mov	r3, r0
 800e63c:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0 */
                                   &(HRS_Context.BodySensorLocationCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800e63e:	79fb      	ldrb	r3, [r7, #7]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d106      	bne.n	800e652 <HRS_Init+0xda>
  {
    BLE_DBG_HRS_MSG ("Sensor Location Characteristic Added Successfully  %04X \n",
                        HRS_Context.BodySensorLocationCharHdle);
 800e644:	4b1c      	ldr	r3, [pc, #112]	@ (800e6b8 <HRS_Init+0x140>)
 800e646:	889b      	ldrh	r3, [r3, #4]
    BLE_DBG_HRS_MSG ("Sensor Location Characteristic Added Successfully  %04X \n",
 800e648:	4619      	mov	r1, r3
 800e64a:	4822      	ldr	r0, [pc, #136]	@ (800e6d4 <HRS_Init+0x15c>)
 800e64c:	f002 fe48 	bl	80112e0 <iprintf>
 800e650:	e004      	b.n	800e65c <HRS_Init+0xe4>
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Sensor Location Characteristic, Error: %02X !!\n",
 800e652:	79fb      	ldrb	r3, [r7, #7]
 800e654:	4619      	mov	r1, r3
 800e656:	4820      	ldr	r0, [pc, #128]	@ (800e6d8 <HRS_Init+0x160>)
 800e658:	f002 fe42 	bl	80112e0 <iprintf>
  }

#endif

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  uuid = CONTROL_POINT_UUID;
 800e65c:	f642 2339 	movw	r3, #10809	@ 0x2a39
 800e660:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800e662:	4b15      	ldr	r3, [pc, #84]	@ (800e6b8 <HRS_Init+0x140>)
 800e664:	8818      	ldrh	r0, [r3, #0]
 800e666:	1d3a      	adds	r2, r7, #4
 800e668:	4b1c      	ldr	r3, [pc, #112]	@ (800e6dc <HRS_Init+0x164>)
 800e66a:	9305      	str	r3, [sp, #20]
 800e66c:	2300      	movs	r3, #0
 800e66e:	9304      	str	r3, [sp, #16]
 800e670:	230a      	movs	r3, #10
 800e672:	9303      	str	r3, [sp, #12]
 800e674:	2302      	movs	r3, #2
 800e676:	9302      	str	r3, [sp, #8]
 800e678:	2300      	movs	r3, #0
 800e67a:	9301      	str	r3, [sp, #4]
 800e67c:	2308      	movs	r3, #8
 800e67e:	9300      	str	r3, [sp, #0]
 800e680:	2301      	movs	r3, #1
 800e682:	2101      	movs	r1, #1
 800e684:	f7fe fe77 	bl	800d376 <aci_gatt_add_char>
 800e688:	4603      	mov	r3, r0
 800e68a:	71fb      	strb	r3, [r7, #7]
                                   GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0*/
                                   &(HRS_Context.ControlPointCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 800e68c:	79fb      	ldrb	r3, [r7, #7]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d106      	bne.n	800e6a0 <HRS_Init+0x128>
  {
    BLE_DBG_HRS_MSG ("Control Point Characteristic Added Successfully  %04X \n",
                        HRS_Context.ControlPointCharHdle);
 800e692:	4b09      	ldr	r3, [pc, #36]	@ (800e6b8 <HRS_Init+0x140>)
 800e694:	88db      	ldrh	r3, [r3, #6]
    BLE_DBG_HRS_MSG ("Control Point Characteristic Added Successfully  %04X \n",
 800e696:	4619      	mov	r1, r3
 800e698:	4811      	ldr	r0, [pc, #68]	@ (800e6e0 <HRS_Init+0x168>)
 800e69a:	f002 fe21 	bl	80112e0 <iprintf>
  }
#endif
  
  
  
  return;
 800e69e:	e005      	b.n	800e6ac <HRS_Init+0x134>
    BLE_DBG_HRS_MSG ("FAILED to add Control Point Characteristic, Error: %02X !!\n",
 800e6a0:	79fb      	ldrb	r3, [r7, #7]
 800e6a2:	4619      	mov	r1, r3
 800e6a4:	480f      	ldr	r0, [pc, #60]	@ (800e6e4 <HRS_Init+0x16c>)
 800e6a6:	f002 fe1b 	bl	80112e0 <iprintf>
  return;
 800e6aa:	bf00      	nop
}
 800e6ac:	3708      	adds	r7, #8
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}
 800e6b2:	bf00      	nop
 800e6b4:	0800e29d 	.word	0x0800e29d
 800e6b8:	20000294 	.word	0x20000294
 800e6bc:	08014c28 	.word	0x08014c28
 800e6c0:	08014c60 	.word	0x08014c60
 800e6c4:	20000296 	.word	0x20000296
 800e6c8:	08014c98 	.word	0x08014c98
 800e6cc:	08014cdc 	.word	0x08014cdc
 800e6d0:	20000298 	.word	0x20000298
 800e6d4:	08014d24 	.word	0x08014d24
 800e6d8:	08014d60 	.word	0x08014d60
 800e6dc:	2000029a 	.word	0x2000029a
 800e6e0:	08014da0 	.word	0x08014da0
 800e6e4:	08014dd8 	.word	0x08014dd8

0800e6e8 <HRS_UpdateChar>:
 * @brief  Characteristic update
 * @param  UUID: UUID of the characteristic
 * @retval BodySensorLocationValue: The new value to be written
 */
tBleStatus HRS_UpdateChar(uint16_t UUID, uint8_t *pPayload)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b084      	sub	sp, #16
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	6039      	str	r1, [r7, #0]
 800e6f2:	80fb      	strh	r3, [r7, #6]
  tBleStatus return_value=0;
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800e6f8:	88fb      	ldrh	r3, [r7, #6]
 800e6fa:	f642 2237 	movw	r2, #10807	@ 0x2a37
 800e6fe:	4293      	cmp	r3, r2
 800e700:	d009      	beq.n	800e716 <HRS_UpdateChar+0x2e>
 800e702:	f642 2238 	movw	r2, #10808	@ 0x2a38
 800e706:	4293      	cmp	r3, r2
 800e708:	d10b      	bne.n	800e722 <HRS_UpdateChar+0x3a>
  {
#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0)
    case SENSOR_LOCATION_UUID:
      return_value = Update_Char_BodySensorLocation((HRS_BodySensorLocation_t*)pPayload);
 800e70a:	6838      	ldr	r0, [r7, #0]
 800e70c:	f7ff fe62 	bl	800e3d4 <Update_Char_BodySensorLocation>
 800e710:	4603      	mov	r3, r0
 800e712:	73fb      	strb	r3, [r7, #15]
      break;
 800e714:	e006      	b.n	800e724 <HRS_UpdateChar+0x3c>
#endif
    case HEART_RATE_MEASURMENT_UUID:
      return_value = Update_Char_Measurement((HRS_MeasVal_t*)pPayload);
 800e716:	6838      	ldr	r0, [r7, #0]
 800e718:	f7ff fe76 	bl	800e408 <Update_Char_Measurement>
 800e71c:	4603      	mov	r3, r0
 800e71e:	73fb      	strb	r3, [r7, #15]
      break;
 800e720:	e000      	b.n	800e724 <HRS_UpdateChar+0x3c>

    default:
      break;
 800e722:	bf00      	nop
  }

  return return_value;
 800e724:	7bfb      	ldrb	r3, [r7, #15]
}/* end HRS_UpdateChar() */
 800e726:	4618      	mov	r0, r3
 800e728:	3710      	adds	r7, #16
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd80      	pop	{r7, pc}

0800e72e <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800e72e:	b580      	push	{r7, lr}
 800e730:	b084      	sub	sp, #16
 800e732:	af00      	add	r7, sp, #0
 800e734:	60f8      	str	r0, [r7, #12]
 800e736:	60b9      	str	r1, [r7, #8]
 800e738:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800e73a:	687a      	ldr	r2, [r7, #4]
 800e73c:	68b9      	ldr	r1, [r7, #8]
 800e73e:	68f8      	ldr	r0, [r7, #12]
 800e740:	f002 ffbf 	bl	80116c2 <memcpy>
 800e744:	4603      	mov	r3, r0
}
 800e746:	4618      	mov	r0, r3
 800e748:	3710      	adds	r7, #16
 800e74a:	46bd      	mov	sp, r7
 800e74c:	bd80      	pop	{r7, pc}

0800e74e <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800e74e:	b580      	push	{r7, lr}
 800e750:	b084      	sub	sp, #16
 800e752:	af00      	add	r7, sp, #0
 800e754:	60f8      	str	r0, [r7, #12]
 800e756:	60b9      	str	r1, [r7, #8]
 800e758:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800e75a:	687a      	ldr	r2, [r7, #4]
 800e75c:	68b9      	ldr	r1, [r7, #8]
 800e75e:	68f8      	ldr	r0, [r7, #12]
 800e760:	f002 ff30 	bl	80115c4 <memset>
 800e764:	4603      	mov	r3, r0
}
 800e766:	4618      	mov	r0, r3
 800e768:	3710      	adds	r7, #16
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}
	...

0800e770 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800e770:	b480      	push	{r7}
 800e772:	b085      	sub	sp, #20
 800e774:	af00      	add	r7, sp, #0
 800e776:	4603      	mov	r3, r0
 800e778:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800e77a:	4b0f      	ldr	r3, [pc, #60]	@ (800e7b8 <OTP_Read+0x48>)
 800e77c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800e77e:	e002      	b.n	800e786 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	3b08      	subs	r3, #8
 800e784:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	3307      	adds	r3, #7
 800e78a:	781b      	ldrb	r3, [r3, #0]
 800e78c:	79fa      	ldrb	r2, [r7, #7]
 800e78e:	429a      	cmp	r2, r3
 800e790:	d003      	beq.n	800e79a <OTP_Read+0x2a>
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	4a09      	ldr	r2, [pc, #36]	@ (800e7bc <OTP_Read+0x4c>)
 800e796:	4293      	cmp	r3, r2
 800e798:	d1f2      	bne.n	800e780 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	3307      	adds	r3, #7
 800e79e:	781b      	ldrb	r3, [r3, #0]
 800e7a0:	79fa      	ldrb	r2, [r7, #7]
 800e7a2:	429a      	cmp	r2, r3
 800e7a4:	d001      	beq.n	800e7aa <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800e7aa:	68fb      	ldr	r3, [r7, #12]
}
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	3714      	adds	r7, #20
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b6:	4770      	bx	lr
 800e7b8:	1fff73f8 	.word	0x1fff73f8
 800e7bc:	1fff7000 	.word	0x1fff7000

0800e7c0 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b088      	sub	sp, #32
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800e7c8:	f107 030c 	add.w	r3, r7, #12
 800e7cc:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800e7d4:	69fb      	ldr	r3, [r7, #28]
 800e7d6:	2137      	movs	r1, #55	@ 0x37
 800e7d8:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800e7dc:	f000 f94c 	bl	800ea78 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800e7e0:	69fb      	ldr	r3, [r7, #28]
 800e7e2:	330b      	adds	r3, #11
 800e7e4:	78db      	ldrb	r3, [r3, #3]
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3720      	adds	r7, #32
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b088      	sub	sp, #32
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800e7f6:	f107 030c 	add.w	r3, r7, #12
 800e7fa:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	210f      	movs	r1, #15
 800e806:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800e80a:	f000 f935 	bl	800ea78 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800e80e:	69fb      	ldr	r3, [r7, #28]
 800e810:	330b      	adds	r3, #11
 800e812:	78db      	ldrb	r3, [r3, #3]
}
 800e814:	4618      	mov	r0, r3
 800e816:	3720      	adds	r7, #32
 800e818:	46bd      	mov	sp, r7
 800e81a:	bd80      	pop	{r7, pc}

0800e81c <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b088      	sub	sp, #32
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800e824:	f107 030c 	add.w	r3, r7, #12
 800e828:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800e82a:	69fb      	ldr	r3, [r7, #28]
 800e82c:	687a      	ldr	r2, [r7, #4]
 800e82e:	2110      	movs	r1, #16
 800e830:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800e834:	f000 f920 	bl	800ea78 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800e838:	69fb      	ldr	r3, [r7, #28]
 800e83a:	330b      	adds	r3, #11
 800e83c:	78db      	ldrb	r3, [r3, #3]
}
 800e83e:	4618      	mov	r0, r3
 800e840:	3720      	adds	r7, #32
 800e842:	46bd      	mov	sp, r7
 800e844:	bd80      	pop	{r7, pc}
	...

0800e848 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800e848:	b480      	push	{r7}
 800e84a:	b08b      	sub	sp, #44	@ 0x2c
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800e850:	2300      	movs	r3, #0
 800e852:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800e854:	2300      	movs	r3, #0
 800e856:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800e858:	2300      	movs	r3, #0
 800e85a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800e85c:	2300      	movs	r3, #0
 800e85e:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800e860:	2300      	movs	r3, #0
 800e862:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800e864:	2300      	movs	r3, #0
 800e866:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800e868:	2300      	movs	r3, #0
 800e86a:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800e86c:	2300      	movs	r3, #0
 800e86e:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800e870:	4b4a      	ldr	r3, [pc, #296]	@ (800e99c <SHCI_GetWirelessFwInfo+0x154>)
 800e872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e874:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e878:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800e87a:	693b      	ldr	r3, [r7, #16]
 800e87c:	009b      	lsls	r3, r3, #2
 800e87e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800e882:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800e88a:	68bb      	ldr	r3, [r7, #8]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	4a44      	ldr	r2, [pc, #272]	@ (800e9a0 <SHCI_GetWirelessFwInfo+0x158>)
 800e890:	4293      	cmp	r3, r2
 800e892:	d10f      	bne.n	800e8b4 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	695b      	ldr	r3, [r3, #20]
 800e898:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800e89a:	68bb      	ldr	r3, [r7, #8]
 800e89c:	699b      	ldr	r3, [r3, #24]
 800e89e:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800e8a0:	68bb      	ldr	r3, [r7, #8]
 800e8a2:	69db      	ldr	r3, [r3, #28]
 800e8a4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800e8a6:	68bb      	ldr	r3, [r7, #8]
 800e8a8:	68db      	ldr	r3, [r3, #12]
 800e8aa:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	691b      	ldr	r3, [r3, #16]
 800e8b0:	617b      	str	r3, [r7, #20]
 800e8b2:	e01a      	b.n	800e8ea <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800e8b4:	693b      	ldr	r3, [r7, #16]
 800e8b6:	009b      	lsls	r3, r3, #2
 800e8b8:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800e8bc:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800e8c0:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	691b      	ldr	r3, [r3, #16]
 800e8c8:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	695b      	ldr	r3, [r3, #20]
 800e8d0:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	699b      	ldr	r3, [r3, #24]
 800e8d8:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	685b      	ldr	r3, [r3, #4]
 800e8e0:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	689b      	ldr	r3, [r3, #8]
 800e8e8:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800e8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8ec:	0e1b      	lsrs	r3, r3, #24
 800e8ee:	b2da      	uxtb	r2, r3
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800e8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f6:	0c1b      	lsrs	r3, r3, #16
 800e8f8:	b2da      	uxtb	r2, r3
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800e8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e900:	0a1b      	lsrs	r3, r3, #8
 800e902:	b2da      	uxtb	r2, r3
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800e908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e90a:	091b      	lsrs	r3, r3, #4
 800e90c:	b2db      	uxtb	r3, r3
 800e90e:	f003 030f 	and.w	r3, r3, #15
 800e912:	b2da      	uxtb	r2, r3
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800e918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e91a:	b2db      	uxtb	r3, r3
 800e91c:	f003 030f 	and.w	r3, r3, #15
 800e920:	b2da      	uxtb	r2, r3
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800e926:	6a3b      	ldr	r3, [r7, #32]
 800e928:	0e1b      	lsrs	r3, r3, #24
 800e92a:	b2da      	uxtb	r2, r3
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800e930:	6a3b      	ldr	r3, [r7, #32]
 800e932:	0c1b      	lsrs	r3, r3, #16
 800e934:	b2da      	uxtb	r2, r3
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800e93a:	6a3b      	ldr	r3, [r7, #32]
 800e93c:	0a1b      	lsrs	r3, r3, #8
 800e93e:	b2da      	uxtb	r2, r3
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800e944:	6a3b      	ldr	r3, [r7, #32]
 800e946:	b2da      	uxtb	r2, r3
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	b2da      	uxtb	r2, r3
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800e954:	69bb      	ldr	r3, [r7, #24]
 800e956:	0e1b      	lsrs	r3, r3, #24
 800e958:	b2da      	uxtb	r2, r3
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800e95e:	69bb      	ldr	r3, [r7, #24]
 800e960:	0c1b      	lsrs	r3, r3, #16
 800e962:	b2da      	uxtb	r2, r3
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800e968:	69bb      	ldr	r3, [r7, #24]
 800e96a:	0a1b      	lsrs	r3, r3, #8
 800e96c:	b2da      	uxtb	r2, r3
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800e972:	697b      	ldr	r3, [r7, #20]
 800e974:	0e1b      	lsrs	r3, r3, #24
 800e976:	b2da      	uxtb	r2, r3
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800e97c:	697b      	ldr	r3, [r7, #20]
 800e97e:	0c1b      	lsrs	r3, r3, #16
 800e980:	b2da      	uxtb	r2, r3
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800e986:	697b      	ldr	r3, [r7, #20]
 800e988:	b2da      	uxtb	r2, r3
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800e98e:	2300      	movs	r3, #0
}
 800e990:	4618      	mov	r0, r3
 800e992:	372c      	adds	r7, #44	@ 0x2c
 800e994:	46bd      	mov	sp, r7
 800e996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99a:	4770      	bx	lr
 800e99c:	58004000 	.word	0x58004000
 800e9a0:	a94656b9 	.word	0xa94656b9

0800e9a4 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b082      	sub	sp, #8
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
 800e9ac:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	685b      	ldr	r3, [r3, #4]
 800e9b2:	4a08      	ldr	r2, [pc, #32]	@ (800e9d4 <shci_init+0x30>)
 800e9b4:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800e9b6:	4a08      	ldr	r2, [pc, #32]	@ (800e9d8 <shci_init+0x34>)
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800e9bc:	4806      	ldr	r0, [pc, #24]	@ (800e9d8 <shci_init+0x34>)
 800e9be:	f000 f915 	bl	800ebec <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800e9c2:	683b      	ldr	r3, [r7, #0]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	f000 f898 	bl	800eafc <TlInit>

  return;
 800e9cc:	bf00      	nop
}
 800e9ce:	3708      	adds	r7, #8
 800e9d0:	46bd      	mov	sp, r7
 800e9d2:	bd80      	pop	{r7, pc}
 800e9d4:	20001c24 	.word	0x20001c24
 800e9d8:	20001c04 	.word	0x20001c04

0800e9dc <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	b084      	sub	sp, #16
 800e9e0:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800e9e2:	4822      	ldr	r0, [pc, #136]	@ (800ea6c <shci_user_evt_proc+0x90>)
 800e9e4:	f000 f926 	bl	800ec34 <LST_is_empty>
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d12b      	bne.n	800ea46 <shci_user_evt_proc+0x6a>
 800e9ee:	4b20      	ldr	r3, [pc, #128]	@ (800ea70 <shci_user_evt_proc+0x94>)
 800e9f0:	781b      	ldrb	r3, [r3, #0]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d027      	beq.n	800ea46 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800e9f6:	f107 030c 	add.w	r3, r7, #12
 800e9fa:	4619      	mov	r1, r3
 800e9fc:	481b      	ldr	r0, [pc, #108]	@ (800ea6c <shci_user_evt_proc+0x90>)
 800e9fe:	f000 f9a8 	bl	800ed52 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800ea02:	4b1c      	ldr	r3, [pc, #112]	@ (800ea74 <shci_user_evt_proc+0x98>)
 800ea04:	69db      	ldr	r3, [r3, #28]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d00c      	beq.n	800ea24 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800ea0e:	2301      	movs	r3, #1
 800ea10:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800ea12:	4b18      	ldr	r3, [pc, #96]	@ (800ea74 <shci_user_evt_proc+0x98>)
 800ea14:	69db      	ldr	r3, [r3, #28]
 800ea16:	1d3a      	adds	r2, r7, #4
 800ea18:	4610      	mov	r0, r2
 800ea1a:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800ea1c:	793a      	ldrb	r2, [r7, #4]
 800ea1e:	4b14      	ldr	r3, [pc, #80]	@ (800ea70 <shci_user_evt_proc+0x94>)
 800ea20:	701a      	strb	r2, [r3, #0]
 800ea22:	e002      	b.n	800ea2a <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800ea24:	4b12      	ldr	r3, [pc, #72]	@ (800ea70 <shci_user_evt_proc+0x94>)
 800ea26:	2201      	movs	r2, #1
 800ea28:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800ea2a:	4b11      	ldr	r3, [pc, #68]	@ (800ea70 <shci_user_evt_proc+0x94>)
 800ea2c:	781b      	ldrb	r3, [r3, #0]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d004      	beq.n	800ea3c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	4618      	mov	r0, r3
 800ea36:	f001 f845 	bl	800fac4 <TL_MM_EvtDone>
 800ea3a:	e004      	b.n	800ea46 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	4619      	mov	r1, r3
 800ea40:	480a      	ldr	r0, [pc, #40]	@ (800ea6c <shci_user_evt_proc+0x90>)
 800ea42:	f000 f919 	bl	800ec78 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800ea46:	4809      	ldr	r0, [pc, #36]	@ (800ea6c <shci_user_evt_proc+0x90>)
 800ea48:	f000 f8f4 	bl	800ec34 <LST_is_empty>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d107      	bne.n	800ea62 <shci_user_evt_proc+0x86>
 800ea52:	4b07      	ldr	r3, [pc, #28]	@ (800ea70 <shci_user_evt_proc+0x94>)
 800ea54:	781b      	ldrb	r3, [r3, #0]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d003      	beq.n	800ea62 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800ea5a:	4804      	ldr	r0, [pc, #16]	@ (800ea6c <shci_user_evt_proc+0x90>)
 800ea5c:	f7f2 fe8c 	bl	8001778 <shci_notify_asynch_evt>
  }


  return;
 800ea60:	bf00      	nop
 800ea62:	bf00      	nop
}
 800ea64:	3710      	adds	r7, #16
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bd80      	pop	{r7, pc}
 800ea6a:	bf00      	nop
 800ea6c:	200002c0 	.word	0x200002c0
 800ea70:	200002d0 	.word	0x200002d0
 800ea74:	20001c04 	.word	0x20001c04

0800ea78 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b084      	sub	sp, #16
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	60ba      	str	r2, [r7, #8]
 800ea80:	607b      	str	r3, [r7, #4]
 800ea82:	4603      	mov	r3, r0
 800ea84:	81fb      	strh	r3, [r7, #14]
 800ea86:	460b      	mov	r3, r1
 800ea88:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800ea8a:	2000      	movs	r0, #0
 800ea8c:	f000 f868 	bl	800eb60 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800ea90:	4b17      	ldr	r3, [pc, #92]	@ (800eaf0 <shci_send+0x78>)
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	89fa      	ldrh	r2, [r7, #14]
 800ea96:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800ea9a:	4b15      	ldr	r3, [pc, #84]	@ (800eaf0 <shci_send+0x78>)
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	7b7a      	ldrb	r2, [r7, #13]
 800eaa0:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800eaa2:	4b13      	ldr	r3, [pc, #76]	@ (800eaf0 <shci_send+0x78>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	330c      	adds	r3, #12
 800eaa8:	7b7a      	ldrb	r2, [r7, #13]
 800eaaa:	68b9      	ldr	r1, [r7, #8]
 800eaac:	4618      	mov	r0, r3
 800eaae:	f002 fe08 	bl	80116c2 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800eab2:	4b10      	ldr	r3, [pc, #64]	@ (800eaf4 <shci_send+0x7c>)
 800eab4:	2201      	movs	r2, #1
 800eab6:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800eab8:	4b0f      	ldr	r3, [pc, #60]	@ (800eaf8 <shci_send+0x80>)
 800eaba:	691b      	ldr	r3, [r3, #16]
 800eabc:	2100      	movs	r1, #0
 800eabe:	2000      	movs	r0, #0
 800eac0:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800eac2:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800eac6:	f7f2 fe6e 	bl	80017a6 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	f103 0008 	add.w	r0, r3, #8
 800ead0:	4b07      	ldr	r3, [pc, #28]	@ (800eaf0 <shci_send+0x78>)
 800ead2:	6819      	ldr	r1, [r3, #0]
 800ead4:	4b06      	ldr	r3, [pc, #24]	@ (800eaf0 <shci_send+0x78>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	789b      	ldrb	r3, [r3, #2]
 800eada:	3303      	adds	r3, #3
 800eadc:	461a      	mov	r2, r3
 800eade:	f002 fdf0 	bl	80116c2 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800eae2:	2001      	movs	r0, #1
 800eae4:	f000 f83c 	bl	800eb60 <Cmd_SetStatus>

  return;
 800eae8:	bf00      	nop
}
 800eaea:	3710      	adds	r7, #16
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	200002cc 	.word	0x200002cc
 800eaf4:	20001c28 	.word	0x20001c28
 800eaf8:	20001c04 	.word	0x20001c04

0800eafc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b086      	sub	sp, #24
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800eb04:	4a10      	ldr	r2, [pc, #64]	@ (800eb48 <TlInit+0x4c>)
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800eb0a:	4810      	ldr	r0, [pc, #64]	@ (800eb4c <TlInit+0x50>)
 800eb0c:	f000 f882 	bl	800ec14 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800eb10:	2001      	movs	r0, #1
 800eb12:	f000 f825 	bl	800eb60 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800eb16:	4b0e      	ldr	r3, [pc, #56]	@ (800eb50 <TlInit+0x54>)
 800eb18:	2201      	movs	r2, #1
 800eb1a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800eb1c:	4b0d      	ldr	r3, [pc, #52]	@ (800eb54 <TlInit+0x58>)
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d00c      	beq.n	800eb3e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800eb28:	4b0b      	ldr	r3, [pc, #44]	@ (800eb58 <TlInit+0x5c>)
 800eb2a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800eb2c:	4b0b      	ldr	r3, [pc, #44]	@ (800eb5c <TlInit+0x60>)
 800eb2e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800eb30:	4b08      	ldr	r3, [pc, #32]	@ (800eb54 <TlInit+0x58>)
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	f107 020c 	add.w	r2, r7, #12
 800eb38:	4610      	mov	r0, r2
 800eb3a:	4798      	blx	r3
  }

  return;
 800eb3c:	bf00      	nop
 800eb3e:	bf00      	nop
}
 800eb40:	3718      	adds	r7, #24
 800eb42:	46bd      	mov	sp, r7
 800eb44:	bd80      	pop	{r7, pc}
 800eb46:	bf00      	nop
 800eb48:	200002cc 	.word	0x200002cc
 800eb4c:	200002c0 	.word	0x200002c0
 800eb50:	200002d0 	.word	0x200002d0
 800eb54:	20001c04 	.word	0x20001c04
 800eb58:	0800ebb1 	.word	0x0800ebb1
 800eb5c:	0800ebc9 	.word	0x0800ebc9

0800eb60 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b082      	sub	sp, #8
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	4603      	mov	r3, r0
 800eb68:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800eb6a:	79fb      	ldrb	r3, [r7, #7]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d10b      	bne.n	800eb88 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800eb70:	4b0d      	ldr	r3, [pc, #52]	@ (800eba8 <Cmd_SetStatus+0x48>)
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d003      	beq.n	800eb80 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800eb78:	4b0b      	ldr	r3, [pc, #44]	@ (800eba8 <Cmd_SetStatus+0x48>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	2000      	movs	r0, #0
 800eb7e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800eb80:	4b0a      	ldr	r3, [pc, #40]	@ (800ebac <Cmd_SetStatus+0x4c>)
 800eb82:	2200      	movs	r2, #0
 800eb84:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800eb86:	e00b      	b.n	800eba0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800eb88:	4b08      	ldr	r3, [pc, #32]	@ (800ebac <Cmd_SetStatus+0x4c>)
 800eb8a:	2201      	movs	r2, #1
 800eb8c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800eb8e:	4b06      	ldr	r3, [pc, #24]	@ (800eba8 <Cmd_SetStatus+0x48>)
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d004      	beq.n	800eba0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800eb96:	4b04      	ldr	r3, [pc, #16]	@ (800eba8 <Cmd_SetStatus+0x48>)
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	2001      	movs	r0, #1
 800eb9c:	4798      	blx	r3
  return;
 800eb9e:	bf00      	nop
 800eba0:	bf00      	nop
}
 800eba2:	3708      	adds	r7, #8
 800eba4:	46bd      	mov	sp, r7
 800eba6:	bd80      	pop	{r7, pc}
 800eba8:	20001c24 	.word	0x20001c24
 800ebac:	200002c8 	.word	0x200002c8

0800ebb0 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b082      	sub	sp, #8
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800ebb8:	2000      	movs	r0, #0
 800ebba:	f7f2 fde9 	bl	8001790 <shci_cmd_resp_release>

  return;
 800ebbe:	bf00      	nop
}
 800ebc0:	3708      	adds	r7, #8
 800ebc2:	46bd      	mov	sp, r7
 800ebc4:	bd80      	pop	{r7, pc}
	...

0800ebc8 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b082      	sub	sp, #8
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800ebd0:	6879      	ldr	r1, [r7, #4]
 800ebd2:	4805      	ldr	r0, [pc, #20]	@ (800ebe8 <TlUserEvtReceived+0x20>)
 800ebd4:	f000 f876 	bl	800ecc4 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800ebd8:	4803      	ldr	r0, [pc, #12]	@ (800ebe8 <TlUserEvtReceived+0x20>)
 800ebda:	f7f2 fdcd 	bl	8001778 <shci_notify_asynch_evt>

  return;
 800ebde:	bf00      	nop
}
 800ebe0:	3708      	adds	r7, #8
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	bd80      	pop	{r7, pc}
 800ebe6:	bf00      	nop
 800ebe8:	200002c0 	.word	0x200002c0

0800ebec <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800ebec:	b480      	push	{r7}
 800ebee:	b083      	sub	sp, #12
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	4a05      	ldr	r2, [pc, #20]	@ (800ec0c <shci_register_io_bus+0x20>)
 800ebf8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	4a04      	ldr	r2, [pc, #16]	@ (800ec10 <shci_register_io_bus+0x24>)
 800ebfe:	611a      	str	r2, [r3, #16]

  return;
 800ec00:	bf00      	nop
}
 800ec02:	370c      	adds	r7, #12
 800ec04:	46bd      	mov	sp, r7
 800ec06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0a:	4770      	bx	lr
 800ec0c:	0800f951 	.word	0x0800f951
 800ec10:	0800f9a5 	.word	0x0800f9a5

0800ec14 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800ec14:	b480      	push	{r7}
 800ec16:	b083      	sub	sp, #12
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	687a      	ldr	r2, [r7, #4]
 800ec20:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	687a      	ldr	r2, [r7, #4]
 800ec26:	605a      	str	r2, [r3, #4]
}
 800ec28:	bf00      	nop
 800ec2a:	370c      	adds	r7, #12
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec32:	4770      	bx	lr

0800ec34 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800ec34:	b480      	push	{r7}
 800ec36:	b087      	sub	sp, #28
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec3c:	f3ef 8310 	mrs	r3, PRIMASK
 800ec40:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec42:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ec44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800ec46:	b672      	cpsid	i
}
 800ec48:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	687a      	ldr	r2, [r7, #4]
 800ec50:	429a      	cmp	r2, r3
 800ec52:	d102      	bne.n	800ec5a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800ec54:	2301      	movs	r3, #1
 800ec56:	75fb      	strb	r3, [r7, #23]
 800ec58:	e001      	b.n	800ec5e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	75fb      	strb	r3, [r7, #23]
 800ec5e:	693b      	ldr	r3, [r7, #16]
 800ec60:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ec62:	68bb      	ldr	r3, [r7, #8]
 800ec64:	f383 8810 	msr	PRIMASK, r3
}
 800ec68:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800ec6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	371c      	adds	r7, #28
 800ec70:	46bd      	mov	sp, r7
 800ec72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec76:	4770      	bx	lr

0800ec78 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800ec78:	b480      	push	{r7}
 800ec7a:	b087      	sub	sp, #28
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
 800ec80:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec82:	f3ef 8310 	mrs	r3, PRIMASK
 800ec86:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec88:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ec8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ec8c:	b672      	cpsid	i
}
 800ec8e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	681a      	ldr	r2, [r3, #0]
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	687a      	ldr	r2, [r7, #4]
 800ec9c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	683a      	ldr	r2, [r7, #0]
 800eca2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	683a      	ldr	r2, [r7, #0]
 800ecaa:	605a      	str	r2, [r3, #4]
 800ecac:	697b      	ldr	r3, [r7, #20]
 800ecae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ecb0:	693b      	ldr	r3, [r7, #16]
 800ecb2:	f383 8810 	msr	PRIMASK, r3
}
 800ecb6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ecb8:	bf00      	nop
 800ecba:	371c      	adds	r7, #28
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc2:	4770      	bx	lr

0800ecc4 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ecc4:	b480      	push	{r7}
 800ecc6:	b087      	sub	sp, #28
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
 800eccc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ecce:	f3ef 8310 	mrs	r3, PRIMASK
 800ecd2:	60fb      	str	r3, [r7, #12]
  return(result);
 800ecd4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ecd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ecd8:	b672      	cpsid	i
}
 800ecda:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	687a      	ldr	r2, [r7, #4]
 800ece0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	685a      	ldr	r2, [r3, #4]
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	683a      	ldr	r2, [r7, #0]
 800ecee:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	685b      	ldr	r3, [r3, #4]
 800ecf4:	683a      	ldr	r2, [r7, #0]
 800ecf6:	601a      	str	r2, [r3, #0]
 800ecf8:	697b      	ldr	r3, [r7, #20]
 800ecfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ecfc:	693b      	ldr	r3, [r7, #16]
 800ecfe:	f383 8810 	msr	PRIMASK, r3
}
 800ed02:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ed04:	bf00      	nop
 800ed06:	371c      	adds	r7, #28
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0e:	4770      	bx	lr

0800ed10 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b087      	sub	sp, #28
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed18:	f3ef 8310 	mrs	r3, PRIMASK
 800ed1c:	60fb      	str	r3, [r7, #12]
  return(result);
 800ed1e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ed20:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ed22:	b672      	cpsid	i
}
 800ed24:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	685b      	ldr	r3, [r3, #4]
 800ed2a:	687a      	ldr	r2, [r7, #4]
 800ed2c:	6812      	ldr	r2, [r2, #0]
 800ed2e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	687a      	ldr	r2, [r7, #4]
 800ed36:	6852      	ldr	r2, [r2, #4]
 800ed38:	605a      	str	r2, [r3, #4]
 800ed3a:	697b      	ldr	r3, [r7, #20]
 800ed3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ed3e:	693b      	ldr	r3, [r7, #16]
 800ed40:	f383 8810 	msr	PRIMASK, r3
}
 800ed44:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ed46:	bf00      	nop
 800ed48:	371c      	adds	r7, #28
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed50:	4770      	bx	lr

0800ed52 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800ed52:	b580      	push	{r7, lr}
 800ed54:	b086      	sub	sp, #24
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	6078      	str	r0, [r7, #4]
 800ed5a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed5c:	f3ef 8310 	mrs	r3, PRIMASK
 800ed60:	60fb      	str	r3, [r7, #12]
  return(result);
 800ed62:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ed64:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ed66:	b672      	cpsid	i
}
 800ed68:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681a      	ldr	r2, [r3, #0]
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	4618      	mov	r0, r3
 800ed78:	f7ff ffca 	bl	800ed10 <LST_remove_node>
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ed80:	693b      	ldr	r3, [r7, #16]
 800ed82:	f383 8810 	msr	PRIMASK, r3
}
 800ed86:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ed88:	bf00      	nop
 800ed8a:	3718      	adds	r7, #24
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bd80      	pop	{r7, pc}

0800ed90 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800ed90:	b480      	push	{r7}
 800ed92:	b085      	sub	sp, #20
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	60f8      	str	r0, [r7, #12]
 800ed98:	60b9      	str	r1, [r7, #8]
 800ed9a:	607a      	str	r2, [r7, #4]
 800ed9c:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	68ba      	ldr	r2, [r7, #8]
 800eda2:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	2200      	movs	r2, #0
 800eda8:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	2200      	movs	r2, #0
 800edae:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	2200      	movs	r2, #0
 800edb4:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2200      	movs	r2, #0
 800edba:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	687a      	ldr	r2, [r7, #4]
 800edc0:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	887a      	ldrh	r2, [r7, #2]
 800edc6:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	7e3a      	ldrb	r2, [r7, #24]
 800edcc:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800edce:	7e3b      	ldrb	r3, [r7, #24]
 800edd0:	f003 0302 	and.w	r3, r3, #2
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d006      	beq.n	800ede6 <CircularQueue_Init+0x56>
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	891b      	ldrh	r3, [r3, #8]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d002      	beq.n	800ede6 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800ede0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ede4:	e000      	b.n	800ede8 <CircularQueue_Init+0x58>
  }
  return 0;
 800ede6:	2300      	movs	r3, #0
}
 800ede8:	4618      	mov	r0, r3
 800edea:	3714      	adds	r7, #20
 800edec:	46bd      	mov	sp, r7
 800edee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf2:	4770      	bx	lr

0800edf4 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b08e      	sub	sp, #56	@ 0x38
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	60f8      	str	r0, [r7, #12]
 800edfc:	60b9      	str	r1, [r7, #8]
 800edfe:	603b      	str	r3, [r7, #0]
 800ee00:	4613      	mov	r3, r2
 800ee02:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800ee04:	2300      	movs	r3, #0
 800ee06:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800ee08:	2300      	movs	r3, #0
 800ee0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800ee10:	2300      	movs	r3, #0
 800ee12:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ee14:	2300      	movs	r3, #0
 800ee16:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800ee18:	2300      	movs	r3, #0
 800ee1a:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	891b      	ldrh	r3, [r3, #8]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d101      	bne.n	800ee2c <CircularQueue_Add+0x38>
 800ee28:	2302      	movs	r3, #2
 800ee2a:	e000      	b.n	800ee2e <CircularQueue_Add+0x3a>
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	695b      	ldr	r3, [r3, #20]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d029      	beq.n	800ee8c <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	891b      	ldrh	r3, [r3, #8]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d122      	bne.n	800ee86 <CircularQueue_Add+0x92>
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	681a      	ldr	r2, [r3, #0]
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	691b      	ldr	r3, [r3, #16]
 800ee48:	4413      	add	r3, r2
 800ee4a:	781b      	ldrb	r3, [r3, #0]
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	681a      	ldr	r2, [r3, #0]
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	691b      	ldr	r3, [r3, #16]
 800ee56:	1c59      	adds	r1, r3, #1
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	685b      	ldr	r3, [r3, #4]
 800ee5c:	4299      	cmp	r1, r3
 800ee5e:	d306      	bcc.n	800ee6e <CircularQueue_Add+0x7a>
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	6919      	ldr	r1, [r3, #16]
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	685b      	ldr	r3, [r3, #4]
 800ee68:	1acb      	subs	r3, r1, r3
 800ee6a:	3301      	adds	r3, #1
 800ee6c:	e002      	b.n	800ee74 <CircularQueue_Add+0x80>
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	691b      	ldr	r3, [r3, #16]
 800ee72:	3301      	adds	r3, #1
 800ee74:	4413      	add	r3, r2
 800ee76:	781b      	ldrb	r3, [r3, #0]
 800ee78:	021b      	lsls	r3, r3, #8
 800ee7a:	b29b      	uxth	r3, r3
 800ee7c:	4403      	add	r3, r0
 800ee7e:	b29b      	uxth	r3, r3
 800ee80:	3302      	adds	r3, #2
 800ee82:	b29b      	uxth	r3, r3
 800ee84:	e001      	b.n	800ee8a <CircularQueue_Add+0x96>
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	891b      	ldrh	r3, [r3, #8]
 800ee8a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	891b      	ldrh	r3, [r3, #8]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d002      	beq.n	800ee9a <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	891b      	ldrh	r3, [r3, #8]
 800ee98:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	691a      	ldr	r2, [r3, #16]
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	68db      	ldr	r3, [r3, #12]
 800eea2:	429a      	cmp	r2, r3
 800eea4:	d307      	bcc.n	800eeb6 <CircularQueue_Add+0xc2>
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	685a      	ldr	r2, [r3, #4]
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	6919      	ldr	r1, [r3, #16]
 800eeae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800eeb0:	440b      	add	r3, r1
 800eeb2:	1ad3      	subs	r3, r2, r3
 800eeb4:	e000      	b.n	800eeb8 <CircularQueue_Add+0xc4>
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800eeba:	88fa      	ldrh	r2, [r7, #6]
 800eebc:	7ffb      	ldrb	r3, [r7, #31]
 800eebe:	4413      	add	r3, r2
 800eec0:	461a      	mov	r2, r3
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	fb02 f303 	mul.w	r3, r2, r3
 800eec8:	69ba      	ldr	r2, [r7, #24]
 800eeca:	429a      	cmp	r2, r3
 800eecc:	d80b      	bhi.n	800eee6 <CircularQueue_Add+0xf2>
 800eece:	88fa      	ldrh	r2, [r7, #6]
 800eed0:	7ffb      	ldrb	r3, [r7, #31]
 800eed2:	4413      	add	r3, r2
 800eed4:	461a      	mov	r2, r3
 800eed6:	69bb      	ldr	r3, [r7, #24]
 800eed8:	fbb3 f1f2 	udiv	r1, r3, r2
 800eedc:	fb01 f202 	mul.w	r2, r1, r2
 800eee0:	1a9b      	subs	r3, r3, r2
 800eee2:	b2db      	uxtb	r3, r3
 800eee4:	e000      	b.n	800eee8 <CircularQueue_Add+0xf4>
 800eee6:	2300      	movs	r3, #0
 800eee8:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800eeea:	7dfa      	ldrb	r2, [r7, #23]
 800eeec:	7ffb      	ldrb	r3, [r7, #31]
 800eeee:	429a      	cmp	r2, r3
 800eef0:	bf8c      	ite	hi
 800eef2:	2301      	movhi	r3, #1
 800eef4:	2300      	movls	r3, #0
 800eef6:	b2db      	uxtb	r3, r3
 800eef8:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800eefa:	7fbb      	ldrb	r3, [r7, #30]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d008      	beq.n	800ef12 <CircularQueue_Add+0x11e>
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	7f1b      	ldrb	r3, [r3, #28]
 800ef04:	f003 0301 	and.w	r3, r3, #1
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d002      	beq.n	800ef12 <CircularQueue_Add+0x11e>
 800ef0c:	7dfb      	ldrb	r3, [r7, #23]
 800ef0e:	b29b      	uxth	r3, r3
 800ef10:	e000      	b.n	800ef14 <CircularQueue_Add+0x120>
 800ef12:	8bbb      	ldrh	r3, [r7, #28]
 800ef14:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800ef16:	7fbb      	ldrb	r3, [r7, #30]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d008      	beq.n	800ef2e <CircularQueue_Add+0x13a>
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	7f1b      	ldrb	r3, [r3, #28]
 800ef20:	f003 0302 	and.w	r3, r3, #2
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d002      	beq.n	800ef2e <CircularQueue_Add+0x13a>
 800ef28:	7ffb      	ldrb	r3, [r7, #31]
 800ef2a:	b29b      	uxth	r3, r3
 800ef2c:	e000      	b.n	800ef30 <CircularQueue_Add+0x13c>
 800ef2e:	8bbb      	ldrh	r3, [r7, #28]
 800ef30:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800ef32:	88fb      	ldrh	r3, [r7, #6]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	f000 817e 	beq.w	800f236 <CircularQueue_Add+0x442>
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	695a      	ldr	r2, [r3, #20]
 800ef3e:	88f9      	ldrh	r1, [r7, #6]
 800ef40:	7ffb      	ldrb	r3, [r7, #31]
 800ef42:	440b      	add	r3, r1
 800ef44:	4619      	mov	r1, r3
 800ef46:	683b      	ldr	r3, [r7, #0]
 800ef48:	fb01 f303 	mul.w	r3, r1, r3
 800ef4c:	441a      	add	r2, r3
 800ef4e:	8bbb      	ldrh	r3, [r7, #28]
 800ef50:	441a      	add	r2, r3
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	685b      	ldr	r3, [r3, #4]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	f200 816d 	bhi.w	800f236 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ef60:	e14a      	b.n	800f1f8 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	691a      	ldr	r2, [r3, #16]
 800ef66:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ef68:	441a      	add	r2, r3
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	685b      	ldr	r3, [r3, #4]
 800ef6e:	429a      	cmp	r2, r3
 800ef70:	d307      	bcc.n	800ef82 <CircularQueue_Add+0x18e>
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	691a      	ldr	r2, [r3, #16]
 800ef76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ef78:	441a      	add	r2, r3
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	685b      	ldr	r3, [r3, #4]
 800ef7e:	1ad3      	subs	r3, r2, r3
 800ef80:	e003      	b.n	800ef8a <CircularQueue_Add+0x196>
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	691a      	ldr	r2, [r3, #16]
 800ef86:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ef88:	4413      	add	r3, r2
 800ef8a:	68fa      	ldr	r2, [r7, #12]
 800ef8c:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	691b      	ldr	r3, [r3, #16]
 800ef92:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	891b      	ldrh	r3, [r3, #8]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d130      	bne.n	800effe <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	681a      	ldr	r2, [r3, #0]
 800efa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efa2:	1c59      	adds	r1, r3, #1
 800efa4:	6339      	str	r1, [r7, #48]	@ 0x30
 800efa6:	4413      	add	r3, r2
 800efa8:	88fa      	ldrh	r2, [r7, #6]
 800efaa:	b2d2      	uxtb	r2, r2
 800efac:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	685b      	ldr	r3, [r3, #4]
 800efb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efb4:	429a      	cmp	r2, r3
 800efb6:	d304      	bcc.n	800efc2 <CircularQueue_Add+0x1ce>
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	685b      	ldr	r3, [r3, #4]
 800efbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efbe:	1ad3      	subs	r3, r2, r3
 800efc0:	e000      	b.n	800efc4 <CircularQueue_Add+0x1d0>
 800efc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efc4:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800efc6:	88fb      	ldrh	r3, [r7, #6]
 800efc8:	0a1b      	lsrs	r3, r3, #8
 800efca:	b298      	uxth	r0, r3
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	681a      	ldr	r2, [r3, #0]
 800efd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efd2:	1c59      	adds	r1, r3, #1
 800efd4:	6339      	str	r1, [r7, #48]	@ 0x30
 800efd6:	4413      	add	r3, r2
 800efd8:	b2c2      	uxtb	r2, r0
 800efda:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	685b      	ldr	r3, [r3, #4]
 800efe0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efe2:	429a      	cmp	r2, r3
 800efe4:	d304      	bcc.n	800eff0 <CircularQueue_Add+0x1fc>
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	685b      	ldr	r3, [r3, #4]
 800efea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efec:	1ad3      	subs	r3, r2, r3
 800efee:	e000      	b.n	800eff2 <CircularQueue_Add+0x1fe>
 800eff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eff2:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	695b      	ldr	r3, [r3, #20]
 800eff8:	1c9a      	adds	r2, r3, #2
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800effe:	88fa      	ldrh	r2, [r7, #6]
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	6859      	ldr	r1, [r3, #4]
 800f004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f006:	1acb      	subs	r3, r1, r3
 800f008:	4293      	cmp	r3, r2
 800f00a:	bf28      	it	cs
 800f00c:	4613      	movcs	r3, r2
 800f00e:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800f010:	88fb      	ldrh	r3, [r7, #6]
 800f012:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f014:	429a      	cmp	r2, r3
 800f016:	d007      	beq.n	800f028 <CircularQueue_Add+0x234>
 800f018:	88fb      	ldrh	r3, [r7, #6]
 800f01a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f01c:	429a      	cmp	r2, r3
 800f01e:	d225      	bcs.n	800f06c <CircularQueue_Add+0x278>
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	7f1b      	ldrb	r3, [r3, #28]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d121      	bne.n	800f06c <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	681a      	ldr	r2, [r3, #0]
 800f02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f02e:	18d0      	adds	r0, r2, r3
 800f030:	88fb      	ldrh	r3, [r7, #6]
 800f032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f034:	fb02 f303 	mul.w	r3, r2, r3
 800f038:	68ba      	ldr	r2, [r7, #8]
 800f03a:	4413      	add	r3, r2
 800f03c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f03e:	4619      	mov	r1, r3
 800f040:	f002 fb3f 	bl	80116c2 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	695a      	ldr	r2, [r3, #20]
 800f048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f04a:	441a      	add	r2, r3
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800f050:	2300      	movs	r3, #0
 800f052:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800f054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f056:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800f058:	88fa      	ldrh	r2, [r7, #6]
 800f05a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f05c:	1ad3      	subs	r3, r2, r3
 800f05e:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800f060:	7ffb      	ldrb	r3, [r7, #31]
 800f062:	b29a      	uxth	r2, r3
 800f064:	88fb      	ldrh	r3, [r7, #6]
 800f066:	4413      	add	r3, r2
 800f068:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f06a:	e0a4      	b.n	800f1b6 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800f06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f06e:	2b00      	cmp	r3, #0
 800f070:	f000 80a1 	beq.w	800f1b6 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	7f1b      	ldrb	r3, [r3, #28]
 800f078:	f003 0301 	and.w	r3, r3, #1
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d03a      	beq.n	800f0f6 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	891b      	ldrh	r3, [r3, #8]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d10d      	bne.n	800f0a4 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f08e:	3b02      	subs	r3, #2
 800f090:	4413      	add	r3, r2
 800f092:	22ff      	movs	r2, #255	@ 0xff
 800f094:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	681a      	ldr	r2, [r3, #0]
 800f09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f09c:	3b01      	subs	r3, #1
 800f09e:	4413      	add	r3, r2
 800f0a0:	22ff      	movs	r2, #255	@ 0xff
 800f0a2:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	695a      	ldr	r2, [r3, #20]
 800f0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0aa:	441a      	add	r2, r3
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800f0b4:	88fb      	ldrh	r3, [r7, #6]
 800f0b6:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	891b      	ldrh	r3, [r3, #8]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d16f      	bne.n	800f1a4 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	681a      	ldr	r2, [r3, #0]
 800f0c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ca:	1c59      	adds	r1, r3, #1
 800f0cc:	6339      	str	r1, [r7, #48]	@ 0x30
 800f0ce:	4413      	add	r3, r2
 800f0d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f0d2:	b2d2      	uxtb	r2, r2
 800f0d4:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0d8:	0a18      	lsrs	r0, r3, #8
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	681a      	ldr	r2, [r3, #0]
 800f0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0e0:	1c59      	adds	r1, r3, #1
 800f0e2:	6339      	str	r1, [r7, #48]	@ 0x30
 800f0e4:	4413      	add	r3, r2
 800f0e6:	b2c2      	uxtb	r2, r0
 800f0e8:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	695b      	ldr	r3, [r3, #20]
 800f0ee:	1c9a      	adds	r2, r3, #2
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	615a      	str	r2, [r3, #20]
 800f0f4:	e056      	b.n	800f1a4 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	7f1b      	ldrb	r3, [r3, #28]
 800f0fa:	f003 0302 	and.w	r3, r3, #2
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d050      	beq.n	800f1a4 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	891b      	ldrh	r3, [r3, #8]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d14a      	bne.n	800f1a0 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	681a      	ldr	r2, [r3, #0]
 800f10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f110:	3b02      	subs	r3, #2
 800f112:	4413      	add	r3, r2
 800f114:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f116:	b2d2      	uxtb	r2, r2
 800f118:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f11c:	0a19      	lsrs	r1, r3, #8
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	681a      	ldr	r2, [r3, #0]
 800f122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f124:	3b01      	subs	r3, #1
 800f126:	4413      	add	r3, r2
 800f128:	b2ca      	uxtb	r2, r1
 800f12a:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	681a      	ldr	r2, [r3, #0]
 800f130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f132:	18d0      	adds	r0, r2, r3
 800f134:	88fb      	ldrh	r3, [r7, #6]
 800f136:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f138:	fb02 f303 	mul.w	r3, r2, r3
 800f13c:	68ba      	ldr	r2, [r7, #8]
 800f13e:	4413      	add	r3, r2
 800f140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f142:	4619      	mov	r1, r3
 800f144:	f002 fabd 	bl	80116c2 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	695a      	ldr	r2, [r3, #20]
 800f14c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f14e:	441a      	add	r2, r3
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800f154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f156:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800f158:	88fa      	ldrh	r2, [r7, #6]
 800f15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f15c:	1ad3      	subs	r3, r2, r3
 800f15e:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	699b      	ldr	r3, [r3, #24]
 800f164:	1c5a      	adds	r2, r3, #1
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800f16a:	2300      	movs	r3, #0
 800f16c:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	681a      	ldr	r2, [r3, #0]
 800f172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f174:	1c59      	adds	r1, r3, #1
 800f176:	6339      	str	r1, [r7, #48]	@ 0x30
 800f178:	4413      	add	r3, r2
 800f17a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f17c:	b2d2      	uxtb	r2, r2
 800f17e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f182:	0a18      	lsrs	r0, r3, #8
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	681a      	ldr	r2, [r3, #0]
 800f188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f18a:	1c59      	adds	r1, r3, #1
 800f18c:	6339      	str	r1, [r7, #48]	@ 0x30
 800f18e:	4413      	add	r3, r2
 800f190:	b2c2      	uxtb	r2, r0
 800f192:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	695b      	ldr	r3, [r3, #20]
 800f198:	1c9a      	adds	r2, r3, #2
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	615a      	str	r2, [r3, #20]
 800f19e:	e001      	b.n	800f1a4 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	e049      	b.n	800f238 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800f1a4:	7ffb      	ldrb	r3, [r7, #31]
 800f1a6:	b29a      	uxth	r2, r3
 800f1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1aa:	b29b      	uxth	r3, r3
 800f1ac:	4413      	add	r3, r2
 800f1ae:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800f1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d015      	beq.n	800f1e8 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	681a      	ldr	r2, [r3, #0]
 800f1c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1c2:	18d0      	adds	r0, r2, r3
 800f1c4:	88fb      	ldrh	r3, [r7, #6]
 800f1c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f1c8:	fb03 f202 	mul.w	r2, r3, r2
 800f1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ce:	4413      	add	r3, r2
 800f1d0:	68ba      	ldr	r2, [r7, #8]
 800f1d2:	4413      	add	r3, r2
 800f1d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f1d6:	4619      	mov	r1, r3
 800f1d8:	f002 fa73 	bl	80116c2 <memcpy>
        q->byteCount += NbBytesToCopy;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	695a      	ldr	r2, [r3, #20]
 800f1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1e2:	441a      	add	r2, r3
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	699b      	ldr	r3, [r3, #24]
 800f1ec:	1c5a      	adds	r2, r3, #1
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800f1f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1f4:	3301      	adds	r3, #1
 800f1f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f1f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	429a      	cmp	r2, r3
 800f1fe:	f4ff aeb0 	bcc.w	800ef62 <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	681a      	ldr	r2, [r3, #0]
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	6919      	ldr	r1, [r3, #16]
 800f20a:	7ffb      	ldrb	r3, [r7, #31]
 800f20c:	4419      	add	r1, r3
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	685b      	ldr	r3, [r3, #4]
 800f212:	4299      	cmp	r1, r3
 800f214:	d307      	bcc.n	800f226 <CircularQueue_Add+0x432>
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	6919      	ldr	r1, [r3, #16]
 800f21a:	7ffb      	ldrb	r3, [r7, #31]
 800f21c:	4419      	add	r1, r3
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	685b      	ldr	r3, [r3, #4]
 800f222:	1acb      	subs	r3, r1, r3
 800f224:	e003      	b.n	800f22e <CircularQueue_Add+0x43a>
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	6919      	ldr	r1, [r3, #16]
 800f22a:	7ffb      	ldrb	r3, [r7, #31]
 800f22c:	440b      	add	r3, r1
 800f22e:	4413      	add	r3, r2
 800f230:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800f232:	6a3b      	ldr	r3, [r7, #32]
 800f234:	e000      	b.n	800f238 <CircularQueue_Add+0x444>
    return NULL;
 800f236:	2300      	movs	r3, #0
}
 800f238:	4618      	mov	r0, r3
 800f23a:	3738      	adds	r7, #56	@ 0x38
 800f23c:	46bd      	mov	sp, r7
 800f23e:	bd80      	pop	{r7, pc}

0800f240 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800f240:	b480      	push	{r7}
 800f242:	b085      	sub	sp, #20
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
 800f248:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800f24a:	2300      	movs	r3, #0
 800f24c:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800f24e:	2300      	movs	r3, #0
 800f250:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	891b      	ldrh	r3, [r3, #8]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d101      	bne.n	800f25e <CircularQueue_Remove+0x1e>
 800f25a:	2302      	movs	r3, #2
 800f25c:	e000      	b.n	800f260 <CircularQueue_Remove+0x20>
 800f25e:	2300      	movs	r3, #0
 800f260:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800f262:	2300      	movs	r3, #0
 800f264:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	695b      	ldr	r3, [r3, #20]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	f000 80ca 	beq.w	800f404 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	891b      	ldrh	r3, [r3, #8]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d120      	bne.n	800f2ba <CircularQueue_Remove+0x7a>
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681a      	ldr	r2, [r3, #0]
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	68db      	ldr	r3, [r3, #12]
 800f280:	4413      	add	r3, r2
 800f282:	781b      	ldrb	r3, [r3, #0]
 800f284:	4618      	mov	r0, r3
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681a      	ldr	r2, [r3, #0]
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	68db      	ldr	r3, [r3, #12]
 800f28e:	1c59      	adds	r1, r3, #1
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	685b      	ldr	r3, [r3, #4]
 800f294:	4299      	cmp	r1, r3
 800f296:	d306      	bcc.n	800f2a6 <CircularQueue_Remove+0x66>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	68d9      	ldr	r1, [r3, #12]
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	685b      	ldr	r3, [r3, #4]
 800f2a0:	1acb      	subs	r3, r1, r3
 800f2a2:	3301      	adds	r3, #1
 800f2a4:	e002      	b.n	800f2ac <CircularQueue_Remove+0x6c>
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	68db      	ldr	r3, [r3, #12]
 800f2aa:	3301      	adds	r3, #1
 800f2ac:	4413      	add	r3, r2
 800f2ae:	781b      	ldrb	r3, [r3, #0]
 800f2b0:	021b      	lsls	r3, r3, #8
 800f2b2:	b29b      	uxth	r3, r3
 800f2b4:	4403      	add	r3, r0
 800f2b6:	b29b      	uxth	r3, r3
 800f2b8:	e001      	b.n	800f2be <CircularQueue_Remove+0x7e>
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	891b      	ldrh	r3, [r3, #8]
 800f2be:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	7f1b      	ldrb	r3, [r3, #28]
 800f2c4:	f003 0301 	and.w	r3, r3, #1
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d056      	beq.n	800f37a <CircularQueue_Remove+0x13a>
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	7f1b      	ldrb	r3, [r3, #28]
 800f2d0:	f003 0302 	and.w	r3, r3, #2
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d150      	bne.n	800f37a <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f2d8:	897b      	ldrh	r3, [r7, #10]
 800f2da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f2de:	4293      	cmp	r3, r2
 800f2e0:	d103      	bne.n	800f2ea <CircularQueue_Remove+0xaa>
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	891b      	ldrh	r3, [r3, #8]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d012      	beq.n	800f310 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	68da      	ldr	r2, [r3, #12]
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f2f2:	429a      	cmp	r2, r3
 800f2f4:	d941      	bls.n	800f37a <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	891b      	ldrh	r3, [r3, #8]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d03d      	beq.n	800f37a <CircularQueue_Remove+0x13a>
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	685a      	ldr	r2, [r3, #4]
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	68db      	ldr	r3, [r3, #12]
 800f306:	1ad3      	subs	r3, r2, r3
 800f308:	687a      	ldr	r2, [r7, #4]
 800f30a:	8912      	ldrh	r2, [r2, #8]
 800f30c:	4293      	cmp	r3, r2
 800f30e:	d234      	bcs.n	800f37a <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	695a      	ldr	r2, [r3, #20]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	68d9      	ldr	r1, [r3, #12]
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	1acb      	subs	r3, r1, r3
 800f31e:	441a      	add	r2, r3
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2200      	movs	r2, #0
 800f328:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	891b      	ldrh	r3, [r3, #8]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d120      	bne.n	800f374 <CircularQueue_Remove+0x134>
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681a      	ldr	r2, [r3, #0]
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	68db      	ldr	r3, [r3, #12]
 800f33a:	4413      	add	r3, r2
 800f33c:	781b      	ldrb	r3, [r3, #0]
 800f33e:	4618      	mov	r0, r3
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681a      	ldr	r2, [r3, #0]
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	68db      	ldr	r3, [r3, #12]
 800f348:	1c59      	adds	r1, r3, #1
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	685b      	ldr	r3, [r3, #4]
 800f34e:	4299      	cmp	r1, r3
 800f350:	d306      	bcc.n	800f360 <CircularQueue_Remove+0x120>
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	68d9      	ldr	r1, [r3, #12]
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	685b      	ldr	r3, [r3, #4]
 800f35a:	1acb      	subs	r3, r1, r3
 800f35c:	3301      	adds	r3, #1
 800f35e:	e002      	b.n	800f366 <CircularQueue_Remove+0x126>
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	68db      	ldr	r3, [r3, #12]
 800f364:	3301      	adds	r3, #1
 800f366:	4413      	add	r3, r2
 800f368:	781b      	ldrb	r3, [r3, #0]
 800f36a:	021b      	lsls	r3, r3, #8
 800f36c:	b29b      	uxth	r3, r3
 800f36e:	4403      	add	r3, r0
 800f370:	b29b      	uxth	r3, r3
 800f372:	e001      	b.n	800f378 <CircularQueue_Remove+0x138>
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	891b      	ldrh	r3, [r3, #8]
 800f378:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	681a      	ldr	r2, [r3, #0]
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	68d9      	ldr	r1, [r3, #12]
 800f382:	7a7b      	ldrb	r3, [r7, #9]
 800f384:	4419      	add	r1, r3
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	685b      	ldr	r3, [r3, #4]
 800f38a:	4299      	cmp	r1, r3
 800f38c:	d307      	bcc.n	800f39e <CircularQueue_Remove+0x15e>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	68d9      	ldr	r1, [r3, #12]
 800f392:	7a7b      	ldrb	r3, [r7, #9]
 800f394:	4419      	add	r1, r3
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	685b      	ldr	r3, [r3, #4]
 800f39a:	1acb      	subs	r3, r1, r3
 800f39c:	e003      	b.n	800f3a6 <CircularQueue_Remove+0x166>
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	68d9      	ldr	r1, [r3, #12]
 800f3a2:	7a7b      	ldrb	r3, [r7, #9]
 800f3a4:	440b      	add	r3, r1
 800f3a6:	4413      	add	r3, r2
 800f3a8:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	695b      	ldr	r3, [r3, #20]
 800f3ae:	8979      	ldrh	r1, [r7, #10]
 800f3b0:	7a7a      	ldrb	r2, [r7, #9]
 800f3b2:	440a      	add	r2, r1
 800f3b4:	1a9a      	subs	r2, r3, r2
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	695b      	ldr	r3, [r3, #20]
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d01b      	beq.n	800f3fa <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	68da      	ldr	r2, [r3, #12]
 800f3c6:	897b      	ldrh	r3, [r7, #10]
 800f3c8:	441a      	add	r2, r3
 800f3ca:	7a7b      	ldrb	r3, [r7, #9]
 800f3cc:	441a      	add	r2, r3
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	685b      	ldr	r3, [r3, #4]
 800f3d2:	429a      	cmp	r2, r3
 800f3d4:	d309      	bcc.n	800f3ea <CircularQueue_Remove+0x1aa>
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	68da      	ldr	r2, [r3, #12]
 800f3da:	897b      	ldrh	r3, [r7, #10]
 800f3dc:	441a      	add	r2, r3
 800f3de:	7a7b      	ldrb	r3, [r7, #9]
 800f3e0:	441a      	add	r2, r3
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	685b      	ldr	r3, [r3, #4]
 800f3e6:	1ad3      	subs	r3, r2, r3
 800f3e8:	e005      	b.n	800f3f6 <CircularQueue_Remove+0x1b6>
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	68da      	ldr	r2, [r3, #12]
 800f3ee:	897b      	ldrh	r3, [r7, #10]
 800f3f0:	441a      	add	r2, r3
 800f3f2:	7a7b      	ldrb	r3, [r7, #9]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	687a      	ldr	r2, [r7, #4]
 800f3f8:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	699b      	ldr	r3, [r3, #24]
 800f3fe:	1e5a      	subs	r2, r3, #1
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d002      	beq.n	800f410 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	897a      	ldrh	r2, [r7, #10]
 800f40e:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800f410:	68fb      	ldr	r3, [r7, #12]
}
 800f412:	4618      	mov	r0, r3
 800f414:	3714      	adds	r7, #20
 800f416:	46bd      	mov	sp, r7
 800f418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41c:	4770      	bx	lr

0800f41e <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800f41e:	b480      	push	{r7}
 800f420:	b087      	sub	sp, #28
 800f422:	af00      	add	r7, sp, #0
 800f424:	6078      	str	r0, [r7, #4]
 800f426:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800f428:	2300      	movs	r3, #0
 800f42a:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800f42c:	2300      	movs	r3, #0
 800f42e:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	891b      	ldrh	r3, [r3, #8]
 800f434:	2b00      	cmp	r3, #0
 800f436:	d101      	bne.n	800f43c <CircularQueue_Sense+0x1e>
 800f438:	2302      	movs	r3, #2
 800f43a:	e000      	b.n	800f43e <CircularQueue_Sense+0x20>
 800f43c:	2300      	movs	r3, #0
 800f43e:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800f440:	2300      	movs	r3, #0
 800f442:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800f444:	2300      	movs	r3, #0
 800f446:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	695b      	ldr	r3, [r3, #20]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	f000 808e 	beq.w	800f56e <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	68db      	ldr	r3, [r3, #12]
 800f456:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	891b      	ldrh	r3, [r3, #8]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d120      	bne.n	800f4a2 <CircularQueue_Sense+0x84>
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	681a      	ldr	r2, [r3, #0]
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	68db      	ldr	r3, [r3, #12]
 800f468:	4413      	add	r3, r2
 800f46a:	781b      	ldrb	r3, [r3, #0]
 800f46c:	4618      	mov	r0, r3
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681a      	ldr	r2, [r3, #0]
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	68db      	ldr	r3, [r3, #12]
 800f476:	1c59      	adds	r1, r3, #1
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	685b      	ldr	r3, [r3, #4]
 800f47c:	4299      	cmp	r1, r3
 800f47e:	d306      	bcc.n	800f48e <CircularQueue_Sense+0x70>
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	68d9      	ldr	r1, [r3, #12]
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	685b      	ldr	r3, [r3, #4]
 800f488:	1acb      	subs	r3, r1, r3
 800f48a:	3301      	adds	r3, #1
 800f48c:	e002      	b.n	800f494 <CircularQueue_Sense+0x76>
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	68db      	ldr	r3, [r3, #12]
 800f492:	3301      	adds	r3, #1
 800f494:	4413      	add	r3, r2
 800f496:	781b      	ldrb	r3, [r3, #0]
 800f498:	021b      	lsls	r3, r3, #8
 800f49a:	b29b      	uxth	r3, r3
 800f49c:	4403      	add	r3, r0
 800f49e:	b29b      	uxth	r3, r3
 800f4a0:	e001      	b.n	800f4a6 <CircularQueue_Sense+0x88>
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	891b      	ldrh	r3, [r3, #8]
 800f4a6:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	7f1b      	ldrb	r3, [r3, #28]
 800f4ac:	f003 0301 	and.w	r3, r3, #1
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d047      	beq.n	800f544 <CircularQueue_Sense+0x126>
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	7f1b      	ldrb	r3, [r3, #28]
 800f4b8:	f003 0302 	and.w	r3, r3, #2
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d141      	bne.n	800f544 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f4c0:	8a7b      	ldrh	r3, [r7, #18]
 800f4c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f4c6:	4293      	cmp	r3, r2
 800f4c8:	d103      	bne.n	800f4d2 <CircularQueue_Sense+0xb4>
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	891b      	ldrh	r3, [r3, #8]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d012      	beq.n	800f4f8 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	68da      	ldr	r2, [r3, #12]
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f4da:	429a      	cmp	r2, r3
 800f4dc:	d932      	bls.n	800f544 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	891b      	ldrh	r3, [r3, #8]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d02e      	beq.n	800f544 <CircularQueue_Sense+0x126>
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	685a      	ldr	r2, [r3, #4]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	68db      	ldr	r3, [r3, #12]
 800f4ee:	1ad3      	subs	r3, r2, r3
 800f4f0:	687a      	ldr	r2, [r7, #4]
 800f4f2:	8912      	ldrh	r2, [r2, #8]
 800f4f4:	4293      	cmp	r3, r2
 800f4f6:	d225      	bcs.n	800f544 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	891b      	ldrh	r3, [r3, #8]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d11c      	bne.n	800f53e <CircularQueue_Sense+0x120>
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681a      	ldr	r2, [r3, #0]
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	4413      	add	r3, r2
 800f50c:	781b      	ldrb	r3, [r3, #0]
 800f50e:	4618      	mov	r0, r3
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681a      	ldr	r2, [r3, #0]
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	1c59      	adds	r1, r3, #1
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	685b      	ldr	r3, [r3, #4]
 800f51c:	4299      	cmp	r1, r3
 800f51e:	d305      	bcc.n	800f52c <CircularQueue_Sense+0x10e>
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	685b      	ldr	r3, [r3, #4]
 800f524:	68f9      	ldr	r1, [r7, #12]
 800f526:	1acb      	subs	r3, r1, r3
 800f528:	3301      	adds	r3, #1
 800f52a:	e001      	b.n	800f530 <CircularQueue_Sense+0x112>
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	3301      	adds	r3, #1
 800f530:	4413      	add	r3, r2
 800f532:	781b      	ldrb	r3, [r3, #0]
 800f534:	021b      	lsls	r3, r3, #8
 800f536:	b29b      	uxth	r3, r3
 800f538:	4403      	add	r3, r0
 800f53a:	b29b      	uxth	r3, r3
 800f53c:	e001      	b.n	800f542 <CircularQueue_Sense+0x124>
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	891b      	ldrh	r3, [r3, #8]
 800f542:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681a      	ldr	r2, [r3, #0]
 800f548:	7af9      	ldrb	r1, [r7, #11]
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	4419      	add	r1, r3
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	685b      	ldr	r3, [r3, #4]
 800f552:	4299      	cmp	r1, r3
 800f554:	d306      	bcc.n	800f564 <CircularQueue_Sense+0x146>
 800f556:	7af9      	ldrb	r1, [r7, #11]
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	4419      	add	r1, r3
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	685b      	ldr	r3, [r3, #4]
 800f560:	1acb      	subs	r3, r1, r3
 800f562:	e002      	b.n	800f56a <CircularQueue_Sense+0x14c>
 800f564:	7af9      	ldrb	r1, [r7, #11]
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	440b      	add	r3, r1
 800f56a:	4413      	add	r3, r2
 800f56c:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d002      	beq.n	800f57a <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	8a7a      	ldrh	r2, [r7, #18]
 800f578:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800f57a:	697b      	ldr	r3, [r7, #20]
}
 800f57c:	4618      	mov	r0, r3
 800f57e:	371c      	adds	r7, #28
 800f580:	46bd      	mov	sp, r7
 800f582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f586:	4770      	bx	lr

0800f588 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800f588:	b480      	push	{r7}
 800f58a:	af00      	add	r7, sp, #0
  return;
 800f58c:	bf00      	nop
}
 800f58e:	46bd      	mov	sp, r7
 800f590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f594:	4770      	bx	lr

0800f596 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800f596:	b480      	push	{r7}
 800f598:	af00      	add	r7, sp, #0
  return;
 800f59a:	bf00      	nop
}
 800f59c:	46bd      	mov	sp, r7
 800f59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a2:	4770      	bx	lr

0800f5a4 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800f5a4:	b480      	push	{r7}
 800f5a6:	af00      	add	r7, sp, #0
  return;
 800f5a8:	bf00      	nop
}
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b0:	4770      	bx	lr

0800f5b2 <EDS_STM_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
__WEAK void EDS_STM_Init( void )
{
 800f5b2:	b480      	push	{r7}
 800f5b4:	af00      	add	r7, sp, #0
  return;
 800f5b6:	bf00      	nop
}
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5be:	4770      	bx	lr

0800f5c0 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800f5c0:	b480      	push	{r7}
 800f5c2:	af00      	add	r7, sp, #0
  return;
 800f5c4:	bf00      	nop
}
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5cc:	4770      	bx	lr

0800f5ce <HTS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
__WEAK void HTS_Init( void )
{
 800f5ce:	b480      	push	{r7}
 800f5d0:	af00      	add	r7, sp, #0
  return;
 800f5d2:	bf00      	nop
}
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5da:	4770      	bx	lr

0800f5dc <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800f5dc:	b480      	push	{r7}
 800f5de:	af00      	add	r7, sp, #0
  return;
 800f5e0:	bf00      	nop
}
 800f5e2:	46bd      	mov	sp, r7
 800f5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e8:	4770      	bx	lr

0800f5ea <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800f5ea:	b480      	push	{r7}
 800f5ec:	af00      	add	r7, sp, #0
  return;
 800f5ee:	bf00      	nop
}
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f6:	4770      	bx	lr

0800f5f8 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	af00      	add	r7, sp, #0
  return;
 800f5fc:	bf00      	nop
}
 800f5fe:	46bd      	mov	sp, r7
 800f600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f604:	4770      	bx	lr

0800f606 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800f606:	b480      	push	{r7}
 800f608:	af00      	add	r7, sp, #0
  return;
 800f60a:	bf00      	nop
}
 800f60c:	46bd      	mov	sp, r7
 800f60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f612:	4770      	bx	lr

0800f614 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 800f614:	b480      	push	{r7}
 800f616:	af00      	add	r7, sp, #0
  return;
 800f618:	bf00      	nop
}
 800f61a:	46bd      	mov	sp, r7
 800f61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f620:	4770      	bx	lr

0800f622 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 800f622:	b480      	push	{r7}
 800f624:	af00      	add	r7, sp, #0
  return;
 800f626:	bf00      	nop
}
 800f628:	46bd      	mov	sp, r7
 800f62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f62e:	4770      	bx	lr

0800f630 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800f630:	b480      	push	{r7}
 800f632:	af00      	add	r7, sp, #0
  return;
 800f634:	bf00      	nop
}
 800f636:	46bd      	mov	sp, r7
 800f638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63c:	4770      	bx	lr

0800f63e <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800f63e:	b480      	push	{r7}
 800f640:	af00      	add	r7, sp, #0
  return;
 800f642:	bf00      	nop
}
 800f644:	46bd      	mov	sp, r7
 800f646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64a:	4770      	bx	lr

0800f64c <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800f64c:	b480      	push	{r7}
 800f64e:	af00      	add	r7, sp, #0
  return;
 800f650:	bf00      	nop
}
 800f652:	46bd      	mov	sp, r7
 800f654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f658:	4770      	bx	lr

0800f65a <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800f65a:	b480      	push	{r7}
 800f65c:	af00      	add	r7, sp, #0
  return;
 800f65e:	bf00      	nop
}
 800f660:	46bd      	mov	sp, r7
 800f662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f666:	4770      	bx	lr

0800f668 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800f668:	b580      	push	{r7, lr}
 800f66a:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800f66c:	4b04      	ldr	r3, [pc, #16]	@ (800f680 <SVCCTL_Init+0x18>)
 800f66e:	2200      	movs	r2, #0
 800f670:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800f672:	4b04      	ldr	r3, [pc, #16]	@ (800f684 <SVCCTL_Init+0x1c>)
 800f674:	2200      	movs	r2, #0
 800f676:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800f678:	f000 f806 	bl	800f688 <SVCCTL_SvcInit>

  return;
 800f67c:	bf00      	nop
}
 800f67e:	bd80      	pop	{r7, pc}
 800f680:	2000029c 	.word	0x2000029c
 800f684:	200002bc 	.word	0x200002bc

0800f688 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	af00      	add	r7, sp, #0
  BAS_Init();
 800f68c:	f7ff ff7c 	bl	800f588 <BAS_Init>

  BLS_Init();
 800f690:	f7ff ff81 	bl	800f596 <BLS_Init>

  CRS_STM_Init();
 800f694:	f7ff ff86 	bl	800f5a4 <CRS_STM_Init>

  DIS_Init();
 800f698:	f7fe fbe2 	bl	800de60 <DIS_Init>

  EDS_STM_Init();
 800f69c:	f7ff ff89 	bl	800f5b2 <EDS_STM_Init>

  HIDS_Init();
 800f6a0:	f7ff ff8e 	bl	800f5c0 <HIDS_Init>

  HRS_Init();
 800f6a4:	f7fe ff68 	bl	800e578 <HRS_Init>

  HTS_Init();
 800f6a8:	f7ff ff91 	bl	800f5ce <HTS_Init>

  IAS_Init();
 800f6ac:	f7ff ff96 	bl	800f5dc <IAS_Init>

  LLS_Init();
 800f6b0:	f7ff ff9b 	bl	800f5ea <LLS_Init>

  TPS_Init();
 800f6b4:	f7ff ffa0 	bl	800f5f8 <TPS_Init>

  MOTENV_STM_Init();
 800f6b8:	f7ff ffa5 	bl	800f606 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800f6bc:	f7ff ffaa 	bl	800f614 <P2PS_STM_Init>

  ZDD_STM_Init();
 800f6c0:	f7ff ffaf 	bl	800f622 <ZDD_STM_Init>

  OTAS_STM_Init();
 800f6c4:	f7ff ffb4 	bl	800f630 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800f6c8:	f7ff ffc0 	bl	800f64c <BVOPUS_STM_Init>

  MESH_Init();
 800f6cc:	f7ff ffb7 	bl	800f63e <MESH_Init>

  SVCCTL_InitCustomSvc();
 800f6d0:	f7ff ffc3 	bl	800f65a <SVCCTL_InitCustomSvc>
  
  return;
 800f6d4:	bf00      	nop
}
 800f6d6:	bd80      	pop	{r7, pc}

0800f6d8 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800f6d8:	b480      	push	{r7}
 800f6da:	b083      	sub	sp, #12
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800f6e0:	4b09      	ldr	r3, [pc, #36]	@ (800f708 <SVCCTL_RegisterSvcHandler+0x30>)
 800f6e2:	7f1b      	ldrb	r3, [r3, #28]
 800f6e4:	4619      	mov	r1, r3
 800f6e6:	4a08      	ldr	r2, [pc, #32]	@ (800f708 <SVCCTL_RegisterSvcHandler+0x30>)
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800f6ee:	4b06      	ldr	r3, [pc, #24]	@ (800f708 <SVCCTL_RegisterSvcHandler+0x30>)
 800f6f0:	7f1b      	ldrb	r3, [r3, #28]
 800f6f2:	3301      	adds	r3, #1
 800f6f4:	b2da      	uxtb	r2, r3
 800f6f6:	4b04      	ldr	r3, [pc, #16]	@ (800f708 <SVCCTL_RegisterSvcHandler+0x30>)
 800f6f8:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800f6fa:	bf00      	nop
}
 800f6fc:	370c      	adds	r7, #12
 800f6fe:	46bd      	mov	sp, r7
 800f700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f704:	4770      	bx	lr
 800f706:	bf00      	nop
 800f708:	2000029c 	.word	0x2000029c

0800f70c <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b086      	sub	sp, #24
 800f710:	af00      	add	r7, sp, #0
 800f712:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	3301      	adds	r3, #1
 800f718:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800f71a:	2300      	movs	r3, #0
 800f71c:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800f71e:	693b      	ldr	r3, [r7, #16]
 800f720:	781b      	ldrb	r3, [r3, #0]
 800f722:	2bff      	cmp	r3, #255	@ 0xff
 800f724:	d125      	bne.n	800f772 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800f726:	693b      	ldr	r3, [r7, #16]
 800f728:	3302      	adds	r3, #2
 800f72a:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	881b      	ldrh	r3, [r3, #0]
 800f730:	b29b      	uxth	r3, r3
 800f732:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f736:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f73a:	d118      	bne.n	800f76e <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800f73c:	2300      	movs	r3, #0
 800f73e:	757b      	strb	r3, [r7, #21]
 800f740:	e00d      	b.n	800f75e <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800f742:	7d7b      	ldrb	r3, [r7, #21]
 800f744:	4a1a      	ldr	r2, [pc, #104]	@ (800f7b0 <SVCCTL_UserEvtRx+0xa4>)
 800f746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f74a:	6878      	ldr	r0, [r7, #4]
 800f74c:	4798      	blx	r3
 800f74e:	4603      	mov	r3, r0
 800f750:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800f752:	7dfb      	ldrb	r3, [r7, #23]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d108      	bne.n	800f76a <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800f758:	7d7b      	ldrb	r3, [r7, #21]
 800f75a:	3301      	adds	r3, #1
 800f75c:	757b      	strb	r3, [r7, #21]
 800f75e:	4b14      	ldr	r3, [pc, #80]	@ (800f7b0 <SVCCTL_UserEvtRx+0xa4>)
 800f760:	7f1b      	ldrb	r3, [r3, #28]
 800f762:	7d7a      	ldrb	r2, [r7, #21]
 800f764:	429a      	cmp	r2, r3
 800f766:	d3ec      	bcc.n	800f742 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800f768:	e002      	b.n	800f770 <SVCCTL_UserEvtRx+0x64>
              break;
 800f76a:	bf00      	nop
          break;
 800f76c:	e000      	b.n	800f770 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800f76e:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800f770:	e000      	b.n	800f774 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800f772:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800f774:	7dfb      	ldrb	r3, [r7, #23]
 800f776:	2b02      	cmp	r3, #2
 800f778:	d00f      	beq.n	800f79a <SVCCTL_UserEvtRx+0x8e>
 800f77a:	2b02      	cmp	r3, #2
 800f77c:	dc10      	bgt.n	800f7a0 <SVCCTL_UserEvtRx+0x94>
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d002      	beq.n	800f788 <SVCCTL_UserEvtRx+0x7c>
 800f782:	2b01      	cmp	r3, #1
 800f784:	d006      	beq.n	800f794 <SVCCTL_UserEvtRx+0x88>
 800f786:	e00b      	b.n	800f7a0 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800f788:	6878      	ldr	r0, [r7, #4]
 800f78a:	f7f3 ffbd 	bl	8003708 <SVCCTL_App_Notification>
 800f78e:	4603      	mov	r3, r0
 800f790:	75bb      	strb	r3, [r7, #22]
      break;
 800f792:	e008      	b.n	800f7a6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800f794:	2301      	movs	r3, #1
 800f796:	75bb      	strb	r3, [r7, #22]
      break;
 800f798:	e005      	b.n	800f7a6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800f79a:	2300      	movs	r3, #0
 800f79c:	75bb      	strb	r3, [r7, #22]
      break;
 800f79e:	e002      	b.n	800f7a6 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800f7a0:	2301      	movs	r3, #1
 800f7a2:	75bb      	strb	r3, [r7, #22]
      break;
 800f7a4:	bf00      	nop
  }

  return (return_status);
 800f7a6:	7dbb      	ldrb	r3, [r7, #22]
}
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	3718      	adds	r7, #24
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	bd80      	pop	{r7, pc}
 800f7b0:	2000029c 	.word	0x2000029c

0800f7b4 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800f7b8:	f7f5 f914 	bl	80049e4 <HW_IPCC_Enable>

  return;
 800f7bc:	bf00      	nop
}
 800f7be:	bd80      	pop	{r7, pc}

0800f7c0 <TL_Init>:


void TL_Init( void )
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800f7c4:	4b10      	ldr	r3, [pc, #64]	@ (800f808 <TL_Init+0x48>)
 800f7c6:	4a11      	ldr	r2, [pc, #68]	@ (800f80c <TL_Init+0x4c>)
 800f7c8:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800f7ca:	4b0f      	ldr	r3, [pc, #60]	@ (800f808 <TL_Init+0x48>)
 800f7cc:	4a10      	ldr	r2, [pc, #64]	@ (800f810 <TL_Init+0x50>)
 800f7ce:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800f7d0:	4b0d      	ldr	r3, [pc, #52]	@ (800f808 <TL_Init+0x48>)
 800f7d2:	4a10      	ldr	r2, [pc, #64]	@ (800f814 <TL_Init+0x54>)
 800f7d4:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800f7d6:	4b0c      	ldr	r3, [pc, #48]	@ (800f808 <TL_Init+0x48>)
 800f7d8:	4a0f      	ldr	r2, [pc, #60]	@ (800f818 <TL_Init+0x58>)
 800f7da:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800f7dc:	4b0a      	ldr	r3, [pc, #40]	@ (800f808 <TL_Init+0x48>)
 800f7de:	4a0f      	ldr	r2, [pc, #60]	@ (800f81c <TL_Init+0x5c>)
 800f7e0:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800f7e2:	4b09      	ldr	r3, [pc, #36]	@ (800f808 <TL_Init+0x48>)
 800f7e4:	4a0e      	ldr	r2, [pc, #56]	@ (800f820 <TL_Init+0x60>)
 800f7e6:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800f7e8:	4b07      	ldr	r3, [pc, #28]	@ (800f808 <TL_Init+0x48>)
 800f7ea:	4a0e      	ldr	r2, [pc, #56]	@ (800f824 <TL_Init+0x64>)
 800f7ec:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800f7ee:	4b06      	ldr	r3, [pc, #24]	@ (800f808 <TL_Init+0x48>)
 800f7f0:	4a0d      	ldr	r2, [pc, #52]	@ (800f828 <TL_Init+0x68>)
 800f7f2:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800f7f4:	4b04      	ldr	r3, [pc, #16]	@ (800f808 <TL_Init+0x48>)
 800f7f6:	4a0d      	ldr	r2, [pc, #52]	@ (800f82c <TL_Init+0x6c>)
 800f7f8:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800f7fa:	4b03      	ldr	r3, [pc, #12]	@ (800f808 <TL_Init+0x48>)
 800f7fc:	4a0c      	ldr	r2, [pc, #48]	@ (800f830 <TL_Init+0x70>)
 800f7fe:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800f800:	f7f5 f904 	bl	8004a0c <HW_IPCC_Init>

  return;
 800f804:	bf00      	nop
}
 800f806:	bd80      	pop	{r7, pc}
 800f808:	20030000 	.word	0x20030000
 800f80c:	20030134 	.word	0x20030134
 800f810:	20030154 	.word	0x20030154
 800f814:	20030164 	.word	0x20030164
 800f818:	20030174 	.word	0x20030174
 800f81c:	2003017c 	.word	0x2003017c
 800f820:	20030184 	.word	0x20030184
 800f824:	2003018c 	.word	0x2003018c
 800f828:	200301a8 	.word	0x200301a8
 800f82c:	200301ac 	.word	0x200301ac
 800f830:	200301b8 	.word	0x200301b8

0800f834 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b084      	sub	sp, #16
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800f840:	4811      	ldr	r0, [pc, #68]	@ (800f888 <TL_BLE_Init+0x54>)
 800f842:	f7ff f9e7 	bl	800ec14 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800f846:	4b11      	ldr	r3, [pc, #68]	@ (800f88c <TL_BLE_Init+0x58>)
 800f848:	685b      	ldr	r3, [r3, #4]
 800f84a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	689a      	ldr	r2, [r3, #8]
 800f850:	68bb      	ldr	r3, [r7, #8]
 800f852:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	68da      	ldr	r2, [r3, #12]
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	4a0c      	ldr	r2, [pc, #48]	@ (800f890 <TL_BLE_Init+0x5c>)
 800f860:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800f862:	68bb      	ldr	r3, [r7, #8]
 800f864:	4a08      	ldr	r2, [pc, #32]	@ (800f888 <TL_BLE_Init+0x54>)
 800f866:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800f868:	f7f5 f8e6 	bl	8004a38 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	4a08      	ldr	r2, [pc, #32]	@ (800f894 <TL_BLE_Init+0x60>)
 800f872:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	685b      	ldr	r3, [r3, #4]
 800f878:	4a07      	ldr	r2, [pc, #28]	@ (800f898 <TL_BLE_Init+0x64>)
 800f87a:	6013      	str	r3, [r2, #0]

  return 0;
 800f87c:	2300      	movs	r3, #0
}
 800f87e:	4618      	mov	r0, r3
 800f880:	3710      	adds	r7, #16
 800f882:	46bd      	mov	sp, r7
 800f884:	bd80      	pop	{r7, pc}
 800f886:	bf00      	nop
 800f888:	200301d4 	.word	0x200301d4
 800f88c:	20030000 	.word	0x20030000
 800f890:	20030a58 	.word	0x20030a58
 800f894:	20001c34 	.word	0x20001c34
 800f898:	20001c38 	.word	0x20001c38

0800f89c <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800f89c:	b580      	push	{r7, lr}
 800f89e:	b082      	sub	sp, #8
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
 800f8a4:	460b      	mov	r3, r1
 800f8a6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800f8a8:	4b09      	ldr	r3, [pc, #36]	@ (800f8d0 <TL_BLE_SendCmd+0x34>)
 800f8aa:	685b      	ldr	r3, [r3, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	2201      	movs	r2, #1
 800f8b0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800f8b2:	4b07      	ldr	r3, [pc, #28]	@ (800f8d0 <TL_BLE_SendCmd+0x34>)
 800f8b4:	685b      	ldr	r3, [r3, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	4619      	mov	r1, r3
 800f8ba:	2001      	movs	r0, #1
 800f8bc:	f000 f970 	bl	800fba0 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800f8c0:	f7f5 f8d4 	bl	8004a6c <HW_IPCC_BLE_SendCmd>

  return 0;
 800f8c4:	2300      	movs	r3, #0
}
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	3708      	adds	r7, #8
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	bd80      	pop	{r7, pc}
 800f8ce:	bf00      	nop
 800f8d0:	20030000 	.word	0x20030000

0800f8d4 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b082      	sub	sp, #8
 800f8d8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800f8da:	e01c      	b.n	800f916 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800f8dc:	1d3b      	adds	r3, r7, #4
 800f8de:	4619      	mov	r1, r3
 800f8e0:	4812      	ldr	r0, [pc, #72]	@ (800f92c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800f8e2:	f7ff fa36 	bl	800ed52 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	7a5b      	ldrb	r3, [r3, #9]
 800f8ea:	2b0f      	cmp	r3, #15
 800f8ec:	d003      	beq.n	800f8f6 <HW_IPCC_BLE_RxEvtNot+0x22>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	7a5b      	ldrb	r3, [r3, #9]
 800f8f2:	2b0e      	cmp	r3, #14
 800f8f4:	d105      	bne.n	800f902 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	2002      	movs	r0, #2
 800f8fc:	f000 f950 	bl	800fba0 <OutputDbgTrace>
 800f900:	e004      	b.n	800f90c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	4619      	mov	r1, r3
 800f906:	2005      	movs	r0, #5
 800f908:	f000 f94a 	bl	800fba0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800f90c:	4b08      	ldr	r3, [pc, #32]	@ (800f930 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	687a      	ldr	r2, [r7, #4]
 800f912:	4610      	mov	r0, r2
 800f914:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800f916:	4805      	ldr	r0, [pc, #20]	@ (800f92c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800f918:	f7ff f98c 	bl	800ec34 <LST_is_empty>
 800f91c:	4603      	mov	r3, r0
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d0dc      	beq.n	800f8dc <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800f922:	bf00      	nop
}
 800f924:	3708      	adds	r7, #8
 800f926:	46bd      	mov	sp, r7
 800f928:	bd80      	pop	{r7, pc}
 800f92a:	bf00      	nop
 800f92c:	200301d4 	.word	0x200301d4
 800f930:	20001c34 	.word	0x20001c34

0800f934 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800f934:	b580      	push	{r7, lr}
 800f936:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800f938:	2100      	movs	r1, #0
 800f93a:	2004      	movs	r0, #4
 800f93c:	f000 f930 	bl	800fba0 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800f940:	4b02      	ldr	r3, [pc, #8]	@ (800f94c <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	4798      	blx	r3
       
  return;
 800f946:	bf00      	nop
}
 800f948:	bd80      	pop	{r7, pc}
 800f94a:	bf00      	nop
 800f94c:	20001c38 	.word	0x20001c38

0800f950 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800f950:	b580      	push	{r7, lr}
 800f952:	b084      	sub	sp, #16
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800f95c:	480d      	ldr	r0, [pc, #52]	@ (800f994 <TL_SYS_Init+0x44>)
 800f95e:	f7ff f959 	bl	800ec14 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800f962:	4b0d      	ldr	r3, [pc, #52]	@ (800f998 <TL_SYS_Init+0x48>)
 800f964:	68db      	ldr	r3, [r3, #12]
 800f966:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	689a      	ldr	r2, [r3, #8]
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800f970:	68bb      	ldr	r3, [r7, #8]
 800f972:	4a08      	ldr	r2, [pc, #32]	@ (800f994 <TL_SYS_Init+0x44>)
 800f974:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800f976:	f7f5 f8ab 	bl	8004ad0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	4a07      	ldr	r2, [pc, #28]	@ (800f99c <TL_SYS_Init+0x4c>)
 800f980:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	685b      	ldr	r3, [r3, #4]
 800f986:	4a06      	ldr	r2, [pc, #24]	@ (800f9a0 <TL_SYS_Init+0x50>)
 800f988:	6013      	str	r3, [r2, #0]

  return 0;
 800f98a:	2300      	movs	r3, #0
}
 800f98c:	4618      	mov	r0, r3
 800f98e:	3710      	adds	r7, #16
 800f990:	46bd      	mov	sp, r7
 800f992:	bd80      	pop	{r7, pc}
 800f994:	200301dc 	.word	0x200301dc
 800f998:	20030000 	.word	0x20030000
 800f99c:	20001c3c 	.word	0x20001c3c
 800f9a0:	20001c40 	.word	0x20001c40

0800f9a4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b082      	sub	sp, #8
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	6078      	str	r0, [r7, #4]
 800f9ac:	460b      	mov	r3, r1
 800f9ae:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800f9b0:	4b09      	ldr	r3, [pc, #36]	@ (800f9d8 <TL_SYS_SendCmd+0x34>)
 800f9b2:	68db      	ldr	r3, [r3, #12]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	2210      	movs	r2, #16
 800f9b8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800f9ba:	4b07      	ldr	r3, [pc, #28]	@ (800f9d8 <TL_SYS_SendCmd+0x34>)
 800f9bc:	68db      	ldr	r3, [r3, #12]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	4619      	mov	r1, r3
 800f9c2:	2006      	movs	r0, #6
 800f9c4:	f000 f8ec 	bl	800fba0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800f9c8:	f7f5 f89c 	bl	8004b04 <HW_IPCC_SYS_SendCmd>

  return 0;
 800f9cc:	2300      	movs	r3, #0
}
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	3708      	adds	r7, #8
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}
 800f9d6:	bf00      	nop
 800f9d8:	20030000 	.word	0x20030000

0800f9dc <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800f9e0:	4b07      	ldr	r3, [pc, #28]	@ (800fa00 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800f9e2:	68db      	ldr	r3, [r3, #12]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	4619      	mov	r1, r3
 800f9e8:	2007      	movs	r0, #7
 800f9ea:	f000 f8d9 	bl	800fba0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800f9ee:	4b05      	ldr	r3, [pc, #20]	@ (800fa04 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	4a03      	ldr	r2, [pc, #12]	@ (800fa00 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800f9f4:	68d2      	ldr	r2, [r2, #12]
 800f9f6:	6812      	ldr	r2, [r2, #0]
 800f9f8:	4610      	mov	r0, r2
 800f9fa:	4798      	blx	r3

  return;
 800f9fc:	bf00      	nop
}
 800f9fe:	bd80      	pop	{r7, pc}
 800fa00:	20030000 	.word	0x20030000
 800fa04:	20001c3c 	.word	0x20001c3c

0800fa08 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b082      	sub	sp, #8
 800fa0c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800fa0e:	e00e      	b.n	800fa2e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800fa10:	1d3b      	adds	r3, r7, #4
 800fa12:	4619      	mov	r1, r3
 800fa14:	480b      	ldr	r0, [pc, #44]	@ (800fa44 <HW_IPCC_SYS_EvtNot+0x3c>)
 800fa16:	f7ff f99c 	bl	800ed52 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	4619      	mov	r1, r3
 800fa1e:	2008      	movs	r0, #8
 800fa20:	f000 f8be 	bl	800fba0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800fa24:	4b08      	ldr	r3, [pc, #32]	@ (800fa48 <HW_IPCC_SYS_EvtNot+0x40>)
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	687a      	ldr	r2, [r7, #4]
 800fa2a:	4610      	mov	r0, r2
 800fa2c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800fa2e:	4805      	ldr	r0, [pc, #20]	@ (800fa44 <HW_IPCC_SYS_EvtNot+0x3c>)
 800fa30:	f7ff f900 	bl	800ec34 <LST_is_empty>
 800fa34:	4603      	mov	r3, r0
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d0ea      	beq.n	800fa10 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800fa3a:	bf00      	nop
}
 800fa3c:	3708      	adds	r7, #8
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	bd80      	pop	{r7, pc}
 800fa42:	bf00      	nop
 800fa44:	200301dc 	.word	0x200301dc
 800fa48:	20001c40 	.word	0x20001c40

0800fa4c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b082      	sub	sp, #8
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800fa54:	4817      	ldr	r0, [pc, #92]	@ (800fab4 <TL_MM_Init+0x68>)
 800fa56:	f7ff f8dd 	bl	800ec14 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800fa5a:	4817      	ldr	r0, [pc, #92]	@ (800fab8 <TL_MM_Init+0x6c>)
 800fa5c:	f7ff f8da 	bl	800ec14 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800fa60:	4b16      	ldr	r3, [pc, #88]	@ (800fabc <TL_MM_Init+0x70>)
 800fa62:	691b      	ldr	r3, [r3, #16]
 800fa64:	4a16      	ldr	r2, [pc, #88]	@ (800fac0 <TL_MM_Init+0x74>)
 800fa66:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800fa68:	4b15      	ldr	r3, [pc, #84]	@ (800fac0 <TL_MM_Init+0x74>)
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	687a      	ldr	r2, [r7, #4]
 800fa6e:	6892      	ldr	r2, [r2, #8]
 800fa70:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800fa72:	4b13      	ldr	r3, [pc, #76]	@ (800fac0 <TL_MM_Init+0x74>)
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	687a      	ldr	r2, [r7, #4]
 800fa78:	68d2      	ldr	r2, [r2, #12]
 800fa7a:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800fa7c:	4b10      	ldr	r3, [pc, #64]	@ (800fac0 <TL_MM_Init+0x74>)
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	4a0c      	ldr	r2, [pc, #48]	@ (800fab4 <TL_MM_Init+0x68>)
 800fa82:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800fa84:	4b0e      	ldr	r3, [pc, #56]	@ (800fac0 <TL_MM_Init+0x74>)
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	687a      	ldr	r2, [r7, #4]
 800fa8a:	6812      	ldr	r2, [r2, #0]
 800fa8c:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800fa8e:	4b0c      	ldr	r3, [pc, #48]	@ (800fac0 <TL_MM_Init+0x74>)
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	687a      	ldr	r2, [r7, #4]
 800fa94:	6852      	ldr	r2, [r2, #4]
 800fa96:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800fa98:	4b09      	ldr	r3, [pc, #36]	@ (800fac0 <TL_MM_Init+0x74>)
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	687a      	ldr	r2, [r7, #4]
 800fa9e:	6912      	ldr	r2, [r2, #16]
 800faa0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800faa2:	4b07      	ldr	r3, [pc, #28]	@ (800fac0 <TL_MM_Init+0x74>)
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	687a      	ldr	r2, [r7, #4]
 800faa8:	6952      	ldr	r2, [r2, #20]
 800faaa:	619a      	str	r2, [r3, #24]

  return;
 800faac:	bf00      	nop
}
 800faae:	3708      	adds	r7, #8
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	200301c4 	.word	0x200301c4
 800fab8:	20001c2c 	.word	0x20001c2c
 800fabc:	20030000 	.word	0x20030000
 800fac0:	20001c44 	.word	0x20001c44

0800fac4 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800fac4:	b580      	push	{r7, lr}
 800fac6:	b082      	sub	sp, #8
 800fac8:	af00      	add	r7, sp, #0
 800faca:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800facc:	6879      	ldr	r1, [r7, #4]
 800face:	4807      	ldr	r0, [pc, #28]	@ (800faec <TL_MM_EvtDone+0x28>)
 800fad0:	f7ff f8f8 	bl	800ecc4 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800fad4:	6879      	ldr	r1, [r7, #4]
 800fad6:	2000      	movs	r0, #0
 800fad8:	f000 f862 	bl	800fba0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800fadc:	4804      	ldr	r0, [pc, #16]	@ (800faf0 <TL_MM_EvtDone+0x2c>)
 800fade:	f7f5 f857 	bl	8004b90 <HW_IPCC_MM_SendFreeBuf>

  return;
 800fae2:	bf00      	nop
}
 800fae4:	3708      	adds	r7, #8
 800fae6:	46bd      	mov	sp, r7
 800fae8:	bd80      	pop	{r7, pc}
 800faea:	bf00      	nop
 800faec:	20001c2c 	.word	0x20001c2c
 800faf0:	0800faf5 	.word	0x0800faf5

0800faf4 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b082      	sub	sp, #8
 800faf8:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800fafa:	e00c      	b.n	800fb16 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800fafc:	1d3b      	adds	r3, r7, #4
 800fafe:	4619      	mov	r1, r3
 800fb00:	480a      	ldr	r0, [pc, #40]	@ (800fb2c <SendFreeBuf+0x38>)
 800fb02:	f7ff f926 	bl	800ed52 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800fb06:	4b0a      	ldr	r3, [pc, #40]	@ (800fb30 <SendFreeBuf+0x3c>)
 800fb08:	691b      	ldr	r3, [r3, #16]
 800fb0a:	691b      	ldr	r3, [r3, #16]
 800fb0c:	687a      	ldr	r2, [r7, #4]
 800fb0e:	4611      	mov	r1, r2
 800fb10:	4618      	mov	r0, r3
 800fb12:	f7ff f8d7 	bl	800ecc4 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800fb16:	4805      	ldr	r0, [pc, #20]	@ (800fb2c <SendFreeBuf+0x38>)
 800fb18:	f7ff f88c 	bl	800ec34 <LST_is_empty>
 800fb1c:	4603      	mov	r3, r0
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d0ec      	beq.n	800fafc <SendFreeBuf+0x8>
  }

  return;
 800fb22:	bf00      	nop
}
 800fb24:	3708      	adds	r7, #8
 800fb26:	46bd      	mov	sp, r7
 800fb28:	bd80      	pop	{r7, pc}
 800fb2a:	bf00      	nop
 800fb2c:	20001c2c 	.word	0x20001c2c
 800fb30:	20030000 	.word	0x20030000

0800fb34 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800fb34:	b580      	push	{r7, lr}
 800fb36:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800fb38:	4805      	ldr	r0, [pc, #20]	@ (800fb50 <TL_TRACES_Init+0x1c>)
 800fb3a:	f7ff f86b 	bl	800ec14 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800fb3e:	4b05      	ldr	r3, [pc, #20]	@ (800fb54 <TL_TRACES_Init+0x20>)
 800fb40:	695b      	ldr	r3, [r3, #20]
 800fb42:	4a03      	ldr	r2, [pc, #12]	@ (800fb50 <TL_TRACES_Init+0x1c>)
 800fb44:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800fb46:	f7f5 f875 	bl	8004c34 <HW_IPCC_TRACES_Init>

  return;
 800fb4a:	bf00      	nop
}
 800fb4c:	bd80      	pop	{r7, pc}
 800fb4e:	bf00      	nop
 800fb50:	200301cc 	.word	0x200301cc
 800fb54:	20030000 	.word	0x20030000

0800fb58 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b082      	sub	sp, #8
 800fb5c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800fb5e:	e008      	b.n	800fb72 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800fb60:	1d3b      	adds	r3, r7, #4
 800fb62:	4619      	mov	r1, r3
 800fb64:	4808      	ldr	r0, [pc, #32]	@ (800fb88 <HW_IPCC_TRACES_EvtNot+0x30>)
 800fb66:	f7ff f8f4 	bl	800ed52 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	4618      	mov	r0, r3
 800fb6e:	f000 f80d 	bl	800fb8c <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800fb72:	4805      	ldr	r0, [pc, #20]	@ (800fb88 <HW_IPCC_TRACES_EvtNot+0x30>)
 800fb74:	f7ff f85e 	bl	800ec34 <LST_is_empty>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d0f0      	beq.n	800fb60 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800fb7e:	bf00      	nop
}
 800fb80:	3708      	adds	r7, #8
 800fb82:	46bd      	mov	sp, r7
 800fb84:	bd80      	pop	{r7, pc}
 800fb86:	bf00      	nop
 800fb88:	200301cc 	.word	0x200301cc

0800fb8c <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800fb8c:	b480      	push	{r7}
 800fb8e:	b083      	sub	sp, #12
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800fb94:	bf00      	nop
 800fb96:	370c      	adds	r7, #12
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9e:	4770      	bx	lr

0800fba0 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800fba0:	b480      	push	{r7}
 800fba2:	b087      	sub	sp, #28
 800fba4:	af00      	add	r7, sp, #0
 800fba6:	4603      	mov	r3, r0
 800fba8:	6039      	str	r1, [r7, #0]
 800fbaa:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800fbac:	79fb      	ldrb	r3, [r7, #7]
 800fbae:	2b08      	cmp	r3, #8
 800fbb0:	d84c      	bhi.n	800fc4c <OutputDbgTrace+0xac>
 800fbb2:	a201      	add	r2, pc, #4	@ (adr r2, 800fbb8 <OutputDbgTrace+0x18>)
 800fbb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbb8:	0800fbdd 	.word	0x0800fbdd
 800fbbc:	0800fc01 	.word	0x0800fc01
 800fbc0:	0800fc0d 	.word	0x0800fc0d
 800fbc4:	0800fc07 	.word	0x0800fc07
 800fbc8:	0800fc4d 	.word	0x0800fc4d
 800fbcc:	0800fc21 	.word	0x0800fc21
 800fbd0:	0800fc2d 	.word	0x0800fc2d
 800fbd4:	0800fc33 	.word	0x0800fc33
 800fbd8:	0800fc41 	.word	0x0800fc41
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	7a5b      	ldrb	r3, [r3, #9]
 800fbe4:	2bff      	cmp	r3, #255	@ 0xff
 800fbe6:	d005      	beq.n	800fbf4 <OutputDbgTrace+0x54>
 800fbe8:	2bff      	cmp	r3, #255	@ 0xff
 800fbea:	dc05      	bgt.n	800fbf8 <OutputDbgTrace+0x58>
 800fbec:	2b0e      	cmp	r3, #14
 800fbee:	d005      	beq.n	800fbfc <OutputDbgTrace+0x5c>
 800fbf0:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800fbf2:	e001      	b.n	800fbf8 <OutputDbgTrace+0x58>
      break;
 800fbf4:	bf00      	nop
 800fbf6:	e02a      	b.n	800fc4e <OutputDbgTrace+0xae>
      break;
 800fbf8:	bf00      	nop
 800fbfa:	e028      	b.n	800fc4e <OutputDbgTrace+0xae>
      break;
 800fbfc:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800fbfe:	e026      	b.n	800fc4e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800fc00:	683b      	ldr	r3, [r7, #0]
 800fc02:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800fc04:	e023      	b.n	800fc4e <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800fc0a:	e020      	b.n	800fc4e <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800fc10:	697b      	ldr	r3, [r7, #20]
 800fc12:	7a5b      	ldrb	r3, [r3, #9]
 800fc14:	2b0e      	cmp	r3, #14
 800fc16:	d001      	beq.n	800fc1c <OutputDbgTrace+0x7c>
 800fc18:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800fc1a:	e000      	b.n	800fc1e <OutputDbgTrace+0x7e>
      break;
 800fc1c:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fc1e:	e016      	b.n	800fc4e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800fc20:	683b      	ldr	r3, [r7, #0]
 800fc22:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	7a5b      	ldrb	r3, [r3, #9]
 800fc28:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fc2a:	e010      	b.n	800fc4e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800fc30:	e00d      	b.n	800fc4e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800fc32:	683b      	ldr	r3, [r7, #0]
 800fc34:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800fc36:	693b      	ldr	r3, [r7, #16]
 800fc38:	785b      	ldrb	r3, [r3, #1]
 800fc3a:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800fc3c:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fc3e:	e006      	b.n	800fc4e <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800fc40:	683b      	ldr	r3, [r7, #0]
 800fc42:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	7a5b      	ldrb	r3, [r3, #9]
 800fc48:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fc4a:	e000      	b.n	800fc4e <OutputDbgTrace+0xae>
    
  default:
    break;
 800fc4c:	bf00      	nop
  }
  
  return;
 800fc4e:	bf00      	nop
}
 800fc50:	371c      	adds	r7, #28
 800fc52:	46bd      	mov	sp, r7
 800fc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc58:	4770      	bx	lr
 800fc5a:	bf00      	nop

0800fc5c <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b082      	sub	sp, #8
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	4a22      	ldr	r2, [pc, #136]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fc6a:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	685b      	ldr	r3, [r3, #4]
 800fc70:	4a20      	ldr	r2, [pc, #128]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fc72:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	689b      	ldr	r3, [r3, #8]
 800fc78:	4a1e      	ldr	r2, [pc, #120]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fc7a:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	68db      	ldr	r3, [r3, #12]
 800fc80:	4a1c      	ldr	r2, [pc, #112]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fc82:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	691b      	ldr	r3, [r3, #16]
 800fc88:	4a1a      	ldr	r2, [pc, #104]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fc8a:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	695b      	ldr	r3, [r3, #20]
 800fc90:	4a18      	ldr	r2, [pc, #96]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fc92:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	699b      	ldr	r3, [r3, #24]
 800fc98:	4a16      	ldr	r2, [pc, #88]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fc9a:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	69db      	ldr	r3, [r3, #28]
 800fca0:	4a14      	ldr	r2, [pc, #80]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fca2:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	6a1b      	ldr	r3, [r3, #32]
 800fca8:	4a12      	ldr	r2, [pc, #72]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fcaa:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcb0:	4a10      	ldr	r2, [pc, #64]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fcb2:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcb8:	4a0e      	ldr	r2, [pc, #56]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fcba:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 800fcbc:	4b0e      	ldr	r3, [pc, #56]	@ (800fcf8 <UTIL_LCD_SetFuncDriver+0x9c>)
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 800fcc2:	4b0d      	ldr	r3, [pc, #52]	@ (800fcf8 <UTIL_LCD_SetFuncDriver+0x9c>)
 800fcc4:	2200      	movs	r2, #0
 800fcc6:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 800fcc8:	4b0a      	ldr	r3, [pc, #40]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fcca:	69db      	ldr	r3, [r3, #28]
 800fccc:	4a0b      	ldr	r2, [pc, #44]	@ (800fcfc <UTIL_LCD_SetFuncDriver+0xa0>)
 800fcce:	4611      	mov	r1, r2
 800fcd0:	2000      	movs	r0, #0
 800fcd2:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 800fcd4:	4b07      	ldr	r3, [pc, #28]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fcd6:	6a1b      	ldr	r3, [r3, #32]
 800fcd8:	4a09      	ldr	r2, [pc, #36]	@ (800fd00 <UTIL_LCD_SetFuncDriver+0xa4>)
 800fcda:	4611      	mov	r1, r2
 800fcdc:	2000      	movs	r0, #0
 800fcde:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 800fce0:	4b04      	ldr	r3, [pc, #16]	@ (800fcf4 <UTIL_LCD_SetFuncDriver+0x98>)
 800fce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fce4:	4a07      	ldr	r2, [pc, #28]	@ (800fd04 <UTIL_LCD_SetFuncDriver+0xa8>)
 800fce6:	4611      	mov	r1, r2
 800fce8:	2000      	movs	r0, #0
 800fcea:	4798      	blx	r3
}
 800fcec:	bf00      	nop
 800fcee:	3708      	adds	r7, #8
 800fcf0:	46bd      	mov	sp, r7
 800fcf2:	bd80      	pop	{r7, pc}
 800fcf4:	20001c88 	.word	0x20001c88
 800fcf8:	20001c48 	.word	0x20001c48
 800fcfc:	20001c5c 	.word	0x20001c5c
 800fd00:	20001c60 	.word	0x20001c60
 800fd04:	20001c64 	.word	0x20001c64

0800fd08 <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 800fd08:	b580      	push	{r7, lr}
 800fd0a:	b082      	sub	sp, #8
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 800fd10:	4a09      	ldr	r2, [pc, #36]	@ (800fd38 <UTIL_LCD_SetDevice+0x30>)
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 800fd16:	4b09      	ldr	r3, [pc, #36]	@ (800fd3c <UTIL_LCD_SetDevice+0x34>)
 800fd18:	69db      	ldr	r3, [r3, #28]
 800fd1a:	4a09      	ldr	r2, [pc, #36]	@ (800fd40 <UTIL_LCD_SetDevice+0x38>)
 800fd1c:	4611      	mov	r1, r2
 800fd1e:	6878      	ldr	r0, [r7, #4]
 800fd20:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 800fd22:	4b06      	ldr	r3, [pc, #24]	@ (800fd3c <UTIL_LCD_SetDevice+0x34>)
 800fd24:	6a1b      	ldr	r3, [r3, #32]
 800fd26:	4a07      	ldr	r2, [pc, #28]	@ (800fd44 <UTIL_LCD_SetDevice+0x3c>)
 800fd28:	4611      	mov	r1, r2
 800fd2a:	6878      	ldr	r0, [r7, #4]
 800fd2c:	4798      	blx	r3
}
 800fd2e:	bf00      	nop
 800fd30:	3708      	adds	r7, #8
 800fd32:	46bd      	mov	sp, r7
 800fd34:	bd80      	pop	{r7, pc}
 800fd36:	bf00      	nop
 800fd38:	20001c48 	.word	0x20001c48
 800fd3c:	20001c88 	.word	0x20001c88
 800fd40:	20001c5c 	.word	0x20001c5c
 800fd44:	20001c60 	.word	0x20001c60

0800fd48 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 800fd48:	b480      	push	{r7}
 800fd4a:	b083      	sub	sp, #12
 800fd4c:	af00      	add	r7, sp, #0
 800fd4e:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 800fd50:	4b06      	ldr	r3, [pc, #24]	@ (800fd6c <UTIL_LCD_SetTextColor+0x24>)
 800fd52:	68db      	ldr	r3, [r3, #12]
 800fd54:	4a05      	ldr	r2, [pc, #20]	@ (800fd6c <UTIL_LCD_SetTextColor+0x24>)
 800fd56:	015b      	lsls	r3, r3, #5
 800fd58:	4413      	add	r3, r2
 800fd5a:	687a      	ldr	r2, [r7, #4]
 800fd5c:	601a      	str	r2, [r3, #0]
}
 800fd5e:	bf00      	nop
 800fd60:	370c      	adds	r7, #12
 800fd62:	46bd      	mov	sp, r7
 800fd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd68:	4770      	bx	lr
 800fd6a:	bf00      	nop
 800fd6c:	20001c48 	.word	0x20001c48

0800fd70 <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 800fd70:	b480      	push	{r7}
 800fd72:	b083      	sub	sp, #12
 800fd74:	af00      	add	r7, sp, #0
 800fd76:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 800fd78:	4b06      	ldr	r3, [pc, #24]	@ (800fd94 <UTIL_LCD_SetBackColor+0x24>)
 800fd7a:	68db      	ldr	r3, [r3, #12]
 800fd7c:	4a05      	ldr	r2, [pc, #20]	@ (800fd94 <UTIL_LCD_SetBackColor+0x24>)
 800fd7e:	015b      	lsls	r3, r3, #5
 800fd80:	4413      	add	r3, r2
 800fd82:	3304      	adds	r3, #4
 800fd84:	687a      	ldr	r2, [r7, #4]
 800fd86:	601a      	str	r2, [r3, #0]
}
 800fd88:	bf00      	nop
 800fd8a:	370c      	adds	r7, #12
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd92:	4770      	bx	lr
 800fd94:	20001c48 	.word	0x20001c48

0800fd98 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 800fd98:	b480      	push	{r7}
 800fd9a:	b083      	sub	sp, #12
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 800fda0:	4b06      	ldr	r3, [pc, #24]	@ (800fdbc <UTIL_LCD_SetFont+0x24>)
 800fda2:	68db      	ldr	r3, [r3, #12]
 800fda4:	4a05      	ldr	r2, [pc, #20]	@ (800fdbc <UTIL_LCD_SetFont+0x24>)
 800fda6:	015b      	lsls	r3, r3, #5
 800fda8:	4413      	add	r3, r2
 800fdaa:	3308      	adds	r3, #8
 800fdac:	687a      	ldr	r2, [r7, #4]
 800fdae:	601a      	str	r2, [r3, #0]
}
 800fdb0:	bf00      	nop
 800fdb2:	370c      	adds	r7, #12
 800fdb4:	46bd      	mov	sp, r7
 800fdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdba:	4770      	bx	lr
 800fdbc:	20001c48 	.word	0x20001c48

0800fdc0 <UTIL_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
 800fdc0:	b480      	push	{r7}
 800fdc2:	af00      	add	r7, sp, #0
  return DrawProp[DrawProp->LcdLayer].pFont;
 800fdc4:	4b05      	ldr	r3, [pc, #20]	@ (800fddc <UTIL_LCD_GetFont+0x1c>)
 800fdc6:	68db      	ldr	r3, [r3, #12]
 800fdc8:	4a04      	ldr	r2, [pc, #16]	@ (800fddc <UTIL_LCD_GetFont+0x1c>)
 800fdca:	015b      	lsls	r3, r3, #5
 800fdcc:	4413      	add	r3, r2
 800fdce:	3308      	adds	r3, #8
 800fdd0:	681b      	ldr	r3, [r3, #0]
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdda:	4770      	bx	lr
 800fddc:	20001c48 	.word	0x20001c48

0800fde0 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 800fde0:	b590      	push	{r4, r7, lr}
 800fde2:	b087      	sub	sp, #28
 800fde4:	af02      	add	r7, sp, #8
 800fde6:	60f8      	str	r0, [r7, #12]
 800fde8:	60b9      	str	r1, [r7, #8]
 800fdea:	607a      	str	r2, [r7, #4]
 800fdec:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 800fdee:	4b08      	ldr	r3, [pc, #32]	@ (800fe10 <UTIL_LCD_FillRGBRect+0x30>)
 800fdf0:	685c      	ldr	r4, [r3, #4]
 800fdf2:	4b08      	ldr	r3, [pc, #32]	@ (800fe14 <UTIL_LCD_FillRGBRect+0x34>)
 800fdf4:	6918      	ldr	r0, [r3, #16]
 800fdf6:	6a3b      	ldr	r3, [r7, #32]
 800fdf8:	9301      	str	r3, [sp, #4]
 800fdfa:	683b      	ldr	r3, [r7, #0]
 800fdfc:	9300      	str	r3, [sp, #0]
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	68ba      	ldr	r2, [r7, #8]
 800fe02:	68f9      	ldr	r1, [r7, #12]
 800fe04:	47a0      	blx	r4
}
 800fe06:	bf00      	nop
 800fe08:	3714      	adds	r7, #20
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd90      	pop	{r4, r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	20001c88 	.word	0x20001c88
 800fe14:	20001c48 	.word	0x20001c48

0800fe18 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b084      	sub	sp, #16
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	60f8      	str	r0, [r7, #12]
 800fe20:	60b9      	str	r1, [r7, #8]
 800fe22:	4613      	mov	r3, r2
 800fe24:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 800fe26:	4b16      	ldr	r3, [pc, #88]	@ (800fe80 <UTIL_LCD_DisplayChar+0x68>)
 800fe28:	68db      	ldr	r3, [r3, #12]
 800fe2a:	4a15      	ldr	r2, [pc, #84]	@ (800fe80 <UTIL_LCD_DisplayChar+0x68>)
 800fe2c:	015b      	lsls	r3, r3, #5
 800fe2e:	4413      	add	r3, r2
 800fe30:	3308      	adds	r3, #8
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	681a      	ldr	r2, [r3, #0]
 800fe36:	79fb      	ldrb	r3, [r7, #7]
 800fe38:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 800fe3a:	4911      	ldr	r1, [pc, #68]	@ (800fe80 <UTIL_LCD_DisplayChar+0x68>)
 800fe3c:	68c9      	ldr	r1, [r1, #12]
 800fe3e:	4810      	ldr	r0, [pc, #64]	@ (800fe80 <UTIL_LCD_DisplayChar+0x68>)
 800fe40:	0149      	lsls	r1, r1, #5
 800fe42:	4401      	add	r1, r0
 800fe44:	3108      	adds	r1, #8
 800fe46:	6809      	ldr	r1, [r1, #0]
 800fe48:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 800fe4a:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 800fe4e:	4b0c      	ldr	r3, [pc, #48]	@ (800fe80 <UTIL_LCD_DisplayChar+0x68>)
 800fe50:	68db      	ldr	r3, [r3, #12]
 800fe52:	480b      	ldr	r0, [pc, #44]	@ (800fe80 <UTIL_LCD_DisplayChar+0x68>)
 800fe54:	015b      	lsls	r3, r3, #5
 800fe56:	4403      	add	r3, r0
 800fe58:	3308      	adds	r3, #8
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	889b      	ldrh	r3, [r3, #4]
 800fe5e:	3307      	adds	r3, #7
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	da00      	bge.n	800fe66 <UTIL_LCD_DisplayChar+0x4e>
 800fe64:	3307      	adds	r3, #7
 800fe66:	10db      	asrs	r3, r3, #3
 800fe68:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 800fe6c:	4413      	add	r3, r2
 800fe6e:	461a      	mov	r2, r3
 800fe70:	68b9      	ldr	r1, [r7, #8]
 800fe72:	68f8      	ldr	r0, [r7, #12]
 800fe74:	f000 f8b4 	bl	800ffe0 <DrawChar>
}
 800fe78:	bf00      	nop
 800fe7a:	3710      	adds	r7, #16
 800fe7c:	46bd      	mov	sp, r7
 800fe7e:	bd80      	pop	{r7, pc}
 800fe80:	20001c48 	.word	0x20001c48

0800fe84 <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b08a      	sub	sp, #40	@ 0x28
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	60f8      	str	r0, [r7, #12]
 800fe8c:	60b9      	str	r1, [r7, #8]
 800fe8e:	607a      	str	r2, [r7, #4]
 800fe90:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 800fe92:	2301      	movs	r3, #1
 800fe94:	627b      	str	r3, [r7, #36]	@ 0x24
 800fe96:	2300      	movs	r3, #0
 800fe98:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	61fb      	str	r3, [r7, #28]
 800fe9e:	2300      	movs	r3, #0
 800fea0:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 800fea6:	e002      	b.n	800feae <UTIL_LCD_DisplayStringAt+0x2a>
 800fea8:	69fb      	ldr	r3, [r7, #28]
 800feaa:	3301      	adds	r3, #1
 800feac:	61fb      	str	r3, [r7, #28]
 800feae:	69bb      	ldr	r3, [r7, #24]
 800feb0:	1c5a      	adds	r2, r3, #1
 800feb2:	61ba      	str	r2, [r7, #24]
 800feb4:	781b      	ldrb	r3, [r3, #0]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d1f6      	bne.n	800fea8 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 800feba:	4b48      	ldr	r3, [pc, #288]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800febc:	695b      	ldr	r3, [r3, #20]
 800febe:	4a47      	ldr	r2, [pc, #284]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800fec0:	68d2      	ldr	r2, [r2, #12]
 800fec2:	4946      	ldr	r1, [pc, #280]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800fec4:	0152      	lsls	r2, r2, #5
 800fec6:	440a      	add	r2, r1
 800fec8:	3208      	adds	r2, #8
 800feca:	6812      	ldr	r2, [r2, #0]
 800fecc:	8892      	ldrh	r2, [r2, #4]
 800fece:	fbb3 f3f2 	udiv	r3, r3, r2
 800fed2:	617b      	str	r3, [r7, #20]

  switch (Mode)
 800fed4:	78fb      	ldrb	r3, [r7, #3]
 800fed6:	2b03      	cmp	r3, #3
 800fed8:	d018      	beq.n	800ff0c <UTIL_LCD_DisplayStringAt+0x88>
 800feda:	2b03      	cmp	r3, #3
 800fedc:	dc2a      	bgt.n	800ff34 <UTIL_LCD_DisplayStringAt+0xb0>
 800fede:	2b01      	cmp	r3, #1
 800fee0:	d002      	beq.n	800fee8 <UTIL_LCD_DisplayStringAt+0x64>
 800fee2:	2b02      	cmp	r3, #2
 800fee4:	d015      	beq.n	800ff12 <UTIL_LCD_DisplayStringAt+0x8e>
 800fee6:	e025      	b.n	800ff34 <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 800fee8:	697a      	ldr	r2, [r7, #20]
 800feea:	69fb      	ldr	r3, [r7, #28]
 800feec:	1ad3      	subs	r3, r2, r3
 800feee:	4a3b      	ldr	r2, [pc, #236]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800fef0:	68d2      	ldr	r2, [r2, #12]
 800fef2:	493a      	ldr	r1, [pc, #232]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800fef4:	0152      	lsls	r2, r2, #5
 800fef6:	440a      	add	r2, r1
 800fef8:	3208      	adds	r2, #8
 800fefa:	6812      	ldr	r2, [r2, #0]
 800fefc:	8892      	ldrh	r2, [r2, #4]
 800fefe:	fb02 f303 	mul.w	r3, r2, r3
 800ff02:	085b      	lsrs	r3, r3, #1
 800ff04:	68fa      	ldr	r2, [r7, #12]
 800ff06:	4413      	add	r3, r2
 800ff08:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ff0a:	e016      	b.n	800ff3a <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ff10:	e013      	b.n	800ff3a <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 800ff12:	697a      	ldr	r2, [r7, #20]
 800ff14:	69fb      	ldr	r3, [r7, #28]
 800ff16:	1ad3      	subs	r3, r2, r3
 800ff18:	4a30      	ldr	r2, [pc, #192]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ff1a:	68d2      	ldr	r2, [r2, #12]
 800ff1c:	492f      	ldr	r1, [pc, #188]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ff1e:	0152      	lsls	r2, r2, #5
 800ff20:	440a      	add	r2, r1
 800ff22:	3208      	adds	r2, #8
 800ff24:	6812      	ldr	r2, [r2, #0]
 800ff26:	8892      	ldrh	r2, [r2, #4]
 800ff28:	fb03 f202 	mul.w	r2, r3, r2
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	1ad3      	subs	r3, r2, r3
 800ff30:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ff32:	e002      	b.n	800ff3a <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ff38:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 800ff3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d003      	beq.n	800ff48 <UTIL_LCD_DisplayStringAt+0xc4>
 800ff40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ff46:	d31b      	bcc.n	800ff80 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 800ff48:	2301      	movs	r3, #1
 800ff4a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 800ff4c:	e018      	b.n	800ff80 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	781b      	ldrb	r3, [r3, #0]
 800ff52:	461a      	mov	r2, r3
 800ff54:	68b9      	ldr	r1, [r7, #8]
 800ff56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ff58:	f7ff ff5e 	bl	800fe18 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 800ff5c:	4b1f      	ldr	r3, [pc, #124]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ff5e:	68db      	ldr	r3, [r3, #12]
 800ff60:	4a1e      	ldr	r2, [pc, #120]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ff62:	015b      	lsls	r3, r3, #5
 800ff64:	4413      	add	r3, r2
 800ff66:	3308      	adds	r3, #8
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	889b      	ldrh	r3, [r3, #4]
 800ff6c:	461a      	mov	r2, r3
 800ff6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff70:	4413      	add	r3, r2
 800ff72:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	3301      	adds	r3, #1
 800ff78:	607b      	str	r3, [r7, #4]
    i++;
 800ff7a:	6a3b      	ldr	r3, [r7, #32]
 800ff7c:	3301      	adds	r3, #1
 800ff7e:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	781b      	ldrb	r3, [r3, #0]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	bf14      	ite	ne
 800ff88:	2301      	movne	r3, #1
 800ff8a:	2300      	moveq	r3, #0
 800ff8c:	b2da      	uxtb	r2, r3
 800ff8e:	4b13      	ldr	r3, [pc, #76]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ff90:	6959      	ldr	r1, [r3, #20]
 800ff92:	4b12      	ldr	r3, [pc, #72]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ff94:	68db      	ldr	r3, [r3, #12]
 800ff96:	4811      	ldr	r0, [pc, #68]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ff98:	015b      	lsls	r3, r3, #5
 800ff9a:	4403      	add	r3, r0
 800ff9c:	3308      	adds	r3, #8
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	889b      	ldrh	r3, [r3, #4]
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	6a3b      	ldr	r3, [r7, #32]
 800ffa6:	fb00 f303 	mul.w	r3, r0, r3
 800ffaa:	1acb      	subs	r3, r1, r3
 800ffac:	b29b      	uxth	r3, r3
 800ffae:	490b      	ldr	r1, [pc, #44]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ffb0:	68c9      	ldr	r1, [r1, #12]
 800ffb2:	480a      	ldr	r0, [pc, #40]	@ (800ffdc <UTIL_LCD_DisplayStringAt+0x158>)
 800ffb4:	0149      	lsls	r1, r1, #5
 800ffb6:	4401      	add	r1, r0
 800ffb8:	3108      	adds	r1, #8
 800ffba:	6809      	ldr	r1, [r1, #0]
 800ffbc:	8889      	ldrh	r1, [r1, #4]
 800ffbe:	428b      	cmp	r3, r1
 800ffc0:	bf2c      	ite	cs
 800ffc2:	2301      	movcs	r3, #1
 800ffc4:	2300      	movcc	r3, #0
 800ffc6:	b2db      	uxtb	r3, r3
 800ffc8:	4013      	ands	r3, r2
 800ffca:	b2db      	uxtb	r3, r3
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d1be      	bne.n	800ff4e <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 800ffd0:	bf00      	nop
 800ffd2:	bf00      	nop
 800ffd4:	3728      	adds	r7, #40	@ 0x28
 800ffd6:	46bd      	mov	sp, r7
 800ffd8:	bd80      	pop	{r7, pc}
 800ffda:	bf00      	nop
 800ffdc:	20001c48 	.word	0x20001c48

0800ffe0 <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b0b2      	sub	sp, #200	@ 0xc8
 800ffe4:	af02      	add	r7, sp, #8
 800ffe6:	60f8      	str	r0, [r7, #12]
 800ffe8:	60b9      	str	r1, [r7, #8]
 800ffea:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 800ffec:	2300      	movs	r3, #0
 800ffee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fff2:	2300      	movs	r3, #0
 800fff4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 800fff8:	4ba5      	ldr	r3, [pc, #660]	@ (8010290 <DrawChar+0x2b0>)
 800fffa:	68db      	ldr	r3, [r3, #12]
 800fffc:	4aa4      	ldr	r2, [pc, #656]	@ (8010290 <DrawChar+0x2b0>)
 800fffe:	015b      	lsls	r3, r3, #5
 8010000:	4413      	add	r3, r2
 8010002:	3308      	adds	r3, #8
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	88db      	ldrh	r3, [r3, #6]
 8010008:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 801000c:	4ba0      	ldr	r3, [pc, #640]	@ (8010290 <DrawChar+0x2b0>)
 801000e:	68db      	ldr	r3, [r3, #12]
 8010010:	4a9f      	ldr	r2, [pc, #636]	@ (8010290 <DrawChar+0x2b0>)
 8010012:	015b      	lsls	r3, r3, #5
 8010014:	4413      	add	r3, r2
 8010016:	3308      	adds	r3, #8
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	889b      	ldrh	r3, [r3, #4]
 801001c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 8010020:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010024:	3307      	adds	r3, #7
 8010026:	f023 0207 	bic.w	r2, r3, #7
 801002a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801002e:	1ad3      	subs	r3, r2, r3
 8010030:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8010034:	2300      	movs	r3, #0
 8010036:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801003a:	e11c      	b.n	8010276 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 801003c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010040:	3307      	adds	r3, #7
 8010042:	08db      	lsrs	r3, r3, #3
 8010044:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8010048:	fb02 f303 	mul.w	r3, r2, r3
 801004c:	687a      	ldr	r2, [r7, #4]
 801004e:	4413      	add	r3, r2
 8010050:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 8010054:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010058:	3307      	adds	r3, #7
 801005a:	08db      	lsrs	r3, r3, #3
 801005c:	2b01      	cmp	r3, #1
 801005e:	d002      	beq.n	8010066 <DrawChar+0x86>
 8010060:	2b02      	cmp	r3, #2
 8010062:	d006      	beq.n	8010072 <DrawChar+0x92>
 8010064:	e011      	b.n	801008a <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 8010066:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801006a:	781b      	ldrb	r3, [r3, #0]
 801006c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8010070:	e01d      	b.n	80100ae <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8010072:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010076:	781b      	ldrb	r3, [r3, #0]
 8010078:	021b      	lsls	r3, r3, #8
 801007a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801007e:	3201      	adds	r2, #1
 8010080:	7812      	ldrb	r2, [r2, #0]
 8010082:	4313      	orrs	r3, r2
 8010084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8010088:	e011      	b.n	80100ae <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 801008a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801008e:	781b      	ldrb	r3, [r3, #0]
 8010090:	041a      	lsls	r2, r3, #16
 8010092:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010096:	3301      	adds	r3, #1
 8010098:	781b      	ldrb	r3, [r3, #0]
 801009a:	021b      	lsls	r3, r3, #8
 801009c:	4313      	orrs	r3, r2
 801009e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80100a2:	3202      	adds	r2, #2
 80100a4:	7812      	ldrb	r2, [r2, #0]
 80100a6:	4313      	orrs	r3, r2
 80100a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80100ac:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80100ae:	4b78      	ldr	r3, [pc, #480]	@ (8010290 <DrawChar+0x2b0>)
 80100b0:	68db      	ldr	r3, [r3, #12]
 80100b2:	4a77      	ldr	r2, [pc, #476]	@ (8010290 <DrawChar+0x2b0>)
 80100b4:	015b      	lsls	r3, r3, #5
 80100b6:	4413      	add	r3, r2
 80100b8:	331c      	adds	r3, #28
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	2b02      	cmp	r3, #2
 80100be:	f040 808c 	bne.w	80101da <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 80100c2:	2300      	movs	r3, #0
 80100c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80100c8:	e074      	b.n	80101b4 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 80100ca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80100ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80100d2:	1ad2      	subs	r2, r2, r3
 80100d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80100d8:	4413      	add	r3, r2
 80100da:	3b01      	subs	r3, #1
 80100dc:	2201      	movs	r2, #1
 80100de:	fa02 f303 	lsl.w	r3, r2, r3
 80100e2:	461a      	mov	r2, r3
 80100e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80100e8:	4013      	ands	r3, r2
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d02d      	beq.n	801014a <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 80100ee:	4b68      	ldr	r3, [pc, #416]	@ (8010290 <DrawChar+0x2b0>)
 80100f0:	68db      	ldr	r3, [r3, #12]
 80100f2:	4a67      	ldr	r2, [pc, #412]	@ (8010290 <DrawChar+0x2b0>)
 80100f4:	015b      	lsls	r3, r3, #5
 80100f6:	4413      	add	r3, r2
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	08db      	lsrs	r3, r3, #3
 80100fc:	b29b      	uxth	r3, r3
 80100fe:	f003 031f 	and.w	r3, r3, #31
 8010102:	b29a      	uxth	r2, r3
 8010104:	4b62      	ldr	r3, [pc, #392]	@ (8010290 <DrawChar+0x2b0>)
 8010106:	68db      	ldr	r3, [r3, #12]
 8010108:	4961      	ldr	r1, [pc, #388]	@ (8010290 <DrawChar+0x2b0>)
 801010a:	015b      	lsls	r3, r3, #5
 801010c:	440b      	add	r3, r1
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	0a9b      	lsrs	r3, r3, #10
 8010112:	b29b      	uxth	r3, r3
 8010114:	015b      	lsls	r3, r3, #5
 8010116:	b29b      	uxth	r3, r3
 8010118:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 801011c:	b29b      	uxth	r3, r3
 801011e:	4313      	orrs	r3, r2
 8010120:	b29a      	uxth	r2, r3
 8010122:	4b5b      	ldr	r3, [pc, #364]	@ (8010290 <DrawChar+0x2b0>)
 8010124:	68db      	ldr	r3, [r3, #12]
 8010126:	495a      	ldr	r1, [pc, #360]	@ (8010290 <DrawChar+0x2b0>)
 8010128:	015b      	lsls	r3, r3, #5
 801012a:	440b      	add	r3, r1
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	0cdb      	lsrs	r3, r3, #19
 8010130:	b29b      	uxth	r3, r3
 8010132:	02db      	lsls	r3, r3, #11
 8010134:	b29b      	uxth	r3, r3
 8010136:	4313      	orrs	r3, r2
 8010138:	b29a      	uxth	r2, r3
 801013a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801013e:	005b      	lsls	r3, r3, #1
 8010140:	33c0      	adds	r3, #192	@ 0xc0
 8010142:	443b      	add	r3, r7
 8010144:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8010148:	e02f      	b.n	80101aa <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 801014a:	4b51      	ldr	r3, [pc, #324]	@ (8010290 <DrawChar+0x2b0>)
 801014c:	68db      	ldr	r3, [r3, #12]
 801014e:	4a50      	ldr	r2, [pc, #320]	@ (8010290 <DrawChar+0x2b0>)
 8010150:	015b      	lsls	r3, r3, #5
 8010152:	4413      	add	r3, r2
 8010154:	3304      	adds	r3, #4
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	08db      	lsrs	r3, r3, #3
 801015a:	b29b      	uxth	r3, r3
 801015c:	f003 031f 	and.w	r3, r3, #31
 8010160:	b29a      	uxth	r2, r3
 8010162:	4b4b      	ldr	r3, [pc, #300]	@ (8010290 <DrawChar+0x2b0>)
 8010164:	68db      	ldr	r3, [r3, #12]
 8010166:	494a      	ldr	r1, [pc, #296]	@ (8010290 <DrawChar+0x2b0>)
 8010168:	015b      	lsls	r3, r3, #5
 801016a:	440b      	add	r3, r1
 801016c:	3304      	adds	r3, #4
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	0a9b      	lsrs	r3, r3, #10
 8010172:	b29b      	uxth	r3, r3
 8010174:	015b      	lsls	r3, r3, #5
 8010176:	b29b      	uxth	r3, r3
 8010178:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 801017c:	b29b      	uxth	r3, r3
 801017e:	4313      	orrs	r3, r2
 8010180:	b29a      	uxth	r2, r3
 8010182:	4b43      	ldr	r3, [pc, #268]	@ (8010290 <DrawChar+0x2b0>)
 8010184:	68db      	ldr	r3, [r3, #12]
 8010186:	4942      	ldr	r1, [pc, #264]	@ (8010290 <DrawChar+0x2b0>)
 8010188:	015b      	lsls	r3, r3, #5
 801018a:	440b      	add	r3, r1
 801018c:	3304      	adds	r3, #4
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	0cdb      	lsrs	r3, r3, #19
 8010192:	b29b      	uxth	r3, r3
 8010194:	02db      	lsls	r3, r3, #11
 8010196:	b29b      	uxth	r3, r3
 8010198:	4313      	orrs	r3, r2
 801019a:	b29a      	uxth	r2, r3
 801019c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80101a0:	005b      	lsls	r3, r3, #1
 80101a2:	33c0      	adds	r3, #192	@ 0xc0
 80101a4:	443b      	add	r3, r7
 80101a6:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 80101aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80101ae:	3301      	adds	r3, #1
 80101b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80101b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80101b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80101bc:	429a      	cmp	r2, r3
 80101be:	d384      	bcc.n	80100ca <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 80101c0:	68b9      	ldr	r1, [r7, #8]
 80101c2:	1c4b      	adds	r3, r1, #1
 80101c4:	60bb      	str	r3, [r7, #8]
 80101c6:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80101ca:	2301      	movs	r3, #1
 80101cc:	9300      	str	r3, [sp, #0]
 80101ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80101d2:	68f8      	ldr	r0, [r7, #12]
 80101d4:	f7ff fe04 	bl	800fde0 <UTIL_LCD_FillRGBRect>
 80101d8:	e048      	b.n	801026c <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 80101da:	2300      	movs	r3, #0
 80101dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80101e0:	e032      	b.n	8010248 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 80101e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80101e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80101ea:	1ad2      	subs	r2, r2, r3
 80101ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80101f0:	4413      	add	r3, r2
 80101f2:	3b01      	subs	r3, #1
 80101f4:	2201      	movs	r2, #1
 80101f6:	fa02 f303 	lsl.w	r3, r2, r3
 80101fa:	461a      	mov	r2, r3
 80101fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010200:	4013      	ands	r3, r2
 8010202:	2b00      	cmp	r3, #0
 8010204:	d00d      	beq.n	8010222 <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8010206:	4b22      	ldr	r3, [pc, #136]	@ (8010290 <DrawChar+0x2b0>)
 8010208:	68db      	ldr	r3, [r3, #12]
 801020a:	4a21      	ldr	r2, [pc, #132]	@ (8010290 <DrawChar+0x2b0>)
 801020c:	015b      	lsls	r3, r3, #5
 801020e:	4413      	add	r3, r2
 8010210:	681a      	ldr	r2, [r3, #0]
 8010212:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010216:	009b      	lsls	r3, r3, #2
 8010218:	33c0      	adds	r3, #192	@ 0xc0
 801021a:	443b      	add	r3, r7
 801021c:	f843 2cac 	str.w	r2, [r3, #-172]
 8010220:	e00d      	b.n	801023e <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8010222:	4b1b      	ldr	r3, [pc, #108]	@ (8010290 <DrawChar+0x2b0>)
 8010224:	68db      	ldr	r3, [r3, #12]
 8010226:	4a1a      	ldr	r2, [pc, #104]	@ (8010290 <DrawChar+0x2b0>)
 8010228:	015b      	lsls	r3, r3, #5
 801022a:	4413      	add	r3, r2
 801022c:	3304      	adds	r3, #4
 801022e:	681a      	ldr	r2, [r3, #0]
 8010230:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010234:	009b      	lsls	r3, r3, #2
 8010236:	33c0      	adds	r3, #192	@ 0xc0
 8010238:	443b      	add	r3, r7
 801023a:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 801023e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010242:	3301      	adds	r3, #1
 8010244:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010248:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801024c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010250:	429a      	cmp	r2, r3
 8010252:	d3c6      	bcc.n	80101e2 <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 8010254:	68b9      	ldr	r1, [r7, #8]
 8010256:	1c4b      	adds	r3, r1, #1
 8010258:	60bb      	str	r3, [r7, #8]
 801025a:	f107 0214 	add.w	r2, r7, #20
 801025e:	2301      	movs	r3, #1
 8010260:	9300      	str	r3, [sp, #0]
 8010262:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010266:	68f8      	ldr	r0, [r7, #12]
 8010268:	f7ff fdba 	bl	800fde0 <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 801026c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8010270:	3301      	adds	r3, #1
 8010272:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8010276:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 801027a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 801027e:	429a      	cmp	r2, r3
 8010280:	f4ff aedc 	bcc.w	801003c <DrawChar+0x5c>
    }
  }
}
 8010284:	bf00      	nop
 8010286:	bf00      	nop
 8010288:	37c0      	adds	r7, #192	@ 0xc0
 801028a:	46bd      	mov	sp, r7
 801028c:	bd80      	pop	{r7, pc}
 801028e:	bf00      	nop
 8010290:	20001c48 	.word	0x20001c48

08010294 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8010294:	b480      	push	{r7}
 8010296:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8010298:	4b05      	ldr	r3, [pc, #20]	@ (80102b0 <UTIL_LPM_Init+0x1c>)
 801029a:	2200      	movs	r2, #0
 801029c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801029e:	4b05      	ldr	r3, [pc, #20]	@ (80102b4 <UTIL_LPM_Init+0x20>)
 80102a0:	2200      	movs	r2, #0
 80102a2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80102a4:	bf00      	nop
 80102a6:	46bd      	mov	sp, r7
 80102a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ac:	4770      	bx	lr
 80102ae:	bf00      	nop
 80102b0:	20001cb4 	.word	0x20001cb4
 80102b4:	20001cb8 	.word	0x20001cb8

080102b8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80102b8:	b480      	push	{r7}
 80102ba:	b087      	sub	sp, #28
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
 80102c0:	460b      	mov	r3, r1
 80102c2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80102c4:	f3ef 8310 	mrs	r3, PRIMASK
 80102c8:	613b      	str	r3, [r7, #16]
  return(result);
 80102ca:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80102cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80102ce:	b672      	cpsid	i
}
 80102d0:	bf00      	nop
  
  switch(state)
 80102d2:	78fb      	ldrb	r3, [r7, #3]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d008      	beq.n	80102ea <UTIL_LPM_SetOffMode+0x32>
 80102d8:	2b01      	cmp	r3, #1
 80102da:	d10e      	bne.n	80102fa <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80102dc:	4b0d      	ldr	r3, [pc, #52]	@ (8010314 <UTIL_LPM_SetOffMode+0x5c>)
 80102de:	681a      	ldr	r2, [r3, #0]
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	4313      	orrs	r3, r2
 80102e4:	4a0b      	ldr	r2, [pc, #44]	@ (8010314 <UTIL_LPM_SetOffMode+0x5c>)
 80102e6:	6013      	str	r3, [r2, #0]
      break;
 80102e8:	e008      	b.n	80102fc <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	43da      	mvns	r2, r3
 80102ee:	4b09      	ldr	r3, [pc, #36]	@ (8010314 <UTIL_LPM_SetOffMode+0x5c>)
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	4013      	ands	r3, r2
 80102f4:	4a07      	ldr	r2, [pc, #28]	@ (8010314 <UTIL_LPM_SetOffMode+0x5c>)
 80102f6:	6013      	str	r3, [r2, #0]
      break;
 80102f8:	e000      	b.n	80102fc <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80102fa:	bf00      	nop
 80102fc:	697b      	ldr	r3, [r7, #20]
 80102fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	f383 8810 	msr	PRIMASK, r3
}
 8010306:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8010308:	bf00      	nop
 801030a:	371c      	adds	r7, #28
 801030c:	46bd      	mov	sp, r7
 801030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010312:	4770      	bx	lr
 8010314:	20001cb8 	.word	0x20001cb8

08010318 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b094      	sub	sp, #80	@ 0x50
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 8010320:	4b89      	ldr	r3, [pc, #548]	@ (8010548 <UTIL_SEQ_Run+0x230>)
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 8010326:	4b88      	ldr	r3, [pc, #544]	@ (8010548 <UTIL_SEQ_Run+0x230>)
 8010328:	681a      	ldr	r2, [r3, #0]
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	4013      	ands	r3, r2
 801032e:	4a86      	ldr	r2, [pc, #536]	@ (8010548 <UTIL_SEQ_Run+0x230>)
 8010330:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 8010332:	4b86      	ldr	r3, [pc, #536]	@ (801054c <UTIL_SEQ_Run+0x234>)
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 8010338:	4b85      	ldr	r3, [pc, #532]	@ (8010550 <UTIL_SEQ_Run+0x238>)
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 801033e:	4b85      	ldr	r3, [pc, #532]	@ (8010554 <UTIL_SEQ_Run+0x23c>)
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8010344:	4b84      	ldr	r3, [pc, #528]	@ (8010558 <UTIL_SEQ_Run+0x240>)
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801034a:	e112      	b.n	8010572 <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 801034c:	2300      	movs	r3, #0
 801034e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8010350:	e002      	b.n	8010358 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 8010352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010354:	3301      	adds	r3, #1
 8010356:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8010358:	4a80      	ldr	r2, [pc, #512]	@ (801055c <UTIL_SEQ_Run+0x244>)
 801035a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801035c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8010360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010362:	401a      	ands	r2, r3
 8010364:	4b78      	ldr	r3, [pc, #480]	@ (8010548 <UTIL_SEQ_Run+0x230>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	4013      	ands	r3, r2
 801036a:	2b00      	cmp	r3, #0
 801036c:	d0f1      	beq.n	8010352 <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801036e:	4a7b      	ldr	r2, [pc, #492]	@ (801055c <UTIL_SEQ_Run+0x244>)
 8010370:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010372:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8010376:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010378:	401a      	ands	r2, r3
 801037a:	4b73      	ldr	r3, [pc, #460]	@ (8010548 <UTIL_SEQ_Run+0x230>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	4013      	ands	r3, r2
 8010380:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8010382:	4a76      	ldr	r2, [pc, #472]	@ (801055c <UTIL_SEQ_Run+0x244>)
 8010384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010386:	00db      	lsls	r3, r3, #3
 8010388:	4413      	add	r3, r2
 801038a:	685a      	ldr	r2, [r3, #4]
 801038c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801038e:	4013      	ands	r3, r2
 8010390:	2b00      	cmp	r3, #0
 8010392:	d106      	bne.n	80103a2 <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8010394:	4a71      	ldr	r2, [pc, #452]	@ (801055c <UTIL_SEQ_Run+0x244>)
 8010396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010398:	00db      	lsls	r3, r3, #3
 801039a:	4413      	add	r3, r2
 801039c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80103a0:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 80103a2:	4b6a      	ldr	r3, [pc, #424]	@ (801054c <UTIL_SEQ_Run+0x234>)
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 80103a8:	4a6c      	ldr	r2, [pc, #432]	@ (801055c <UTIL_SEQ_Run+0x244>)
 80103aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80103ac:	00db      	lsls	r3, r3, #3
 80103ae:	4413      	add	r3, r2
 80103b0:	685b      	ldr	r3, [r3, #4]
 80103b2:	43da      	mvns	r2, r3
 80103b4:	4b6a      	ldr	r3, [pc, #424]	@ (8010560 <UTIL_SEQ_Run+0x248>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	4313      	orrs	r3, r2
 80103ba:	4a69      	ldr	r2, [pc, #420]	@ (8010560 <UTIL_SEQ_Run+0x248>)
 80103bc:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 80103be:	4b68      	ldr	r3, [pc, #416]	@ (8010560 <UTIL_SEQ_Run+0x248>)
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	43db      	mvns	r3, r3
 80103c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80103c6:	4013      	ands	r3, r2
 80103c8:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 80103ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80103cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80103ce:	4013      	ands	r3, r2
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d003      	beq.n	80103dc <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 80103d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80103d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103d8:	4013      	ands	r3, r2
 80103da:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 80103dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d102      	bne.n	80103e8 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 80103e2:	4b5f      	ldr	r3, [pc, #380]	@ (8010560 <UTIL_SEQ_Run+0x248>)
 80103e4:	2200      	movs	r2, #0
 80103e6:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 80103e8:	4a5c      	ldr	r2, [pc, #368]	@ (801055c <UTIL_SEQ_Run+0x244>)
 80103ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80103ec:	00db      	lsls	r3, r3, #3
 80103ee:	4413      	add	r3, r2
 80103f0:	685a      	ldr	r2, [r3, #4]
 80103f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80103f4:	4013      	ands	r3, r2
 80103f6:	4618      	mov	r0, r3
 80103f8:	f000 fa43 	bl	8010882 <SEQ_BitPosition>
 80103fc:	4603      	mov	r3, r0
 80103fe:	461a      	mov	r2, r3
 8010400:	4b58      	ldr	r3, [pc, #352]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 8010402:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010404:	f3ef 8310 	mrs	r3, PRIMASK
 8010408:	61fb      	str	r3, [r7, #28]
  return(result);
 801040a:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801040c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 801040e:	b672      	cpsid	i
}
 8010410:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 8010412:	4b54      	ldr	r3, [pc, #336]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	2201      	movs	r2, #1
 8010418:	fa02 f303 	lsl.w	r3, r2, r3
 801041c:	43da      	mvns	r2, r3
 801041e:	4b4b      	ldr	r3, [pc, #300]	@ (801054c <UTIL_SEQ_Run+0x234>)
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	4013      	ands	r3, r2
 8010424:	4a49      	ldr	r2, [pc, #292]	@ (801054c <UTIL_SEQ_Run+0x234>)
 8010426:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8010428:	2301      	movs	r3, #1
 801042a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801042c:	e013      	b.n	8010456 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 801042e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010430:	3b01      	subs	r3, #1
 8010432:	4a4a      	ldr	r2, [pc, #296]	@ (801055c <UTIL_SEQ_Run+0x244>)
 8010434:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8010438:	4b4a      	ldr	r3, [pc, #296]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	2201      	movs	r2, #1
 801043e:	fa02 f303 	lsl.w	r3, r2, r3
 8010442:	43da      	mvns	r2, r3
 8010444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010446:	3b01      	subs	r3, #1
 8010448:	400a      	ands	r2, r1
 801044a:	4944      	ldr	r1, [pc, #272]	@ (801055c <UTIL_SEQ_Run+0x244>)
 801044c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8010450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010452:	3b01      	subs	r3, #1
 8010454:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010458:	2b00      	cmp	r3, #0
 801045a:	d1e8      	bne.n	801042e <UTIL_SEQ_Run+0x116>
 801045c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801045e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010460:	69bb      	ldr	r3, [r7, #24]
 8010462:	f383 8810 	msr	PRIMASK, r3
}
 8010466:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 8010468:	4b3e      	ldr	r3, [pc, #248]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	4618      	mov	r0, r3
 801046e:	f000 f9e9 	bl	8010844 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 8010472:	4b3c      	ldr	r3, [pc, #240]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	2b1f      	cmp	r3, #31
 8010478:	d878      	bhi.n	801056c <UTIL_SEQ_Run+0x254>
 801047a:	4b3a      	ldr	r3, [pc, #232]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	4a3a      	ldr	r2, [pc, #232]	@ (8010568 <UTIL_SEQ_Run+0x250>)
 8010480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010484:	2b00      	cmp	r3, #0
 8010486:	d071      	beq.n	801056c <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8010488:	2300      	movs	r3, #0
 801048a:	637b      	str	r3, [r7, #52]	@ 0x34
 801048c:	e01e      	b.n	80104cc <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 801048e:	4a33      	ldr	r2, [pc, #204]	@ (801055c <UTIL_SEQ_Run+0x244>)
 8010490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010492:	00db      	lsls	r3, r3, #3
 8010494:	4413      	add	r3, r2
 8010496:	685a      	ldr	r2, [r3, #4]
 8010498:	4b32      	ldr	r3, [pc, #200]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	2101      	movs	r1, #1
 801049e:	fa01 f303 	lsl.w	r3, r1, r3
 80104a2:	43db      	mvns	r3, r3
 80104a4:	401a      	ands	r2, r3
 80104a6:	492d      	ldr	r1, [pc, #180]	@ (801055c <UTIL_SEQ_Run+0x244>)
 80104a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104aa:	00db      	lsls	r3, r3, #3
 80104ac:	440b      	add	r3, r1
 80104ae:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 80104b0:	4a2a      	ldr	r2, [pc, #168]	@ (801055c <UTIL_SEQ_Run+0x244>)
 80104b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104b4:	00db      	lsls	r3, r3, #3
 80104b6:	4413      	add	r3, r2
 80104b8:	685a      	ldr	r2, [r3, #4]
 80104ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104bc:	009b      	lsls	r3, r3, #2
 80104be:	3350      	adds	r3, #80	@ 0x50
 80104c0:	443b      	add	r3, r7
 80104c2:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 80104c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104c8:	3301      	adds	r3, #1
 80104ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80104cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d0dd      	beq.n	801048e <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 80104d2:	4b24      	ldr	r3, [pc, #144]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	4a24      	ldr	r2, [pc, #144]	@ (8010568 <UTIL_SEQ_Run+0x250>)
 80104d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80104dc:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 80104de:	2300      	movs	r3, #0
 80104e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80104e2:	e013      	b.n	801050c <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 80104e4:	4a1d      	ldr	r2, [pc, #116]	@ (801055c <UTIL_SEQ_Run+0x244>)
 80104e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104e8:	00db      	lsls	r3, r3, #3
 80104ea:	4413      	add	r3, r2
 80104ec:	685a      	ldr	r2, [r3, #4]
 80104ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f0:	009b      	lsls	r3, r3, #2
 80104f2:	3350      	adds	r3, #80	@ 0x50
 80104f4:	443b      	add	r3, r7
 80104f6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80104fa:	401a      	ands	r2, r3
 80104fc:	4917      	ldr	r1, [pc, #92]	@ (801055c <UTIL_SEQ_Run+0x244>)
 80104fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010500:	00db      	lsls	r3, r3, #3
 8010502:	440b      	add	r3, r1
 8010504:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8010506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010508:	3301      	adds	r3, #1
 801050a:	633b      	str	r3, [r7, #48]	@ 0x30
 801050c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801050e:	2b00      	cmp	r3, #0
 8010510:	d0e8      	beq.n	80104e4 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8010512:	4b14      	ldr	r3, [pc, #80]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	4618      	mov	r0, r3
 8010518:	f000 f99e 	bl	8010858 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 801051c:	4b0b      	ldr	r3, [pc, #44]	@ (801054c <UTIL_SEQ_Run+0x234>)
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8010522:	4b0b      	ldr	r3, [pc, #44]	@ (8010550 <UTIL_SEQ_Run+0x238>)
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 8010528:	4b0a      	ldr	r3, [pc, #40]	@ (8010554 <UTIL_SEQ_Run+0x23c>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 801052e:	4b0a      	ldr	r3, [pc, #40]	@ (8010558 <UTIL_SEQ_Run+0x240>)
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8010534:	4b0b      	ldr	r3, [pc, #44]	@ (8010564 <UTIL_SEQ_Run+0x24c>)
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	2201      	movs	r2, #1
 801053a:	409a      	lsls	r2, r3
 801053c:	4b08      	ldr	r3, [pc, #32]	@ (8010560 <UTIL_SEQ_Run+0x248>)
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	4313      	orrs	r3, r2
 8010542:	4a07      	ldr	r2, [pc, #28]	@ (8010560 <UTIL_SEQ_Run+0x248>)
 8010544:	6013      	str	r3, [r2, #0]
 8010546:	e014      	b.n	8010572 <UTIL_SEQ_Run+0x25a>
 8010548:	200000b0 	.word	0x200000b0
 801054c:	20001cbc 	.word	0x20001cbc
 8010550:	20001cc0 	.word	0x20001cc0
 8010554:	200000ac 	.word	0x200000ac
 8010558:	20001cc4 	.word	0x20001cc4
 801055c:	20001d4c 	.word	0x20001d4c
 8010560:	20001d54 	.word	0x20001d54
 8010564:	20001cc8 	.word	0x20001cc8
 8010568:	20001ccc 	.word	0x20001ccc
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 801056c:	2000      	movs	r0, #0
 801056e:	f000 f97d 	bl	801086c <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8010572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010576:	401a      	ands	r2, r3
 8010578:	4b22      	ldr	r3, [pc, #136]	@ (8010604 <UTIL_SEQ_Run+0x2ec>)
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	4013      	ands	r3, r2
 801057e:	2b00      	cmp	r3, #0
 8010580:	d005      	beq.n	801058e <UTIL_SEQ_Run+0x276>
 8010582:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010586:	4013      	ands	r3, r2
 8010588:	2b00      	cmp	r3, #0
 801058a:	f43f aedf 	beq.w	801034c <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801058e:	4b1e      	ldr	r3, [pc, #120]	@ (8010608 <UTIL_SEQ_Run+0x2f0>)
 8010590:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010594:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 8010596:	4b1d      	ldr	r3, [pc, #116]	@ (801060c <UTIL_SEQ_Run+0x2f4>)
 8010598:	681a      	ldr	r2, [r3, #0]
 801059a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801059c:	4013      	ands	r3, r2
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d129      	bne.n	80105f6 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 80105a2:	f000 f941 	bl	8010828 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80105a6:	f3ef 8310 	mrs	r3, PRIMASK
 80105aa:	617b      	str	r3, [r7, #20]
  return(result);
 80105ac:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80105ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80105b0:	b672      	cpsid	i
}
 80105b2:	bf00      	nop
        local_taskset = TaskSet;
 80105b4:	4b16      	ldr	r3, [pc, #88]	@ (8010610 <UTIL_SEQ_Run+0x2f8>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 80105ba:	4b16      	ldr	r3, [pc, #88]	@ (8010614 <UTIL_SEQ_Run+0x2fc>)
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 80105c0:	4b15      	ldr	r3, [pc, #84]	@ (8010618 <UTIL_SEQ_Run+0x300>)
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 80105c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80105c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80105ca:	401a      	ands	r2, r3
 80105cc:	4b0d      	ldr	r3, [pc, #52]	@ (8010604 <UTIL_SEQ_Run+0x2ec>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	4013      	ands	r3, r2
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d107      	bne.n	80105e6 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 80105d6:	4b0d      	ldr	r3, [pc, #52]	@ (801060c <UTIL_SEQ_Run+0x2f4>)
 80105d8:	681a      	ldr	r2, [r3, #0]
 80105da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80105dc:	4013      	ands	r3, r2
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d101      	bne.n	80105e6 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 80105e2:	f7f1 f8c2 	bl	800176a <UTIL_SEQ_Idle>
 80105e6:	6a3b      	ldr	r3, [r7, #32]
 80105e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80105ea:	693b      	ldr	r3, [r7, #16]
 80105ec:	f383 8810 	msr	PRIMASK, r3
}
 80105f0:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 80105f2:	f000 f920 	bl	8010836 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 80105f6:	4a03      	ldr	r2, [pc, #12]	@ (8010604 <UTIL_SEQ_Run+0x2ec>)
 80105f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105fa:	6013      	str	r3, [r2, #0]

    return;
 80105fc:	bf00      	nop
}
 80105fe:	3750      	adds	r7, #80	@ 0x50
 8010600:	46bd      	mov	sp, r7
 8010602:	bd80      	pop	{r7, pc}
 8010604:	200000b0 	.word	0x200000b0
 8010608:	20001cc8 	.word	0x20001cc8
 801060c:	20001cc4 	.word	0x20001cc4
 8010610:	20001cbc 	.word	0x20001cbc
 8010614:	20001cc0 	.word	0x20001cc0
 8010618:	200000ac 	.word	0x200000ac

0801061c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b088      	sub	sp, #32
 8010620:	af00      	add	r7, sp, #0
 8010622:	60f8      	str	r0, [r7, #12]
 8010624:	60b9      	str	r1, [r7, #8]
 8010626:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010628:	f3ef 8310 	mrs	r3, PRIMASK
 801062c:	617b      	str	r3, [r7, #20]
  return(result);
 801062e:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8010630:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8010632:	b672      	cpsid	i
}
 8010634:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8010636:	68f8      	ldr	r0, [r7, #12]
 8010638:	f000 f923 	bl	8010882 <SEQ_BitPosition>
 801063c:	4603      	mov	r3, r0
 801063e:	4619      	mov	r1, r3
 8010640:	4a06      	ldr	r2, [pc, #24]	@ (801065c <UTIL_SEQ_RegTask+0x40>)
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010648:	69fb      	ldr	r3, [r7, #28]
 801064a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801064c:	69bb      	ldr	r3, [r7, #24]
 801064e:	f383 8810 	msr	PRIMASK, r3
}
 8010652:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 8010654:	bf00      	nop
}
 8010656:	3720      	adds	r7, #32
 8010658:	46bd      	mov	sp, r7
 801065a:	bd80      	pop	{r7, pc}
 801065c:	20001ccc 	.word	0x20001ccc

08010660 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 8010660:	b480      	push	{r7}
 8010662:	b087      	sub	sp, #28
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
 8010668:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801066a:	f3ef 8310 	mrs	r3, PRIMASK
 801066e:	60fb      	str	r3, [r7, #12]
  return(result);
 8010670:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010672:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010674:	b672      	cpsid	i
}
 8010676:	bf00      	nop

    TaskSet |= TaskId_bm;
 8010678:	4b0d      	ldr	r3, [pc, #52]	@ (80106b0 <UTIL_SEQ_SetTask+0x50>)
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	4313      	orrs	r3, r2
 8010680:	4a0b      	ldr	r2, [pc, #44]	@ (80106b0 <UTIL_SEQ_SetTask+0x50>)
 8010682:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 8010684:	4a0b      	ldr	r2, [pc, #44]	@ (80106b4 <UTIL_SEQ_SetTask+0x54>)
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	431a      	orrs	r2, r3
 8010690:	4908      	ldr	r1, [pc, #32]	@ (80106b4 <UTIL_SEQ_SetTask+0x54>)
 8010692:	683b      	ldr	r3, [r7, #0]
 8010694:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8010698:	697b      	ldr	r3, [r7, #20]
 801069a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801069c:	693b      	ldr	r3, [r7, #16]
 801069e:	f383 8810 	msr	PRIMASK, r3
}
 80106a2:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 80106a4:	bf00      	nop
}
 80106a6:	371c      	adds	r7, #28
 80106a8:	46bd      	mov	sp, r7
 80106aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ae:	4770      	bx	lr
 80106b0:	20001cbc 	.word	0x20001cbc
 80106b4:	20001d4c 	.word	0x20001d4c

080106b8 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80106b8:	b480      	push	{r7}
 80106ba:	b087      	sub	sp, #28
 80106bc:	af00      	add	r7, sp, #0
 80106be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80106c0:	f3ef 8310 	mrs	r3, PRIMASK
 80106c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80106c6:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80106c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80106ca:	b672      	cpsid	i
}
 80106cc:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	43da      	mvns	r2, r3
 80106d2:	4b08      	ldr	r3, [pc, #32]	@ (80106f4 <UTIL_SEQ_PauseTask+0x3c>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	4013      	ands	r3, r2
 80106d8:	4a06      	ldr	r2, [pc, #24]	@ (80106f4 <UTIL_SEQ_PauseTask+0x3c>)
 80106da:	6013      	str	r3, [r2, #0]
 80106dc:	697b      	ldr	r3, [r7, #20]
 80106de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80106e0:	693b      	ldr	r3, [r7, #16]
 80106e2:	f383 8810 	msr	PRIMASK, r3
}
 80106e6:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 80106e8:	bf00      	nop
}
 80106ea:	371c      	adds	r7, #28
 80106ec:	46bd      	mov	sp, r7
 80106ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f2:	4770      	bx	lr
 80106f4:	200000ac 	.word	0x200000ac

080106f8 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80106f8:	b480      	push	{r7}
 80106fa:	b087      	sub	sp, #28
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010700:	f3ef 8310 	mrs	r3, PRIMASK
 8010704:	60fb      	str	r3, [r7, #12]
  return(result);
 8010706:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010708:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801070a:	b672      	cpsid	i
}
 801070c:	bf00      	nop

    TaskMask |= TaskId_bm;
 801070e:	4b09      	ldr	r3, [pc, #36]	@ (8010734 <UTIL_SEQ_ResumeTask+0x3c>)
 8010710:	681a      	ldr	r2, [r3, #0]
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	4313      	orrs	r3, r2
 8010716:	4a07      	ldr	r2, [pc, #28]	@ (8010734 <UTIL_SEQ_ResumeTask+0x3c>)
 8010718:	6013      	str	r3, [r2, #0]
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801071e:	693b      	ldr	r3, [r7, #16]
 8010720:	f383 8810 	msr	PRIMASK, r3
}
 8010724:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8010726:	bf00      	nop
}
 8010728:	371c      	adds	r7, #28
 801072a:	46bd      	mov	sp, r7
 801072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010730:	4770      	bx	lr
 8010732:	bf00      	nop
 8010734:	200000ac 	.word	0x200000ac

08010738 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8010738:	b480      	push	{r7}
 801073a:	b087      	sub	sp, #28
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010740:	f3ef 8310 	mrs	r3, PRIMASK
 8010744:	60fb      	str	r3, [r7, #12]
  return(result);
 8010746:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010748:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801074a:	b672      	cpsid	i
}
 801074c:	bf00      	nop

    EvtSet |= EvtId_bm;
 801074e:	4b09      	ldr	r3, [pc, #36]	@ (8010774 <UTIL_SEQ_SetEvt+0x3c>)
 8010750:	681a      	ldr	r2, [r3, #0]
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	4313      	orrs	r3, r2
 8010756:	4a07      	ldr	r2, [pc, #28]	@ (8010774 <UTIL_SEQ_SetEvt+0x3c>)
 8010758:	6013      	str	r3, [r2, #0]
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801075e:	693b      	ldr	r3, [r7, #16]
 8010760:	f383 8810 	msr	PRIMASK, r3
}
 8010764:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8010766:	bf00      	nop
}
 8010768:	371c      	adds	r7, #28
 801076a:	46bd      	mov	sp, r7
 801076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010770:	4770      	bx	lr
 8010772:	bf00      	nop
 8010774:	20001cc0 	.word	0x20001cc0

08010778 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8010778:	b580      	push	{r7, lr}
 801077a:	b088      	sub	sp, #32
 801077c:	af00      	add	r7, sp, #0
 801077e:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 8010780:	4b1f      	ldr	r3, [pc, #124]	@ (8010800 <UTIL_SEQ_WaitEvt+0x88>)
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8010786:	4b1e      	ldr	r3, [pc, #120]	@ (8010800 <UTIL_SEQ_WaitEvt+0x88>)
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801078e:	d102      	bne.n	8010796 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 8010790:	2300      	movs	r3, #0
 8010792:	61fb      	str	r3, [r7, #28]
 8010794:	e005      	b.n	80107a2 <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8010796:	4b1a      	ldr	r3, [pc, #104]	@ (8010800 <UTIL_SEQ_WaitEvt+0x88>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	2201      	movs	r2, #1
 801079c:	fa02 f303 	lsl.w	r3, r2, r3
 80107a0:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 80107a2:	4b18      	ldr	r3, [pc, #96]	@ (8010804 <UTIL_SEQ_WaitEvt+0x8c>)
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 80107a8:	4a16      	ldr	r2, [pc, #88]	@ (8010804 <UTIL_SEQ_WaitEvt+0x8c>)
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 80107ae:	e003      	b.n	80107b8 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80107b0:	6879      	ldr	r1, [r7, #4]
 80107b2:	69f8      	ldr	r0, [r7, #28]
 80107b4:	f000 f82a 	bl	801080c <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 80107b8:	4b13      	ldr	r3, [pc, #76]	@ (8010808 <UTIL_SEQ_WaitEvt+0x90>)
 80107ba:	681a      	ldr	r2, [r3, #0]
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	4013      	ands	r3, r2
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d0f5      	beq.n	80107b0 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 80107c4:	4a0e      	ldr	r2, [pc, #56]	@ (8010800 <UTIL_SEQ_WaitEvt+0x88>)
 80107c6:	69bb      	ldr	r3, [r7, #24]
 80107c8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80107ca:	f3ef 8310 	mrs	r3, PRIMASK
 80107ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80107d0:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80107d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80107d4:	b672      	cpsid	i
}
 80107d6:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	43da      	mvns	r2, r3
 80107dc:	4b0a      	ldr	r3, [pc, #40]	@ (8010808 <UTIL_SEQ_WaitEvt+0x90>)
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	4013      	ands	r3, r2
 80107e2:	4a09      	ldr	r2, [pc, #36]	@ (8010808 <UTIL_SEQ_WaitEvt+0x90>)
 80107e4:	6013      	str	r3, [r2, #0]
 80107e6:	693b      	ldr	r3, [r7, #16]
 80107e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	f383 8810 	msr	PRIMASK, r3
}
 80107f0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 80107f2:	4a04      	ldr	r2, [pc, #16]	@ (8010804 <UTIL_SEQ_WaitEvt+0x8c>)
 80107f4:	697b      	ldr	r3, [r7, #20]
 80107f6:	6013      	str	r3, [r2, #0]
    return;
 80107f8:	bf00      	nop
}
 80107fa:	3720      	adds	r7, #32
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}
 8010800:	20001cc8 	.word	0x20001cc8
 8010804:	20001cc4 	.word	0x20001cc4
 8010808:	20001cc0 	.word	0x20001cc0

0801080c <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b082      	sub	sp, #8
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
 8010814:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	43db      	mvns	r3, r3
 801081a:	4618      	mov	r0, r3
 801081c:	f7ff fd7c 	bl	8010318 <UTIL_SEQ_Run>
    return;
 8010820:	bf00      	nop
}
 8010822:	3708      	adds	r7, #8
 8010824:	46bd      	mov	sp, r7
 8010826:	bd80      	pop	{r7, pc}

08010828 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8010828:	b480      	push	{r7}
 801082a:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 801082c:	bf00      	nop
}
 801082e:	46bd      	mov	sp, r7
 8010830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010834:	4770      	bx	lr

08010836 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8010836:	b480      	push	{r7}
 8010838:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 801083a:	bf00      	nop
}
 801083c:	46bd      	mov	sp, r7
 801083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010842:	4770      	bx	lr

08010844 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8010844:	b480      	push	{r7}
 8010846:	b083      	sub	sp, #12
 8010848:	af00      	add	r7, sp, #0
 801084a:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 801084c:	bf00      	nop
}
 801084e:	370c      	adds	r7, #12
 8010850:	46bd      	mov	sp, r7
 8010852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010856:	4770      	bx	lr

08010858 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8010858:	b480      	push	{r7}
 801085a:	b083      	sub	sp, #12
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8010860:	bf00      	nop
}
 8010862:	370c      	adds	r7, #12
 8010864:	46bd      	mov	sp, r7
 8010866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086a:	4770      	bx	lr

0801086c <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 801086c:	b480      	push	{r7}
 801086e:	b083      	sub	sp, #12
 8010870:	af00      	add	r7, sp, #0
 8010872:	4603      	mov	r3, r0
 8010874:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 8010876:	bf00      	nop
}
 8010878:	370c      	adds	r7, #12
 801087a:	46bd      	mov	sp, r7
 801087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010880:	4770      	bx	lr

08010882 <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8010882:	b480      	push	{r7}
 8010884:	b085      	sub	sp, #20
 8010886:	af00      	add	r7, sp, #0
 8010888:	6078      	str	r0, [r7, #4]
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d101      	bne.n	8010898 <SEQ_BitPosition+0x16>
    return 32U;
 8010894:	2320      	movs	r3, #32
 8010896:	e003      	b.n	80108a0 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	fab3 f383 	clz	r3, r3
 801089e:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 80108a0:	f1c3 031f 	rsb	r3, r3, #31
 80108a4:	b2db      	uxtb	r3, r3
}
 80108a6:	4618      	mov	r0, r3
 80108a8:	3714      	adds	r7, #20
 80108aa:	46bd      	mov	sp, r7
 80108ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b0:	4770      	bx	lr

080108b2 <__cvt>:
 80108b2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80108b6:	ec57 6b10 	vmov	r6, r7, d0
 80108ba:	2f00      	cmp	r7, #0
 80108bc:	460c      	mov	r4, r1
 80108be:	4619      	mov	r1, r3
 80108c0:	463b      	mov	r3, r7
 80108c2:	bfbb      	ittet	lt
 80108c4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80108c8:	461f      	movlt	r7, r3
 80108ca:	2300      	movge	r3, #0
 80108cc:	232d      	movlt	r3, #45	@ 0x2d
 80108ce:	700b      	strb	r3, [r1, #0]
 80108d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80108d2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80108d6:	4691      	mov	r9, r2
 80108d8:	f023 0820 	bic.w	r8, r3, #32
 80108dc:	bfbc      	itt	lt
 80108de:	4632      	movlt	r2, r6
 80108e0:	4616      	movlt	r6, r2
 80108e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80108e6:	d005      	beq.n	80108f4 <__cvt+0x42>
 80108e8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80108ec:	d100      	bne.n	80108f0 <__cvt+0x3e>
 80108ee:	3401      	adds	r4, #1
 80108f0:	2102      	movs	r1, #2
 80108f2:	e000      	b.n	80108f6 <__cvt+0x44>
 80108f4:	2103      	movs	r1, #3
 80108f6:	ab03      	add	r3, sp, #12
 80108f8:	9301      	str	r3, [sp, #4]
 80108fa:	ab02      	add	r3, sp, #8
 80108fc:	9300      	str	r3, [sp, #0]
 80108fe:	ec47 6b10 	vmov	d0, r6, r7
 8010902:	4653      	mov	r3, sl
 8010904:	4622      	mov	r2, r4
 8010906:	f000 ff73 	bl	80117f0 <_dtoa_r>
 801090a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801090e:	4605      	mov	r5, r0
 8010910:	d119      	bne.n	8010946 <__cvt+0x94>
 8010912:	f019 0f01 	tst.w	r9, #1
 8010916:	d00e      	beq.n	8010936 <__cvt+0x84>
 8010918:	eb00 0904 	add.w	r9, r0, r4
 801091c:	2200      	movs	r2, #0
 801091e:	2300      	movs	r3, #0
 8010920:	4630      	mov	r0, r6
 8010922:	4639      	mov	r1, r7
 8010924:	f7f0 f8b8 	bl	8000a98 <__aeabi_dcmpeq>
 8010928:	b108      	cbz	r0, 801092e <__cvt+0x7c>
 801092a:	f8cd 900c 	str.w	r9, [sp, #12]
 801092e:	2230      	movs	r2, #48	@ 0x30
 8010930:	9b03      	ldr	r3, [sp, #12]
 8010932:	454b      	cmp	r3, r9
 8010934:	d31e      	bcc.n	8010974 <__cvt+0xc2>
 8010936:	9b03      	ldr	r3, [sp, #12]
 8010938:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801093a:	1b5b      	subs	r3, r3, r5
 801093c:	4628      	mov	r0, r5
 801093e:	6013      	str	r3, [r2, #0]
 8010940:	b004      	add	sp, #16
 8010942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010946:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801094a:	eb00 0904 	add.w	r9, r0, r4
 801094e:	d1e5      	bne.n	801091c <__cvt+0x6a>
 8010950:	7803      	ldrb	r3, [r0, #0]
 8010952:	2b30      	cmp	r3, #48	@ 0x30
 8010954:	d10a      	bne.n	801096c <__cvt+0xba>
 8010956:	2200      	movs	r2, #0
 8010958:	2300      	movs	r3, #0
 801095a:	4630      	mov	r0, r6
 801095c:	4639      	mov	r1, r7
 801095e:	f7f0 f89b 	bl	8000a98 <__aeabi_dcmpeq>
 8010962:	b918      	cbnz	r0, 801096c <__cvt+0xba>
 8010964:	f1c4 0401 	rsb	r4, r4, #1
 8010968:	f8ca 4000 	str.w	r4, [sl]
 801096c:	f8da 3000 	ldr.w	r3, [sl]
 8010970:	4499      	add	r9, r3
 8010972:	e7d3      	b.n	801091c <__cvt+0x6a>
 8010974:	1c59      	adds	r1, r3, #1
 8010976:	9103      	str	r1, [sp, #12]
 8010978:	701a      	strb	r2, [r3, #0]
 801097a:	e7d9      	b.n	8010930 <__cvt+0x7e>

0801097c <__exponent>:
 801097c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801097e:	2900      	cmp	r1, #0
 8010980:	bfba      	itte	lt
 8010982:	4249      	neglt	r1, r1
 8010984:	232d      	movlt	r3, #45	@ 0x2d
 8010986:	232b      	movge	r3, #43	@ 0x2b
 8010988:	2909      	cmp	r1, #9
 801098a:	7002      	strb	r2, [r0, #0]
 801098c:	7043      	strb	r3, [r0, #1]
 801098e:	dd29      	ble.n	80109e4 <__exponent+0x68>
 8010990:	f10d 0307 	add.w	r3, sp, #7
 8010994:	461d      	mov	r5, r3
 8010996:	270a      	movs	r7, #10
 8010998:	461a      	mov	r2, r3
 801099a:	fbb1 f6f7 	udiv	r6, r1, r7
 801099e:	fb07 1416 	mls	r4, r7, r6, r1
 80109a2:	3430      	adds	r4, #48	@ 0x30
 80109a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80109a8:	460c      	mov	r4, r1
 80109aa:	2c63      	cmp	r4, #99	@ 0x63
 80109ac:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80109b0:	4631      	mov	r1, r6
 80109b2:	dcf1      	bgt.n	8010998 <__exponent+0x1c>
 80109b4:	3130      	adds	r1, #48	@ 0x30
 80109b6:	1e94      	subs	r4, r2, #2
 80109b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80109bc:	1c41      	adds	r1, r0, #1
 80109be:	4623      	mov	r3, r4
 80109c0:	42ab      	cmp	r3, r5
 80109c2:	d30a      	bcc.n	80109da <__exponent+0x5e>
 80109c4:	f10d 0309 	add.w	r3, sp, #9
 80109c8:	1a9b      	subs	r3, r3, r2
 80109ca:	42ac      	cmp	r4, r5
 80109cc:	bf88      	it	hi
 80109ce:	2300      	movhi	r3, #0
 80109d0:	3302      	adds	r3, #2
 80109d2:	4403      	add	r3, r0
 80109d4:	1a18      	subs	r0, r3, r0
 80109d6:	b003      	add	sp, #12
 80109d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80109de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80109e2:	e7ed      	b.n	80109c0 <__exponent+0x44>
 80109e4:	2330      	movs	r3, #48	@ 0x30
 80109e6:	3130      	adds	r1, #48	@ 0x30
 80109e8:	7083      	strb	r3, [r0, #2]
 80109ea:	70c1      	strb	r1, [r0, #3]
 80109ec:	1d03      	adds	r3, r0, #4
 80109ee:	e7f1      	b.n	80109d4 <__exponent+0x58>

080109f0 <_printf_float>:
 80109f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109f4:	b08d      	sub	sp, #52	@ 0x34
 80109f6:	460c      	mov	r4, r1
 80109f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80109fc:	4616      	mov	r6, r2
 80109fe:	461f      	mov	r7, r3
 8010a00:	4605      	mov	r5, r0
 8010a02:	f000 fde7 	bl	80115d4 <_localeconv_r>
 8010a06:	6803      	ldr	r3, [r0, #0]
 8010a08:	9304      	str	r3, [sp, #16]
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	f7ef fc18 	bl	8000240 <strlen>
 8010a10:	2300      	movs	r3, #0
 8010a12:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a14:	f8d8 3000 	ldr.w	r3, [r8]
 8010a18:	9005      	str	r0, [sp, #20]
 8010a1a:	3307      	adds	r3, #7
 8010a1c:	f023 0307 	bic.w	r3, r3, #7
 8010a20:	f103 0208 	add.w	r2, r3, #8
 8010a24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010a28:	f8d4 b000 	ldr.w	fp, [r4]
 8010a2c:	f8c8 2000 	str.w	r2, [r8]
 8010a30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010a34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010a38:	9307      	str	r3, [sp, #28]
 8010a3a:	f8cd 8018 	str.w	r8, [sp, #24]
 8010a3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010a42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a46:	4b9c      	ldr	r3, [pc, #624]	@ (8010cb8 <_printf_float+0x2c8>)
 8010a48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010a4c:	f7f0 f856 	bl	8000afc <__aeabi_dcmpun>
 8010a50:	bb70      	cbnz	r0, 8010ab0 <_printf_float+0xc0>
 8010a52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a56:	4b98      	ldr	r3, [pc, #608]	@ (8010cb8 <_printf_float+0x2c8>)
 8010a58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010a5c:	f7f0 f830 	bl	8000ac0 <__aeabi_dcmple>
 8010a60:	bb30      	cbnz	r0, 8010ab0 <_printf_float+0xc0>
 8010a62:	2200      	movs	r2, #0
 8010a64:	2300      	movs	r3, #0
 8010a66:	4640      	mov	r0, r8
 8010a68:	4649      	mov	r1, r9
 8010a6a:	f7f0 f81f 	bl	8000aac <__aeabi_dcmplt>
 8010a6e:	b110      	cbz	r0, 8010a76 <_printf_float+0x86>
 8010a70:	232d      	movs	r3, #45	@ 0x2d
 8010a72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a76:	4a91      	ldr	r2, [pc, #580]	@ (8010cbc <_printf_float+0x2cc>)
 8010a78:	4b91      	ldr	r3, [pc, #580]	@ (8010cc0 <_printf_float+0x2d0>)
 8010a7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010a7e:	bf8c      	ite	hi
 8010a80:	4690      	movhi	r8, r2
 8010a82:	4698      	movls	r8, r3
 8010a84:	2303      	movs	r3, #3
 8010a86:	6123      	str	r3, [r4, #16]
 8010a88:	f02b 0304 	bic.w	r3, fp, #4
 8010a8c:	6023      	str	r3, [r4, #0]
 8010a8e:	f04f 0900 	mov.w	r9, #0
 8010a92:	9700      	str	r7, [sp, #0]
 8010a94:	4633      	mov	r3, r6
 8010a96:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010a98:	4621      	mov	r1, r4
 8010a9a:	4628      	mov	r0, r5
 8010a9c:	f000 f9d2 	bl	8010e44 <_printf_common>
 8010aa0:	3001      	adds	r0, #1
 8010aa2:	f040 808d 	bne.w	8010bc0 <_printf_float+0x1d0>
 8010aa6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010aaa:	b00d      	add	sp, #52	@ 0x34
 8010aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ab0:	4642      	mov	r2, r8
 8010ab2:	464b      	mov	r3, r9
 8010ab4:	4640      	mov	r0, r8
 8010ab6:	4649      	mov	r1, r9
 8010ab8:	f7f0 f820 	bl	8000afc <__aeabi_dcmpun>
 8010abc:	b140      	cbz	r0, 8010ad0 <_printf_float+0xe0>
 8010abe:	464b      	mov	r3, r9
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	bfbc      	itt	lt
 8010ac4:	232d      	movlt	r3, #45	@ 0x2d
 8010ac6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010aca:	4a7e      	ldr	r2, [pc, #504]	@ (8010cc4 <_printf_float+0x2d4>)
 8010acc:	4b7e      	ldr	r3, [pc, #504]	@ (8010cc8 <_printf_float+0x2d8>)
 8010ace:	e7d4      	b.n	8010a7a <_printf_float+0x8a>
 8010ad0:	6863      	ldr	r3, [r4, #4]
 8010ad2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010ad6:	9206      	str	r2, [sp, #24]
 8010ad8:	1c5a      	adds	r2, r3, #1
 8010ada:	d13b      	bne.n	8010b54 <_printf_float+0x164>
 8010adc:	2306      	movs	r3, #6
 8010ade:	6063      	str	r3, [r4, #4]
 8010ae0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010ae4:	2300      	movs	r3, #0
 8010ae6:	6022      	str	r2, [r4, #0]
 8010ae8:	9303      	str	r3, [sp, #12]
 8010aea:	ab0a      	add	r3, sp, #40	@ 0x28
 8010aec:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010af0:	ab09      	add	r3, sp, #36	@ 0x24
 8010af2:	9300      	str	r3, [sp, #0]
 8010af4:	6861      	ldr	r1, [r4, #4]
 8010af6:	ec49 8b10 	vmov	d0, r8, r9
 8010afa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010afe:	4628      	mov	r0, r5
 8010b00:	f7ff fed7 	bl	80108b2 <__cvt>
 8010b04:	9b06      	ldr	r3, [sp, #24]
 8010b06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010b08:	2b47      	cmp	r3, #71	@ 0x47
 8010b0a:	4680      	mov	r8, r0
 8010b0c:	d129      	bne.n	8010b62 <_printf_float+0x172>
 8010b0e:	1cc8      	adds	r0, r1, #3
 8010b10:	db02      	blt.n	8010b18 <_printf_float+0x128>
 8010b12:	6863      	ldr	r3, [r4, #4]
 8010b14:	4299      	cmp	r1, r3
 8010b16:	dd41      	ble.n	8010b9c <_printf_float+0x1ac>
 8010b18:	f1aa 0a02 	sub.w	sl, sl, #2
 8010b1c:	fa5f fa8a 	uxtb.w	sl, sl
 8010b20:	3901      	subs	r1, #1
 8010b22:	4652      	mov	r2, sl
 8010b24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010b28:	9109      	str	r1, [sp, #36]	@ 0x24
 8010b2a:	f7ff ff27 	bl	801097c <__exponent>
 8010b2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010b30:	1813      	adds	r3, r2, r0
 8010b32:	2a01      	cmp	r2, #1
 8010b34:	4681      	mov	r9, r0
 8010b36:	6123      	str	r3, [r4, #16]
 8010b38:	dc02      	bgt.n	8010b40 <_printf_float+0x150>
 8010b3a:	6822      	ldr	r2, [r4, #0]
 8010b3c:	07d2      	lsls	r2, r2, #31
 8010b3e:	d501      	bpl.n	8010b44 <_printf_float+0x154>
 8010b40:	3301      	adds	r3, #1
 8010b42:	6123      	str	r3, [r4, #16]
 8010b44:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d0a2      	beq.n	8010a92 <_printf_float+0xa2>
 8010b4c:	232d      	movs	r3, #45	@ 0x2d
 8010b4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b52:	e79e      	b.n	8010a92 <_printf_float+0xa2>
 8010b54:	9a06      	ldr	r2, [sp, #24]
 8010b56:	2a47      	cmp	r2, #71	@ 0x47
 8010b58:	d1c2      	bne.n	8010ae0 <_printf_float+0xf0>
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d1c0      	bne.n	8010ae0 <_printf_float+0xf0>
 8010b5e:	2301      	movs	r3, #1
 8010b60:	e7bd      	b.n	8010ade <_printf_float+0xee>
 8010b62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010b66:	d9db      	bls.n	8010b20 <_printf_float+0x130>
 8010b68:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010b6c:	d118      	bne.n	8010ba0 <_printf_float+0x1b0>
 8010b6e:	2900      	cmp	r1, #0
 8010b70:	6863      	ldr	r3, [r4, #4]
 8010b72:	dd0b      	ble.n	8010b8c <_printf_float+0x19c>
 8010b74:	6121      	str	r1, [r4, #16]
 8010b76:	b913      	cbnz	r3, 8010b7e <_printf_float+0x18e>
 8010b78:	6822      	ldr	r2, [r4, #0]
 8010b7a:	07d0      	lsls	r0, r2, #31
 8010b7c:	d502      	bpl.n	8010b84 <_printf_float+0x194>
 8010b7e:	3301      	adds	r3, #1
 8010b80:	440b      	add	r3, r1
 8010b82:	6123      	str	r3, [r4, #16]
 8010b84:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010b86:	f04f 0900 	mov.w	r9, #0
 8010b8a:	e7db      	b.n	8010b44 <_printf_float+0x154>
 8010b8c:	b913      	cbnz	r3, 8010b94 <_printf_float+0x1a4>
 8010b8e:	6822      	ldr	r2, [r4, #0]
 8010b90:	07d2      	lsls	r2, r2, #31
 8010b92:	d501      	bpl.n	8010b98 <_printf_float+0x1a8>
 8010b94:	3302      	adds	r3, #2
 8010b96:	e7f4      	b.n	8010b82 <_printf_float+0x192>
 8010b98:	2301      	movs	r3, #1
 8010b9a:	e7f2      	b.n	8010b82 <_printf_float+0x192>
 8010b9c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010ba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010ba2:	4299      	cmp	r1, r3
 8010ba4:	db05      	blt.n	8010bb2 <_printf_float+0x1c2>
 8010ba6:	6823      	ldr	r3, [r4, #0]
 8010ba8:	6121      	str	r1, [r4, #16]
 8010baa:	07d8      	lsls	r0, r3, #31
 8010bac:	d5ea      	bpl.n	8010b84 <_printf_float+0x194>
 8010bae:	1c4b      	adds	r3, r1, #1
 8010bb0:	e7e7      	b.n	8010b82 <_printf_float+0x192>
 8010bb2:	2900      	cmp	r1, #0
 8010bb4:	bfd4      	ite	le
 8010bb6:	f1c1 0202 	rsble	r2, r1, #2
 8010bba:	2201      	movgt	r2, #1
 8010bbc:	4413      	add	r3, r2
 8010bbe:	e7e0      	b.n	8010b82 <_printf_float+0x192>
 8010bc0:	6823      	ldr	r3, [r4, #0]
 8010bc2:	055a      	lsls	r2, r3, #21
 8010bc4:	d407      	bmi.n	8010bd6 <_printf_float+0x1e6>
 8010bc6:	6923      	ldr	r3, [r4, #16]
 8010bc8:	4642      	mov	r2, r8
 8010bca:	4631      	mov	r1, r6
 8010bcc:	4628      	mov	r0, r5
 8010bce:	47b8      	blx	r7
 8010bd0:	3001      	adds	r0, #1
 8010bd2:	d12b      	bne.n	8010c2c <_printf_float+0x23c>
 8010bd4:	e767      	b.n	8010aa6 <_printf_float+0xb6>
 8010bd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010bda:	f240 80dd 	bls.w	8010d98 <_printf_float+0x3a8>
 8010bde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010be2:	2200      	movs	r2, #0
 8010be4:	2300      	movs	r3, #0
 8010be6:	f7ef ff57 	bl	8000a98 <__aeabi_dcmpeq>
 8010bea:	2800      	cmp	r0, #0
 8010bec:	d033      	beq.n	8010c56 <_printf_float+0x266>
 8010bee:	4a37      	ldr	r2, [pc, #220]	@ (8010ccc <_printf_float+0x2dc>)
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	4631      	mov	r1, r6
 8010bf4:	4628      	mov	r0, r5
 8010bf6:	47b8      	blx	r7
 8010bf8:	3001      	adds	r0, #1
 8010bfa:	f43f af54 	beq.w	8010aa6 <_printf_float+0xb6>
 8010bfe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010c02:	4543      	cmp	r3, r8
 8010c04:	db02      	blt.n	8010c0c <_printf_float+0x21c>
 8010c06:	6823      	ldr	r3, [r4, #0]
 8010c08:	07d8      	lsls	r0, r3, #31
 8010c0a:	d50f      	bpl.n	8010c2c <_printf_float+0x23c>
 8010c0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c10:	4631      	mov	r1, r6
 8010c12:	4628      	mov	r0, r5
 8010c14:	47b8      	blx	r7
 8010c16:	3001      	adds	r0, #1
 8010c18:	f43f af45 	beq.w	8010aa6 <_printf_float+0xb6>
 8010c1c:	f04f 0900 	mov.w	r9, #0
 8010c20:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8010c24:	f104 0a1a 	add.w	sl, r4, #26
 8010c28:	45c8      	cmp	r8, r9
 8010c2a:	dc09      	bgt.n	8010c40 <_printf_float+0x250>
 8010c2c:	6823      	ldr	r3, [r4, #0]
 8010c2e:	079b      	lsls	r3, r3, #30
 8010c30:	f100 8103 	bmi.w	8010e3a <_printf_float+0x44a>
 8010c34:	68e0      	ldr	r0, [r4, #12]
 8010c36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c38:	4298      	cmp	r0, r3
 8010c3a:	bfb8      	it	lt
 8010c3c:	4618      	movlt	r0, r3
 8010c3e:	e734      	b.n	8010aaa <_printf_float+0xba>
 8010c40:	2301      	movs	r3, #1
 8010c42:	4652      	mov	r2, sl
 8010c44:	4631      	mov	r1, r6
 8010c46:	4628      	mov	r0, r5
 8010c48:	47b8      	blx	r7
 8010c4a:	3001      	adds	r0, #1
 8010c4c:	f43f af2b 	beq.w	8010aa6 <_printf_float+0xb6>
 8010c50:	f109 0901 	add.w	r9, r9, #1
 8010c54:	e7e8      	b.n	8010c28 <_printf_float+0x238>
 8010c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	dc39      	bgt.n	8010cd0 <_printf_float+0x2e0>
 8010c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8010ccc <_printf_float+0x2dc>)
 8010c5e:	2301      	movs	r3, #1
 8010c60:	4631      	mov	r1, r6
 8010c62:	4628      	mov	r0, r5
 8010c64:	47b8      	blx	r7
 8010c66:	3001      	adds	r0, #1
 8010c68:	f43f af1d 	beq.w	8010aa6 <_printf_float+0xb6>
 8010c6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010c70:	ea59 0303 	orrs.w	r3, r9, r3
 8010c74:	d102      	bne.n	8010c7c <_printf_float+0x28c>
 8010c76:	6823      	ldr	r3, [r4, #0]
 8010c78:	07d9      	lsls	r1, r3, #31
 8010c7a:	d5d7      	bpl.n	8010c2c <_printf_float+0x23c>
 8010c7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c80:	4631      	mov	r1, r6
 8010c82:	4628      	mov	r0, r5
 8010c84:	47b8      	blx	r7
 8010c86:	3001      	adds	r0, #1
 8010c88:	f43f af0d 	beq.w	8010aa6 <_printf_float+0xb6>
 8010c8c:	f04f 0a00 	mov.w	sl, #0
 8010c90:	f104 0b1a 	add.w	fp, r4, #26
 8010c94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c96:	425b      	negs	r3, r3
 8010c98:	4553      	cmp	r3, sl
 8010c9a:	dc01      	bgt.n	8010ca0 <_printf_float+0x2b0>
 8010c9c:	464b      	mov	r3, r9
 8010c9e:	e793      	b.n	8010bc8 <_printf_float+0x1d8>
 8010ca0:	2301      	movs	r3, #1
 8010ca2:	465a      	mov	r2, fp
 8010ca4:	4631      	mov	r1, r6
 8010ca6:	4628      	mov	r0, r5
 8010ca8:	47b8      	blx	r7
 8010caa:	3001      	adds	r0, #1
 8010cac:	f43f aefb 	beq.w	8010aa6 <_printf_float+0xb6>
 8010cb0:	f10a 0a01 	add.w	sl, sl, #1
 8010cb4:	e7ee      	b.n	8010c94 <_printf_float+0x2a4>
 8010cb6:	bf00      	nop
 8010cb8:	7fefffff 	.word	0x7fefffff
 8010cbc:	08015910 	.word	0x08015910
 8010cc0:	0801590c 	.word	0x0801590c
 8010cc4:	08015918 	.word	0x08015918
 8010cc8:	08015914 	.word	0x08015914
 8010ccc:	0801591c 	.word	0x0801591c
 8010cd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010cd2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010cd6:	4553      	cmp	r3, sl
 8010cd8:	bfa8      	it	ge
 8010cda:	4653      	movge	r3, sl
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	4699      	mov	r9, r3
 8010ce0:	dc36      	bgt.n	8010d50 <_printf_float+0x360>
 8010ce2:	f04f 0b00 	mov.w	fp, #0
 8010ce6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010cea:	f104 021a 	add.w	r2, r4, #26
 8010cee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010cf0:	9306      	str	r3, [sp, #24]
 8010cf2:	eba3 0309 	sub.w	r3, r3, r9
 8010cf6:	455b      	cmp	r3, fp
 8010cf8:	dc31      	bgt.n	8010d5e <_printf_float+0x36e>
 8010cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cfc:	459a      	cmp	sl, r3
 8010cfe:	dc3a      	bgt.n	8010d76 <_printf_float+0x386>
 8010d00:	6823      	ldr	r3, [r4, #0]
 8010d02:	07da      	lsls	r2, r3, #31
 8010d04:	d437      	bmi.n	8010d76 <_printf_float+0x386>
 8010d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d08:	ebaa 0903 	sub.w	r9, sl, r3
 8010d0c:	9b06      	ldr	r3, [sp, #24]
 8010d0e:	ebaa 0303 	sub.w	r3, sl, r3
 8010d12:	4599      	cmp	r9, r3
 8010d14:	bfa8      	it	ge
 8010d16:	4699      	movge	r9, r3
 8010d18:	f1b9 0f00 	cmp.w	r9, #0
 8010d1c:	dc33      	bgt.n	8010d86 <_printf_float+0x396>
 8010d1e:	f04f 0800 	mov.w	r8, #0
 8010d22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010d26:	f104 0b1a 	add.w	fp, r4, #26
 8010d2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d2c:	ebaa 0303 	sub.w	r3, sl, r3
 8010d30:	eba3 0309 	sub.w	r3, r3, r9
 8010d34:	4543      	cmp	r3, r8
 8010d36:	f77f af79 	ble.w	8010c2c <_printf_float+0x23c>
 8010d3a:	2301      	movs	r3, #1
 8010d3c:	465a      	mov	r2, fp
 8010d3e:	4631      	mov	r1, r6
 8010d40:	4628      	mov	r0, r5
 8010d42:	47b8      	blx	r7
 8010d44:	3001      	adds	r0, #1
 8010d46:	f43f aeae 	beq.w	8010aa6 <_printf_float+0xb6>
 8010d4a:	f108 0801 	add.w	r8, r8, #1
 8010d4e:	e7ec      	b.n	8010d2a <_printf_float+0x33a>
 8010d50:	4642      	mov	r2, r8
 8010d52:	4631      	mov	r1, r6
 8010d54:	4628      	mov	r0, r5
 8010d56:	47b8      	blx	r7
 8010d58:	3001      	adds	r0, #1
 8010d5a:	d1c2      	bne.n	8010ce2 <_printf_float+0x2f2>
 8010d5c:	e6a3      	b.n	8010aa6 <_printf_float+0xb6>
 8010d5e:	2301      	movs	r3, #1
 8010d60:	4631      	mov	r1, r6
 8010d62:	4628      	mov	r0, r5
 8010d64:	9206      	str	r2, [sp, #24]
 8010d66:	47b8      	blx	r7
 8010d68:	3001      	adds	r0, #1
 8010d6a:	f43f ae9c 	beq.w	8010aa6 <_printf_float+0xb6>
 8010d6e:	9a06      	ldr	r2, [sp, #24]
 8010d70:	f10b 0b01 	add.w	fp, fp, #1
 8010d74:	e7bb      	b.n	8010cee <_printf_float+0x2fe>
 8010d76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d7a:	4631      	mov	r1, r6
 8010d7c:	4628      	mov	r0, r5
 8010d7e:	47b8      	blx	r7
 8010d80:	3001      	adds	r0, #1
 8010d82:	d1c0      	bne.n	8010d06 <_printf_float+0x316>
 8010d84:	e68f      	b.n	8010aa6 <_printf_float+0xb6>
 8010d86:	9a06      	ldr	r2, [sp, #24]
 8010d88:	464b      	mov	r3, r9
 8010d8a:	4442      	add	r2, r8
 8010d8c:	4631      	mov	r1, r6
 8010d8e:	4628      	mov	r0, r5
 8010d90:	47b8      	blx	r7
 8010d92:	3001      	adds	r0, #1
 8010d94:	d1c3      	bne.n	8010d1e <_printf_float+0x32e>
 8010d96:	e686      	b.n	8010aa6 <_printf_float+0xb6>
 8010d98:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010d9c:	f1ba 0f01 	cmp.w	sl, #1
 8010da0:	dc01      	bgt.n	8010da6 <_printf_float+0x3b6>
 8010da2:	07db      	lsls	r3, r3, #31
 8010da4:	d536      	bpl.n	8010e14 <_printf_float+0x424>
 8010da6:	2301      	movs	r3, #1
 8010da8:	4642      	mov	r2, r8
 8010daa:	4631      	mov	r1, r6
 8010dac:	4628      	mov	r0, r5
 8010dae:	47b8      	blx	r7
 8010db0:	3001      	adds	r0, #1
 8010db2:	f43f ae78 	beq.w	8010aa6 <_printf_float+0xb6>
 8010db6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010dba:	4631      	mov	r1, r6
 8010dbc:	4628      	mov	r0, r5
 8010dbe:	47b8      	blx	r7
 8010dc0:	3001      	adds	r0, #1
 8010dc2:	f43f ae70 	beq.w	8010aa6 <_printf_float+0xb6>
 8010dc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010dca:	2200      	movs	r2, #0
 8010dcc:	2300      	movs	r3, #0
 8010dce:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8010dd2:	f7ef fe61 	bl	8000a98 <__aeabi_dcmpeq>
 8010dd6:	b9c0      	cbnz	r0, 8010e0a <_printf_float+0x41a>
 8010dd8:	4653      	mov	r3, sl
 8010dda:	f108 0201 	add.w	r2, r8, #1
 8010dde:	4631      	mov	r1, r6
 8010de0:	4628      	mov	r0, r5
 8010de2:	47b8      	blx	r7
 8010de4:	3001      	adds	r0, #1
 8010de6:	d10c      	bne.n	8010e02 <_printf_float+0x412>
 8010de8:	e65d      	b.n	8010aa6 <_printf_float+0xb6>
 8010dea:	2301      	movs	r3, #1
 8010dec:	465a      	mov	r2, fp
 8010dee:	4631      	mov	r1, r6
 8010df0:	4628      	mov	r0, r5
 8010df2:	47b8      	blx	r7
 8010df4:	3001      	adds	r0, #1
 8010df6:	f43f ae56 	beq.w	8010aa6 <_printf_float+0xb6>
 8010dfa:	f108 0801 	add.w	r8, r8, #1
 8010dfe:	45d0      	cmp	r8, sl
 8010e00:	dbf3      	blt.n	8010dea <_printf_float+0x3fa>
 8010e02:	464b      	mov	r3, r9
 8010e04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010e08:	e6df      	b.n	8010bca <_printf_float+0x1da>
 8010e0a:	f04f 0800 	mov.w	r8, #0
 8010e0e:	f104 0b1a 	add.w	fp, r4, #26
 8010e12:	e7f4      	b.n	8010dfe <_printf_float+0x40e>
 8010e14:	2301      	movs	r3, #1
 8010e16:	4642      	mov	r2, r8
 8010e18:	e7e1      	b.n	8010dde <_printf_float+0x3ee>
 8010e1a:	2301      	movs	r3, #1
 8010e1c:	464a      	mov	r2, r9
 8010e1e:	4631      	mov	r1, r6
 8010e20:	4628      	mov	r0, r5
 8010e22:	47b8      	blx	r7
 8010e24:	3001      	adds	r0, #1
 8010e26:	f43f ae3e 	beq.w	8010aa6 <_printf_float+0xb6>
 8010e2a:	f108 0801 	add.w	r8, r8, #1
 8010e2e:	68e3      	ldr	r3, [r4, #12]
 8010e30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010e32:	1a5b      	subs	r3, r3, r1
 8010e34:	4543      	cmp	r3, r8
 8010e36:	dcf0      	bgt.n	8010e1a <_printf_float+0x42a>
 8010e38:	e6fc      	b.n	8010c34 <_printf_float+0x244>
 8010e3a:	f04f 0800 	mov.w	r8, #0
 8010e3e:	f104 0919 	add.w	r9, r4, #25
 8010e42:	e7f4      	b.n	8010e2e <_printf_float+0x43e>

08010e44 <_printf_common>:
 8010e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e48:	4616      	mov	r6, r2
 8010e4a:	4698      	mov	r8, r3
 8010e4c:	688a      	ldr	r2, [r1, #8]
 8010e4e:	690b      	ldr	r3, [r1, #16]
 8010e50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010e54:	4293      	cmp	r3, r2
 8010e56:	bfb8      	it	lt
 8010e58:	4613      	movlt	r3, r2
 8010e5a:	6033      	str	r3, [r6, #0]
 8010e5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010e60:	4607      	mov	r7, r0
 8010e62:	460c      	mov	r4, r1
 8010e64:	b10a      	cbz	r2, 8010e6a <_printf_common+0x26>
 8010e66:	3301      	adds	r3, #1
 8010e68:	6033      	str	r3, [r6, #0]
 8010e6a:	6823      	ldr	r3, [r4, #0]
 8010e6c:	0699      	lsls	r1, r3, #26
 8010e6e:	bf42      	ittt	mi
 8010e70:	6833      	ldrmi	r3, [r6, #0]
 8010e72:	3302      	addmi	r3, #2
 8010e74:	6033      	strmi	r3, [r6, #0]
 8010e76:	6825      	ldr	r5, [r4, #0]
 8010e78:	f015 0506 	ands.w	r5, r5, #6
 8010e7c:	d106      	bne.n	8010e8c <_printf_common+0x48>
 8010e7e:	f104 0a19 	add.w	sl, r4, #25
 8010e82:	68e3      	ldr	r3, [r4, #12]
 8010e84:	6832      	ldr	r2, [r6, #0]
 8010e86:	1a9b      	subs	r3, r3, r2
 8010e88:	42ab      	cmp	r3, r5
 8010e8a:	dc26      	bgt.n	8010eda <_printf_common+0x96>
 8010e8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010e90:	6822      	ldr	r2, [r4, #0]
 8010e92:	3b00      	subs	r3, #0
 8010e94:	bf18      	it	ne
 8010e96:	2301      	movne	r3, #1
 8010e98:	0692      	lsls	r2, r2, #26
 8010e9a:	d42b      	bmi.n	8010ef4 <_printf_common+0xb0>
 8010e9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010ea0:	4641      	mov	r1, r8
 8010ea2:	4638      	mov	r0, r7
 8010ea4:	47c8      	blx	r9
 8010ea6:	3001      	adds	r0, #1
 8010ea8:	d01e      	beq.n	8010ee8 <_printf_common+0xa4>
 8010eaa:	6823      	ldr	r3, [r4, #0]
 8010eac:	6922      	ldr	r2, [r4, #16]
 8010eae:	f003 0306 	and.w	r3, r3, #6
 8010eb2:	2b04      	cmp	r3, #4
 8010eb4:	bf02      	ittt	eq
 8010eb6:	68e5      	ldreq	r5, [r4, #12]
 8010eb8:	6833      	ldreq	r3, [r6, #0]
 8010eba:	1aed      	subeq	r5, r5, r3
 8010ebc:	68a3      	ldr	r3, [r4, #8]
 8010ebe:	bf0c      	ite	eq
 8010ec0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010ec4:	2500      	movne	r5, #0
 8010ec6:	4293      	cmp	r3, r2
 8010ec8:	bfc4      	itt	gt
 8010eca:	1a9b      	subgt	r3, r3, r2
 8010ecc:	18ed      	addgt	r5, r5, r3
 8010ece:	2600      	movs	r6, #0
 8010ed0:	341a      	adds	r4, #26
 8010ed2:	42b5      	cmp	r5, r6
 8010ed4:	d11a      	bne.n	8010f0c <_printf_common+0xc8>
 8010ed6:	2000      	movs	r0, #0
 8010ed8:	e008      	b.n	8010eec <_printf_common+0xa8>
 8010eda:	2301      	movs	r3, #1
 8010edc:	4652      	mov	r2, sl
 8010ede:	4641      	mov	r1, r8
 8010ee0:	4638      	mov	r0, r7
 8010ee2:	47c8      	blx	r9
 8010ee4:	3001      	adds	r0, #1
 8010ee6:	d103      	bne.n	8010ef0 <_printf_common+0xac>
 8010ee8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ef0:	3501      	adds	r5, #1
 8010ef2:	e7c6      	b.n	8010e82 <_printf_common+0x3e>
 8010ef4:	18e1      	adds	r1, r4, r3
 8010ef6:	1c5a      	adds	r2, r3, #1
 8010ef8:	2030      	movs	r0, #48	@ 0x30
 8010efa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010efe:	4422      	add	r2, r4
 8010f00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010f04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010f08:	3302      	adds	r3, #2
 8010f0a:	e7c7      	b.n	8010e9c <_printf_common+0x58>
 8010f0c:	2301      	movs	r3, #1
 8010f0e:	4622      	mov	r2, r4
 8010f10:	4641      	mov	r1, r8
 8010f12:	4638      	mov	r0, r7
 8010f14:	47c8      	blx	r9
 8010f16:	3001      	adds	r0, #1
 8010f18:	d0e6      	beq.n	8010ee8 <_printf_common+0xa4>
 8010f1a:	3601      	adds	r6, #1
 8010f1c:	e7d9      	b.n	8010ed2 <_printf_common+0x8e>
	...

08010f20 <_printf_i>:
 8010f20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f24:	7e0f      	ldrb	r7, [r1, #24]
 8010f26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010f28:	2f78      	cmp	r7, #120	@ 0x78
 8010f2a:	4691      	mov	r9, r2
 8010f2c:	4680      	mov	r8, r0
 8010f2e:	460c      	mov	r4, r1
 8010f30:	469a      	mov	sl, r3
 8010f32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010f36:	d807      	bhi.n	8010f48 <_printf_i+0x28>
 8010f38:	2f62      	cmp	r7, #98	@ 0x62
 8010f3a:	d80a      	bhi.n	8010f52 <_printf_i+0x32>
 8010f3c:	2f00      	cmp	r7, #0
 8010f3e:	f000 80d1 	beq.w	80110e4 <_printf_i+0x1c4>
 8010f42:	2f58      	cmp	r7, #88	@ 0x58
 8010f44:	f000 80b8 	beq.w	80110b8 <_printf_i+0x198>
 8010f48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010f4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010f50:	e03a      	b.n	8010fc8 <_printf_i+0xa8>
 8010f52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010f56:	2b15      	cmp	r3, #21
 8010f58:	d8f6      	bhi.n	8010f48 <_printf_i+0x28>
 8010f5a:	a101      	add	r1, pc, #4	@ (adr r1, 8010f60 <_printf_i+0x40>)
 8010f5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010f60:	08010fb9 	.word	0x08010fb9
 8010f64:	08010fcd 	.word	0x08010fcd
 8010f68:	08010f49 	.word	0x08010f49
 8010f6c:	08010f49 	.word	0x08010f49
 8010f70:	08010f49 	.word	0x08010f49
 8010f74:	08010f49 	.word	0x08010f49
 8010f78:	08010fcd 	.word	0x08010fcd
 8010f7c:	08010f49 	.word	0x08010f49
 8010f80:	08010f49 	.word	0x08010f49
 8010f84:	08010f49 	.word	0x08010f49
 8010f88:	08010f49 	.word	0x08010f49
 8010f8c:	080110cb 	.word	0x080110cb
 8010f90:	08010ff7 	.word	0x08010ff7
 8010f94:	08011085 	.word	0x08011085
 8010f98:	08010f49 	.word	0x08010f49
 8010f9c:	08010f49 	.word	0x08010f49
 8010fa0:	080110ed 	.word	0x080110ed
 8010fa4:	08010f49 	.word	0x08010f49
 8010fa8:	08010ff7 	.word	0x08010ff7
 8010fac:	08010f49 	.word	0x08010f49
 8010fb0:	08010f49 	.word	0x08010f49
 8010fb4:	0801108d 	.word	0x0801108d
 8010fb8:	6833      	ldr	r3, [r6, #0]
 8010fba:	1d1a      	adds	r2, r3, #4
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	6032      	str	r2, [r6, #0]
 8010fc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010fc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010fc8:	2301      	movs	r3, #1
 8010fca:	e09c      	b.n	8011106 <_printf_i+0x1e6>
 8010fcc:	6833      	ldr	r3, [r6, #0]
 8010fce:	6820      	ldr	r0, [r4, #0]
 8010fd0:	1d19      	adds	r1, r3, #4
 8010fd2:	6031      	str	r1, [r6, #0]
 8010fd4:	0606      	lsls	r6, r0, #24
 8010fd6:	d501      	bpl.n	8010fdc <_printf_i+0xbc>
 8010fd8:	681d      	ldr	r5, [r3, #0]
 8010fda:	e003      	b.n	8010fe4 <_printf_i+0xc4>
 8010fdc:	0645      	lsls	r5, r0, #25
 8010fde:	d5fb      	bpl.n	8010fd8 <_printf_i+0xb8>
 8010fe0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010fe4:	2d00      	cmp	r5, #0
 8010fe6:	da03      	bge.n	8010ff0 <_printf_i+0xd0>
 8010fe8:	232d      	movs	r3, #45	@ 0x2d
 8010fea:	426d      	negs	r5, r5
 8010fec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010ff0:	4858      	ldr	r0, [pc, #352]	@ (8011154 <_printf_i+0x234>)
 8010ff2:	230a      	movs	r3, #10
 8010ff4:	e011      	b.n	801101a <_printf_i+0xfa>
 8010ff6:	6821      	ldr	r1, [r4, #0]
 8010ff8:	6833      	ldr	r3, [r6, #0]
 8010ffa:	0608      	lsls	r0, r1, #24
 8010ffc:	f853 5b04 	ldr.w	r5, [r3], #4
 8011000:	d402      	bmi.n	8011008 <_printf_i+0xe8>
 8011002:	0649      	lsls	r1, r1, #25
 8011004:	bf48      	it	mi
 8011006:	b2ad      	uxthmi	r5, r5
 8011008:	2f6f      	cmp	r7, #111	@ 0x6f
 801100a:	4852      	ldr	r0, [pc, #328]	@ (8011154 <_printf_i+0x234>)
 801100c:	6033      	str	r3, [r6, #0]
 801100e:	bf14      	ite	ne
 8011010:	230a      	movne	r3, #10
 8011012:	2308      	moveq	r3, #8
 8011014:	2100      	movs	r1, #0
 8011016:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801101a:	6866      	ldr	r6, [r4, #4]
 801101c:	60a6      	str	r6, [r4, #8]
 801101e:	2e00      	cmp	r6, #0
 8011020:	db05      	blt.n	801102e <_printf_i+0x10e>
 8011022:	6821      	ldr	r1, [r4, #0]
 8011024:	432e      	orrs	r6, r5
 8011026:	f021 0104 	bic.w	r1, r1, #4
 801102a:	6021      	str	r1, [r4, #0]
 801102c:	d04b      	beq.n	80110c6 <_printf_i+0x1a6>
 801102e:	4616      	mov	r6, r2
 8011030:	fbb5 f1f3 	udiv	r1, r5, r3
 8011034:	fb03 5711 	mls	r7, r3, r1, r5
 8011038:	5dc7      	ldrb	r7, [r0, r7]
 801103a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801103e:	462f      	mov	r7, r5
 8011040:	42bb      	cmp	r3, r7
 8011042:	460d      	mov	r5, r1
 8011044:	d9f4      	bls.n	8011030 <_printf_i+0x110>
 8011046:	2b08      	cmp	r3, #8
 8011048:	d10b      	bne.n	8011062 <_printf_i+0x142>
 801104a:	6823      	ldr	r3, [r4, #0]
 801104c:	07df      	lsls	r7, r3, #31
 801104e:	d508      	bpl.n	8011062 <_printf_i+0x142>
 8011050:	6923      	ldr	r3, [r4, #16]
 8011052:	6861      	ldr	r1, [r4, #4]
 8011054:	4299      	cmp	r1, r3
 8011056:	bfde      	ittt	le
 8011058:	2330      	movle	r3, #48	@ 0x30
 801105a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801105e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8011062:	1b92      	subs	r2, r2, r6
 8011064:	6122      	str	r2, [r4, #16]
 8011066:	f8cd a000 	str.w	sl, [sp]
 801106a:	464b      	mov	r3, r9
 801106c:	aa03      	add	r2, sp, #12
 801106e:	4621      	mov	r1, r4
 8011070:	4640      	mov	r0, r8
 8011072:	f7ff fee7 	bl	8010e44 <_printf_common>
 8011076:	3001      	adds	r0, #1
 8011078:	d14a      	bne.n	8011110 <_printf_i+0x1f0>
 801107a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801107e:	b004      	add	sp, #16
 8011080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011084:	6823      	ldr	r3, [r4, #0]
 8011086:	f043 0320 	orr.w	r3, r3, #32
 801108a:	6023      	str	r3, [r4, #0]
 801108c:	4832      	ldr	r0, [pc, #200]	@ (8011158 <_printf_i+0x238>)
 801108e:	2778      	movs	r7, #120	@ 0x78
 8011090:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011094:	6823      	ldr	r3, [r4, #0]
 8011096:	6831      	ldr	r1, [r6, #0]
 8011098:	061f      	lsls	r7, r3, #24
 801109a:	f851 5b04 	ldr.w	r5, [r1], #4
 801109e:	d402      	bmi.n	80110a6 <_printf_i+0x186>
 80110a0:	065f      	lsls	r7, r3, #25
 80110a2:	bf48      	it	mi
 80110a4:	b2ad      	uxthmi	r5, r5
 80110a6:	6031      	str	r1, [r6, #0]
 80110a8:	07d9      	lsls	r1, r3, #31
 80110aa:	bf44      	itt	mi
 80110ac:	f043 0320 	orrmi.w	r3, r3, #32
 80110b0:	6023      	strmi	r3, [r4, #0]
 80110b2:	b11d      	cbz	r5, 80110bc <_printf_i+0x19c>
 80110b4:	2310      	movs	r3, #16
 80110b6:	e7ad      	b.n	8011014 <_printf_i+0xf4>
 80110b8:	4826      	ldr	r0, [pc, #152]	@ (8011154 <_printf_i+0x234>)
 80110ba:	e7e9      	b.n	8011090 <_printf_i+0x170>
 80110bc:	6823      	ldr	r3, [r4, #0]
 80110be:	f023 0320 	bic.w	r3, r3, #32
 80110c2:	6023      	str	r3, [r4, #0]
 80110c4:	e7f6      	b.n	80110b4 <_printf_i+0x194>
 80110c6:	4616      	mov	r6, r2
 80110c8:	e7bd      	b.n	8011046 <_printf_i+0x126>
 80110ca:	6833      	ldr	r3, [r6, #0]
 80110cc:	6825      	ldr	r5, [r4, #0]
 80110ce:	6961      	ldr	r1, [r4, #20]
 80110d0:	1d18      	adds	r0, r3, #4
 80110d2:	6030      	str	r0, [r6, #0]
 80110d4:	062e      	lsls	r6, r5, #24
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	d501      	bpl.n	80110de <_printf_i+0x1be>
 80110da:	6019      	str	r1, [r3, #0]
 80110dc:	e002      	b.n	80110e4 <_printf_i+0x1c4>
 80110de:	0668      	lsls	r0, r5, #25
 80110e0:	d5fb      	bpl.n	80110da <_printf_i+0x1ba>
 80110e2:	8019      	strh	r1, [r3, #0]
 80110e4:	2300      	movs	r3, #0
 80110e6:	6123      	str	r3, [r4, #16]
 80110e8:	4616      	mov	r6, r2
 80110ea:	e7bc      	b.n	8011066 <_printf_i+0x146>
 80110ec:	6833      	ldr	r3, [r6, #0]
 80110ee:	1d1a      	adds	r2, r3, #4
 80110f0:	6032      	str	r2, [r6, #0]
 80110f2:	681e      	ldr	r6, [r3, #0]
 80110f4:	6862      	ldr	r2, [r4, #4]
 80110f6:	2100      	movs	r1, #0
 80110f8:	4630      	mov	r0, r6
 80110fa:	f7ef f851 	bl	80001a0 <memchr>
 80110fe:	b108      	cbz	r0, 8011104 <_printf_i+0x1e4>
 8011100:	1b80      	subs	r0, r0, r6
 8011102:	6060      	str	r0, [r4, #4]
 8011104:	6863      	ldr	r3, [r4, #4]
 8011106:	6123      	str	r3, [r4, #16]
 8011108:	2300      	movs	r3, #0
 801110a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801110e:	e7aa      	b.n	8011066 <_printf_i+0x146>
 8011110:	6923      	ldr	r3, [r4, #16]
 8011112:	4632      	mov	r2, r6
 8011114:	4649      	mov	r1, r9
 8011116:	4640      	mov	r0, r8
 8011118:	47d0      	blx	sl
 801111a:	3001      	adds	r0, #1
 801111c:	d0ad      	beq.n	801107a <_printf_i+0x15a>
 801111e:	6823      	ldr	r3, [r4, #0]
 8011120:	079b      	lsls	r3, r3, #30
 8011122:	d413      	bmi.n	801114c <_printf_i+0x22c>
 8011124:	68e0      	ldr	r0, [r4, #12]
 8011126:	9b03      	ldr	r3, [sp, #12]
 8011128:	4298      	cmp	r0, r3
 801112a:	bfb8      	it	lt
 801112c:	4618      	movlt	r0, r3
 801112e:	e7a6      	b.n	801107e <_printf_i+0x15e>
 8011130:	2301      	movs	r3, #1
 8011132:	4632      	mov	r2, r6
 8011134:	4649      	mov	r1, r9
 8011136:	4640      	mov	r0, r8
 8011138:	47d0      	blx	sl
 801113a:	3001      	adds	r0, #1
 801113c:	d09d      	beq.n	801107a <_printf_i+0x15a>
 801113e:	3501      	adds	r5, #1
 8011140:	68e3      	ldr	r3, [r4, #12]
 8011142:	9903      	ldr	r1, [sp, #12]
 8011144:	1a5b      	subs	r3, r3, r1
 8011146:	42ab      	cmp	r3, r5
 8011148:	dcf2      	bgt.n	8011130 <_printf_i+0x210>
 801114a:	e7eb      	b.n	8011124 <_printf_i+0x204>
 801114c:	2500      	movs	r5, #0
 801114e:	f104 0619 	add.w	r6, r4, #25
 8011152:	e7f5      	b.n	8011140 <_printf_i+0x220>
 8011154:	0801591e 	.word	0x0801591e
 8011158:	0801592f 	.word	0x0801592f

0801115c <std>:
 801115c:	2300      	movs	r3, #0
 801115e:	b510      	push	{r4, lr}
 8011160:	4604      	mov	r4, r0
 8011162:	e9c0 3300 	strd	r3, r3, [r0]
 8011166:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801116a:	6083      	str	r3, [r0, #8]
 801116c:	8181      	strh	r1, [r0, #12]
 801116e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011170:	81c2      	strh	r2, [r0, #14]
 8011172:	6183      	str	r3, [r0, #24]
 8011174:	4619      	mov	r1, r3
 8011176:	2208      	movs	r2, #8
 8011178:	305c      	adds	r0, #92	@ 0x5c
 801117a:	f000 fa23 	bl	80115c4 <memset>
 801117e:	4b0d      	ldr	r3, [pc, #52]	@ (80111b4 <std+0x58>)
 8011180:	6263      	str	r3, [r4, #36]	@ 0x24
 8011182:	4b0d      	ldr	r3, [pc, #52]	@ (80111b8 <std+0x5c>)
 8011184:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011186:	4b0d      	ldr	r3, [pc, #52]	@ (80111bc <std+0x60>)
 8011188:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801118a:	4b0d      	ldr	r3, [pc, #52]	@ (80111c0 <std+0x64>)
 801118c:	6323      	str	r3, [r4, #48]	@ 0x30
 801118e:	4b0d      	ldr	r3, [pc, #52]	@ (80111c4 <std+0x68>)
 8011190:	6224      	str	r4, [r4, #32]
 8011192:	429c      	cmp	r4, r3
 8011194:	d006      	beq.n	80111a4 <std+0x48>
 8011196:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801119a:	4294      	cmp	r4, r2
 801119c:	d002      	beq.n	80111a4 <std+0x48>
 801119e:	33d0      	adds	r3, #208	@ 0xd0
 80111a0:	429c      	cmp	r4, r3
 80111a2:	d105      	bne.n	80111b0 <std+0x54>
 80111a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80111a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80111ac:	f000 ba86 	b.w	80116bc <__retarget_lock_init_recursive>
 80111b0:	bd10      	pop	{r4, pc}
 80111b2:	bf00      	nop
 80111b4:	08011415 	.word	0x08011415
 80111b8:	08011437 	.word	0x08011437
 80111bc:	0801146f 	.word	0x0801146f
 80111c0:	08011493 	.word	0x08011493
 80111c4:	20001d58 	.word	0x20001d58

080111c8 <stdio_exit_handler>:
 80111c8:	4a02      	ldr	r2, [pc, #8]	@ (80111d4 <stdio_exit_handler+0xc>)
 80111ca:	4903      	ldr	r1, [pc, #12]	@ (80111d8 <stdio_exit_handler+0x10>)
 80111cc:	4803      	ldr	r0, [pc, #12]	@ (80111dc <stdio_exit_handler+0x14>)
 80111ce:	f000 b869 	b.w	80112a4 <_fwalk_sglue>
 80111d2:	bf00      	nop
 80111d4:	200000b4 	.word	0x200000b4
 80111d8:	080132c1 	.word	0x080132c1
 80111dc:	200000c4 	.word	0x200000c4

080111e0 <cleanup_stdio>:
 80111e0:	6841      	ldr	r1, [r0, #4]
 80111e2:	4b0c      	ldr	r3, [pc, #48]	@ (8011214 <cleanup_stdio+0x34>)
 80111e4:	4299      	cmp	r1, r3
 80111e6:	b510      	push	{r4, lr}
 80111e8:	4604      	mov	r4, r0
 80111ea:	d001      	beq.n	80111f0 <cleanup_stdio+0x10>
 80111ec:	f002 f868 	bl	80132c0 <_fflush_r>
 80111f0:	68a1      	ldr	r1, [r4, #8]
 80111f2:	4b09      	ldr	r3, [pc, #36]	@ (8011218 <cleanup_stdio+0x38>)
 80111f4:	4299      	cmp	r1, r3
 80111f6:	d002      	beq.n	80111fe <cleanup_stdio+0x1e>
 80111f8:	4620      	mov	r0, r4
 80111fa:	f002 f861 	bl	80132c0 <_fflush_r>
 80111fe:	68e1      	ldr	r1, [r4, #12]
 8011200:	4b06      	ldr	r3, [pc, #24]	@ (801121c <cleanup_stdio+0x3c>)
 8011202:	4299      	cmp	r1, r3
 8011204:	d004      	beq.n	8011210 <cleanup_stdio+0x30>
 8011206:	4620      	mov	r0, r4
 8011208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801120c:	f002 b858 	b.w	80132c0 <_fflush_r>
 8011210:	bd10      	pop	{r4, pc}
 8011212:	bf00      	nop
 8011214:	20001d58 	.word	0x20001d58
 8011218:	20001dc0 	.word	0x20001dc0
 801121c:	20001e28 	.word	0x20001e28

08011220 <global_stdio_init.part.0>:
 8011220:	b510      	push	{r4, lr}
 8011222:	4b0b      	ldr	r3, [pc, #44]	@ (8011250 <global_stdio_init.part.0+0x30>)
 8011224:	4c0b      	ldr	r4, [pc, #44]	@ (8011254 <global_stdio_init.part.0+0x34>)
 8011226:	4a0c      	ldr	r2, [pc, #48]	@ (8011258 <global_stdio_init.part.0+0x38>)
 8011228:	601a      	str	r2, [r3, #0]
 801122a:	4620      	mov	r0, r4
 801122c:	2200      	movs	r2, #0
 801122e:	2104      	movs	r1, #4
 8011230:	f7ff ff94 	bl	801115c <std>
 8011234:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011238:	2201      	movs	r2, #1
 801123a:	2109      	movs	r1, #9
 801123c:	f7ff ff8e 	bl	801115c <std>
 8011240:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011244:	2202      	movs	r2, #2
 8011246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801124a:	2112      	movs	r1, #18
 801124c:	f7ff bf86 	b.w	801115c <std>
 8011250:	20001e90 	.word	0x20001e90
 8011254:	20001d58 	.word	0x20001d58
 8011258:	080111c9 	.word	0x080111c9

0801125c <__sfp_lock_acquire>:
 801125c:	4801      	ldr	r0, [pc, #4]	@ (8011264 <__sfp_lock_acquire+0x8>)
 801125e:	f000 ba2e 	b.w	80116be <__retarget_lock_acquire_recursive>
 8011262:	bf00      	nop
 8011264:	20001e99 	.word	0x20001e99

08011268 <__sfp_lock_release>:
 8011268:	4801      	ldr	r0, [pc, #4]	@ (8011270 <__sfp_lock_release+0x8>)
 801126a:	f000 ba29 	b.w	80116c0 <__retarget_lock_release_recursive>
 801126e:	bf00      	nop
 8011270:	20001e99 	.word	0x20001e99

08011274 <__sinit>:
 8011274:	b510      	push	{r4, lr}
 8011276:	4604      	mov	r4, r0
 8011278:	f7ff fff0 	bl	801125c <__sfp_lock_acquire>
 801127c:	6a23      	ldr	r3, [r4, #32]
 801127e:	b11b      	cbz	r3, 8011288 <__sinit+0x14>
 8011280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011284:	f7ff bff0 	b.w	8011268 <__sfp_lock_release>
 8011288:	4b04      	ldr	r3, [pc, #16]	@ (801129c <__sinit+0x28>)
 801128a:	6223      	str	r3, [r4, #32]
 801128c:	4b04      	ldr	r3, [pc, #16]	@ (80112a0 <__sinit+0x2c>)
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d1f5      	bne.n	8011280 <__sinit+0xc>
 8011294:	f7ff ffc4 	bl	8011220 <global_stdio_init.part.0>
 8011298:	e7f2      	b.n	8011280 <__sinit+0xc>
 801129a:	bf00      	nop
 801129c:	080111e1 	.word	0x080111e1
 80112a0:	20001e90 	.word	0x20001e90

080112a4 <_fwalk_sglue>:
 80112a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112a8:	4607      	mov	r7, r0
 80112aa:	4688      	mov	r8, r1
 80112ac:	4614      	mov	r4, r2
 80112ae:	2600      	movs	r6, #0
 80112b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80112b4:	f1b9 0901 	subs.w	r9, r9, #1
 80112b8:	d505      	bpl.n	80112c6 <_fwalk_sglue+0x22>
 80112ba:	6824      	ldr	r4, [r4, #0]
 80112bc:	2c00      	cmp	r4, #0
 80112be:	d1f7      	bne.n	80112b0 <_fwalk_sglue+0xc>
 80112c0:	4630      	mov	r0, r6
 80112c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112c6:	89ab      	ldrh	r3, [r5, #12]
 80112c8:	2b01      	cmp	r3, #1
 80112ca:	d907      	bls.n	80112dc <_fwalk_sglue+0x38>
 80112cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80112d0:	3301      	adds	r3, #1
 80112d2:	d003      	beq.n	80112dc <_fwalk_sglue+0x38>
 80112d4:	4629      	mov	r1, r5
 80112d6:	4638      	mov	r0, r7
 80112d8:	47c0      	blx	r8
 80112da:	4306      	orrs	r6, r0
 80112dc:	3568      	adds	r5, #104	@ 0x68
 80112de:	e7e9      	b.n	80112b4 <_fwalk_sglue+0x10>

080112e0 <iprintf>:
 80112e0:	b40f      	push	{r0, r1, r2, r3}
 80112e2:	b507      	push	{r0, r1, r2, lr}
 80112e4:	4906      	ldr	r1, [pc, #24]	@ (8011300 <iprintf+0x20>)
 80112e6:	ab04      	add	r3, sp, #16
 80112e8:	6808      	ldr	r0, [r1, #0]
 80112ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80112ee:	6881      	ldr	r1, [r0, #8]
 80112f0:	9301      	str	r3, [sp, #4]
 80112f2:	f001 fe49 	bl	8012f88 <_vfiprintf_r>
 80112f6:	b003      	add	sp, #12
 80112f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80112fc:	b004      	add	sp, #16
 80112fe:	4770      	bx	lr
 8011300:	200000c0 	.word	0x200000c0

08011304 <putchar>:
 8011304:	4b02      	ldr	r3, [pc, #8]	@ (8011310 <putchar+0xc>)
 8011306:	4601      	mov	r1, r0
 8011308:	6818      	ldr	r0, [r3, #0]
 801130a:	6882      	ldr	r2, [r0, #8]
 801130c:	f002 b862 	b.w	80133d4 <_putc_r>
 8011310:	200000c0 	.word	0x200000c0

08011314 <_puts_r>:
 8011314:	6a03      	ldr	r3, [r0, #32]
 8011316:	b570      	push	{r4, r5, r6, lr}
 8011318:	6884      	ldr	r4, [r0, #8]
 801131a:	4605      	mov	r5, r0
 801131c:	460e      	mov	r6, r1
 801131e:	b90b      	cbnz	r3, 8011324 <_puts_r+0x10>
 8011320:	f7ff ffa8 	bl	8011274 <__sinit>
 8011324:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011326:	07db      	lsls	r3, r3, #31
 8011328:	d405      	bmi.n	8011336 <_puts_r+0x22>
 801132a:	89a3      	ldrh	r3, [r4, #12]
 801132c:	0598      	lsls	r0, r3, #22
 801132e:	d402      	bmi.n	8011336 <_puts_r+0x22>
 8011330:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011332:	f000 f9c4 	bl	80116be <__retarget_lock_acquire_recursive>
 8011336:	89a3      	ldrh	r3, [r4, #12]
 8011338:	0719      	lsls	r1, r3, #28
 801133a:	d502      	bpl.n	8011342 <_puts_r+0x2e>
 801133c:	6923      	ldr	r3, [r4, #16]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d135      	bne.n	80113ae <_puts_r+0x9a>
 8011342:	4621      	mov	r1, r4
 8011344:	4628      	mov	r0, r5
 8011346:	f000 f8e7 	bl	8011518 <__swsetup_r>
 801134a:	b380      	cbz	r0, 80113ae <_puts_r+0x9a>
 801134c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8011350:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011352:	07da      	lsls	r2, r3, #31
 8011354:	d405      	bmi.n	8011362 <_puts_r+0x4e>
 8011356:	89a3      	ldrh	r3, [r4, #12]
 8011358:	059b      	lsls	r3, r3, #22
 801135a:	d402      	bmi.n	8011362 <_puts_r+0x4e>
 801135c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801135e:	f000 f9af 	bl	80116c0 <__retarget_lock_release_recursive>
 8011362:	4628      	mov	r0, r5
 8011364:	bd70      	pop	{r4, r5, r6, pc}
 8011366:	2b00      	cmp	r3, #0
 8011368:	da04      	bge.n	8011374 <_puts_r+0x60>
 801136a:	69a2      	ldr	r2, [r4, #24]
 801136c:	429a      	cmp	r2, r3
 801136e:	dc17      	bgt.n	80113a0 <_puts_r+0x8c>
 8011370:	290a      	cmp	r1, #10
 8011372:	d015      	beq.n	80113a0 <_puts_r+0x8c>
 8011374:	6823      	ldr	r3, [r4, #0]
 8011376:	1c5a      	adds	r2, r3, #1
 8011378:	6022      	str	r2, [r4, #0]
 801137a:	7019      	strb	r1, [r3, #0]
 801137c:	68a3      	ldr	r3, [r4, #8]
 801137e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011382:	3b01      	subs	r3, #1
 8011384:	60a3      	str	r3, [r4, #8]
 8011386:	2900      	cmp	r1, #0
 8011388:	d1ed      	bne.n	8011366 <_puts_r+0x52>
 801138a:	2b00      	cmp	r3, #0
 801138c:	da11      	bge.n	80113b2 <_puts_r+0x9e>
 801138e:	4622      	mov	r2, r4
 8011390:	210a      	movs	r1, #10
 8011392:	4628      	mov	r0, r5
 8011394:	f000 f881 	bl	801149a <__swbuf_r>
 8011398:	3001      	adds	r0, #1
 801139a:	d0d7      	beq.n	801134c <_puts_r+0x38>
 801139c:	250a      	movs	r5, #10
 801139e:	e7d7      	b.n	8011350 <_puts_r+0x3c>
 80113a0:	4622      	mov	r2, r4
 80113a2:	4628      	mov	r0, r5
 80113a4:	f000 f879 	bl	801149a <__swbuf_r>
 80113a8:	3001      	adds	r0, #1
 80113aa:	d1e7      	bne.n	801137c <_puts_r+0x68>
 80113ac:	e7ce      	b.n	801134c <_puts_r+0x38>
 80113ae:	3e01      	subs	r6, #1
 80113b0:	e7e4      	b.n	801137c <_puts_r+0x68>
 80113b2:	6823      	ldr	r3, [r4, #0]
 80113b4:	1c5a      	adds	r2, r3, #1
 80113b6:	6022      	str	r2, [r4, #0]
 80113b8:	220a      	movs	r2, #10
 80113ba:	701a      	strb	r2, [r3, #0]
 80113bc:	e7ee      	b.n	801139c <_puts_r+0x88>
	...

080113c0 <puts>:
 80113c0:	4b02      	ldr	r3, [pc, #8]	@ (80113cc <puts+0xc>)
 80113c2:	4601      	mov	r1, r0
 80113c4:	6818      	ldr	r0, [r3, #0]
 80113c6:	f7ff bfa5 	b.w	8011314 <_puts_r>
 80113ca:	bf00      	nop
 80113cc:	200000c0 	.word	0x200000c0

080113d0 <siprintf>:
 80113d0:	b40e      	push	{r1, r2, r3}
 80113d2:	b510      	push	{r4, lr}
 80113d4:	b09d      	sub	sp, #116	@ 0x74
 80113d6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80113d8:	9002      	str	r0, [sp, #8]
 80113da:	9006      	str	r0, [sp, #24]
 80113dc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80113e0:	480a      	ldr	r0, [pc, #40]	@ (801140c <siprintf+0x3c>)
 80113e2:	9107      	str	r1, [sp, #28]
 80113e4:	9104      	str	r1, [sp, #16]
 80113e6:	490a      	ldr	r1, [pc, #40]	@ (8011410 <siprintf+0x40>)
 80113e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80113ec:	9105      	str	r1, [sp, #20]
 80113ee:	2400      	movs	r4, #0
 80113f0:	a902      	add	r1, sp, #8
 80113f2:	6800      	ldr	r0, [r0, #0]
 80113f4:	9301      	str	r3, [sp, #4]
 80113f6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80113f8:	f001 fca0 	bl	8012d3c <_svfiprintf_r>
 80113fc:	9b02      	ldr	r3, [sp, #8]
 80113fe:	701c      	strb	r4, [r3, #0]
 8011400:	b01d      	add	sp, #116	@ 0x74
 8011402:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011406:	b003      	add	sp, #12
 8011408:	4770      	bx	lr
 801140a:	bf00      	nop
 801140c:	200000c0 	.word	0x200000c0
 8011410:	ffff0208 	.word	0xffff0208

08011414 <__sread>:
 8011414:	b510      	push	{r4, lr}
 8011416:	460c      	mov	r4, r1
 8011418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801141c:	f000 f900 	bl	8011620 <_read_r>
 8011420:	2800      	cmp	r0, #0
 8011422:	bfab      	itete	ge
 8011424:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011426:	89a3      	ldrhlt	r3, [r4, #12]
 8011428:	181b      	addge	r3, r3, r0
 801142a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801142e:	bfac      	ite	ge
 8011430:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011432:	81a3      	strhlt	r3, [r4, #12]
 8011434:	bd10      	pop	{r4, pc}

08011436 <__swrite>:
 8011436:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801143a:	461f      	mov	r7, r3
 801143c:	898b      	ldrh	r3, [r1, #12]
 801143e:	05db      	lsls	r3, r3, #23
 8011440:	4605      	mov	r5, r0
 8011442:	460c      	mov	r4, r1
 8011444:	4616      	mov	r6, r2
 8011446:	d505      	bpl.n	8011454 <__swrite+0x1e>
 8011448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801144c:	2302      	movs	r3, #2
 801144e:	2200      	movs	r2, #0
 8011450:	f000 f8d4 	bl	80115fc <_lseek_r>
 8011454:	89a3      	ldrh	r3, [r4, #12]
 8011456:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801145a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801145e:	81a3      	strh	r3, [r4, #12]
 8011460:	4632      	mov	r2, r6
 8011462:	463b      	mov	r3, r7
 8011464:	4628      	mov	r0, r5
 8011466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801146a:	f000 b8eb 	b.w	8011644 <_write_r>

0801146e <__sseek>:
 801146e:	b510      	push	{r4, lr}
 8011470:	460c      	mov	r4, r1
 8011472:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011476:	f000 f8c1 	bl	80115fc <_lseek_r>
 801147a:	1c43      	adds	r3, r0, #1
 801147c:	89a3      	ldrh	r3, [r4, #12]
 801147e:	bf15      	itete	ne
 8011480:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011482:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011486:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801148a:	81a3      	strheq	r3, [r4, #12]
 801148c:	bf18      	it	ne
 801148e:	81a3      	strhne	r3, [r4, #12]
 8011490:	bd10      	pop	{r4, pc}

08011492 <__sclose>:
 8011492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011496:	f000 b8a1 	b.w	80115dc <_close_r>

0801149a <__swbuf_r>:
 801149a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801149c:	460e      	mov	r6, r1
 801149e:	4614      	mov	r4, r2
 80114a0:	4605      	mov	r5, r0
 80114a2:	b118      	cbz	r0, 80114ac <__swbuf_r+0x12>
 80114a4:	6a03      	ldr	r3, [r0, #32]
 80114a6:	b90b      	cbnz	r3, 80114ac <__swbuf_r+0x12>
 80114a8:	f7ff fee4 	bl	8011274 <__sinit>
 80114ac:	69a3      	ldr	r3, [r4, #24]
 80114ae:	60a3      	str	r3, [r4, #8]
 80114b0:	89a3      	ldrh	r3, [r4, #12]
 80114b2:	071a      	lsls	r2, r3, #28
 80114b4:	d501      	bpl.n	80114ba <__swbuf_r+0x20>
 80114b6:	6923      	ldr	r3, [r4, #16]
 80114b8:	b943      	cbnz	r3, 80114cc <__swbuf_r+0x32>
 80114ba:	4621      	mov	r1, r4
 80114bc:	4628      	mov	r0, r5
 80114be:	f000 f82b 	bl	8011518 <__swsetup_r>
 80114c2:	b118      	cbz	r0, 80114cc <__swbuf_r+0x32>
 80114c4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80114c8:	4638      	mov	r0, r7
 80114ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114cc:	6823      	ldr	r3, [r4, #0]
 80114ce:	6922      	ldr	r2, [r4, #16]
 80114d0:	1a98      	subs	r0, r3, r2
 80114d2:	6963      	ldr	r3, [r4, #20]
 80114d4:	b2f6      	uxtb	r6, r6
 80114d6:	4283      	cmp	r3, r0
 80114d8:	4637      	mov	r7, r6
 80114da:	dc05      	bgt.n	80114e8 <__swbuf_r+0x4e>
 80114dc:	4621      	mov	r1, r4
 80114de:	4628      	mov	r0, r5
 80114e0:	f001 feee 	bl	80132c0 <_fflush_r>
 80114e4:	2800      	cmp	r0, #0
 80114e6:	d1ed      	bne.n	80114c4 <__swbuf_r+0x2a>
 80114e8:	68a3      	ldr	r3, [r4, #8]
 80114ea:	3b01      	subs	r3, #1
 80114ec:	60a3      	str	r3, [r4, #8]
 80114ee:	6823      	ldr	r3, [r4, #0]
 80114f0:	1c5a      	adds	r2, r3, #1
 80114f2:	6022      	str	r2, [r4, #0]
 80114f4:	701e      	strb	r6, [r3, #0]
 80114f6:	6962      	ldr	r2, [r4, #20]
 80114f8:	1c43      	adds	r3, r0, #1
 80114fa:	429a      	cmp	r2, r3
 80114fc:	d004      	beq.n	8011508 <__swbuf_r+0x6e>
 80114fe:	89a3      	ldrh	r3, [r4, #12]
 8011500:	07db      	lsls	r3, r3, #31
 8011502:	d5e1      	bpl.n	80114c8 <__swbuf_r+0x2e>
 8011504:	2e0a      	cmp	r6, #10
 8011506:	d1df      	bne.n	80114c8 <__swbuf_r+0x2e>
 8011508:	4621      	mov	r1, r4
 801150a:	4628      	mov	r0, r5
 801150c:	f001 fed8 	bl	80132c0 <_fflush_r>
 8011510:	2800      	cmp	r0, #0
 8011512:	d0d9      	beq.n	80114c8 <__swbuf_r+0x2e>
 8011514:	e7d6      	b.n	80114c4 <__swbuf_r+0x2a>
	...

08011518 <__swsetup_r>:
 8011518:	b538      	push	{r3, r4, r5, lr}
 801151a:	4b29      	ldr	r3, [pc, #164]	@ (80115c0 <__swsetup_r+0xa8>)
 801151c:	4605      	mov	r5, r0
 801151e:	6818      	ldr	r0, [r3, #0]
 8011520:	460c      	mov	r4, r1
 8011522:	b118      	cbz	r0, 801152c <__swsetup_r+0x14>
 8011524:	6a03      	ldr	r3, [r0, #32]
 8011526:	b90b      	cbnz	r3, 801152c <__swsetup_r+0x14>
 8011528:	f7ff fea4 	bl	8011274 <__sinit>
 801152c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011530:	0719      	lsls	r1, r3, #28
 8011532:	d422      	bmi.n	801157a <__swsetup_r+0x62>
 8011534:	06da      	lsls	r2, r3, #27
 8011536:	d407      	bmi.n	8011548 <__swsetup_r+0x30>
 8011538:	2209      	movs	r2, #9
 801153a:	602a      	str	r2, [r5, #0]
 801153c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011540:	81a3      	strh	r3, [r4, #12]
 8011542:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011546:	e033      	b.n	80115b0 <__swsetup_r+0x98>
 8011548:	0758      	lsls	r0, r3, #29
 801154a:	d512      	bpl.n	8011572 <__swsetup_r+0x5a>
 801154c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801154e:	b141      	cbz	r1, 8011562 <__swsetup_r+0x4a>
 8011550:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011554:	4299      	cmp	r1, r3
 8011556:	d002      	beq.n	801155e <__swsetup_r+0x46>
 8011558:	4628      	mov	r0, r5
 801155a:	f000 ff19 	bl	8012390 <_free_r>
 801155e:	2300      	movs	r3, #0
 8011560:	6363      	str	r3, [r4, #52]	@ 0x34
 8011562:	89a3      	ldrh	r3, [r4, #12]
 8011564:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011568:	81a3      	strh	r3, [r4, #12]
 801156a:	2300      	movs	r3, #0
 801156c:	6063      	str	r3, [r4, #4]
 801156e:	6923      	ldr	r3, [r4, #16]
 8011570:	6023      	str	r3, [r4, #0]
 8011572:	89a3      	ldrh	r3, [r4, #12]
 8011574:	f043 0308 	orr.w	r3, r3, #8
 8011578:	81a3      	strh	r3, [r4, #12]
 801157a:	6923      	ldr	r3, [r4, #16]
 801157c:	b94b      	cbnz	r3, 8011592 <__swsetup_r+0x7a>
 801157e:	89a3      	ldrh	r3, [r4, #12]
 8011580:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011588:	d003      	beq.n	8011592 <__swsetup_r+0x7a>
 801158a:	4621      	mov	r1, r4
 801158c:	4628      	mov	r0, r5
 801158e:	f001 fee5 	bl	801335c <__smakebuf_r>
 8011592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011596:	f013 0201 	ands.w	r2, r3, #1
 801159a:	d00a      	beq.n	80115b2 <__swsetup_r+0x9a>
 801159c:	2200      	movs	r2, #0
 801159e:	60a2      	str	r2, [r4, #8]
 80115a0:	6962      	ldr	r2, [r4, #20]
 80115a2:	4252      	negs	r2, r2
 80115a4:	61a2      	str	r2, [r4, #24]
 80115a6:	6922      	ldr	r2, [r4, #16]
 80115a8:	b942      	cbnz	r2, 80115bc <__swsetup_r+0xa4>
 80115aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80115ae:	d1c5      	bne.n	801153c <__swsetup_r+0x24>
 80115b0:	bd38      	pop	{r3, r4, r5, pc}
 80115b2:	0799      	lsls	r1, r3, #30
 80115b4:	bf58      	it	pl
 80115b6:	6962      	ldrpl	r2, [r4, #20]
 80115b8:	60a2      	str	r2, [r4, #8]
 80115ba:	e7f4      	b.n	80115a6 <__swsetup_r+0x8e>
 80115bc:	2000      	movs	r0, #0
 80115be:	e7f7      	b.n	80115b0 <__swsetup_r+0x98>
 80115c0:	200000c0 	.word	0x200000c0

080115c4 <memset>:
 80115c4:	4402      	add	r2, r0
 80115c6:	4603      	mov	r3, r0
 80115c8:	4293      	cmp	r3, r2
 80115ca:	d100      	bne.n	80115ce <memset+0xa>
 80115cc:	4770      	bx	lr
 80115ce:	f803 1b01 	strb.w	r1, [r3], #1
 80115d2:	e7f9      	b.n	80115c8 <memset+0x4>

080115d4 <_localeconv_r>:
 80115d4:	4800      	ldr	r0, [pc, #0]	@ (80115d8 <_localeconv_r+0x4>)
 80115d6:	4770      	bx	lr
 80115d8:	20000200 	.word	0x20000200

080115dc <_close_r>:
 80115dc:	b538      	push	{r3, r4, r5, lr}
 80115de:	4d06      	ldr	r5, [pc, #24]	@ (80115f8 <_close_r+0x1c>)
 80115e0:	2300      	movs	r3, #0
 80115e2:	4604      	mov	r4, r0
 80115e4:	4608      	mov	r0, r1
 80115e6:	602b      	str	r3, [r5, #0]
 80115e8:	f7f1 fe7e 	bl	80032e8 <_close>
 80115ec:	1c43      	adds	r3, r0, #1
 80115ee:	d102      	bne.n	80115f6 <_close_r+0x1a>
 80115f0:	682b      	ldr	r3, [r5, #0]
 80115f2:	b103      	cbz	r3, 80115f6 <_close_r+0x1a>
 80115f4:	6023      	str	r3, [r4, #0]
 80115f6:	bd38      	pop	{r3, r4, r5, pc}
 80115f8:	20001e94 	.word	0x20001e94

080115fc <_lseek_r>:
 80115fc:	b538      	push	{r3, r4, r5, lr}
 80115fe:	4d07      	ldr	r5, [pc, #28]	@ (801161c <_lseek_r+0x20>)
 8011600:	4604      	mov	r4, r0
 8011602:	4608      	mov	r0, r1
 8011604:	4611      	mov	r1, r2
 8011606:	2200      	movs	r2, #0
 8011608:	602a      	str	r2, [r5, #0]
 801160a:	461a      	mov	r2, r3
 801160c:	f7f1 fe93 	bl	8003336 <_lseek>
 8011610:	1c43      	adds	r3, r0, #1
 8011612:	d102      	bne.n	801161a <_lseek_r+0x1e>
 8011614:	682b      	ldr	r3, [r5, #0]
 8011616:	b103      	cbz	r3, 801161a <_lseek_r+0x1e>
 8011618:	6023      	str	r3, [r4, #0]
 801161a:	bd38      	pop	{r3, r4, r5, pc}
 801161c:	20001e94 	.word	0x20001e94

08011620 <_read_r>:
 8011620:	b538      	push	{r3, r4, r5, lr}
 8011622:	4d07      	ldr	r5, [pc, #28]	@ (8011640 <_read_r+0x20>)
 8011624:	4604      	mov	r4, r0
 8011626:	4608      	mov	r0, r1
 8011628:	4611      	mov	r1, r2
 801162a:	2200      	movs	r2, #0
 801162c:	602a      	str	r2, [r5, #0]
 801162e:	461a      	mov	r2, r3
 8011630:	f7f1 fe3d 	bl	80032ae <_read>
 8011634:	1c43      	adds	r3, r0, #1
 8011636:	d102      	bne.n	801163e <_read_r+0x1e>
 8011638:	682b      	ldr	r3, [r5, #0]
 801163a:	b103      	cbz	r3, 801163e <_read_r+0x1e>
 801163c:	6023      	str	r3, [r4, #0]
 801163e:	bd38      	pop	{r3, r4, r5, pc}
 8011640:	20001e94 	.word	0x20001e94

08011644 <_write_r>:
 8011644:	b538      	push	{r3, r4, r5, lr}
 8011646:	4d07      	ldr	r5, [pc, #28]	@ (8011664 <_write_r+0x20>)
 8011648:	4604      	mov	r4, r0
 801164a:	4608      	mov	r0, r1
 801164c:	4611      	mov	r1, r2
 801164e:	2200      	movs	r2, #0
 8011650:	602a      	str	r2, [r5, #0]
 8011652:	461a      	mov	r2, r3
 8011654:	f7fc fb9c 	bl	800dd90 <_write>
 8011658:	1c43      	adds	r3, r0, #1
 801165a:	d102      	bne.n	8011662 <_write_r+0x1e>
 801165c:	682b      	ldr	r3, [r5, #0]
 801165e:	b103      	cbz	r3, 8011662 <_write_r+0x1e>
 8011660:	6023      	str	r3, [r4, #0]
 8011662:	bd38      	pop	{r3, r4, r5, pc}
 8011664:	20001e94 	.word	0x20001e94

08011668 <__errno>:
 8011668:	4b01      	ldr	r3, [pc, #4]	@ (8011670 <__errno+0x8>)
 801166a:	6818      	ldr	r0, [r3, #0]
 801166c:	4770      	bx	lr
 801166e:	bf00      	nop
 8011670:	200000c0 	.word	0x200000c0

08011674 <__libc_init_array>:
 8011674:	b570      	push	{r4, r5, r6, lr}
 8011676:	4d0d      	ldr	r5, [pc, #52]	@ (80116ac <__libc_init_array+0x38>)
 8011678:	4c0d      	ldr	r4, [pc, #52]	@ (80116b0 <__libc_init_array+0x3c>)
 801167a:	1b64      	subs	r4, r4, r5
 801167c:	10a4      	asrs	r4, r4, #2
 801167e:	2600      	movs	r6, #0
 8011680:	42a6      	cmp	r6, r4
 8011682:	d109      	bne.n	8011698 <__libc_init_array+0x24>
 8011684:	4d0b      	ldr	r5, [pc, #44]	@ (80116b4 <__libc_init_array+0x40>)
 8011686:	4c0c      	ldr	r4, [pc, #48]	@ (80116b8 <__libc_init_array+0x44>)
 8011688:	f002 f80a 	bl	80136a0 <_init>
 801168c:	1b64      	subs	r4, r4, r5
 801168e:	10a4      	asrs	r4, r4, #2
 8011690:	2600      	movs	r6, #0
 8011692:	42a6      	cmp	r6, r4
 8011694:	d105      	bne.n	80116a2 <__libc_init_array+0x2e>
 8011696:	bd70      	pop	{r4, r5, r6, pc}
 8011698:	f855 3b04 	ldr.w	r3, [r5], #4
 801169c:	4798      	blx	r3
 801169e:	3601      	adds	r6, #1
 80116a0:	e7ee      	b.n	8011680 <__libc_init_array+0xc>
 80116a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80116a6:	4798      	blx	r3
 80116a8:	3601      	adds	r6, #1
 80116aa:	e7f2      	b.n	8011692 <__libc_init_array+0x1e>
 80116ac:	08015c8c 	.word	0x08015c8c
 80116b0:	08015c8c 	.word	0x08015c8c
 80116b4:	08015c8c 	.word	0x08015c8c
 80116b8:	08015c90 	.word	0x08015c90

080116bc <__retarget_lock_init_recursive>:
 80116bc:	4770      	bx	lr

080116be <__retarget_lock_acquire_recursive>:
 80116be:	4770      	bx	lr

080116c0 <__retarget_lock_release_recursive>:
 80116c0:	4770      	bx	lr

080116c2 <memcpy>:
 80116c2:	440a      	add	r2, r1
 80116c4:	4291      	cmp	r1, r2
 80116c6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80116ca:	d100      	bne.n	80116ce <memcpy+0xc>
 80116cc:	4770      	bx	lr
 80116ce:	b510      	push	{r4, lr}
 80116d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80116d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80116d8:	4291      	cmp	r1, r2
 80116da:	d1f9      	bne.n	80116d0 <memcpy+0xe>
 80116dc:	bd10      	pop	{r4, pc}

080116de <quorem>:
 80116de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116e2:	6903      	ldr	r3, [r0, #16]
 80116e4:	690c      	ldr	r4, [r1, #16]
 80116e6:	42a3      	cmp	r3, r4
 80116e8:	4607      	mov	r7, r0
 80116ea:	db7e      	blt.n	80117ea <quorem+0x10c>
 80116ec:	3c01      	subs	r4, #1
 80116ee:	f101 0814 	add.w	r8, r1, #20
 80116f2:	00a3      	lsls	r3, r4, #2
 80116f4:	f100 0514 	add.w	r5, r0, #20
 80116f8:	9300      	str	r3, [sp, #0]
 80116fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80116fe:	9301      	str	r3, [sp, #4]
 8011700:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011704:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011708:	3301      	adds	r3, #1
 801170a:	429a      	cmp	r2, r3
 801170c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011710:	fbb2 f6f3 	udiv	r6, r2, r3
 8011714:	d32e      	bcc.n	8011774 <quorem+0x96>
 8011716:	f04f 0a00 	mov.w	sl, #0
 801171a:	46c4      	mov	ip, r8
 801171c:	46ae      	mov	lr, r5
 801171e:	46d3      	mov	fp, sl
 8011720:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011724:	b298      	uxth	r0, r3
 8011726:	fb06 a000 	mla	r0, r6, r0, sl
 801172a:	0c02      	lsrs	r2, r0, #16
 801172c:	0c1b      	lsrs	r3, r3, #16
 801172e:	fb06 2303 	mla	r3, r6, r3, r2
 8011732:	f8de 2000 	ldr.w	r2, [lr]
 8011736:	b280      	uxth	r0, r0
 8011738:	b292      	uxth	r2, r2
 801173a:	1a12      	subs	r2, r2, r0
 801173c:	445a      	add	r2, fp
 801173e:	f8de 0000 	ldr.w	r0, [lr]
 8011742:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011746:	b29b      	uxth	r3, r3
 8011748:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801174c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011750:	b292      	uxth	r2, r2
 8011752:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011756:	45e1      	cmp	r9, ip
 8011758:	f84e 2b04 	str.w	r2, [lr], #4
 801175c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011760:	d2de      	bcs.n	8011720 <quorem+0x42>
 8011762:	9b00      	ldr	r3, [sp, #0]
 8011764:	58eb      	ldr	r3, [r5, r3]
 8011766:	b92b      	cbnz	r3, 8011774 <quorem+0x96>
 8011768:	9b01      	ldr	r3, [sp, #4]
 801176a:	3b04      	subs	r3, #4
 801176c:	429d      	cmp	r5, r3
 801176e:	461a      	mov	r2, r3
 8011770:	d32f      	bcc.n	80117d2 <quorem+0xf4>
 8011772:	613c      	str	r4, [r7, #16]
 8011774:	4638      	mov	r0, r7
 8011776:	f001 f97d 	bl	8012a74 <__mcmp>
 801177a:	2800      	cmp	r0, #0
 801177c:	db25      	blt.n	80117ca <quorem+0xec>
 801177e:	4629      	mov	r1, r5
 8011780:	2000      	movs	r0, #0
 8011782:	f858 2b04 	ldr.w	r2, [r8], #4
 8011786:	f8d1 c000 	ldr.w	ip, [r1]
 801178a:	fa1f fe82 	uxth.w	lr, r2
 801178e:	fa1f f38c 	uxth.w	r3, ip
 8011792:	eba3 030e 	sub.w	r3, r3, lr
 8011796:	4403      	add	r3, r0
 8011798:	0c12      	lsrs	r2, r2, #16
 801179a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801179e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80117a2:	b29b      	uxth	r3, r3
 80117a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80117a8:	45c1      	cmp	r9, r8
 80117aa:	f841 3b04 	str.w	r3, [r1], #4
 80117ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80117b2:	d2e6      	bcs.n	8011782 <quorem+0xa4>
 80117b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80117b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80117bc:	b922      	cbnz	r2, 80117c8 <quorem+0xea>
 80117be:	3b04      	subs	r3, #4
 80117c0:	429d      	cmp	r5, r3
 80117c2:	461a      	mov	r2, r3
 80117c4:	d30b      	bcc.n	80117de <quorem+0x100>
 80117c6:	613c      	str	r4, [r7, #16]
 80117c8:	3601      	adds	r6, #1
 80117ca:	4630      	mov	r0, r6
 80117cc:	b003      	add	sp, #12
 80117ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117d2:	6812      	ldr	r2, [r2, #0]
 80117d4:	3b04      	subs	r3, #4
 80117d6:	2a00      	cmp	r2, #0
 80117d8:	d1cb      	bne.n	8011772 <quorem+0x94>
 80117da:	3c01      	subs	r4, #1
 80117dc:	e7c6      	b.n	801176c <quorem+0x8e>
 80117de:	6812      	ldr	r2, [r2, #0]
 80117e0:	3b04      	subs	r3, #4
 80117e2:	2a00      	cmp	r2, #0
 80117e4:	d1ef      	bne.n	80117c6 <quorem+0xe8>
 80117e6:	3c01      	subs	r4, #1
 80117e8:	e7ea      	b.n	80117c0 <quorem+0xe2>
 80117ea:	2000      	movs	r0, #0
 80117ec:	e7ee      	b.n	80117cc <quorem+0xee>
	...

080117f0 <_dtoa_r>:
 80117f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117f4:	69c7      	ldr	r7, [r0, #28]
 80117f6:	b097      	sub	sp, #92	@ 0x5c
 80117f8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80117fc:	ec55 4b10 	vmov	r4, r5, d0
 8011800:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011802:	9107      	str	r1, [sp, #28]
 8011804:	4681      	mov	r9, r0
 8011806:	920c      	str	r2, [sp, #48]	@ 0x30
 8011808:	9311      	str	r3, [sp, #68]	@ 0x44
 801180a:	b97f      	cbnz	r7, 801182c <_dtoa_r+0x3c>
 801180c:	2010      	movs	r0, #16
 801180e:	f000 fe09 	bl	8012424 <malloc>
 8011812:	4602      	mov	r2, r0
 8011814:	f8c9 001c 	str.w	r0, [r9, #28]
 8011818:	b920      	cbnz	r0, 8011824 <_dtoa_r+0x34>
 801181a:	4ba9      	ldr	r3, [pc, #676]	@ (8011ac0 <_dtoa_r+0x2d0>)
 801181c:	21ef      	movs	r1, #239	@ 0xef
 801181e:	48a9      	ldr	r0, [pc, #676]	@ (8011ac4 <_dtoa_r+0x2d4>)
 8011820:	f001 fe58 	bl	80134d4 <__assert_func>
 8011824:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011828:	6007      	str	r7, [r0, #0]
 801182a:	60c7      	str	r7, [r0, #12]
 801182c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011830:	6819      	ldr	r1, [r3, #0]
 8011832:	b159      	cbz	r1, 801184c <_dtoa_r+0x5c>
 8011834:	685a      	ldr	r2, [r3, #4]
 8011836:	604a      	str	r2, [r1, #4]
 8011838:	2301      	movs	r3, #1
 801183a:	4093      	lsls	r3, r2
 801183c:	608b      	str	r3, [r1, #8]
 801183e:	4648      	mov	r0, r9
 8011840:	f000 fee6 	bl	8012610 <_Bfree>
 8011844:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011848:	2200      	movs	r2, #0
 801184a:	601a      	str	r2, [r3, #0]
 801184c:	1e2b      	subs	r3, r5, #0
 801184e:	bfb9      	ittee	lt
 8011850:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011854:	9305      	strlt	r3, [sp, #20]
 8011856:	2300      	movge	r3, #0
 8011858:	6033      	strge	r3, [r6, #0]
 801185a:	9f05      	ldr	r7, [sp, #20]
 801185c:	4b9a      	ldr	r3, [pc, #616]	@ (8011ac8 <_dtoa_r+0x2d8>)
 801185e:	bfbc      	itt	lt
 8011860:	2201      	movlt	r2, #1
 8011862:	6032      	strlt	r2, [r6, #0]
 8011864:	43bb      	bics	r3, r7
 8011866:	d112      	bne.n	801188e <_dtoa_r+0x9e>
 8011868:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801186a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801186e:	6013      	str	r3, [r2, #0]
 8011870:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011874:	4323      	orrs	r3, r4
 8011876:	f000 855a 	beq.w	801232e <_dtoa_r+0xb3e>
 801187a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801187c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011adc <_dtoa_r+0x2ec>
 8011880:	2b00      	cmp	r3, #0
 8011882:	f000 855c 	beq.w	801233e <_dtoa_r+0xb4e>
 8011886:	f10a 0303 	add.w	r3, sl, #3
 801188a:	f000 bd56 	b.w	801233a <_dtoa_r+0xb4a>
 801188e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011892:	2200      	movs	r2, #0
 8011894:	ec51 0b17 	vmov	r0, r1, d7
 8011898:	2300      	movs	r3, #0
 801189a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801189e:	f7ef f8fb 	bl	8000a98 <__aeabi_dcmpeq>
 80118a2:	4680      	mov	r8, r0
 80118a4:	b158      	cbz	r0, 80118be <_dtoa_r+0xce>
 80118a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80118a8:	2301      	movs	r3, #1
 80118aa:	6013      	str	r3, [r2, #0]
 80118ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80118ae:	b113      	cbz	r3, 80118b6 <_dtoa_r+0xc6>
 80118b0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80118b2:	4b86      	ldr	r3, [pc, #536]	@ (8011acc <_dtoa_r+0x2dc>)
 80118b4:	6013      	str	r3, [r2, #0]
 80118b6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011ae0 <_dtoa_r+0x2f0>
 80118ba:	f000 bd40 	b.w	801233e <_dtoa_r+0xb4e>
 80118be:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80118c2:	aa14      	add	r2, sp, #80	@ 0x50
 80118c4:	a915      	add	r1, sp, #84	@ 0x54
 80118c6:	4648      	mov	r0, r9
 80118c8:	f001 f984 	bl	8012bd4 <__d2b>
 80118cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80118d0:	9002      	str	r0, [sp, #8]
 80118d2:	2e00      	cmp	r6, #0
 80118d4:	d078      	beq.n	80119c8 <_dtoa_r+0x1d8>
 80118d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80118d8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80118dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80118e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80118e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80118e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80118ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80118f0:	4619      	mov	r1, r3
 80118f2:	2200      	movs	r2, #0
 80118f4:	4b76      	ldr	r3, [pc, #472]	@ (8011ad0 <_dtoa_r+0x2e0>)
 80118f6:	f7ee fcaf 	bl	8000258 <__aeabi_dsub>
 80118fa:	a36b      	add	r3, pc, #428	@ (adr r3, 8011aa8 <_dtoa_r+0x2b8>)
 80118fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011900:	f7ee fe62 	bl	80005c8 <__aeabi_dmul>
 8011904:	a36a      	add	r3, pc, #424	@ (adr r3, 8011ab0 <_dtoa_r+0x2c0>)
 8011906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801190a:	f7ee fca7 	bl	800025c <__adddf3>
 801190e:	4604      	mov	r4, r0
 8011910:	4630      	mov	r0, r6
 8011912:	460d      	mov	r5, r1
 8011914:	f7ee fdee 	bl	80004f4 <__aeabi_i2d>
 8011918:	a367      	add	r3, pc, #412	@ (adr r3, 8011ab8 <_dtoa_r+0x2c8>)
 801191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801191e:	f7ee fe53 	bl	80005c8 <__aeabi_dmul>
 8011922:	4602      	mov	r2, r0
 8011924:	460b      	mov	r3, r1
 8011926:	4620      	mov	r0, r4
 8011928:	4629      	mov	r1, r5
 801192a:	f7ee fc97 	bl	800025c <__adddf3>
 801192e:	4604      	mov	r4, r0
 8011930:	460d      	mov	r5, r1
 8011932:	f7ef f8f9 	bl	8000b28 <__aeabi_d2iz>
 8011936:	2200      	movs	r2, #0
 8011938:	4607      	mov	r7, r0
 801193a:	2300      	movs	r3, #0
 801193c:	4620      	mov	r0, r4
 801193e:	4629      	mov	r1, r5
 8011940:	f7ef f8b4 	bl	8000aac <__aeabi_dcmplt>
 8011944:	b140      	cbz	r0, 8011958 <_dtoa_r+0x168>
 8011946:	4638      	mov	r0, r7
 8011948:	f7ee fdd4 	bl	80004f4 <__aeabi_i2d>
 801194c:	4622      	mov	r2, r4
 801194e:	462b      	mov	r3, r5
 8011950:	f7ef f8a2 	bl	8000a98 <__aeabi_dcmpeq>
 8011954:	b900      	cbnz	r0, 8011958 <_dtoa_r+0x168>
 8011956:	3f01      	subs	r7, #1
 8011958:	2f16      	cmp	r7, #22
 801195a:	d852      	bhi.n	8011a02 <_dtoa_r+0x212>
 801195c:	4b5d      	ldr	r3, [pc, #372]	@ (8011ad4 <_dtoa_r+0x2e4>)
 801195e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011966:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801196a:	f7ef f89f 	bl	8000aac <__aeabi_dcmplt>
 801196e:	2800      	cmp	r0, #0
 8011970:	d049      	beq.n	8011a06 <_dtoa_r+0x216>
 8011972:	3f01      	subs	r7, #1
 8011974:	2300      	movs	r3, #0
 8011976:	9310      	str	r3, [sp, #64]	@ 0x40
 8011978:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801197a:	1b9b      	subs	r3, r3, r6
 801197c:	1e5a      	subs	r2, r3, #1
 801197e:	bf45      	ittet	mi
 8011980:	f1c3 0301 	rsbmi	r3, r3, #1
 8011984:	9300      	strmi	r3, [sp, #0]
 8011986:	2300      	movpl	r3, #0
 8011988:	2300      	movmi	r3, #0
 801198a:	9206      	str	r2, [sp, #24]
 801198c:	bf54      	ite	pl
 801198e:	9300      	strpl	r3, [sp, #0]
 8011990:	9306      	strmi	r3, [sp, #24]
 8011992:	2f00      	cmp	r7, #0
 8011994:	db39      	blt.n	8011a0a <_dtoa_r+0x21a>
 8011996:	9b06      	ldr	r3, [sp, #24]
 8011998:	970d      	str	r7, [sp, #52]	@ 0x34
 801199a:	443b      	add	r3, r7
 801199c:	9306      	str	r3, [sp, #24]
 801199e:	2300      	movs	r3, #0
 80119a0:	9308      	str	r3, [sp, #32]
 80119a2:	9b07      	ldr	r3, [sp, #28]
 80119a4:	2b09      	cmp	r3, #9
 80119a6:	d863      	bhi.n	8011a70 <_dtoa_r+0x280>
 80119a8:	2b05      	cmp	r3, #5
 80119aa:	bfc4      	itt	gt
 80119ac:	3b04      	subgt	r3, #4
 80119ae:	9307      	strgt	r3, [sp, #28]
 80119b0:	9b07      	ldr	r3, [sp, #28]
 80119b2:	f1a3 0302 	sub.w	r3, r3, #2
 80119b6:	bfcc      	ite	gt
 80119b8:	2400      	movgt	r4, #0
 80119ba:	2401      	movle	r4, #1
 80119bc:	2b03      	cmp	r3, #3
 80119be:	d863      	bhi.n	8011a88 <_dtoa_r+0x298>
 80119c0:	e8df f003 	tbb	[pc, r3]
 80119c4:	2b375452 	.word	0x2b375452
 80119c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80119cc:	441e      	add	r6, r3
 80119ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80119d2:	2b20      	cmp	r3, #32
 80119d4:	bfc1      	itttt	gt
 80119d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80119da:	409f      	lslgt	r7, r3
 80119dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80119e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80119e4:	bfd6      	itet	le
 80119e6:	f1c3 0320 	rsble	r3, r3, #32
 80119ea:	ea47 0003 	orrgt.w	r0, r7, r3
 80119ee:	fa04 f003 	lslle.w	r0, r4, r3
 80119f2:	f7ee fd6f 	bl	80004d4 <__aeabi_ui2d>
 80119f6:	2201      	movs	r2, #1
 80119f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80119fc:	3e01      	subs	r6, #1
 80119fe:	9212      	str	r2, [sp, #72]	@ 0x48
 8011a00:	e776      	b.n	80118f0 <_dtoa_r+0x100>
 8011a02:	2301      	movs	r3, #1
 8011a04:	e7b7      	b.n	8011976 <_dtoa_r+0x186>
 8011a06:	9010      	str	r0, [sp, #64]	@ 0x40
 8011a08:	e7b6      	b.n	8011978 <_dtoa_r+0x188>
 8011a0a:	9b00      	ldr	r3, [sp, #0]
 8011a0c:	1bdb      	subs	r3, r3, r7
 8011a0e:	9300      	str	r3, [sp, #0]
 8011a10:	427b      	negs	r3, r7
 8011a12:	9308      	str	r3, [sp, #32]
 8011a14:	2300      	movs	r3, #0
 8011a16:	930d      	str	r3, [sp, #52]	@ 0x34
 8011a18:	e7c3      	b.n	80119a2 <_dtoa_r+0x1b2>
 8011a1a:	2301      	movs	r3, #1
 8011a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a20:	eb07 0b03 	add.w	fp, r7, r3
 8011a24:	f10b 0301 	add.w	r3, fp, #1
 8011a28:	2b01      	cmp	r3, #1
 8011a2a:	9303      	str	r3, [sp, #12]
 8011a2c:	bfb8      	it	lt
 8011a2e:	2301      	movlt	r3, #1
 8011a30:	e006      	b.n	8011a40 <_dtoa_r+0x250>
 8011a32:	2301      	movs	r3, #1
 8011a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	dd28      	ble.n	8011a8e <_dtoa_r+0x29e>
 8011a3c:	469b      	mov	fp, r3
 8011a3e:	9303      	str	r3, [sp, #12]
 8011a40:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011a44:	2100      	movs	r1, #0
 8011a46:	2204      	movs	r2, #4
 8011a48:	f102 0514 	add.w	r5, r2, #20
 8011a4c:	429d      	cmp	r5, r3
 8011a4e:	d926      	bls.n	8011a9e <_dtoa_r+0x2ae>
 8011a50:	6041      	str	r1, [r0, #4]
 8011a52:	4648      	mov	r0, r9
 8011a54:	f000 fd9c 	bl	8012590 <_Balloc>
 8011a58:	4682      	mov	sl, r0
 8011a5a:	2800      	cmp	r0, #0
 8011a5c:	d142      	bne.n	8011ae4 <_dtoa_r+0x2f4>
 8011a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8011ad8 <_dtoa_r+0x2e8>)
 8011a60:	4602      	mov	r2, r0
 8011a62:	f240 11af 	movw	r1, #431	@ 0x1af
 8011a66:	e6da      	b.n	801181e <_dtoa_r+0x2e>
 8011a68:	2300      	movs	r3, #0
 8011a6a:	e7e3      	b.n	8011a34 <_dtoa_r+0x244>
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	e7d5      	b.n	8011a1c <_dtoa_r+0x22c>
 8011a70:	2401      	movs	r4, #1
 8011a72:	2300      	movs	r3, #0
 8011a74:	9307      	str	r3, [sp, #28]
 8011a76:	9409      	str	r4, [sp, #36]	@ 0x24
 8011a78:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8011a7c:	2200      	movs	r2, #0
 8011a7e:	f8cd b00c 	str.w	fp, [sp, #12]
 8011a82:	2312      	movs	r3, #18
 8011a84:	920c      	str	r2, [sp, #48]	@ 0x30
 8011a86:	e7db      	b.n	8011a40 <_dtoa_r+0x250>
 8011a88:	2301      	movs	r3, #1
 8011a8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a8c:	e7f4      	b.n	8011a78 <_dtoa_r+0x288>
 8011a8e:	f04f 0b01 	mov.w	fp, #1
 8011a92:	f8cd b00c 	str.w	fp, [sp, #12]
 8011a96:	465b      	mov	r3, fp
 8011a98:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011a9c:	e7d0      	b.n	8011a40 <_dtoa_r+0x250>
 8011a9e:	3101      	adds	r1, #1
 8011aa0:	0052      	lsls	r2, r2, #1
 8011aa2:	e7d1      	b.n	8011a48 <_dtoa_r+0x258>
 8011aa4:	f3af 8000 	nop.w
 8011aa8:	636f4361 	.word	0x636f4361
 8011aac:	3fd287a7 	.word	0x3fd287a7
 8011ab0:	8b60c8b3 	.word	0x8b60c8b3
 8011ab4:	3fc68a28 	.word	0x3fc68a28
 8011ab8:	509f79fb 	.word	0x509f79fb
 8011abc:	3fd34413 	.word	0x3fd34413
 8011ac0:	0801594d 	.word	0x0801594d
 8011ac4:	08015964 	.word	0x08015964
 8011ac8:	7ff00000 	.word	0x7ff00000
 8011acc:	0801591d 	.word	0x0801591d
 8011ad0:	3ff80000 	.word	0x3ff80000
 8011ad4:	08015ab8 	.word	0x08015ab8
 8011ad8:	080159bc 	.word	0x080159bc
 8011adc:	08015949 	.word	0x08015949
 8011ae0:	0801591c 	.word	0x0801591c
 8011ae4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011ae8:	6018      	str	r0, [r3, #0]
 8011aea:	9b03      	ldr	r3, [sp, #12]
 8011aec:	2b0e      	cmp	r3, #14
 8011aee:	f200 80a1 	bhi.w	8011c34 <_dtoa_r+0x444>
 8011af2:	2c00      	cmp	r4, #0
 8011af4:	f000 809e 	beq.w	8011c34 <_dtoa_r+0x444>
 8011af8:	2f00      	cmp	r7, #0
 8011afa:	dd33      	ble.n	8011b64 <_dtoa_r+0x374>
 8011afc:	4b9c      	ldr	r3, [pc, #624]	@ (8011d70 <_dtoa_r+0x580>)
 8011afe:	f007 020f 	and.w	r2, r7, #15
 8011b02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011b06:	ed93 7b00 	vldr	d7, [r3]
 8011b0a:	05f8      	lsls	r0, r7, #23
 8011b0c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011b10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011b14:	d516      	bpl.n	8011b44 <_dtoa_r+0x354>
 8011b16:	4b97      	ldr	r3, [pc, #604]	@ (8011d74 <_dtoa_r+0x584>)
 8011b18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011b1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011b20:	f7ee fe7c 	bl	800081c <__aeabi_ddiv>
 8011b24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b28:	f004 040f 	and.w	r4, r4, #15
 8011b2c:	2603      	movs	r6, #3
 8011b2e:	4d91      	ldr	r5, [pc, #580]	@ (8011d74 <_dtoa_r+0x584>)
 8011b30:	b954      	cbnz	r4, 8011b48 <_dtoa_r+0x358>
 8011b32:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011b36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b3a:	f7ee fe6f 	bl	800081c <__aeabi_ddiv>
 8011b3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b42:	e028      	b.n	8011b96 <_dtoa_r+0x3a6>
 8011b44:	2602      	movs	r6, #2
 8011b46:	e7f2      	b.n	8011b2e <_dtoa_r+0x33e>
 8011b48:	07e1      	lsls	r1, r4, #31
 8011b4a:	d508      	bpl.n	8011b5e <_dtoa_r+0x36e>
 8011b4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011b50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011b54:	f7ee fd38 	bl	80005c8 <__aeabi_dmul>
 8011b58:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011b5c:	3601      	adds	r6, #1
 8011b5e:	1064      	asrs	r4, r4, #1
 8011b60:	3508      	adds	r5, #8
 8011b62:	e7e5      	b.n	8011b30 <_dtoa_r+0x340>
 8011b64:	f000 80af 	beq.w	8011cc6 <_dtoa_r+0x4d6>
 8011b68:	427c      	negs	r4, r7
 8011b6a:	4b81      	ldr	r3, [pc, #516]	@ (8011d70 <_dtoa_r+0x580>)
 8011b6c:	4d81      	ldr	r5, [pc, #516]	@ (8011d74 <_dtoa_r+0x584>)
 8011b6e:	f004 020f 	and.w	r2, r4, #15
 8011b72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011b7e:	f7ee fd23 	bl	80005c8 <__aeabi_dmul>
 8011b82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b86:	1124      	asrs	r4, r4, #4
 8011b88:	2300      	movs	r3, #0
 8011b8a:	2602      	movs	r6, #2
 8011b8c:	2c00      	cmp	r4, #0
 8011b8e:	f040 808f 	bne.w	8011cb0 <_dtoa_r+0x4c0>
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d1d3      	bne.n	8011b3e <_dtoa_r+0x34e>
 8011b96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011b98:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	f000 8094 	beq.w	8011cca <_dtoa_r+0x4da>
 8011ba2:	4b75      	ldr	r3, [pc, #468]	@ (8011d78 <_dtoa_r+0x588>)
 8011ba4:	2200      	movs	r2, #0
 8011ba6:	4620      	mov	r0, r4
 8011ba8:	4629      	mov	r1, r5
 8011baa:	f7ee ff7f 	bl	8000aac <__aeabi_dcmplt>
 8011bae:	2800      	cmp	r0, #0
 8011bb0:	f000 808b 	beq.w	8011cca <_dtoa_r+0x4da>
 8011bb4:	9b03      	ldr	r3, [sp, #12]
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	f000 8087 	beq.w	8011cca <_dtoa_r+0x4da>
 8011bbc:	f1bb 0f00 	cmp.w	fp, #0
 8011bc0:	dd34      	ble.n	8011c2c <_dtoa_r+0x43c>
 8011bc2:	4620      	mov	r0, r4
 8011bc4:	4b6d      	ldr	r3, [pc, #436]	@ (8011d7c <_dtoa_r+0x58c>)
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	4629      	mov	r1, r5
 8011bca:	f7ee fcfd 	bl	80005c8 <__aeabi_dmul>
 8011bce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011bd2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8011bd6:	3601      	adds	r6, #1
 8011bd8:	465c      	mov	r4, fp
 8011bda:	4630      	mov	r0, r6
 8011bdc:	f7ee fc8a 	bl	80004f4 <__aeabi_i2d>
 8011be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011be4:	f7ee fcf0 	bl	80005c8 <__aeabi_dmul>
 8011be8:	4b65      	ldr	r3, [pc, #404]	@ (8011d80 <_dtoa_r+0x590>)
 8011bea:	2200      	movs	r2, #0
 8011bec:	f7ee fb36 	bl	800025c <__adddf3>
 8011bf0:	4605      	mov	r5, r0
 8011bf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011bf6:	2c00      	cmp	r4, #0
 8011bf8:	d16a      	bne.n	8011cd0 <_dtoa_r+0x4e0>
 8011bfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011bfe:	4b61      	ldr	r3, [pc, #388]	@ (8011d84 <_dtoa_r+0x594>)
 8011c00:	2200      	movs	r2, #0
 8011c02:	f7ee fb29 	bl	8000258 <__aeabi_dsub>
 8011c06:	4602      	mov	r2, r0
 8011c08:	460b      	mov	r3, r1
 8011c0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011c0e:	462a      	mov	r2, r5
 8011c10:	4633      	mov	r3, r6
 8011c12:	f7ee ff69 	bl	8000ae8 <__aeabi_dcmpgt>
 8011c16:	2800      	cmp	r0, #0
 8011c18:	f040 8298 	bne.w	801214c <_dtoa_r+0x95c>
 8011c1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c20:	462a      	mov	r2, r5
 8011c22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011c26:	f7ee ff41 	bl	8000aac <__aeabi_dcmplt>
 8011c2a:	bb38      	cbnz	r0, 8011c7c <_dtoa_r+0x48c>
 8011c2c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011c30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011c34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	f2c0 8157 	blt.w	8011eea <_dtoa_r+0x6fa>
 8011c3c:	2f0e      	cmp	r7, #14
 8011c3e:	f300 8154 	bgt.w	8011eea <_dtoa_r+0x6fa>
 8011c42:	4b4b      	ldr	r3, [pc, #300]	@ (8011d70 <_dtoa_r+0x580>)
 8011c44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011c48:	ed93 7b00 	vldr	d7, [r3]
 8011c4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	ed8d 7b00 	vstr	d7, [sp]
 8011c54:	f280 80e5 	bge.w	8011e22 <_dtoa_r+0x632>
 8011c58:	9b03      	ldr	r3, [sp, #12]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	f300 80e1 	bgt.w	8011e22 <_dtoa_r+0x632>
 8011c60:	d10c      	bne.n	8011c7c <_dtoa_r+0x48c>
 8011c62:	4b48      	ldr	r3, [pc, #288]	@ (8011d84 <_dtoa_r+0x594>)
 8011c64:	2200      	movs	r2, #0
 8011c66:	ec51 0b17 	vmov	r0, r1, d7
 8011c6a:	f7ee fcad 	bl	80005c8 <__aeabi_dmul>
 8011c6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c72:	f7ee ff2f 	bl	8000ad4 <__aeabi_dcmpge>
 8011c76:	2800      	cmp	r0, #0
 8011c78:	f000 8266 	beq.w	8012148 <_dtoa_r+0x958>
 8011c7c:	2400      	movs	r4, #0
 8011c7e:	4625      	mov	r5, r4
 8011c80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c82:	4656      	mov	r6, sl
 8011c84:	ea6f 0803 	mvn.w	r8, r3
 8011c88:	2700      	movs	r7, #0
 8011c8a:	4621      	mov	r1, r4
 8011c8c:	4648      	mov	r0, r9
 8011c8e:	f000 fcbf 	bl	8012610 <_Bfree>
 8011c92:	2d00      	cmp	r5, #0
 8011c94:	f000 80bd 	beq.w	8011e12 <_dtoa_r+0x622>
 8011c98:	b12f      	cbz	r7, 8011ca6 <_dtoa_r+0x4b6>
 8011c9a:	42af      	cmp	r7, r5
 8011c9c:	d003      	beq.n	8011ca6 <_dtoa_r+0x4b6>
 8011c9e:	4639      	mov	r1, r7
 8011ca0:	4648      	mov	r0, r9
 8011ca2:	f000 fcb5 	bl	8012610 <_Bfree>
 8011ca6:	4629      	mov	r1, r5
 8011ca8:	4648      	mov	r0, r9
 8011caa:	f000 fcb1 	bl	8012610 <_Bfree>
 8011cae:	e0b0      	b.n	8011e12 <_dtoa_r+0x622>
 8011cb0:	07e2      	lsls	r2, r4, #31
 8011cb2:	d505      	bpl.n	8011cc0 <_dtoa_r+0x4d0>
 8011cb4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011cb8:	f7ee fc86 	bl	80005c8 <__aeabi_dmul>
 8011cbc:	3601      	adds	r6, #1
 8011cbe:	2301      	movs	r3, #1
 8011cc0:	1064      	asrs	r4, r4, #1
 8011cc2:	3508      	adds	r5, #8
 8011cc4:	e762      	b.n	8011b8c <_dtoa_r+0x39c>
 8011cc6:	2602      	movs	r6, #2
 8011cc8:	e765      	b.n	8011b96 <_dtoa_r+0x3a6>
 8011cca:	9c03      	ldr	r4, [sp, #12]
 8011ccc:	46b8      	mov	r8, r7
 8011cce:	e784      	b.n	8011bda <_dtoa_r+0x3ea>
 8011cd0:	4b27      	ldr	r3, [pc, #156]	@ (8011d70 <_dtoa_r+0x580>)
 8011cd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011cd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011cd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011cdc:	4454      	add	r4, sl
 8011cde:	2900      	cmp	r1, #0
 8011ce0:	d054      	beq.n	8011d8c <_dtoa_r+0x59c>
 8011ce2:	4929      	ldr	r1, [pc, #164]	@ (8011d88 <_dtoa_r+0x598>)
 8011ce4:	2000      	movs	r0, #0
 8011ce6:	f7ee fd99 	bl	800081c <__aeabi_ddiv>
 8011cea:	4633      	mov	r3, r6
 8011cec:	462a      	mov	r2, r5
 8011cee:	f7ee fab3 	bl	8000258 <__aeabi_dsub>
 8011cf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011cf6:	4656      	mov	r6, sl
 8011cf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011cfc:	f7ee ff14 	bl	8000b28 <__aeabi_d2iz>
 8011d00:	4605      	mov	r5, r0
 8011d02:	f7ee fbf7 	bl	80004f4 <__aeabi_i2d>
 8011d06:	4602      	mov	r2, r0
 8011d08:	460b      	mov	r3, r1
 8011d0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d0e:	f7ee faa3 	bl	8000258 <__aeabi_dsub>
 8011d12:	3530      	adds	r5, #48	@ 0x30
 8011d14:	4602      	mov	r2, r0
 8011d16:	460b      	mov	r3, r1
 8011d18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d1c:	f806 5b01 	strb.w	r5, [r6], #1
 8011d20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d24:	f7ee fec2 	bl	8000aac <__aeabi_dcmplt>
 8011d28:	2800      	cmp	r0, #0
 8011d2a:	d172      	bne.n	8011e12 <_dtoa_r+0x622>
 8011d2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d30:	4911      	ldr	r1, [pc, #68]	@ (8011d78 <_dtoa_r+0x588>)
 8011d32:	2000      	movs	r0, #0
 8011d34:	f7ee fa90 	bl	8000258 <__aeabi_dsub>
 8011d38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d3c:	f7ee feb6 	bl	8000aac <__aeabi_dcmplt>
 8011d40:	2800      	cmp	r0, #0
 8011d42:	f040 80b4 	bne.w	8011eae <_dtoa_r+0x6be>
 8011d46:	42a6      	cmp	r6, r4
 8011d48:	f43f af70 	beq.w	8011c2c <_dtoa_r+0x43c>
 8011d4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011d50:	4b0a      	ldr	r3, [pc, #40]	@ (8011d7c <_dtoa_r+0x58c>)
 8011d52:	2200      	movs	r2, #0
 8011d54:	f7ee fc38 	bl	80005c8 <__aeabi_dmul>
 8011d58:	4b08      	ldr	r3, [pc, #32]	@ (8011d7c <_dtoa_r+0x58c>)
 8011d5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011d5e:	2200      	movs	r2, #0
 8011d60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d64:	f7ee fc30 	bl	80005c8 <__aeabi_dmul>
 8011d68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d6c:	e7c4      	b.n	8011cf8 <_dtoa_r+0x508>
 8011d6e:	bf00      	nop
 8011d70:	08015ab8 	.word	0x08015ab8
 8011d74:	08015a90 	.word	0x08015a90
 8011d78:	3ff00000 	.word	0x3ff00000
 8011d7c:	40240000 	.word	0x40240000
 8011d80:	401c0000 	.word	0x401c0000
 8011d84:	40140000 	.word	0x40140000
 8011d88:	3fe00000 	.word	0x3fe00000
 8011d8c:	4631      	mov	r1, r6
 8011d8e:	4628      	mov	r0, r5
 8011d90:	f7ee fc1a 	bl	80005c8 <__aeabi_dmul>
 8011d94:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011d98:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011d9a:	4656      	mov	r6, sl
 8011d9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011da0:	f7ee fec2 	bl	8000b28 <__aeabi_d2iz>
 8011da4:	4605      	mov	r5, r0
 8011da6:	f7ee fba5 	bl	80004f4 <__aeabi_i2d>
 8011daa:	4602      	mov	r2, r0
 8011dac:	460b      	mov	r3, r1
 8011dae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011db2:	f7ee fa51 	bl	8000258 <__aeabi_dsub>
 8011db6:	3530      	adds	r5, #48	@ 0x30
 8011db8:	f806 5b01 	strb.w	r5, [r6], #1
 8011dbc:	4602      	mov	r2, r0
 8011dbe:	460b      	mov	r3, r1
 8011dc0:	42a6      	cmp	r6, r4
 8011dc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011dc6:	f04f 0200 	mov.w	r2, #0
 8011dca:	d124      	bne.n	8011e16 <_dtoa_r+0x626>
 8011dcc:	4baf      	ldr	r3, [pc, #700]	@ (801208c <_dtoa_r+0x89c>)
 8011dce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011dd2:	f7ee fa43 	bl	800025c <__adddf3>
 8011dd6:	4602      	mov	r2, r0
 8011dd8:	460b      	mov	r3, r1
 8011dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011dde:	f7ee fe83 	bl	8000ae8 <__aeabi_dcmpgt>
 8011de2:	2800      	cmp	r0, #0
 8011de4:	d163      	bne.n	8011eae <_dtoa_r+0x6be>
 8011de6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011dea:	49a8      	ldr	r1, [pc, #672]	@ (801208c <_dtoa_r+0x89c>)
 8011dec:	2000      	movs	r0, #0
 8011dee:	f7ee fa33 	bl	8000258 <__aeabi_dsub>
 8011df2:	4602      	mov	r2, r0
 8011df4:	460b      	mov	r3, r1
 8011df6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011dfa:	f7ee fe57 	bl	8000aac <__aeabi_dcmplt>
 8011dfe:	2800      	cmp	r0, #0
 8011e00:	f43f af14 	beq.w	8011c2c <_dtoa_r+0x43c>
 8011e04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011e06:	1e73      	subs	r3, r6, #1
 8011e08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011e0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011e0e:	2b30      	cmp	r3, #48	@ 0x30
 8011e10:	d0f8      	beq.n	8011e04 <_dtoa_r+0x614>
 8011e12:	4647      	mov	r7, r8
 8011e14:	e03b      	b.n	8011e8e <_dtoa_r+0x69e>
 8011e16:	4b9e      	ldr	r3, [pc, #632]	@ (8012090 <_dtoa_r+0x8a0>)
 8011e18:	f7ee fbd6 	bl	80005c8 <__aeabi_dmul>
 8011e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011e20:	e7bc      	b.n	8011d9c <_dtoa_r+0x5ac>
 8011e22:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011e26:	4656      	mov	r6, sl
 8011e28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e2c:	4620      	mov	r0, r4
 8011e2e:	4629      	mov	r1, r5
 8011e30:	f7ee fcf4 	bl	800081c <__aeabi_ddiv>
 8011e34:	f7ee fe78 	bl	8000b28 <__aeabi_d2iz>
 8011e38:	4680      	mov	r8, r0
 8011e3a:	f7ee fb5b 	bl	80004f4 <__aeabi_i2d>
 8011e3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e42:	f7ee fbc1 	bl	80005c8 <__aeabi_dmul>
 8011e46:	4602      	mov	r2, r0
 8011e48:	460b      	mov	r3, r1
 8011e4a:	4620      	mov	r0, r4
 8011e4c:	4629      	mov	r1, r5
 8011e4e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011e52:	f7ee fa01 	bl	8000258 <__aeabi_dsub>
 8011e56:	f806 4b01 	strb.w	r4, [r6], #1
 8011e5a:	9d03      	ldr	r5, [sp, #12]
 8011e5c:	eba6 040a 	sub.w	r4, r6, sl
 8011e60:	42a5      	cmp	r5, r4
 8011e62:	4602      	mov	r2, r0
 8011e64:	460b      	mov	r3, r1
 8011e66:	d133      	bne.n	8011ed0 <_dtoa_r+0x6e0>
 8011e68:	f7ee f9f8 	bl	800025c <__adddf3>
 8011e6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e70:	4604      	mov	r4, r0
 8011e72:	460d      	mov	r5, r1
 8011e74:	f7ee fe38 	bl	8000ae8 <__aeabi_dcmpgt>
 8011e78:	b9c0      	cbnz	r0, 8011eac <_dtoa_r+0x6bc>
 8011e7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e7e:	4620      	mov	r0, r4
 8011e80:	4629      	mov	r1, r5
 8011e82:	f7ee fe09 	bl	8000a98 <__aeabi_dcmpeq>
 8011e86:	b110      	cbz	r0, 8011e8e <_dtoa_r+0x69e>
 8011e88:	f018 0f01 	tst.w	r8, #1
 8011e8c:	d10e      	bne.n	8011eac <_dtoa_r+0x6bc>
 8011e8e:	9902      	ldr	r1, [sp, #8]
 8011e90:	4648      	mov	r0, r9
 8011e92:	f000 fbbd 	bl	8012610 <_Bfree>
 8011e96:	2300      	movs	r3, #0
 8011e98:	7033      	strb	r3, [r6, #0]
 8011e9a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011e9c:	3701      	adds	r7, #1
 8011e9e:	601f      	str	r7, [r3, #0]
 8011ea0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	f000 824b 	beq.w	801233e <_dtoa_r+0xb4e>
 8011ea8:	601e      	str	r6, [r3, #0]
 8011eaa:	e248      	b.n	801233e <_dtoa_r+0xb4e>
 8011eac:	46b8      	mov	r8, r7
 8011eae:	4633      	mov	r3, r6
 8011eb0:	461e      	mov	r6, r3
 8011eb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011eb6:	2a39      	cmp	r2, #57	@ 0x39
 8011eb8:	d106      	bne.n	8011ec8 <_dtoa_r+0x6d8>
 8011eba:	459a      	cmp	sl, r3
 8011ebc:	d1f8      	bne.n	8011eb0 <_dtoa_r+0x6c0>
 8011ebe:	2230      	movs	r2, #48	@ 0x30
 8011ec0:	f108 0801 	add.w	r8, r8, #1
 8011ec4:	f88a 2000 	strb.w	r2, [sl]
 8011ec8:	781a      	ldrb	r2, [r3, #0]
 8011eca:	3201      	adds	r2, #1
 8011ecc:	701a      	strb	r2, [r3, #0]
 8011ece:	e7a0      	b.n	8011e12 <_dtoa_r+0x622>
 8011ed0:	4b6f      	ldr	r3, [pc, #444]	@ (8012090 <_dtoa_r+0x8a0>)
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	f7ee fb78 	bl	80005c8 <__aeabi_dmul>
 8011ed8:	2200      	movs	r2, #0
 8011eda:	2300      	movs	r3, #0
 8011edc:	4604      	mov	r4, r0
 8011ede:	460d      	mov	r5, r1
 8011ee0:	f7ee fdda 	bl	8000a98 <__aeabi_dcmpeq>
 8011ee4:	2800      	cmp	r0, #0
 8011ee6:	d09f      	beq.n	8011e28 <_dtoa_r+0x638>
 8011ee8:	e7d1      	b.n	8011e8e <_dtoa_r+0x69e>
 8011eea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011eec:	2a00      	cmp	r2, #0
 8011eee:	f000 80ea 	beq.w	80120c6 <_dtoa_r+0x8d6>
 8011ef2:	9a07      	ldr	r2, [sp, #28]
 8011ef4:	2a01      	cmp	r2, #1
 8011ef6:	f300 80cd 	bgt.w	8012094 <_dtoa_r+0x8a4>
 8011efa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011efc:	2a00      	cmp	r2, #0
 8011efe:	f000 80c1 	beq.w	8012084 <_dtoa_r+0x894>
 8011f02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011f06:	9c08      	ldr	r4, [sp, #32]
 8011f08:	9e00      	ldr	r6, [sp, #0]
 8011f0a:	9a00      	ldr	r2, [sp, #0]
 8011f0c:	441a      	add	r2, r3
 8011f0e:	9200      	str	r2, [sp, #0]
 8011f10:	9a06      	ldr	r2, [sp, #24]
 8011f12:	2101      	movs	r1, #1
 8011f14:	441a      	add	r2, r3
 8011f16:	4648      	mov	r0, r9
 8011f18:	9206      	str	r2, [sp, #24]
 8011f1a:	f000 fc2d 	bl	8012778 <__i2b>
 8011f1e:	4605      	mov	r5, r0
 8011f20:	b166      	cbz	r6, 8011f3c <_dtoa_r+0x74c>
 8011f22:	9b06      	ldr	r3, [sp, #24]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	dd09      	ble.n	8011f3c <_dtoa_r+0x74c>
 8011f28:	42b3      	cmp	r3, r6
 8011f2a:	9a00      	ldr	r2, [sp, #0]
 8011f2c:	bfa8      	it	ge
 8011f2e:	4633      	movge	r3, r6
 8011f30:	1ad2      	subs	r2, r2, r3
 8011f32:	9200      	str	r2, [sp, #0]
 8011f34:	9a06      	ldr	r2, [sp, #24]
 8011f36:	1af6      	subs	r6, r6, r3
 8011f38:	1ad3      	subs	r3, r2, r3
 8011f3a:	9306      	str	r3, [sp, #24]
 8011f3c:	9b08      	ldr	r3, [sp, #32]
 8011f3e:	b30b      	cbz	r3, 8011f84 <_dtoa_r+0x794>
 8011f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	f000 80c6 	beq.w	80120d4 <_dtoa_r+0x8e4>
 8011f48:	2c00      	cmp	r4, #0
 8011f4a:	f000 80c0 	beq.w	80120ce <_dtoa_r+0x8de>
 8011f4e:	4629      	mov	r1, r5
 8011f50:	4622      	mov	r2, r4
 8011f52:	4648      	mov	r0, r9
 8011f54:	f000 fcc8 	bl	80128e8 <__pow5mult>
 8011f58:	9a02      	ldr	r2, [sp, #8]
 8011f5a:	4601      	mov	r1, r0
 8011f5c:	4605      	mov	r5, r0
 8011f5e:	4648      	mov	r0, r9
 8011f60:	f000 fc20 	bl	80127a4 <__multiply>
 8011f64:	9902      	ldr	r1, [sp, #8]
 8011f66:	4680      	mov	r8, r0
 8011f68:	4648      	mov	r0, r9
 8011f6a:	f000 fb51 	bl	8012610 <_Bfree>
 8011f6e:	9b08      	ldr	r3, [sp, #32]
 8011f70:	1b1b      	subs	r3, r3, r4
 8011f72:	9308      	str	r3, [sp, #32]
 8011f74:	f000 80b1 	beq.w	80120da <_dtoa_r+0x8ea>
 8011f78:	9a08      	ldr	r2, [sp, #32]
 8011f7a:	4641      	mov	r1, r8
 8011f7c:	4648      	mov	r0, r9
 8011f7e:	f000 fcb3 	bl	80128e8 <__pow5mult>
 8011f82:	9002      	str	r0, [sp, #8]
 8011f84:	2101      	movs	r1, #1
 8011f86:	4648      	mov	r0, r9
 8011f88:	f000 fbf6 	bl	8012778 <__i2b>
 8011f8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011f8e:	4604      	mov	r4, r0
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	f000 81d8 	beq.w	8012346 <_dtoa_r+0xb56>
 8011f96:	461a      	mov	r2, r3
 8011f98:	4601      	mov	r1, r0
 8011f9a:	4648      	mov	r0, r9
 8011f9c:	f000 fca4 	bl	80128e8 <__pow5mult>
 8011fa0:	9b07      	ldr	r3, [sp, #28]
 8011fa2:	2b01      	cmp	r3, #1
 8011fa4:	4604      	mov	r4, r0
 8011fa6:	f300 809f 	bgt.w	80120e8 <_dtoa_r+0x8f8>
 8011faa:	9b04      	ldr	r3, [sp, #16]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	f040 8097 	bne.w	80120e0 <_dtoa_r+0x8f0>
 8011fb2:	9b05      	ldr	r3, [sp, #20]
 8011fb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	f040 8093 	bne.w	80120e4 <_dtoa_r+0x8f4>
 8011fbe:	9b05      	ldr	r3, [sp, #20]
 8011fc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011fc4:	0d1b      	lsrs	r3, r3, #20
 8011fc6:	051b      	lsls	r3, r3, #20
 8011fc8:	b133      	cbz	r3, 8011fd8 <_dtoa_r+0x7e8>
 8011fca:	9b00      	ldr	r3, [sp, #0]
 8011fcc:	3301      	adds	r3, #1
 8011fce:	9300      	str	r3, [sp, #0]
 8011fd0:	9b06      	ldr	r3, [sp, #24]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	9306      	str	r3, [sp, #24]
 8011fd6:	2301      	movs	r3, #1
 8011fd8:	9308      	str	r3, [sp, #32]
 8011fda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	f000 81b8 	beq.w	8012352 <_dtoa_r+0xb62>
 8011fe2:	6923      	ldr	r3, [r4, #16]
 8011fe4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011fe8:	6918      	ldr	r0, [r3, #16]
 8011fea:	f000 fb79 	bl	80126e0 <__hi0bits>
 8011fee:	f1c0 0020 	rsb	r0, r0, #32
 8011ff2:	9b06      	ldr	r3, [sp, #24]
 8011ff4:	4418      	add	r0, r3
 8011ff6:	f010 001f 	ands.w	r0, r0, #31
 8011ffa:	f000 8082 	beq.w	8012102 <_dtoa_r+0x912>
 8011ffe:	f1c0 0320 	rsb	r3, r0, #32
 8012002:	2b04      	cmp	r3, #4
 8012004:	dd73      	ble.n	80120ee <_dtoa_r+0x8fe>
 8012006:	9b00      	ldr	r3, [sp, #0]
 8012008:	f1c0 001c 	rsb	r0, r0, #28
 801200c:	4403      	add	r3, r0
 801200e:	9300      	str	r3, [sp, #0]
 8012010:	9b06      	ldr	r3, [sp, #24]
 8012012:	4403      	add	r3, r0
 8012014:	4406      	add	r6, r0
 8012016:	9306      	str	r3, [sp, #24]
 8012018:	9b00      	ldr	r3, [sp, #0]
 801201a:	2b00      	cmp	r3, #0
 801201c:	dd05      	ble.n	801202a <_dtoa_r+0x83a>
 801201e:	9902      	ldr	r1, [sp, #8]
 8012020:	461a      	mov	r2, r3
 8012022:	4648      	mov	r0, r9
 8012024:	f000 fcba 	bl	801299c <__lshift>
 8012028:	9002      	str	r0, [sp, #8]
 801202a:	9b06      	ldr	r3, [sp, #24]
 801202c:	2b00      	cmp	r3, #0
 801202e:	dd05      	ble.n	801203c <_dtoa_r+0x84c>
 8012030:	4621      	mov	r1, r4
 8012032:	461a      	mov	r2, r3
 8012034:	4648      	mov	r0, r9
 8012036:	f000 fcb1 	bl	801299c <__lshift>
 801203a:	4604      	mov	r4, r0
 801203c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801203e:	2b00      	cmp	r3, #0
 8012040:	d061      	beq.n	8012106 <_dtoa_r+0x916>
 8012042:	9802      	ldr	r0, [sp, #8]
 8012044:	4621      	mov	r1, r4
 8012046:	f000 fd15 	bl	8012a74 <__mcmp>
 801204a:	2800      	cmp	r0, #0
 801204c:	da5b      	bge.n	8012106 <_dtoa_r+0x916>
 801204e:	2300      	movs	r3, #0
 8012050:	9902      	ldr	r1, [sp, #8]
 8012052:	220a      	movs	r2, #10
 8012054:	4648      	mov	r0, r9
 8012056:	f000 fafd 	bl	8012654 <__multadd>
 801205a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801205c:	9002      	str	r0, [sp, #8]
 801205e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8012062:	2b00      	cmp	r3, #0
 8012064:	f000 8177 	beq.w	8012356 <_dtoa_r+0xb66>
 8012068:	4629      	mov	r1, r5
 801206a:	2300      	movs	r3, #0
 801206c:	220a      	movs	r2, #10
 801206e:	4648      	mov	r0, r9
 8012070:	f000 faf0 	bl	8012654 <__multadd>
 8012074:	f1bb 0f00 	cmp.w	fp, #0
 8012078:	4605      	mov	r5, r0
 801207a:	dc6f      	bgt.n	801215c <_dtoa_r+0x96c>
 801207c:	9b07      	ldr	r3, [sp, #28]
 801207e:	2b02      	cmp	r3, #2
 8012080:	dc49      	bgt.n	8012116 <_dtoa_r+0x926>
 8012082:	e06b      	b.n	801215c <_dtoa_r+0x96c>
 8012084:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012086:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801208a:	e73c      	b.n	8011f06 <_dtoa_r+0x716>
 801208c:	3fe00000 	.word	0x3fe00000
 8012090:	40240000 	.word	0x40240000
 8012094:	9b03      	ldr	r3, [sp, #12]
 8012096:	1e5c      	subs	r4, r3, #1
 8012098:	9b08      	ldr	r3, [sp, #32]
 801209a:	42a3      	cmp	r3, r4
 801209c:	db09      	blt.n	80120b2 <_dtoa_r+0x8c2>
 801209e:	1b1c      	subs	r4, r3, r4
 80120a0:	9b03      	ldr	r3, [sp, #12]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	f6bf af30 	bge.w	8011f08 <_dtoa_r+0x718>
 80120a8:	9b00      	ldr	r3, [sp, #0]
 80120aa:	9a03      	ldr	r2, [sp, #12]
 80120ac:	1a9e      	subs	r6, r3, r2
 80120ae:	2300      	movs	r3, #0
 80120b0:	e72b      	b.n	8011f0a <_dtoa_r+0x71a>
 80120b2:	9b08      	ldr	r3, [sp, #32]
 80120b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80120b6:	9408      	str	r4, [sp, #32]
 80120b8:	1ae3      	subs	r3, r4, r3
 80120ba:	441a      	add	r2, r3
 80120bc:	9e00      	ldr	r6, [sp, #0]
 80120be:	9b03      	ldr	r3, [sp, #12]
 80120c0:	920d      	str	r2, [sp, #52]	@ 0x34
 80120c2:	2400      	movs	r4, #0
 80120c4:	e721      	b.n	8011f0a <_dtoa_r+0x71a>
 80120c6:	9c08      	ldr	r4, [sp, #32]
 80120c8:	9e00      	ldr	r6, [sp, #0]
 80120ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80120cc:	e728      	b.n	8011f20 <_dtoa_r+0x730>
 80120ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80120d2:	e751      	b.n	8011f78 <_dtoa_r+0x788>
 80120d4:	9a08      	ldr	r2, [sp, #32]
 80120d6:	9902      	ldr	r1, [sp, #8]
 80120d8:	e750      	b.n	8011f7c <_dtoa_r+0x78c>
 80120da:	f8cd 8008 	str.w	r8, [sp, #8]
 80120de:	e751      	b.n	8011f84 <_dtoa_r+0x794>
 80120e0:	2300      	movs	r3, #0
 80120e2:	e779      	b.n	8011fd8 <_dtoa_r+0x7e8>
 80120e4:	9b04      	ldr	r3, [sp, #16]
 80120e6:	e777      	b.n	8011fd8 <_dtoa_r+0x7e8>
 80120e8:	2300      	movs	r3, #0
 80120ea:	9308      	str	r3, [sp, #32]
 80120ec:	e779      	b.n	8011fe2 <_dtoa_r+0x7f2>
 80120ee:	d093      	beq.n	8012018 <_dtoa_r+0x828>
 80120f0:	9a00      	ldr	r2, [sp, #0]
 80120f2:	331c      	adds	r3, #28
 80120f4:	441a      	add	r2, r3
 80120f6:	9200      	str	r2, [sp, #0]
 80120f8:	9a06      	ldr	r2, [sp, #24]
 80120fa:	441a      	add	r2, r3
 80120fc:	441e      	add	r6, r3
 80120fe:	9206      	str	r2, [sp, #24]
 8012100:	e78a      	b.n	8012018 <_dtoa_r+0x828>
 8012102:	4603      	mov	r3, r0
 8012104:	e7f4      	b.n	80120f0 <_dtoa_r+0x900>
 8012106:	9b03      	ldr	r3, [sp, #12]
 8012108:	2b00      	cmp	r3, #0
 801210a:	46b8      	mov	r8, r7
 801210c:	dc20      	bgt.n	8012150 <_dtoa_r+0x960>
 801210e:	469b      	mov	fp, r3
 8012110:	9b07      	ldr	r3, [sp, #28]
 8012112:	2b02      	cmp	r3, #2
 8012114:	dd1e      	ble.n	8012154 <_dtoa_r+0x964>
 8012116:	f1bb 0f00 	cmp.w	fp, #0
 801211a:	f47f adb1 	bne.w	8011c80 <_dtoa_r+0x490>
 801211e:	4621      	mov	r1, r4
 8012120:	465b      	mov	r3, fp
 8012122:	2205      	movs	r2, #5
 8012124:	4648      	mov	r0, r9
 8012126:	f000 fa95 	bl	8012654 <__multadd>
 801212a:	4601      	mov	r1, r0
 801212c:	4604      	mov	r4, r0
 801212e:	9802      	ldr	r0, [sp, #8]
 8012130:	f000 fca0 	bl	8012a74 <__mcmp>
 8012134:	2800      	cmp	r0, #0
 8012136:	f77f ada3 	ble.w	8011c80 <_dtoa_r+0x490>
 801213a:	4656      	mov	r6, sl
 801213c:	2331      	movs	r3, #49	@ 0x31
 801213e:	f806 3b01 	strb.w	r3, [r6], #1
 8012142:	f108 0801 	add.w	r8, r8, #1
 8012146:	e59f      	b.n	8011c88 <_dtoa_r+0x498>
 8012148:	9c03      	ldr	r4, [sp, #12]
 801214a:	46b8      	mov	r8, r7
 801214c:	4625      	mov	r5, r4
 801214e:	e7f4      	b.n	801213a <_dtoa_r+0x94a>
 8012150:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012156:	2b00      	cmp	r3, #0
 8012158:	f000 8101 	beq.w	801235e <_dtoa_r+0xb6e>
 801215c:	2e00      	cmp	r6, #0
 801215e:	dd05      	ble.n	801216c <_dtoa_r+0x97c>
 8012160:	4629      	mov	r1, r5
 8012162:	4632      	mov	r2, r6
 8012164:	4648      	mov	r0, r9
 8012166:	f000 fc19 	bl	801299c <__lshift>
 801216a:	4605      	mov	r5, r0
 801216c:	9b08      	ldr	r3, [sp, #32]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d05c      	beq.n	801222c <_dtoa_r+0xa3c>
 8012172:	6869      	ldr	r1, [r5, #4]
 8012174:	4648      	mov	r0, r9
 8012176:	f000 fa0b 	bl	8012590 <_Balloc>
 801217a:	4606      	mov	r6, r0
 801217c:	b928      	cbnz	r0, 801218a <_dtoa_r+0x99a>
 801217e:	4b82      	ldr	r3, [pc, #520]	@ (8012388 <_dtoa_r+0xb98>)
 8012180:	4602      	mov	r2, r0
 8012182:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012186:	f7ff bb4a 	b.w	801181e <_dtoa_r+0x2e>
 801218a:	692a      	ldr	r2, [r5, #16]
 801218c:	3202      	adds	r2, #2
 801218e:	0092      	lsls	r2, r2, #2
 8012190:	f105 010c 	add.w	r1, r5, #12
 8012194:	300c      	adds	r0, #12
 8012196:	f7ff fa94 	bl	80116c2 <memcpy>
 801219a:	2201      	movs	r2, #1
 801219c:	4631      	mov	r1, r6
 801219e:	4648      	mov	r0, r9
 80121a0:	f000 fbfc 	bl	801299c <__lshift>
 80121a4:	f10a 0301 	add.w	r3, sl, #1
 80121a8:	9300      	str	r3, [sp, #0]
 80121aa:	eb0a 030b 	add.w	r3, sl, fp
 80121ae:	9308      	str	r3, [sp, #32]
 80121b0:	9b04      	ldr	r3, [sp, #16]
 80121b2:	f003 0301 	and.w	r3, r3, #1
 80121b6:	462f      	mov	r7, r5
 80121b8:	9306      	str	r3, [sp, #24]
 80121ba:	4605      	mov	r5, r0
 80121bc:	9b00      	ldr	r3, [sp, #0]
 80121be:	9802      	ldr	r0, [sp, #8]
 80121c0:	4621      	mov	r1, r4
 80121c2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80121c6:	f7ff fa8a 	bl	80116de <quorem>
 80121ca:	4603      	mov	r3, r0
 80121cc:	3330      	adds	r3, #48	@ 0x30
 80121ce:	9003      	str	r0, [sp, #12]
 80121d0:	4639      	mov	r1, r7
 80121d2:	9802      	ldr	r0, [sp, #8]
 80121d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80121d6:	f000 fc4d 	bl	8012a74 <__mcmp>
 80121da:	462a      	mov	r2, r5
 80121dc:	9004      	str	r0, [sp, #16]
 80121de:	4621      	mov	r1, r4
 80121e0:	4648      	mov	r0, r9
 80121e2:	f000 fc63 	bl	8012aac <__mdiff>
 80121e6:	68c2      	ldr	r2, [r0, #12]
 80121e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121ea:	4606      	mov	r6, r0
 80121ec:	bb02      	cbnz	r2, 8012230 <_dtoa_r+0xa40>
 80121ee:	4601      	mov	r1, r0
 80121f0:	9802      	ldr	r0, [sp, #8]
 80121f2:	f000 fc3f 	bl	8012a74 <__mcmp>
 80121f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121f8:	4602      	mov	r2, r0
 80121fa:	4631      	mov	r1, r6
 80121fc:	4648      	mov	r0, r9
 80121fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8012200:	9309      	str	r3, [sp, #36]	@ 0x24
 8012202:	f000 fa05 	bl	8012610 <_Bfree>
 8012206:	9b07      	ldr	r3, [sp, #28]
 8012208:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801220a:	9e00      	ldr	r6, [sp, #0]
 801220c:	ea42 0103 	orr.w	r1, r2, r3
 8012210:	9b06      	ldr	r3, [sp, #24]
 8012212:	4319      	orrs	r1, r3
 8012214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012216:	d10d      	bne.n	8012234 <_dtoa_r+0xa44>
 8012218:	2b39      	cmp	r3, #57	@ 0x39
 801221a:	d027      	beq.n	801226c <_dtoa_r+0xa7c>
 801221c:	9a04      	ldr	r2, [sp, #16]
 801221e:	2a00      	cmp	r2, #0
 8012220:	dd01      	ble.n	8012226 <_dtoa_r+0xa36>
 8012222:	9b03      	ldr	r3, [sp, #12]
 8012224:	3331      	adds	r3, #49	@ 0x31
 8012226:	f88b 3000 	strb.w	r3, [fp]
 801222a:	e52e      	b.n	8011c8a <_dtoa_r+0x49a>
 801222c:	4628      	mov	r0, r5
 801222e:	e7b9      	b.n	80121a4 <_dtoa_r+0x9b4>
 8012230:	2201      	movs	r2, #1
 8012232:	e7e2      	b.n	80121fa <_dtoa_r+0xa0a>
 8012234:	9904      	ldr	r1, [sp, #16]
 8012236:	2900      	cmp	r1, #0
 8012238:	db04      	blt.n	8012244 <_dtoa_r+0xa54>
 801223a:	9807      	ldr	r0, [sp, #28]
 801223c:	4301      	orrs	r1, r0
 801223e:	9806      	ldr	r0, [sp, #24]
 8012240:	4301      	orrs	r1, r0
 8012242:	d120      	bne.n	8012286 <_dtoa_r+0xa96>
 8012244:	2a00      	cmp	r2, #0
 8012246:	ddee      	ble.n	8012226 <_dtoa_r+0xa36>
 8012248:	9902      	ldr	r1, [sp, #8]
 801224a:	9300      	str	r3, [sp, #0]
 801224c:	2201      	movs	r2, #1
 801224e:	4648      	mov	r0, r9
 8012250:	f000 fba4 	bl	801299c <__lshift>
 8012254:	4621      	mov	r1, r4
 8012256:	9002      	str	r0, [sp, #8]
 8012258:	f000 fc0c 	bl	8012a74 <__mcmp>
 801225c:	2800      	cmp	r0, #0
 801225e:	9b00      	ldr	r3, [sp, #0]
 8012260:	dc02      	bgt.n	8012268 <_dtoa_r+0xa78>
 8012262:	d1e0      	bne.n	8012226 <_dtoa_r+0xa36>
 8012264:	07da      	lsls	r2, r3, #31
 8012266:	d5de      	bpl.n	8012226 <_dtoa_r+0xa36>
 8012268:	2b39      	cmp	r3, #57	@ 0x39
 801226a:	d1da      	bne.n	8012222 <_dtoa_r+0xa32>
 801226c:	2339      	movs	r3, #57	@ 0x39
 801226e:	f88b 3000 	strb.w	r3, [fp]
 8012272:	4633      	mov	r3, r6
 8012274:	461e      	mov	r6, r3
 8012276:	3b01      	subs	r3, #1
 8012278:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801227c:	2a39      	cmp	r2, #57	@ 0x39
 801227e:	d04e      	beq.n	801231e <_dtoa_r+0xb2e>
 8012280:	3201      	adds	r2, #1
 8012282:	701a      	strb	r2, [r3, #0]
 8012284:	e501      	b.n	8011c8a <_dtoa_r+0x49a>
 8012286:	2a00      	cmp	r2, #0
 8012288:	dd03      	ble.n	8012292 <_dtoa_r+0xaa2>
 801228a:	2b39      	cmp	r3, #57	@ 0x39
 801228c:	d0ee      	beq.n	801226c <_dtoa_r+0xa7c>
 801228e:	3301      	adds	r3, #1
 8012290:	e7c9      	b.n	8012226 <_dtoa_r+0xa36>
 8012292:	9a00      	ldr	r2, [sp, #0]
 8012294:	9908      	ldr	r1, [sp, #32]
 8012296:	f802 3c01 	strb.w	r3, [r2, #-1]
 801229a:	428a      	cmp	r2, r1
 801229c:	d028      	beq.n	80122f0 <_dtoa_r+0xb00>
 801229e:	9902      	ldr	r1, [sp, #8]
 80122a0:	2300      	movs	r3, #0
 80122a2:	220a      	movs	r2, #10
 80122a4:	4648      	mov	r0, r9
 80122a6:	f000 f9d5 	bl	8012654 <__multadd>
 80122aa:	42af      	cmp	r7, r5
 80122ac:	9002      	str	r0, [sp, #8]
 80122ae:	f04f 0300 	mov.w	r3, #0
 80122b2:	f04f 020a 	mov.w	r2, #10
 80122b6:	4639      	mov	r1, r7
 80122b8:	4648      	mov	r0, r9
 80122ba:	d107      	bne.n	80122cc <_dtoa_r+0xadc>
 80122bc:	f000 f9ca 	bl	8012654 <__multadd>
 80122c0:	4607      	mov	r7, r0
 80122c2:	4605      	mov	r5, r0
 80122c4:	9b00      	ldr	r3, [sp, #0]
 80122c6:	3301      	adds	r3, #1
 80122c8:	9300      	str	r3, [sp, #0]
 80122ca:	e777      	b.n	80121bc <_dtoa_r+0x9cc>
 80122cc:	f000 f9c2 	bl	8012654 <__multadd>
 80122d0:	4629      	mov	r1, r5
 80122d2:	4607      	mov	r7, r0
 80122d4:	2300      	movs	r3, #0
 80122d6:	220a      	movs	r2, #10
 80122d8:	4648      	mov	r0, r9
 80122da:	f000 f9bb 	bl	8012654 <__multadd>
 80122de:	4605      	mov	r5, r0
 80122e0:	e7f0      	b.n	80122c4 <_dtoa_r+0xad4>
 80122e2:	f1bb 0f00 	cmp.w	fp, #0
 80122e6:	bfcc      	ite	gt
 80122e8:	465e      	movgt	r6, fp
 80122ea:	2601      	movle	r6, #1
 80122ec:	4456      	add	r6, sl
 80122ee:	2700      	movs	r7, #0
 80122f0:	9902      	ldr	r1, [sp, #8]
 80122f2:	9300      	str	r3, [sp, #0]
 80122f4:	2201      	movs	r2, #1
 80122f6:	4648      	mov	r0, r9
 80122f8:	f000 fb50 	bl	801299c <__lshift>
 80122fc:	4621      	mov	r1, r4
 80122fe:	9002      	str	r0, [sp, #8]
 8012300:	f000 fbb8 	bl	8012a74 <__mcmp>
 8012304:	2800      	cmp	r0, #0
 8012306:	dcb4      	bgt.n	8012272 <_dtoa_r+0xa82>
 8012308:	d102      	bne.n	8012310 <_dtoa_r+0xb20>
 801230a:	9b00      	ldr	r3, [sp, #0]
 801230c:	07db      	lsls	r3, r3, #31
 801230e:	d4b0      	bmi.n	8012272 <_dtoa_r+0xa82>
 8012310:	4633      	mov	r3, r6
 8012312:	461e      	mov	r6, r3
 8012314:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012318:	2a30      	cmp	r2, #48	@ 0x30
 801231a:	d0fa      	beq.n	8012312 <_dtoa_r+0xb22>
 801231c:	e4b5      	b.n	8011c8a <_dtoa_r+0x49a>
 801231e:	459a      	cmp	sl, r3
 8012320:	d1a8      	bne.n	8012274 <_dtoa_r+0xa84>
 8012322:	2331      	movs	r3, #49	@ 0x31
 8012324:	f108 0801 	add.w	r8, r8, #1
 8012328:	f88a 3000 	strb.w	r3, [sl]
 801232c:	e4ad      	b.n	8011c8a <_dtoa_r+0x49a>
 801232e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012330:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801238c <_dtoa_r+0xb9c>
 8012334:	b11b      	cbz	r3, 801233e <_dtoa_r+0xb4e>
 8012336:	f10a 0308 	add.w	r3, sl, #8
 801233a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801233c:	6013      	str	r3, [r2, #0]
 801233e:	4650      	mov	r0, sl
 8012340:	b017      	add	sp, #92	@ 0x5c
 8012342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012346:	9b07      	ldr	r3, [sp, #28]
 8012348:	2b01      	cmp	r3, #1
 801234a:	f77f ae2e 	ble.w	8011faa <_dtoa_r+0x7ba>
 801234e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012350:	9308      	str	r3, [sp, #32]
 8012352:	2001      	movs	r0, #1
 8012354:	e64d      	b.n	8011ff2 <_dtoa_r+0x802>
 8012356:	f1bb 0f00 	cmp.w	fp, #0
 801235a:	f77f aed9 	ble.w	8012110 <_dtoa_r+0x920>
 801235e:	4656      	mov	r6, sl
 8012360:	9802      	ldr	r0, [sp, #8]
 8012362:	4621      	mov	r1, r4
 8012364:	f7ff f9bb 	bl	80116de <quorem>
 8012368:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801236c:	f806 3b01 	strb.w	r3, [r6], #1
 8012370:	eba6 020a 	sub.w	r2, r6, sl
 8012374:	4593      	cmp	fp, r2
 8012376:	ddb4      	ble.n	80122e2 <_dtoa_r+0xaf2>
 8012378:	9902      	ldr	r1, [sp, #8]
 801237a:	2300      	movs	r3, #0
 801237c:	220a      	movs	r2, #10
 801237e:	4648      	mov	r0, r9
 8012380:	f000 f968 	bl	8012654 <__multadd>
 8012384:	9002      	str	r0, [sp, #8]
 8012386:	e7eb      	b.n	8012360 <_dtoa_r+0xb70>
 8012388:	080159bc 	.word	0x080159bc
 801238c:	08015940 	.word	0x08015940

08012390 <_free_r>:
 8012390:	b538      	push	{r3, r4, r5, lr}
 8012392:	4605      	mov	r5, r0
 8012394:	2900      	cmp	r1, #0
 8012396:	d041      	beq.n	801241c <_free_r+0x8c>
 8012398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801239c:	1f0c      	subs	r4, r1, #4
 801239e:	2b00      	cmp	r3, #0
 80123a0:	bfb8      	it	lt
 80123a2:	18e4      	addlt	r4, r4, r3
 80123a4:	f000 f8e8 	bl	8012578 <__malloc_lock>
 80123a8:	4a1d      	ldr	r2, [pc, #116]	@ (8012420 <_free_r+0x90>)
 80123aa:	6813      	ldr	r3, [r2, #0]
 80123ac:	b933      	cbnz	r3, 80123bc <_free_r+0x2c>
 80123ae:	6063      	str	r3, [r4, #4]
 80123b0:	6014      	str	r4, [r2, #0]
 80123b2:	4628      	mov	r0, r5
 80123b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123b8:	f000 b8e4 	b.w	8012584 <__malloc_unlock>
 80123bc:	42a3      	cmp	r3, r4
 80123be:	d908      	bls.n	80123d2 <_free_r+0x42>
 80123c0:	6820      	ldr	r0, [r4, #0]
 80123c2:	1821      	adds	r1, r4, r0
 80123c4:	428b      	cmp	r3, r1
 80123c6:	bf01      	itttt	eq
 80123c8:	6819      	ldreq	r1, [r3, #0]
 80123ca:	685b      	ldreq	r3, [r3, #4]
 80123cc:	1809      	addeq	r1, r1, r0
 80123ce:	6021      	streq	r1, [r4, #0]
 80123d0:	e7ed      	b.n	80123ae <_free_r+0x1e>
 80123d2:	461a      	mov	r2, r3
 80123d4:	685b      	ldr	r3, [r3, #4]
 80123d6:	b10b      	cbz	r3, 80123dc <_free_r+0x4c>
 80123d8:	42a3      	cmp	r3, r4
 80123da:	d9fa      	bls.n	80123d2 <_free_r+0x42>
 80123dc:	6811      	ldr	r1, [r2, #0]
 80123de:	1850      	adds	r0, r2, r1
 80123e0:	42a0      	cmp	r0, r4
 80123e2:	d10b      	bne.n	80123fc <_free_r+0x6c>
 80123e4:	6820      	ldr	r0, [r4, #0]
 80123e6:	4401      	add	r1, r0
 80123e8:	1850      	adds	r0, r2, r1
 80123ea:	4283      	cmp	r3, r0
 80123ec:	6011      	str	r1, [r2, #0]
 80123ee:	d1e0      	bne.n	80123b2 <_free_r+0x22>
 80123f0:	6818      	ldr	r0, [r3, #0]
 80123f2:	685b      	ldr	r3, [r3, #4]
 80123f4:	6053      	str	r3, [r2, #4]
 80123f6:	4408      	add	r0, r1
 80123f8:	6010      	str	r0, [r2, #0]
 80123fa:	e7da      	b.n	80123b2 <_free_r+0x22>
 80123fc:	d902      	bls.n	8012404 <_free_r+0x74>
 80123fe:	230c      	movs	r3, #12
 8012400:	602b      	str	r3, [r5, #0]
 8012402:	e7d6      	b.n	80123b2 <_free_r+0x22>
 8012404:	6820      	ldr	r0, [r4, #0]
 8012406:	1821      	adds	r1, r4, r0
 8012408:	428b      	cmp	r3, r1
 801240a:	bf04      	itt	eq
 801240c:	6819      	ldreq	r1, [r3, #0]
 801240e:	685b      	ldreq	r3, [r3, #4]
 8012410:	6063      	str	r3, [r4, #4]
 8012412:	bf04      	itt	eq
 8012414:	1809      	addeq	r1, r1, r0
 8012416:	6021      	streq	r1, [r4, #0]
 8012418:	6054      	str	r4, [r2, #4]
 801241a:	e7ca      	b.n	80123b2 <_free_r+0x22>
 801241c:	bd38      	pop	{r3, r4, r5, pc}
 801241e:	bf00      	nop
 8012420:	20001ea0 	.word	0x20001ea0

08012424 <malloc>:
 8012424:	4b02      	ldr	r3, [pc, #8]	@ (8012430 <malloc+0xc>)
 8012426:	4601      	mov	r1, r0
 8012428:	6818      	ldr	r0, [r3, #0]
 801242a:	f000 b825 	b.w	8012478 <_malloc_r>
 801242e:	bf00      	nop
 8012430:	200000c0 	.word	0x200000c0

08012434 <sbrk_aligned>:
 8012434:	b570      	push	{r4, r5, r6, lr}
 8012436:	4e0f      	ldr	r6, [pc, #60]	@ (8012474 <sbrk_aligned+0x40>)
 8012438:	460c      	mov	r4, r1
 801243a:	6831      	ldr	r1, [r6, #0]
 801243c:	4605      	mov	r5, r0
 801243e:	b911      	cbnz	r1, 8012446 <sbrk_aligned+0x12>
 8012440:	f001 f838 	bl	80134b4 <_sbrk_r>
 8012444:	6030      	str	r0, [r6, #0]
 8012446:	4621      	mov	r1, r4
 8012448:	4628      	mov	r0, r5
 801244a:	f001 f833 	bl	80134b4 <_sbrk_r>
 801244e:	1c43      	adds	r3, r0, #1
 8012450:	d103      	bne.n	801245a <sbrk_aligned+0x26>
 8012452:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8012456:	4620      	mov	r0, r4
 8012458:	bd70      	pop	{r4, r5, r6, pc}
 801245a:	1cc4      	adds	r4, r0, #3
 801245c:	f024 0403 	bic.w	r4, r4, #3
 8012460:	42a0      	cmp	r0, r4
 8012462:	d0f8      	beq.n	8012456 <sbrk_aligned+0x22>
 8012464:	1a21      	subs	r1, r4, r0
 8012466:	4628      	mov	r0, r5
 8012468:	f001 f824 	bl	80134b4 <_sbrk_r>
 801246c:	3001      	adds	r0, #1
 801246e:	d1f2      	bne.n	8012456 <sbrk_aligned+0x22>
 8012470:	e7ef      	b.n	8012452 <sbrk_aligned+0x1e>
 8012472:	bf00      	nop
 8012474:	20001e9c 	.word	0x20001e9c

08012478 <_malloc_r>:
 8012478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801247c:	1ccd      	adds	r5, r1, #3
 801247e:	f025 0503 	bic.w	r5, r5, #3
 8012482:	3508      	adds	r5, #8
 8012484:	2d0c      	cmp	r5, #12
 8012486:	bf38      	it	cc
 8012488:	250c      	movcc	r5, #12
 801248a:	2d00      	cmp	r5, #0
 801248c:	4606      	mov	r6, r0
 801248e:	db01      	blt.n	8012494 <_malloc_r+0x1c>
 8012490:	42a9      	cmp	r1, r5
 8012492:	d904      	bls.n	801249e <_malloc_r+0x26>
 8012494:	230c      	movs	r3, #12
 8012496:	6033      	str	r3, [r6, #0]
 8012498:	2000      	movs	r0, #0
 801249a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801249e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012574 <_malloc_r+0xfc>
 80124a2:	f000 f869 	bl	8012578 <__malloc_lock>
 80124a6:	f8d8 3000 	ldr.w	r3, [r8]
 80124aa:	461c      	mov	r4, r3
 80124ac:	bb44      	cbnz	r4, 8012500 <_malloc_r+0x88>
 80124ae:	4629      	mov	r1, r5
 80124b0:	4630      	mov	r0, r6
 80124b2:	f7ff ffbf 	bl	8012434 <sbrk_aligned>
 80124b6:	1c43      	adds	r3, r0, #1
 80124b8:	4604      	mov	r4, r0
 80124ba:	d158      	bne.n	801256e <_malloc_r+0xf6>
 80124bc:	f8d8 4000 	ldr.w	r4, [r8]
 80124c0:	4627      	mov	r7, r4
 80124c2:	2f00      	cmp	r7, #0
 80124c4:	d143      	bne.n	801254e <_malloc_r+0xd6>
 80124c6:	2c00      	cmp	r4, #0
 80124c8:	d04b      	beq.n	8012562 <_malloc_r+0xea>
 80124ca:	6823      	ldr	r3, [r4, #0]
 80124cc:	4639      	mov	r1, r7
 80124ce:	4630      	mov	r0, r6
 80124d0:	eb04 0903 	add.w	r9, r4, r3
 80124d4:	f000 ffee 	bl	80134b4 <_sbrk_r>
 80124d8:	4581      	cmp	r9, r0
 80124da:	d142      	bne.n	8012562 <_malloc_r+0xea>
 80124dc:	6821      	ldr	r1, [r4, #0]
 80124de:	1a6d      	subs	r5, r5, r1
 80124e0:	4629      	mov	r1, r5
 80124e2:	4630      	mov	r0, r6
 80124e4:	f7ff ffa6 	bl	8012434 <sbrk_aligned>
 80124e8:	3001      	adds	r0, #1
 80124ea:	d03a      	beq.n	8012562 <_malloc_r+0xea>
 80124ec:	6823      	ldr	r3, [r4, #0]
 80124ee:	442b      	add	r3, r5
 80124f0:	6023      	str	r3, [r4, #0]
 80124f2:	f8d8 3000 	ldr.w	r3, [r8]
 80124f6:	685a      	ldr	r2, [r3, #4]
 80124f8:	bb62      	cbnz	r2, 8012554 <_malloc_r+0xdc>
 80124fa:	f8c8 7000 	str.w	r7, [r8]
 80124fe:	e00f      	b.n	8012520 <_malloc_r+0xa8>
 8012500:	6822      	ldr	r2, [r4, #0]
 8012502:	1b52      	subs	r2, r2, r5
 8012504:	d420      	bmi.n	8012548 <_malloc_r+0xd0>
 8012506:	2a0b      	cmp	r2, #11
 8012508:	d917      	bls.n	801253a <_malloc_r+0xc2>
 801250a:	1961      	adds	r1, r4, r5
 801250c:	42a3      	cmp	r3, r4
 801250e:	6025      	str	r5, [r4, #0]
 8012510:	bf18      	it	ne
 8012512:	6059      	strne	r1, [r3, #4]
 8012514:	6863      	ldr	r3, [r4, #4]
 8012516:	bf08      	it	eq
 8012518:	f8c8 1000 	streq.w	r1, [r8]
 801251c:	5162      	str	r2, [r4, r5]
 801251e:	604b      	str	r3, [r1, #4]
 8012520:	4630      	mov	r0, r6
 8012522:	f000 f82f 	bl	8012584 <__malloc_unlock>
 8012526:	f104 000b 	add.w	r0, r4, #11
 801252a:	1d23      	adds	r3, r4, #4
 801252c:	f020 0007 	bic.w	r0, r0, #7
 8012530:	1ac2      	subs	r2, r0, r3
 8012532:	bf1c      	itt	ne
 8012534:	1a1b      	subne	r3, r3, r0
 8012536:	50a3      	strne	r3, [r4, r2]
 8012538:	e7af      	b.n	801249a <_malloc_r+0x22>
 801253a:	6862      	ldr	r2, [r4, #4]
 801253c:	42a3      	cmp	r3, r4
 801253e:	bf0c      	ite	eq
 8012540:	f8c8 2000 	streq.w	r2, [r8]
 8012544:	605a      	strne	r2, [r3, #4]
 8012546:	e7eb      	b.n	8012520 <_malloc_r+0xa8>
 8012548:	4623      	mov	r3, r4
 801254a:	6864      	ldr	r4, [r4, #4]
 801254c:	e7ae      	b.n	80124ac <_malloc_r+0x34>
 801254e:	463c      	mov	r4, r7
 8012550:	687f      	ldr	r7, [r7, #4]
 8012552:	e7b6      	b.n	80124c2 <_malloc_r+0x4a>
 8012554:	461a      	mov	r2, r3
 8012556:	685b      	ldr	r3, [r3, #4]
 8012558:	42a3      	cmp	r3, r4
 801255a:	d1fb      	bne.n	8012554 <_malloc_r+0xdc>
 801255c:	2300      	movs	r3, #0
 801255e:	6053      	str	r3, [r2, #4]
 8012560:	e7de      	b.n	8012520 <_malloc_r+0xa8>
 8012562:	230c      	movs	r3, #12
 8012564:	6033      	str	r3, [r6, #0]
 8012566:	4630      	mov	r0, r6
 8012568:	f000 f80c 	bl	8012584 <__malloc_unlock>
 801256c:	e794      	b.n	8012498 <_malloc_r+0x20>
 801256e:	6005      	str	r5, [r0, #0]
 8012570:	e7d6      	b.n	8012520 <_malloc_r+0xa8>
 8012572:	bf00      	nop
 8012574:	20001ea0 	.word	0x20001ea0

08012578 <__malloc_lock>:
 8012578:	4801      	ldr	r0, [pc, #4]	@ (8012580 <__malloc_lock+0x8>)
 801257a:	f7ff b8a0 	b.w	80116be <__retarget_lock_acquire_recursive>
 801257e:	bf00      	nop
 8012580:	20001e98 	.word	0x20001e98

08012584 <__malloc_unlock>:
 8012584:	4801      	ldr	r0, [pc, #4]	@ (801258c <__malloc_unlock+0x8>)
 8012586:	f7ff b89b 	b.w	80116c0 <__retarget_lock_release_recursive>
 801258a:	bf00      	nop
 801258c:	20001e98 	.word	0x20001e98

08012590 <_Balloc>:
 8012590:	b570      	push	{r4, r5, r6, lr}
 8012592:	69c6      	ldr	r6, [r0, #28]
 8012594:	4604      	mov	r4, r0
 8012596:	460d      	mov	r5, r1
 8012598:	b976      	cbnz	r6, 80125b8 <_Balloc+0x28>
 801259a:	2010      	movs	r0, #16
 801259c:	f7ff ff42 	bl	8012424 <malloc>
 80125a0:	4602      	mov	r2, r0
 80125a2:	61e0      	str	r0, [r4, #28]
 80125a4:	b920      	cbnz	r0, 80125b0 <_Balloc+0x20>
 80125a6:	4b18      	ldr	r3, [pc, #96]	@ (8012608 <_Balloc+0x78>)
 80125a8:	4818      	ldr	r0, [pc, #96]	@ (801260c <_Balloc+0x7c>)
 80125aa:	216b      	movs	r1, #107	@ 0x6b
 80125ac:	f000 ff92 	bl	80134d4 <__assert_func>
 80125b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80125b4:	6006      	str	r6, [r0, #0]
 80125b6:	60c6      	str	r6, [r0, #12]
 80125b8:	69e6      	ldr	r6, [r4, #28]
 80125ba:	68f3      	ldr	r3, [r6, #12]
 80125bc:	b183      	cbz	r3, 80125e0 <_Balloc+0x50>
 80125be:	69e3      	ldr	r3, [r4, #28]
 80125c0:	68db      	ldr	r3, [r3, #12]
 80125c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80125c6:	b9b8      	cbnz	r0, 80125f8 <_Balloc+0x68>
 80125c8:	2101      	movs	r1, #1
 80125ca:	fa01 f605 	lsl.w	r6, r1, r5
 80125ce:	1d72      	adds	r2, r6, #5
 80125d0:	0092      	lsls	r2, r2, #2
 80125d2:	4620      	mov	r0, r4
 80125d4:	f000 ff9c 	bl	8013510 <_calloc_r>
 80125d8:	b160      	cbz	r0, 80125f4 <_Balloc+0x64>
 80125da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80125de:	e00e      	b.n	80125fe <_Balloc+0x6e>
 80125e0:	2221      	movs	r2, #33	@ 0x21
 80125e2:	2104      	movs	r1, #4
 80125e4:	4620      	mov	r0, r4
 80125e6:	f000 ff93 	bl	8013510 <_calloc_r>
 80125ea:	69e3      	ldr	r3, [r4, #28]
 80125ec:	60f0      	str	r0, [r6, #12]
 80125ee:	68db      	ldr	r3, [r3, #12]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d1e4      	bne.n	80125be <_Balloc+0x2e>
 80125f4:	2000      	movs	r0, #0
 80125f6:	bd70      	pop	{r4, r5, r6, pc}
 80125f8:	6802      	ldr	r2, [r0, #0]
 80125fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80125fe:	2300      	movs	r3, #0
 8012600:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012604:	e7f7      	b.n	80125f6 <_Balloc+0x66>
 8012606:	bf00      	nop
 8012608:	0801594d 	.word	0x0801594d
 801260c:	080159cd 	.word	0x080159cd

08012610 <_Bfree>:
 8012610:	b570      	push	{r4, r5, r6, lr}
 8012612:	69c6      	ldr	r6, [r0, #28]
 8012614:	4605      	mov	r5, r0
 8012616:	460c      	mov	r4, r1
 8012618:	b976      	cbnz	r6, 8012638 <_Bfree+0x28>
 801261a:	2010      	movs	r0, #16
 801261c:	f7ff ff02 	bl	8012424 <malloc>
 8012620:	4602      	mov	r2, r0
 8012622:	61e8      	str	r0, [r5, #28]
 8012624:	b920      	cbnz	r0, 8012630 <_Bfree+0x20>
 8012626:	4b09      	ldr	r3, [pc, #36]	@ (801264c <_Bfree+0x3c>)
 8012628:	4809      	ldr	r0, [pc, #36]	@ (8012650 <_Bfree+0x40>)
 801262a:	218f      	movs	r1, #143	@ 0x8f
 801262c:	f000 ff52 	bl	80134d4 <__assert_func>
 8012630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012634:	6006      	str	r6, [r0, #0]
 8012636:	60c6      	str	r6, [r0, #12]
 8012638:	b13c      	cbz	r4, 801264a <_Bfree+0x3a>
 801263a:	69eb      	ldr	r3, [r5, #28]
 801263c:	6862      	ldr	r2, [r4, #4]
 801263e:	68db      	ldr	r3, [r3, #12]
 8012640:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012644:	6021      	str	r1, [r4, #0]
 8012646:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801264a:	bd70      	pop	{r4, r5, r6, pc}
 801264c:	0801594d 	.word	0x0801594d
 8012650:	080159cd 	.word	0x080159cd

08012654 <__multadd>:
 8012654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012658:	690d      	ldr	r5, [r1, #16]
 801265a:	4607      	mov	r7, r0
 801265c:	460c      	mov	r4, r1
 801265e:	461e      	mov	r6, r3
 8012660:	f101 0c14 	add.w	ip, r1, #20
 8012664:	2000      	movs	r0, #0
 8012666:	f8dc 3000 	ldr.w	r3, [ip]
 801266a:	b299      	uxth	r1, r3
 801266c:	fb02 6101 	mla	r1, r2, r1, r6
 8012670:	0c1e      	lsrs	r6, r3, #16
 8012672:	0c0b      	lsrs	r3, r1, #16
 8012674:	fb02 3306 	mla	r3, r2, r6, r3
 8012678:	b289      	uxth	r1, r1
 801267a:	3001      	adds	r0, #1
 801267c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012680:	4285      	cmp	r5, r0
 8012682:	f84c 1b04 	str.w	r1, [ip], #4
 8012686:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801268a:	dcec      	bgt.n	8012666 <__multadd+0x12>
 801268c:	b30e      	cbz	r6, 80126d2 <__multadd+0x7e>
 801268e:	68a3      	ldr	r3, [r4, #8]
 8012690:	42ab      	cmp	r3, r5
 8012692:	dc19      	bgt.n	80126c8 <__multadd+0x74>
 8012694:	6861      	ldr	r1, [r4, #4]
 8012696:	4638      	mov	r0, r7
 8012698:	3101      	adds	r1, #1
 801269a:	f7ff ff79 	bl	8012590 <_Balloc>
 801269e:	4680      	mov	r8, r0
 80126a0:	b928      	cbnz	r0, 80126ae <__multadd+0x5a>
 80126a2:	4602      	mov	r2, r0
 80126a4:	4b0c      	ldr	r3, [pc, #48]	@ (80126d8 <__multadd+0x84>)
 80126a6:	480d      	ldr	r0, [pc, #52]	@ (80126dc <__multadd+0x88>)
 80126a8:	21ba      	movs	r1, #186	@ 0xba
 80126aa:	f000 ff13 	bl	80134d4 <__assert_func>
 80126ae:	6922      	ldr	r2, [r4, #16]
 80126b0:	3202      	adds	r2, #2
 80126b2:	f104 010c 	add.w	r1, r4, #12
 80126b6:	0092      	lsls	r2, r2, #2
 80126b8:	300c      	adds	r0, #12
 80126ba:	f7ff f802 	bl	80116c2 <memcpy>
 80126be:	4621      	mov	r1, r4
 80126c0:	4638      	mov	r0, r7
 80126c2:	f7ff ffa5 	bl	8012610 <_Bfree>
 80126c6:	4644      	mov	r4, r8
 80126c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80126cc:	3501      	adds	r5, #1
 80126ce:	615e      	str	r6, [r3, #20]
 80126d0:	6125      	str	r5, [r4, #16]
 80126d2:	4620      	mov	r0, r4
 80126d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126d8:	080159bc 	.word	0x080159bc
 80126dc:	080159cd 	.word	0x080159cd

080126e0 <__hi0bits>:
 80126e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80126e4:	4603      	mov	r3, r0
 80126e6:	bf36      	itet	cc
 80126e8:	0403      	lslcc	r3, r0, #16
 80126ea:	2000      	movcs	r0, #0
 80126ec:	2010      	movcc	r0, #16
 80126ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80126f2:	bf3c      	itt	cc
 80126f4:	021b      	lslcc	r3, r3, #8
 80126f6:	3008      	addcc	r0, #8
 80126f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80126fc:	bf3c      	itt	cc
 80126fe:	011b      	lslcc	r3, r3, #4
 8012700:	3004      	addcc	r0, #4
 8012702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012706:	bf3c      	itt	cc
 8012708:	009b      	lslcc	r3, r3, #2
 801270a:	3002      	addcc	r0, #2
 801270c:	2b00      	cmp	r3, #0
 801270e:	db05      	blt.n	801271c <__hi0bits+0x3c>
 8012710:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012714:	f100 0001 	add.w	r0, r0, #1
 8012718:	bf08      	it	eq
 801271a:	2020      	moveq	r0, #32
 801271c:	4770      	bx	lr

0801271e <__lo0bits>:
 801271e:	6803      	ldr	r3, [r0, #0]
 8012720:	4602      	mov	r2, r0
 8012722:	f013 0007 	ands.w	r0, r3, #7
 8012726:	d00b      	beq.n	8012740 <__lo0bits+0x22>
 8012728:	07d9      	lsls	r1, r3, #31
 801272a:	d421      	bmi.n	8012770 <__lo0bits+0x52>
 801272c:	0798      	lsls	r0, r3, #30
 801272e:	bf49      	itett	mi
 8012730:	085b      	lsrmi	r3, r3, #1
 8012732:	089b      	lsrpl	r3, r3, #2
 8012734:	2001      	movmi	r0, #1
 8012736:	6013      	strmi	r3, [r2, #0]
 8012738:	bf5c      	itt	pl
 801273a:	6013      	strpl	r3, [r2, #0]
 801273c:	2002      	movpl	r0, #2
 801273e:	4770      	bx	lr
 8012740:	b299      	uxth	r1, r3
 8012742:	b909      	cbnz	r1, 8012748 <__lo0bits+0x2a>
 8012744:	0c1b      	lsrs	r3, r3, #16
 8012746:	2010      	movs	r0, #16
 8012748:	b2d9      	uxtb	r1, r3
 801274a:	b909      	cbnz	r1, 8012750 <__lo0bits+0x32>
 801274c:	3008      	adds	r0, #8
 801274e:	0a1b      	lsrs	r3, r3, #8
 8012750:	0719      	lsls	r1, r3, #28
 8012752:	bf04      	itt	eq
 8012754:	091b      	lsreq	r3, r3, #4
 8012756:	3004      	addeq	r0, #4
 8012758:	0799      	lsls	r1, r3, #30
 801275a:	bf04      	itt	eq
 801275c:	089b      	lsreq	r3, r3, #2
 801275e:	3002      	addeq	r0, #2
 8012760:	07d9      	lsls	r1, r3, #31
 8012762:	d403      	bmi.n	801276c <__lo0bits+0x4e>
 8012764:	085b      	lsrs	r3, r3, #1
 8012766:	f100 0001 	add.w	r0, r0, #1
 801276a:	d003      	beq.n	8012774 <__lo0bits+0x56>
 801276c:	6013      	str	r3, [r2, #0]
 801276e:	4770      	bx	lr
 8012770:	2000      	movs	r0, #0
 8012772:	4770      	bx	lr
 8012774:	2020      	movs	r0, #32
 8012776:	4770      	bx	lr

08012778 <__i2b>:
 8012778:	b510      	push	{r4, lr}
 801277a:	460c      	mov	r4, r1
 801277c:	2101      	movs	r1, #1
 801277e:	f7ff ff07 	bl	8012590 <_Balloc>
 8012782:	4602      	mov	r2, r0
 8012784:	b928      	cbnz	r0, 8012792 <__i2b+0x1a>
 8012786:	4b05      	ldr	r3, [pc, #20]	@ (801279c <__i2b+0x24>)
 8012788:	4805      	ldr	r0, [pc, #20]	@ (80127a0 <__i2b+0x28>)
 801278a:	f240 1145 	movw	r1, #325	@ 0x145
 801278e:	f000 fea1 	bl	80134d4 <__assert_func>
 8012792:	2301      	movs	r3, #1
 8012794:	6144      	str	r4, [r0, #20]
 8012796:	6103      	str	r3, [r0, #16]
 8012798:	bd10      	pop	{r4, pc}
 801279a:	bf00      	nop
 801279c:	080159bc 	.word	0x080159bc
 80127a0:	080159cd 	.word	0x080159cd

080127a4 <__multiply>:
 80127a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127a8:	4617      	mov	r7, r2
 80127aa:	690a      	ldr	r2, [r1, #16]
 80127ac:	693b      	ldr	r3, [r7, #16]
 80127ae:	429a      	cmp	r2, r3
 80127b0:	bfa8      	it	ge
 80127b2:	463b      	movge	r3, r7
 80127b4:	4689      	mov	r9, r1
 80127b6:	bfa4      	itt	ge
 80127b8:	460f      	movge	r7, r1
 80127ba:	4699      	movge	r9, r3
 80127bc:	693d      	ldr	r5, [r7, #16]
 80127be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80127c2:	68bb      	ldr	r3, [r7, #8]
 80127c4:	6879      	ldr	r1, [r7, #4]
 80127c6:	eb05 060a 	add.w	r6, r5, sl
 80127ca:	42b3      	cmp	r3, r6
 80127cc:	b085      	sub	sp, #20
 80127ce:	bfb8      	it	lt
 80127d0:	3101      	addlt	r1, #1
 80127d2:	f7ff fedd 	bl	8012590 <_Balloc>
 80127d6:	b930      	cbnz	r0, 80127e6 <__multiply+0x42>
 80127d8:	4602      	mov	r2, r0
 80127da:	4b41      	ldr	r3, [pc, #260]	@ (80128e0 <__multiply+0x13c>)
 80127dc:	4841      	ldr	r0, [pc, #260]	@ (80128e4 <__multiply+0x140>)
 80127de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80127e2:	f000 fe77 	bl	80134d4 <__assert_func>
 80127e6:	f100 0414 	add.w	r4, r0, #20
 80127ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80127ee:	4623      	mov	r3, r4
 80127f0:	2200      	movs	r2, #0
 80127f2:	4573      	cmp	r3, lr
 80127f4:	d320      	bcc.n	8012838 <__multiply+0x94>
 80127f6:	f107 0814 	add.w	r8, r7, #20
 80127fa:	f109 0114 	add.w	r1, r9, #20
 80127fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012802:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012806:	9302      	str	r3, [sp, #8]
 8012808:	1beb      	subs	r3, r5, r7
 801280a:	3b15      	subs	r3, #21
 801280c:	f023 0303 	bic.w	r3, r3, #3
 8012810:	3304      	adds	r3, #4
 8012812:	3715      	adds	r7, #21
 8012814:	42bd      	cmp	r5, r7
 8012816:	bf38      	it	cc
 8012818:	2304      	movcc	r3, #4
 801281a:	9301      	str	r3, [sp, #4]
 801281c:	9b02      	ldr	r3, [sp, #8]
 801281e:	9103      	str	r1, [sp, #12]
 8012820:	428b      	cmp	r3, r1
 8012822:	d80c      	bhi.n	801283e <__multiply+0x9a>
 8012824:	2e00      	cmp	r6, #0
 8012826:	dd03      	ble.n	8012830 <__multiply+0x8c>
 8012828:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801282c:	2b00      	cmp	r3, #0
 801282e:	d055      	beq.n	80128dc <__multiply+0x138>
 8012830:	6106      	str	r6, [r0, #16]
 8012832:	b005      	add	sp, #20
 8012834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012838:	f843 2b04 	str.w	r2, [r3], #4
 801283c:	e7d9      	b.n	80127f2 <__multiply+0x4e>
 801283e:	f8b1 a000 	ldrh.w	sl, [r1]
 8012842:	f1ba 0f00 	cmp.w	sl, #0
 8012846:	d01f      	beq.n	8012888 <__multiply+0xe4>
 8012848:	46c4      	mov	ip, r8
 801284a:	46a1      	mov	r9, r4
 801284c:	2700      	movs	r7, #0
 801284e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012852:	f8d9 3000 	ldr.w	r3, [r9]
 8012856:	fa1f fb82 	uxth.w	fp, r2
 801285a:	b29b      	uxth	r3, r3
 801285c:	fb0a 330b 	mla	r3, sl, fp, r3
 8012860:	443b      	add	r3, r7
 8012862:	f8d9 7000 	ldr.w	r7, [r9]
 8012866:	0c12      	lsrs	r2, r2, #16
 8012868:	0c3f      	lsrs	r7, r7, #16
 801286a:	fb0a 7202 	mla	r2, sl, r2, r7
 801286e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012872:	b29b      	uxth	r3, r3
 8012874:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012878:	4565      	cmp	r5, ip
 801287a:	f849 3b04 	str.w	r3, [r9], #4
 801287e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012882:	d8e4      	bhi.n	801284e <__multiply+0xaa>
 8012884:	9b01      	ldr	r3, [sp, #4]
 8012886:	50e7      	str	r7, [r4, r3]
 8012888:	9b03      	ldr	r3, [sp, #12]
 801288a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801288e:	3104      	adds	r1, #4
 8012890:	f1b9 0f00 	cmp.w	r9, #0
 8012894:	d020      	beq.n	80128d8 <__multiply+0x134>
 8012896:	6823      	ldr	r3, [r4, #0]
 8012898:	4647      	mov	r7, r8
 801289a:	46a4      	mov	ip, r4
 801289c:	f04f 0a00 	mov.w	sl, #0
 80128a0:	f8b7 b000 	ldrh.w	fp, [r7]
 80128a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80128a8:	fb09 220b 	mla	r2, r9, fp, r2
 80128ac:	4452      	add	r2, sl
 80128ae:	b29b      	uxth	r3, r3
 80128b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80128b4:	f84c 3b04 	str.w	r3, [ip], #4
 80128b8:	f857 3b04 	ldr.w	r3, [r7], #4
 80128bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80128c0:	f8bc 3000 	ldrh.w	r3, [ip]
 80128c4:	fb09 330a 	mla	r3, r9, sl, r3
 80128c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80128cc:	42bd      	cmp	r5, r7
 80128ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80128d2:	d8e5      	bhi.n	80128a0 <__multiply+0xfc>
 80128d4:	9a01      	ldr	r2, [sp, #4]
 80128d6:	50a3      	str	r3, [r4, r2]
 80128d8:	3404      	adds	r4, #4
 80128da:	e79f      	b.n	801281c <__multiply+0x78>
 80128dc:	3e01      	subs	r6, #1
 80128de:	e7a1      	b.n	8012824 <__multiply+0x80>
 80128e0:	080159bc 	.word	0x080159bc
 80128e4:	080159cd 	.word	0x080159cd

080128e8 <__pow5mult>:
 80128e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80128ec:	4615      	mov	r5, r2
 80128ee:	f012 0203 	ands.w	r2, r2, #3
 80128f2:	4607      	mov	r7, r0
 80128f4:	460e      	mov	r6, r1
 80128f6:	d007      	beq.n	8012908 <__pow5mult+0x20>
 80128f8:	4c25      	ldr	r4, [pc, #148]	@ (8012990 <__pow5mult+0xa8>)
 80128fa:	3a01      	subs	r2, #1
 80128fc:	2300      	movs	r3, #0
 80128fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012902:	f7ff fea7 	bl	8012654 <__multadd>
 8012906:	4606      	mov	r6, r0
 8012908:	10ad      	asrs	r5, r5, #2
 801290a:	d03d      	beq.n	8012988 <__pow5mult+0xa0>
 801290c:	69fc      	ldr	r4, [r7, #28]
 801290e:	b97c      	cbnz	r4, 8012930 <__pow5mult+0x48>
 8012910:	2010      	movs	r0, #16
 8012912:	f7ff fd87 	bl	8012424 <malloc>
 8012916:	4602      	mov	r2, r0
 8012918:	61f8      	str	r0, [r7, #28]
 801291a:	b928      	cbnz	r0, 8012928 <__pow5mult+0x40>
 801291c:	4b1d      	ldr	r3, [pc, #116]	@ (8012994 <__pow5mult+0xac>)
 801291e:	481e      	ldr	r0, [pc, #120]	@ (8012998 <__pow5mult+0xb0>)
 8012920:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012924:	f000 fdd6 	bl	80134d4 <__assert_func>
 8012928:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801292c:	6004      	str	r4, [r0, #0]
 801292e:	60c4      	str	r4, [r0, #12]
 8012930:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012934:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012938:	b94c      	cbnz	r4, 801294e <__pow5mult+0x66>
 801293a:	f240 2171 	movw	r1, #625	@ 0x271
 801293e:	4638      	mov	r0, r7
 8012940:	f7ff ff1a 	bl	8012778 <__i2b>
 8012944:	2300      	movs	r3, #0
 8012946:	f8c8 0008 	str.w	r0, [r8, #8]
 801294a:	4604      	mov	r4, r0
 801294c:	6003      	str	r3, [r0, #0]
 801294e:	f04f 0900 	mov.w	r9, #0
 8012952:	07eb      	lsls	r3, r5, #31
 8012954:	d50a      	bpl.n	801296c <__pow5mult+0x84>
 8012956:	4631      	mov	r1, r6
 8012958:	4622      	mov	r2, r4
 801295a:	4638      	mov	r0, r7
 801295c:	f7ff ff22 	bl	80127a4 <__multiply>
 8012960:	4631      	mov	r1, r6
 8012962:	4680      	mov	r8, r0
 8012964:	4638      	mov	r0, r7
 8012966:	f7ff fe53 	bl	8012610 <_Bfree>
 801296a:	4646      	mov	r6, r8
 801296c:	106d      	asrs	r5, r5, #1
 801296e:	d00b      	beq.n	8012988 <__pow5mult+0xa0>
 8012970:	6820      	ldr	r0, [r4, #0]
 8012972:	b938      	cbnz	r0, 8012984 <__pow5mult+0x9c>
 8012974:	4622      	mov	r2, r4
 8012976:	4621      	mov	r1, r4
 8012978:	4638      	mov	r0, r7
 801297a:	f7ff ff13 	bl	80127a4 <__multiply>
 801297e:	6020      	str	r0, [r4, #0]
 8012980:	f8c0 9000 	str.w	r9, [r0]
 8012984:	4604      	mov	r4, r0
 8012986:	e7e4      	b.n	8012952 <__pow5mult+0x6a>
 8012988:	4630      	mov	r0, r6
 801298a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801298e:	bf00      	nop
 8012990:	08015a80 	.word	0x08015a80
 8012994:	0801594d 	.word	0x0801594d
 8012998:	080159cd 	.word	0x080159cd

0801299c <__lshift>:
 801299c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129a0:	460c      	mov	r4, r1
 80129a2:	6849      	ldr	r1, [r1, #4]
 80129a4:	6923      	ldr	r3, [r4, #16]
 80129a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80129aa:	68a3      	ldr	r3, [r4, #8]
 80129ac:	4607      	mov	r7, r0
 80129ae:	4691      	mov	r9, r2
 80129b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80129b4:	f108 0601 	add.w	r6, r8, #1
 80129b8:	42b3      	cmp	r3, r6
 80129ba:	db0b      	blt.n	80129d4 <__lshift+0x38>
 80129bc:	4638      	mov	r0, r7
 80129be:	f7ff fde7 	bl	8012590 <_Balloc>
 80129c2:	4605      	mov	r5, r0
 80129c4:	b948      	cbnz	r0, 80129da <__lshift+0x3e>
 80129c6:	4602      	mov	r2, r0
 80129c8:	4b28      	ldr	r3, [pc, #160]	@ (8012a6c <__lshift+0xd0>)
 80129ca:	4829      	ldr	r0, [pc, #164]	@ (8012a70 <__lshift+0xd4>)
 80129cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80129d0:	f000 fd80 	bl	80134d4 <__assert_func>
 80129d4:	3101      	adds	r1, #1
 80129d6:	005b      	lsls	r3, r3, #1
 80129d8:	e7ee      	b.n	80129b8 <__lshift+0x1c>
 80129da:	2300      	movs	r3, #0
 80129dc:	f100 0114 	add.w	r1, r0, #20
 80129e0:	f100 0210 	add.w	r2, r0, #16
 80129e4:	4618      	mov	r0, r3
 80129e6:	4553      	cmp	r3, sl
 80129e8:	db33      	blt.n	8012a52 <__lshift+0xb6>
 80129ea:	6920      	ldr	r0, [r4, #16]
 80129ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80129f0:	f104 0314 	add.w	r3, r4, #20
 80129f4:	f019 091f 	ands.w	r9, r9, #31
 80129f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80129fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012a00:	d02b      	beq.n	8012a5a <__lshift+0xbe>
 8012a02:	f1c9 0e20 	rsb	lr, r9, #32
 8012a06:	468a      	mov	sl, r1
 8012a08:	2200      	movs	r2, #0
 8012a0a:	6818      	ldr	r0, [r3, #0]
 8012a0c:	fa00 f009 	lsl.w	r0, r0, r9
 8012a10:	4310      	orrs	r0, r2
 8012a12:	f84a 0b04 	str.w	r0, [sl], #4
 8012a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a1a:	459c      	cmp	ip, r3
 8012a1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012a20:	d8f3      	bhi.n	8012a0a <__lshift+0x6e>
 8012a22:	ebac 0304 	sub.w	r3, ip, r4
 8012a26:	3b15      	subs	r3, #21
 8012a28:	f023 0303 	bic.w	r3, r3, #3
 8012a2c:	3304      	adds	r3, #4
 8012a2e:	f104 0015 	add.w	r0, r4, #21
 8012a32:	4560      	cmp	r0, ip
 8012a34:	bf88      	it	hi
 8012a36:	2304      	movhi	r3, #4
 8012a38:	50ca      	str	r2, [r1, r3]
 8012a3a:	b10a      	cbz	r2, 8012a40 <__lshift+0xa4>
 8012a3c:	f108 0602 	add.w	r6, r8, #2
 8012a40:	3e01      	subs	r6, #1
 8012a42:	4638      	mov	r0, r7
 8012a44:	612e      	str	r6, [r5, #16]
 8012a46:	4621      	mov	r1, r4
 8012a48:	f7ff fde2 	bl	8012610 <_Bfree>
 8012a4c:	4628      	mov	r0, r5
 8012a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a52:	f842 0f04 	str.w	r0, [r2, #4]!
 8012a56:	3301      	adds	r3, #1
 8012a58:	e7c5      	b.n	80129e6 <__lshift+0x4a>
 8012a5a:	3904      	subs	r1, #4
 8012a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a60:	f841 2f04 	str.w	r2, [r1, #4]!
 8012a64:	459c      	cmp	ip, r3
 8012a66:	d8f9      	bhi.n	8012a5c <__lshift+0xc0>
 8012a68:	e7ea      	b.n	8012a40 <__lshift+0xa4>
 8012a6a:	bf00      	nop
 8012a6c:	080159bc 	.word	0x080159bc
 8012a70:	080159cd 	.word	0x080159cd

08012a74 <__mcmp>:
 8012a74:	690a      	ldr	r2, [r1, #16]
 8012a76:	4603      	mov	r3, r0
 8012a78:	6900      	ldr	r0, [r0, #16]
 8012a7a:	1a80      	subs	r0, r0, r2
 8012a7c:	b530      	push	{r4, r5, lr}
 8012a7e:	d10e      	bne.n	8012a9e <__mcmp+0x2a>
 8012a80:	3314      	adds	r3, #20
 8012a82:	3114      	adds	r1, #20
 8012a84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012a88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012a8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012a90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012a94:	4295      	cmp	r5, r2
 8012a96:	d003      	beq.n	8012aa0 <__mcmp+0x2c>
 8012a98:	d205      	bcs.n	8012aa6 <__mcmp+0x32>
 8012a9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012a9e:	bd30      	pop	{r4, r5, pc}
 8012aa0:	42a3      	cmp	r3, r4
 8012aa2:	d3f3      	bcc.n	8012a8c <__mcmp+0x18>
 8012aa4:	e7fb      	b.n	8012a9e <__mcmp+0x2a>
 8012aa6:	2001      	movs	r0, #1
 8012aa8:	e7f9      	b.n	8012a9e <__mcmp+0x2a>
	...

08012aac <__mdiff>:
 8012aac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ab0:	4689      	mov	r9, r1
 8012ab2:	4606      	mov	r6, r0
 8012ab4:	4611      	mov	r1, r2
 8012ab6:	4648      	mov	r0, r9
 8012ab8:	4614      	mov	r4, r2
 8012aba:	f7ff ffdb 	bl	8012a74 <__mcmp>
 8012abe:	1e05      	subs	r5, r0, #0
 8012ac0:	d112      	bne.n	8012ae8 <__mdiff+0x3c>
 8012ac2:	4629      	mov	r1, r5
 8012ac4:	4630      	mov	r0, r6
 8012ac6:	f7ff fd63 	bl	8012590 <_Balloc>
 8012aca:	4602      	mov	r2, r0
 8012acc:	b928      	cbnz	r0, 8012ada <__mdiff+0x2e>
 8012ace:	4b3f      	ldr	r3, [pc, #252]	@ (8012bcc <__mdiff+0x120>)
 8012ad0:	f240 2137 	movw	r1, #567	@ 0x237
 8012ad4:	483e      	ldr	r0, [pc, #248]	@ (8012bd0 <__mdiff+0x124>)
 8012ad6:	f000 fcfd 	bl	80134d4 <__assert_func>
 8012ada:	2301      	movs	r3, #1
 8012adc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012ae0:	4610      	mov	r0, r2
 8012ae2:	b003      	add	sp, #12
 8012ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ae8:	bfbc      	itt	lt
 8012aea:	464b      	movlt	r3, r9
 8012aec:	46a1      	movlt	r9, r4
 8012aee:	4630      	mov	r0, r6
 8012af0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012af4:	bfba      	itte	lt
 8012af6:	461c      	movlt	r4, r3
 8012af8:	2501      	movlt	r5, #1
 8012afa:	2500      	movge	r5, #0
 8012afc:	f7ff fd48 	bl	8012590 <_Balloc>
 8012b00:	4602      	mov	r2, r0
 8012b02:	b918      	cbnz	r0, 8012b0c <__mdiff+0x60>
 8012b04:	4b31      	ldr	r3, [pc, #196]	@ (8012bcc <__mdiff+0x120>)
 8012b06:	f240 2145 	movw	r1, #581	@ 0x245
 8012b0a:	e7e3      	b.n	8012ad4 <__mdiff+0x28>
 8012b0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012b10:	6926      	ldr	r6, [r4, #16]
 8012b12:	60c5      	str	r5, [r0, #12]
 8012b14:	f109 0310 	add.w	r3, r9, #16
 8012b18:	f109 0514 	add.w	r5, r9, #20
 8012b1c:	f104 0e14 	add.w	lr, r4, #20
 8012b20:	f100 0b14 	add.w	fp, r0, #20
 8012b24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012b28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012b2c:	9301      	str	r3, [sp, #4]
 8012b2e:	46d9      	mov	r9, fp
 8012b30:	f04f 0c00 	mov.w	ip, #0
 8012b34:	9b01      	ldr	r3, [sp, #4]
 8012b36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012b3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012b3e:	9301      	str	r3, [sp, #4]
 8012b40:	fa1f f38a 	uxth.w	r3, sl
 8012b44:	4619      	mov	r1, r3
 8012b46:	b283      	uxth	r3, r0
 8012b48:	1acb      	subs	r3, r1, r3
 8012b4a:	0c00      	lsrs	r0, r0, #16
 8012b4c:	4463      	add	r3, ip
 8012b4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012b52:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012b56:	b29b      	uxth	r3, r3
 8012b58:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012b5c:	4576      	cmp	r6, lr
 8012b5e:	f849 3b04 	str.w	r3, [r9], #4
 8012b62:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012b66:	d8e5      	bhi.n	8012b34 <__mdiff+0x88>
 8012b68:	1b33      	subs	r3, r6, r4
 8012b6a:	3b15      	subs	r3, #21
 8012b6c:	f023 0303 	bic.w	r3, r3, #3
 8012b70:	3415      	adds	r4, #21
 8012b72:	3304      	adds	r3, #4
 8012b74:	42a6      	cmp	r6, r4
 8012b76:	bf38      	it	cc
 8012b78:	2304      	movcc	r3, #4
 8012b7a:	441d      	add	r5, r3
 8012b7c:	445b      	add	r3, fp
 8012b7e:	461e      	mov	r6, r3
 8012b80:	462c      	mov	r4, r5
 8012b82:	4544      	cmp	r4, r8
 8012b84:	d30e      	bcc.n	8012ba4 <__mdiff+0xf8>
 8012b86:	f108 0103 	add.w	r1, r8, #3
 8012b8a:	1b49      	subs	r1, r1, r5
 8012b8c:	f021 0103 	bic.w	r1, r1, #3
 8012b90:	3d03      	subs	r5, #3
 8012b92:	45a8      	cmp	r8, r5
 8012b94:	bf38      	it	cc
 8012b96:	2100      	movcc	r1, #0
 8012b98:	440b      	add	r3, r1
 8012b9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012b9e:	b191      	cbz	r1, 8012bc6 <__mdiff+0x11a>
 8012ba0:	6117      	str	r7, [r2, #16]
 8012ba2:	e79d      	b.n	8012ae0 <__mdiff+0x34>
 8012ba4:	f854 1b04 	ldr.w	r1, [r4], #4
 8012ba8:	46e6      	mov	lr, ip
 8012baa:	0c08      	lsrs	r0, r1, #16
 8012bac:	fa1c fc81 	uxtah	ip, ip, r1
 8012bb0:	4471      	add	r1, lr
 8012bb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012bb6:	b289      	uxth	r1, r1
 8012bb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012bbc:	f846 1b04 	str.w	r1, [r6], #4
 8012bc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012bc4:	e7dd      	b.n	8012b82 <__mdiff+0xd6>
 8012bc6:	3f01      	subs	r7, #1
 8012bc8:	e7e7      	b.n	8012b9a <__mdiff+0xee>
 8012bca:	bf00      	nop
 8012bcc:	080159bc 	.word	0x080159bc
 8012bd0:	080159cd 	.word	0x080159cd

08012bd4 <__d2b>:
 8012bd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012bd8:	460f      	mov	r7, r1
 8012bda:	2101      	movs	r1, #1
 8012bdc:	ec59 8b10 	vmov	r8, r9, d0
 8012be0:	4616      	mov	r6, r2
 8012be2:	f7ff fcd5 	bl	8012590 <_Balloc>
 8012be6:	4604      	mov	r4, r0
 8012be8:	b930      	cbnz	r0, 8012bf8 <__d2b+0x24>
 8012bea:	4602      	mov	r2, r0
 8012bec:	4b23      	ldr	r3, [pc, #140]	@ (8012c7c <__d2b+0xa8>)
 8012bee:	4824      	ldr	r0, [pc, #144]	@ (8012c80 <__d2b+0xac>)
 8012bf0:	f240 310f 	movw	r1, #783	@ 0x30f
 8012bf4:	f000 fc6e 	bl	80134d4 <__assert_func>
 8012bf8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012bfc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012c00:	b10d      	cbz	r5, 8012c06 <__d2b+0x32>
 8012c02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012c06:	9301      	str	r3, [sp, #4]
 8012c08:	f1b8 0300 	subs.w	r3, r8, #0
 8012c0c:	d023      	beq.n	8012c56 <__d2b+0x82>
 8012c0e:	4668      	mov	r0, sp
 8012c10:	9300      	str	r3, [sp, #0]
 8012c12:	f7ff fd84 	bl	801271e <__lo0bits>
 8012c16:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012c1a:	b1d0      	cbz	r0, 8012c52 <__d2b+0x7e>
 8012c1c:	f1c0 0320 	rsb	r3, r0, #32
 8012c20:	fa02 f303 	lsl.w	r3, r2, r3
 8012c24:	430b      	orrs	r3, r1
 8012c26:	40c2      	lsrs	r2, r0
 8012c28:	6163      	str	r3, [r4, #20]
 8012c2a:	9201      	str	r2, [sp, #4]
 8012c2c:	9b01      	ldr	r3, [sp, #4]
 8012c2e:	61a3      	str	r3, [r4, #24]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	bf0c      	ite	eq
 8012c34:	2201      	moveq	r2, #1
 8012c36:	2202      	movne	r2, #2
 8012c38:	6122      	str	r2, [r4, #16]
 8012c3a:	b1a5      	cbz	r5, 8012c66 <__d2b+0x92>
 8012c3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012c40:	4405      	add	r5, r0
 8012c42:	603d      	str	r5, [r7, #0]
 8012c44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012c48:	6030      	str	r0, [r6, #0]
 8012c4a:	4620      	mov	r0, r4
 8012c4c:	b003      	add	sp, #12
 8012c4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012c52:	6161      	str	r1, [r4, #20]
 8012c54:	e7ea      	b.n	8012c2c <__d2b+0x58>
 8012c56:	a801      	add	r0, sp, #4
 8012c58:	f7ff fd61 	bl	801271e <__lo0bits>
 8012c5c:	9b01      	ldr	r3, [sp, #4]
 8012c5e:	6163      	str	r3, [r4, #20]
 8012c60:	3020      	adds	r0, #32
 8012c62:	2201      	movs	r2, #1
 8012c64:	e7e8      	b.n	8012c38 <__d2b+0x64>
 8012c66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012c6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012c6e:	6038      	str	r0, [r7, #0]
 8012c70:	6918      	ldr	r0, [r3, #16]
 8012c72:	f7ff fd35 	bl	80126e0 <__hi0bits>
 8012c76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012c7a:	e7e5      	b.n	8012c48 <__d2b+0x74>
 8012c7c:	080159bc 	.word	0x080159bc
 8012c80:	080159cd 	.word	0x080159cd

08012c84 <__ssputs_r>:
 8012c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c88:	688e      	ldr	r6, [r1, #8]
 8012c8a:	461f      	mov	r7, r3
 8012c8c:	42be      	cmp	r6, r7
 8012c8e:	680b      	ldr	r3, [r1, #0]
 8012c90:	4682      	mov	sl, r0
 8012c92:	460c      	mov	r4, r1
 8012c94:	4690      	mov	r8, r2
 8012c96:	d82d      	bhi.n	8012cf4 <__ssputs_r+0x70>
 8012c98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012c9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012ca0:	d026      	beq.n	8012cf0 <__ssputs_r+0x6c>
 8012ca2:	6965      	ldr	r5, [r4, #20]
 8012ca4:	6909      	ldr	r1, [r1, #16]
 8012ca6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012caa:	eba3 0901 	sub.w	r9, r3, r1
 8012cae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012cb2:	1c7b      	adds	r3, r7, #1
 8012cb4:	444b      	add	r3, r9
 8012cb6:	106d      	asrs	r5, r5, #1
 8012cb8:	429d      	cmp	r5, r3
 8012cba:	bf38      	it	cc
 8012cbc:	461d      	movcc	r5, r3
 8012cbe:	0553      	lsls	r3, r2, #21
 8012cc0:	d527      	bpl.n	8012d12 <__ssputs_r+0x8e>
 8012cc2:	4629      	mov	r1, r5
 8012cc4:	f7ff fbd8 	bl	8012478 <_malloc_r>
 8012cc8:	4606      	mov	r6, r0
 8012cca:	b360      	cbz	r0, 8012d26 <__ssputs_r+0xa2>
 8012ccc:	6921      	ldr	r1, [r4, #16]
 8012cce:	464a      	mov	r2, r9
 8012cd0:	f7fe fcf7 	bl	80116c2 <memcpy>
 8012cd4:	89a3      	ldrh	r3, [r4, #12]
 8012cd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012cde:	81a3      	strh	r3, [r4, #12]
 8012ce0:	6126      	str	r6, [r4, #16]
 8012ce2:	6165      	str	r5, [r4, #20]
 8012ce4:	444e      	add	r6, r9
 8012ce6:	eba5 0509 	sub.w	r5, r5, r9
 8012cea:	6026      	str	r6, [r4, #0]
 8012cec:	60a5      	str	r5, [r4, #8]
 8012cee:	463e      	mov	r6, r7
 8012cf0:	42be      	cmp	r6, r7
 8012cf2:	d900      	bls.n	8012cf6 <__ssputs_r+0x72>
 8012cf4:	463e      	mov	r6, r7
 8012cf6:	6820      	ldr	r0, [r4, #0]
 8012cf8:	4632      	mov	r2, r6
 8012cfa:	4641      	mov	r1, r8
 8012cfc:	f000 fb9e 	bl	801343c <memmove>
 8012d00:	68a3      	ldr	r3, [r4, #8]
 8012d02:	1b9b      	subs	r3, r3, r6
 8012d04:	60a3      	str	r3, [r4, #8]
 8012d06:	6823      	ldr	r3, [r4, #0]
 8012d08:	4433      	add	r3, r6
 8012d0a:	6023      	str	r3, [r4, #0]
 8012d0c:	2000      	movs	r0, #0
 8012d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d12:	462a      	mov	r2, r5
 8012d14:	f000 fc22 	bl	801355c <_realloc_r>
 8012d18:	4606      	mov	r6, r0
 8012d1a:	2800      	cmp	r0, #0
 8012d1c:	d1e0      	bne.n	8012ce0 <__ssputs_r+0x5c>
 8012d1e:	6921      	ldr	r1, [r4, #16]
 8012d20:	4650      	mov	r0, sl
 8012d22:	f7ff fb35 	bl	8012390 <_free_r>
 8012d26:	230c      	movs	r3, #12
 8012d28:	f8ca 3000 	str.w	r3, [sl]
 8012d2c:	89a3      	ldrh	r3, [r4, #12]
 8012d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d32:	81a3      	strh	r3, [r4, #12]
 8012d34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012d38:	e7e9      	b.n	8012d0e <__ssputs_r+0x8a>
	...

08012d3c <_svfiprintf_r>:
 8012d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d40:	4698      	mov	r8, r3
 8012d42:	898b      	ldrh	r3, [r1, #12]
 8012d44:	061b      	lsls	r3, r3, #24
 8012d46:	b09d      	sub	sp, #116	@ 0x74
 8012d48:	4607      	mov	r7, r0
 8012d4a:	460d      	mov	r5, r1
 8012d4c:	4614      	mov	r4, r2
 8012d4e:	d510      	bpl.n	8012d72 <_svfiprintf_r+0x36>
 8012d50:	690b      	ldr	r3, [r1, #16]
 8012d52:	b973      	cbnz	r3, 8012d72 <_svfiprintf_r+0x36>
 8012d54:	2140      	movs	r1, #64	@ 0x40
 8012d56:	f7ff fb8f 	bl	8012478 <_malloc_r>
 8012d5a:	6028      	str	r0, [r5, #0]
 8012d5c:	6128      	str	r0, [r5, #16]
 8012d5e:	b930      	cbnz	r0, 8012d6e <_svfiprintf_r+0x32>
 8012d60:	230c      	movs	r3, #12
 8012d62:	603b      	str	r3, [r7, #0]
 8012d64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012d68:	b01d      	add	sp, #116	@ 0x74
 8012d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d6e:	2340      	movs	r3, #64	@ 0x40
 8012d70:	616b      	str	r3, [r5, #20]
 8012d72:	2300      	movs	r3, #0
 8012d74:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d76:	2320      	movs	r3, #32
 8012d78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012d7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d80:	2330      	movs	r3, #48	@ 0x30
 8012d82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012f20 <_svfiprintf_r+0x1e4>
 8012d86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012d8a:	f04f 0901 	mov.w	r9, #1
 8012d8e:	4623      	mov	r3, r4
 8012d90:	469a      	mov	sl, r3
 8012d92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d96:	b10a      	cbz	r2, 8012d9c <_svfiprintf_r+0x60>
 8012d98:	2a25      	cmp	r2, #37	@ 0x25
 8012d9a:	d1f9      	bne.n	8012d90 <_svfiprintf_r+0x54>
 8012d9c:	ebba 0b04 	subs.w	fp, sl, r4
 8012da0:	d00b      	beq.n	8012dba <_svfiprintf_r+0x7e>
 8012da2:	465b      	mov	r3, fp
 8012da4:	4622      	mov	r2, r4
 8012da6:	4629      	mov	r1, r5
 8012da8:	4638      	mov	r0, r7
 8012daa:	f7ff ff6b 	bl	8012c84 <__ssputs_r>
 8012dae:	3001      	adds	r0, #1
 8012db0:	f000 80a7 	beq.w	8012f02 <_svfiprintf_r+0x1c6>
 8012db4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012db6:	445a      	add	r2, fp
 8012db8:	9209      	str	r2, [sp, #36]	@ 0x24
 8012dba:	f89a 3000 	ldrb.w	r3, [sl]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	f000 809f 	beq.w	8012f02 <_svfiprintf_r+0x1c6>
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012dca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012dce:	f10a 0a01 	add.w	sl, sl, #1
 8012dd2:	9304      	str	r3, [sp, #16]
 8012dd4:	9307      	str	r3, [sp, #28]
 8012dd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012dda:	931a      	str	r3, [sp, #104]	@ 0x68
 8012ddc:	4654      	mov	r4, sl
 8012dde:	2205      	movs	r2, #5
 8012de0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012de4:	484e      	ldr	r0, [pc, #312]	@ (8012f20 <_svfiprintf_r+0x1e4>)
 8012de6:	f7ed f9db 	bl	80001a0 <memchr>
 8012dea:	9a04      	ldr	r2, [sp, #16]
 8012dec:	b9d8      	cbnz	r0, 8012e26 <_svfiprintf_r+0xea>
 8012dee:	06d0      	lsls	r0, r2, #27
 8012df0:	bf44      	itt	mi
 8012df2:	2320      	movmi	r3, #32
 8012df4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012df8:	0711      	lsls	r1, r2, #28
 8012dfa:	bf44      	itt	mi
 8012dfc:	232b      	movmi	r3, #43	@ 0x2b
 8012dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e02:	f89a 3000 	ldrb.w	r3, [sl]
 8012e06:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e08:	d015      	beq.n	8012e36 <_svfiprintf_r+0xfa>
 8012e0a:	9a07      	ldr	r2, [sp, #28]
 8012e0c:	4654      	mov	r4, sl
 8012e0e:	2000      	movs	r0, #0
 8012e10:	f04f 0c0a 	mov.w	ip, #10
 8012e14:	4621      	mov	r1, r4
 8012e16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e1a:	3b30      	subs	r3, #48	@ 0x30
 8012e1c:	2b09      	cmp	r3, #9
 8012e1e:	d94b      	bls.n	8012eb8 <_svfiprintf_r+0x17c>
 8012e20:	b1b0      	cbz	r0, 8012e50 <_svfiprintf_r+0x114>
 8012e22:	9207      	str	r2, [sp, #28]
 8012e24:	e014      	b.n	8012e50 <_svfiprintf_r+0x114>
 8012e26:	eba0 0308 	sub.w	r3, r0, r8
 8012e2a:	fa09 f303 	lsl.w	r3, r9, r3
 8012e2e:	4313      	orrs	r3, r2
 8012e30:	9304      	str	r3, [sp, #16]
 8012e32:	46a2      	mov	sl, r4
 8012e34:	e7d2      	b.n	8012ddc <_svfiprintf_r+0xa0>
 8012e36:	9b03      	ldr	r3, [sp, #12]
 8012e38:	1d19      	adds	r1, r3, #4
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	9103      	str	r1, [sp, #12]
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	bfbb      	ittet	lt
 8012e42:	425b      	neglt	r3, r3
 8012e44:	f042 0202 	orrlt.w	r2, r2, #2
 8012e48:	9307      	strge	r3, [sp, #28]
 8012e4a:	9307      	strlt	r3, [sp, #28]
 8012e4c:	bfb8      	it	lt
 8012e4e:	9204      	strlt	r2, [sp, #16]
 8012e50:	7823      	ldrb	r3, [r4, #0]
 8012e52:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e54:	d10a      	bne.n	8012e6c <_svfiprintf_r+0x130>
 8012e56:	7863      	ldrb	r3, [r4, #1]
 8012e58:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e5a:	d132      	bne.n	8012ec2 <_svfiprintf_r+0x186>
 8012e5c:	9b03      	ldr	r3, [sp, #12]
 8012e5e:	1d1a      	adds	r2, r3, #4
 8012e60:	681b      	ldr	r3, [r3, #0]
 8012e62:	9203      	str	r2, [sp, #12]
 8012e64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012e68:	3402      	adds	r4, #2
 8012e6a:	9305      	str	r3, [sp, #20]
 8012e6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012f30 <_svfiprintf_r+0x1f4>
 8012e70:	7821      	ldrb	r1, [r4, #0]
 8012e72:	2203      	movs	r2, #3
 8012e74:	4650      	mov	r0, sl
 8012e76:	f7ed f993 	bl	80001a0 <memchr>
 8012e7a:	b138      	cbz	r0, 8012e8c <_svfiprintf_r+0x150>
 8012e7c:	9b04      	ldr	r3, [sp, #16]
 8012e7e:	eba0 000a 	sub.w	r0, r0, sl
 8012e82:	2240      	movs	r2, #64	@ 0x40
 8012e84:	4082      	lsls	r2, r0
 8012e86:	4313      	orrs	r3, r2
 8012e88:	3401      	adds	r4, #1
 8012e8a:	9304      	str	r3, [sp, #16]
 8012e8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e90:	4824      	ldr	r0, [pc, #144]	@ (8012f24 <_svfiprintf_r+0x1e8>)
 8012e92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012e96:	2206      	movs	r2, #6
 8012e98:	f7ed f982 	bl	80001a0 <memchr>
 8012e9c:	2800      	cmp	r0, #0
 8012e9e:	d036      	beq.n	8012f0e <_svfiprintf_r+0x1d2>
 8012ea0:	4b21      	ldr	r3, [pc, #132]	@ (8012f28 <_svfiprintf_r+0x1ec>)
 8012ea2:	bb1b      	cbnz	r3, 8012eec <_svfiprintf_r+0x1b0>
 8012ea4:	9b03      	ldr	r3, [sp, #12]
 8012ea6:	3307      	adds	r3, #7
 8012ea8:	f023 0307 	bic.w	r3, r3, #7
 8012eac:	3308      	adds	r3, #8
 8012eae:	9303      	str	r3, [sp, #12]
 8012eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eb2:	4433      	add	r3, r6
 8012eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012eb6:	e76a      	b.n	8012d8e <_svfiprintf_r+0x52>
 8012eb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012ebc:	460c      	mov	r4, r1
 8012ebe:	2001      	movs	r0, #1
 8012ec0:	e7a8      	b.n	8012e14 <_svfiprintf_r+0xd8>
 8012ec2:	2300      	movs	r3, #0
 8012ec4:	3401      	adds	r4, #1
 8012ec6:	9305      	str	r3, [sp, #20]
 8012ec8:	4619      	mov	r1, r3
 8012eca:	f04f 0c0a 	mov.w	ip, #10
 8012ece:	4620      	mov	r0, r4
 8012ed0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ed4:	3a30      	subs	r2, #48	@ 0x30
 8012ed6:	2a09      	cmp	r2, #9
 8012ed8:	d903      	bls.n	8012ee2 <_svfiprintf_r+0x1a6>
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d0c6      	beq.n	8012e6c <_svfiprintf_r+0x130>
 8012ede:	9105      	str	r1, [sp, #20]
 8012ee0:	e7c4      	b.n	8012e6c <_svfiprintf_r+0x130>
 8012ee2:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ee6:	4604      	mov	r4, r0
 8012ee8:	2301      	movs	r3, #1
 8012eea:	e7f0      	b.n	8012ece <_svfiprintf_r+0x192>
 8012eec:	ab03      	add	r3, sp, #12
 8012eee:	9300      	str	r3, [sp, #0]
 8012ef0:	462a      	mov	r2, r5
 8012ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8012f2c <_svfiprintf_r+0x1f0>)
 8012ef4:	a904      	add	r1, sp, #16
 8012ef6:	4638      	mov	r0, r7
 8012ef8:	f7fd fd7a 	bl	80109f0 <_printf_float>
 8012efc:	1c42      	adds	r2, r0, #1
 8012efe:	4606      	mov	r6, r0
 8012f00:	d1d6      	bne.n	8012eb0 <_svfiprintf_r+0x174>
 8012f02:	89ab      	ldrh	r3, [r5, #12]
 8012f04:	065b      	lsls	r3, r3, #25
 8012f06:	f53f af2d 	bmi.w	8012d64 <_svfiprintf_r+0x28>
 8012f0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012f0c:	e72c      	b.n	8012d68 <_svfiprintf_r+0x2c>
 8012f0e:	ab03      	add	r3, sp, #12
 8012f10:	9300      	str	r3, [sp, #0]
 8012f12:	462a      	mov	r2, r5
 8012f14:	4b05      	ldr	r3, [pc, #20]	@ (8012f2c <_svfiprintf_r+0x1f0>)
 8012f16:	a904      	add	r1, sp, #16
 8012f18:	4638      	mov	r0, r7
 8012f1a:	f7fe f801 	bl	8010f20 <_printf_i>
 8012f1e:	e7ed      	b.n	8012efc <_svfiprintf_r+0x1c0>
 8012f20:	08015a26 	.word	0x08015a26
 8012f24:	08015a30 	.word	0x08015a30
 8012f28:	080109f1 	.word	0x080109f1
 8012f2c:	08012c85 	.word	0x08012c85
 8012f30:	08015a2c 	.word	0x08015a2c

08012f34 <__sfputc_r>:
 8012f34:	6893      	ldr	r3, [r2, #8]
 8012f36:	3b01      	subs	r3, #1
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	b410      	push	{r4}
 8012f3c:	6093      	str	r3, [r2, #8]
 8012f3e:	da08      	bge.n	8012f52 <__sfputc_r+0x1e>
 8012f40:	6994      	ldr	r4, [r2, #24]
 8012f42:	42a3      	cmp	r3, r4
 8012f44:	db01      	blt.n	8012f4a <__sfputc_r+0x16>
 8012f46:	290a      	cmp	r1, #10
 8012f48:	d103      	bne.n	8012f52 <__sfputc_r+0x1e>
 8012f4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012f4e:	f7fe baa4 	b.w	801149a <__swbuf_r>
 8012f52:	6813      	ldr	r3, [r2, #0]
 8012f54:	1c58      	adds	r0, r3, #1
 8012f56:	6010      	str	r0, [r2, #0]
 8012f58:	7019      	strb	r1, [r3, #0]
 8012f5a:	4608      	mov	r0, r1
 8012f5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012f60:	4770      	bx	lr

08012f62 <__sfputs_r>:
 8012f62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f64:	4606      	mov	r6, r0
 8012f66:	460f      	mov	r7, r1
 8012f68:	4614      	mov	r4, r2
 8012f6a:	18d5      	adds	r5, r2, r3
 8012f6c:	42ac      	cmp	r4, r5
 8012f6e:	d101      	bne.n	8012f74 <__sfputs_r+0x12>
 8012f70:	2000      	movs	r0, #0
 8012f72:	e007      	b.n	8012f84 <__sfputs_r+0x22>
 8012f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f78:	463a      	mov	r2, r7
 8012f7a:	4630      	mov	r0, r6
 8012f7c:	f7ff ffda 	bl	8012f34 <__sfputc_r>
 8012f80:	1c43      	adds	r3, r0, #1
 8012f82:	d1f3      	bne.n	8012f6c <__sfputs_r+0xa>
 8012f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012f88 <_vfiprintf_r>:
 8012f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f8c:	460d      	mov	r5, r1
 8012f8e:	b09d      	sub	sp, #116	@ 0x74
 8012f90:	4614      	mov	r4, r2
 8012f92:	4698      	mov	r8, r3
 8012f94:	4606      	mov	r6, r0
 8012f96:	b118      	cbz	r0, 8012fa0 <_vfiprintf_r+0x18>
 8012f98:	6a03      	ldr	r3, [r0, #32]
 8012f9a:	b90b      	cbnz	r3, 8012fa0 <_vfiprintf_r+0x18>
 8012f9c:	f7fe f96a 	bl	8011274 <__sinit>
 8012fa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012fa2:	07d9      	lsls	r1, r3, #31
 8012fa4:	d405      	bmi.n	8012fb2 <_vfiprintf_r+0x2a>
 8012fa6:	89ab      	ldrh	r3, [r5, #12]
 8012fa8:	059a      	lsls	r2, r3, #22
 8012faa:	d402      	bmi.n	8012fb2 <_vfiprintf_r+0x2a>
 8012fac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012fae:	f7fe fb86 	bl	80116be <__retarget_lock_acquire_recursive>
 8012fb2:	89ab      	ldrh	r3, [r5, #12]
 8012fb4:	071b      	lsls	r3, r3, #28
 8012fb6:	d501      	bpl.n	8012fbc <_vfiprintf_r+0x34>
 8012fb8:	692b      	ldr	r3, [r5, #16]
 8012fba:	b99b      	cbnz	r3, 8012fe4 <_vfiprintf_r+0x5c>
 8012fbc:	4629      	mov	r1, r5
 8012fbe:	4630      	mov	r0, r6
 8012fc0:	f7fe faaa 	bl	8011518 <__swsetup_r>
 8012fc4:	b170      	cbz	r0, 8012fe4 <_vfiprintf_r+0x5c>
 8012fc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012fc8:	07dc      	lsls	r4, r3, #31
 8012fca:	d504      	bpl.n	8012fd6 <_vfiprintf_r+0x4e>
 8012fcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012fd0:	b01d      	add	sp, #116	@ 0x74
 8012fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fd6:	89ab      	ldrh	r3, [r5, #12]
 8012fd8:	0598      	lsls	r0, r3, #22
 8012fda:	d4f7      	bmi.n	8012fcc <_vfiprintf_r+0x44>
 8012fdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012fde:	f7fe fb6f 	bl	80116c0 <__retarget_lock_release_recursive>
 8012fe2:	e7f3      	b.n	8012fcc <_vfiprintf_r+0x44>
 8012fe4:	2300      	movs	r3, #0
 8012fe6:	9309      	str	r3, [sp, #36]	@ 0x24
 8012fe8:	2320      	movs	r3, #32
 8012fea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012fee:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ff2:	2330      	movs	r3, #48	@ 0x30
 8012ff4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80131a4 <_vfiprintf_r+0x21c>
 8012ff8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012ffc:	f04f 0901 	mov.w	r9, #1
 8013000:	4623      	mov	r3, r4
 8013002:	469a      	mov	sl, r3
 8013004:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013008:	b10a      	cbz	r2, 801300e <_vfiprintf_r+0x86>
 801300a:	2a25      	cmp	r2, #37	@ 0x25
 801300c:	d1f9      	bne.n	8013002 <_vfiprintf_r+0x7a>
 801300e:	ebba 0b04 	subs.w	fp, sl, r4
 8013012:	d00b      	beq.n	801302c <_vfiprintf_r+0xa4>
 8013014:	465b      	mov	r3, fp
 8013016:	4622      	mov	r2, r4
 8013018:	4629      	mov	r1, r5
 801301a:	4630      	mov	r0, r6
 801301c:	f7ff ffa1 	bl	8012f62 <__sfputs_r>
 8013020:	3001      	adds	r0, #1
 8013022:	f000 80a7 	beq.w	8013174 <_vfiprintf_r+0x1ec>
 8013026:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013028:	445a      	add	r2, fp
 801302a:	9209      	str	r2, [sp, #36]	@ 0x24
 801302c:	f89a 3000 	ldrb.w	r3, [sl]
 8013030:	2b00      	cmp	r3, #0
 8013032:	f000 809f 	beq.w	8013174 <_vfiprintf_r+0x1ec>
 8013036:	2300      	movs	r3, #0
 8013038:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801303c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013040:	f10a 0a01 	add.w	sl, sl, #1
 8013044:	9304      	str	r3, [sp, #16]
 8013046:	9307      	str	r3, [sp, #28]
 8013048:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801304c:	931a      	str	r3, [sp, #104]	@ 0x68
 801304e:	4654      	mov	r4, sl
 8013050:	2205      	movs	r2, #5
 8013052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013056:	4853      	ldr	r0, [pc, #332]	@ (80131a4 <_vfiprintf_r+0x21c>)
 8013058:	f7ed f8a2 	bl	80001a0 <memchr>
 801305c:	9a04      	ldr	r2, [sp, #16]
 801305e:	b9d8      	cbnz	r0, 8013098 <_vfiprintf_r+0x110>
 8013060:	06d1      	lsls	r1, r2, #27
 8013062:	bf44      	itt	mi
 8013064:	2320      	movmi	r3, #32
 8013066:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801306a:	0713      	lsls	r3, r2, #28
 801306c:	bf44      	itt	mi
 801306e:	232b      	movmi	r3, #43	@ 0x2b
 8013070:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013074:	f89a 3000 	ldrb.w	r3, [sl]
 8013078:	2b2a      	cmp	r3, #42	@ 0x2a
 801307a:	d015      	beq.n	80130a8 <_vfiprintf_r+0x120>
 801307c:	9a07      	ldr	r2, [sp, #28]
 801307e:	4654      	mov	r4, sl
 8013080:	2000      	movs	r0, #0
 8013082:	f04f 0c0a 	mov.w	ip, #10
 8013086:	4621      	mov	r1, r4
 8013088:	f811 3b01 	ldrb.w	r3, [r1], #1
 801308c:	3b30      	subs	r3, #48	@ 0x30
 801308e:	2b09      	cmp	r3, #9
 8013090:	d94b      	bls.n	801312a <_vfiprintf_r+0x1a2>
 8013092:	b1b0      	cbz	r0, 80130c2 <_vfiprintf_r+0x13a>
 8013094:	9207      	str	r2, [sp, #28]
 8013096:	e014      	b.n	80130c2 <_vfiprintf_r+0x13a>
 8013098:	eba0 0308 	sub.w	r3, r0, r8
 801309c:	fa09 f303 	lsl.w	r3, r9, r3
 80130a0:	4313      	orrs	r3, r2
 80130a2:	9304      	str	r3, [sp, #16]
 80130a4:	46a2      	mov	sl, r4
 80130a6:	e7d2      	b.n	801304e <_vfiprintf_r+0xc6>
 80130a8:	9b03      	ldr	r3, [sp, #12]
 80130aa:	1d19      	adds	r1, r3, #4
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	9103      	str	r1, [sp, #12]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	bfbb      	ittet	lt
 80130b4:	425b      	neglt	r3, r3
 80130b6:	f042 0202 	orrlt.w	r2, r2, #2
 80130ba:	9307      	strge	r3, [sp, #28]
 80130bc:	9307      	strlt	r3, [sp, #28]
 80130be:	bfb8      	it	lt
 80130c0:	9204      	strlt	r2, [sp, #16]
 80130c2:	7823      	ldrb	r3, [r4, #0]
 80130c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80130c6:	d10a      	bne.n	80130de <_vfiprintf_r+0x156>
 80130c8:	7863      	ldrb	r3, [r4, #1]
 80130ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80130cc:	d132      	bne.n	8013134 <_vfiprintf_r+0x1ac>
 80130ce:	9b03      	ldr	r3, [sp, #12]
 80130d0:	1d1a      	adds	r2, r3, #4
 80130d2:	681b      	ldr	r3, [r3, #0]
 80130d4:	9203      	str	r2, [sp, #12]
 80130d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80130da:	3402      	adds	r4, #2
 80130dc:	9305      	str	r3, [sp, #20]
 80130de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80131b4 <_vfiprintf_r+0x22c>
 80130e2:	7821      	ldrb	r1, [r4, #0]
 80130e4:	2203      	movs	r2, #3
 80130e6:	4650      	mov	r0, sl
 80130e8:	f7ed f85a 	bl	80001a0 <memchr>
 80130ec:	b138      	cbz	r0, 80130fe <_vfiprintf_r+0x176>
 80130ee:	9b04      	ldr	r3, [sp, #16]
 80130f0:	eba0 000a 	sub.w	r0, r0, sl
 80130f4:	2240      	movs	r2, #64	@ 0x40
 80130f6:	4082      	lsls	r2, r0
 80130f8:	4313      	orrs	r3, r2
 80130fa:	3401      	adds	r4, #1
 80130fc:	9304      	str	r3, [sp, #16]
 80130fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013102:	4829      	ldr	r0, [pc, #164]	@ (80131a8 <_vfiprintf_r+0x220>)
 8013104:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013108:	2206      	movs	r2, #6
 801310a:	f7ed f849 	bl	80001a0 <memchr>
 801310e:	2800      	cmp	r0, #0
 8013110:	d03f      	beq.n	8013192 <_vfiprintf_r+0x20a>
 8013112:	4b26      	ldr	r3, [pc, #152]	@ (80131ac <_vfiprintf_r+0x224>)
 8013114:	bb1b      	cbnz	r3, 801315e <_vfiprintf_r+0x1d6>
 8013116:	9b03      	ldr	r3, [sp, #12]
 8013118:	3307      	adds	r3, #7
 801311a:	f023 0307 	bic.w	r3, r3, #7
 801311e:	3308      	adds	r3, #8
 8013120:	9303      	str	r3, [sp, #12]
 8013122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013124:	443b      	add	r3, r7
 8013126:	9309      	str	r3, [sp, #36]	@ 0x24
 8013128:	e76a      	b.n	8013000 <_vfiprintf_r+0x78>
 801312a:	fb0c 3202 	mla	r2, ip, r2, r3
 801312e:	460c      	mov	r4, r1
 8013130:	2001      	movs	r0, #1
 8013132:	e7a8      	b.n	8013086 <_vfiprintf_r+0xfe>
 8013134:	2300      	movs	r3, #0
 8013136:	3401      	adds	r4, #1
 8013138:	9305      	str	r3, [sp, #20]
 801313a:	4619      	mov	r1, r3
 801313c:	f04f 0c0a 	mov.w	ip, #10
 8013140:	4620      	mov	r0, r4
 8013142:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013146:	3a30      	subs	r2, #48	@ 0x30
 8013148:	2a09      	cmp	r2, #9
 801314a:	d903      	bls.n	8013154 <_vfiprintf_r+0x1cc>
 801314c:	2b00      	cmp	r3, #0
 801314e:	d0c6      	beq.n	80130de <_vfiprintf_r+0x156>
 8013150:	9105      	str	r1, [sp, #20]
 8013152:	e7c4      	b.n	80130de <_vfiprintf_r+0x156>
 8013154:	fb0c 2101 	mla	r1, ip, r1, r2
 8013158:	4604      	mov	r4, r0
 801315a:	2301      	movs	r3, #1
 801315c:	e7f0      	b.n	8013140 <_vfiprintf_r+0x1b8>
 801315e:	ab03      	add	r3, sp, #12
 8013160:	9300      	str	r3, [sp, #0]
 8013162:	462a      	mov	r2, r5
 8013164:	4b12      	ldr	r3, [pc, #72]	@ (80131b0 <_vfiprintf_r+0x228>)
 8013166:	a904      	add	r1, sp, #16
 8013168:	4630      	mov	r0, r6
 801316a:	f7fd fc41 	bl	80109f0 <_printf_float>
 801316e:	4607      	mov	r7, r0
 8013170:	1c78      	adds	r0, r7, #1
 8013172:	d1d6      	bne.n	8013122 <_vfiprintf_r+0x19a>
 8013174:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013176:	07d9      	lsls	r1, r3, #31
 8013178:	d405      	bmi.n	8013186 <_vfiprintf_r+0x1fe>
 801317a:	89ab      	ldrh	r3, [r5, #12]
 801317c:	059a      	lsls	r2, r3, #22
 801317e:	d402      	bmi.n	8013186 <_vfiprintf_r+0x1fe>
 8013180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013182:	f7fe fa9d 	bl	80116c0 <__retarget_lock_release_recursive>
 8013186:	89ab      	ldrh	r3, [r5, #12]
 8013188:	065b      	lsls	r3, r3, #25
 801318a:	f53f af1f 	bmi.w	8012fcc <_vfiprintf_r+0x44>
 801318e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013190:	e71e      	b.n	8012fd0 <_vfiprintf_r+0x48>
 8013192:	ab03      	add	r3, sp, #12
 8013194:	9300      	str	r3, [sp, #0]
 8013196:	462a      	mov	r2, r5
 8013198:	4b05      	ldr	r3, [pc, #20]	@ (80131b0 <_vfiprintf_r+0x228>)
 801319a:	a904      	add	r1, sp, #16
 801319c:	4630      	mov	r0, r6
 801319e:	f7fd febf 	bl	8010f20 <_printf_i>
 80131a2:	e7e4      	b.n	801316e <_vfiprintf_r+0x1e6>
 80131a4:	08015a26 	.word	0x08015a26
 80131a8:	08015a30 	.word	0x08015a30
 80131ac:	080109f1 	.word	0x080109f1
 80131b0:	08012f63 	.word	0x08012f63
 80131b4:	08015a2c 	.word	0x08015a2c

080131b8 <__sflush_r>:
 80131b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80131bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131c0:	0716      	lsls	r6, r2, #28
 80131c2:	4605      	mov	r5, r0
 80131c4:	460c      	mov	r4, r1
 80131c6:	d454      	bmi.n	8013272 <__sflush_r+0xba>
 80131c8:	684b      	ldr	r3, [r1, #4]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	dc02      	bgt.n	80131d4 <__sflush_r+0x1c>
 80131ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	dd48      	ble.n	8013266 <__sflush_r+0xae>
 80131d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80131d6:	2e00      	cmp	r6, #0
 80131d8:	d045      	beq.n	8013266 <__sflush_r+0xae>
 80131da:	2300      	movs	r3, #0
 80131dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80131e0:	682f      	ldr	r7, [r5, #0]
 80131e2:	6a21      	ldr	r1, [r4, #32]
 80131e4:	602b      	str	r3, [r5, #0]
 80131e6:	d030      	beq.n	801324a <__sflush_r+0x92>
 80131e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80131ea:	89a3      	ldrh	r3, [r4, #12]
 80131ec:	0759      	lsls	r1, r3, #29
 80131ee:	d505      	bpl.n	80131fc <__sflush_r+0x44>
 80131f0:	6863      	ldr	r3, [r4, #4]
 80131f2:	1ad2      	subs	r2, r2, r3
 80131f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80131f6:	b10b      	cbz	r3, 80131fc <__sflush_r+0x44>
 80131f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80131fa:	1ad2      	subs	r2, r2, r3
 80131fc:	2300      	movs	r3, #0
 80131fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013200:	6a21      	ldr	r1, [r4, #32]
 8013202:	4628      	mov	r0, r5
 8013204:	47b0      	blx	r6
 8013206:	1c43      	adds	r3, r0, #1
 8013208:	89a3      	ldrh	r3, [r4, #12]
 801320a:	d106      	bne.n	801321a <__sflush_r+0x62>
 801320c:	6829      	ldr	r1, [r5, #0]
 801320e:	291d      	cmp	r1, #29
 8013210:	d82b      	bhi.n	801326a <__sflush_r+0xb2>
 8013212:	4a2a      	ldr	r2, [pc, #168]	@ (80132bc <__sflush_r+0x104>)
 8013214:	40ca      	lsrs	r2, r1
 8013216:	07d6      	lsls	r6, r2, #31
 8013218:	d527      	bpl.n	801326a <__sflush_r+0xb2>
 801321a:	2200      	movs	r2, #0
 801321c:	6062      	str	r2, [r4, #4]
 801321e:	04d9      	lsls	r1, r3, #19
 8013220:	6922      	ldr	r2, [r4, #16]
 8013222:	6022      	str	r2, [r4, #0]
 8013224:	d504      	bpl.n	8013230 <__sflush_r+0x78>
 8013226:	1c42      	adds	r2, r0, #1
 8013228:	d101      	bne.n	801322e <__sflush_r+0x76>
 801322a:	682b      	ldr	r3, [r5, #0]
 801322c:	b903      	cbnz	r3, 8013230 <__sflush_r+0x78>
 801322e:	6560      	str	r0, [r4, #84]	@ 0x54
 8013230:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013232:	602f      	str	r7, [r5, #0]
 8013234:	b1b9      	cbz	r1, 8013266 <__sflush_r+0xae>
 8013236:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801323a:	4299      	cmp	r1, r3
 801323c:	d002      	beq.n	8013244 <__sflush_r+0x8c>
 801323e:	4628      	mov	r0, r5
 8013240:	f7ff f8a6 	bl	8012390 <_free_r>
 8013244:	2300      	movs	r3, #0
 8013246:	6363      	str	r3, [r4, #52]	@ 0x34
 8013248:	e00d      	b.n	8013266 <__sflush_r+0xae>
 801324a:	2301      	movs	r3, #1
 801324c:	4628      	mov	r0, r5
 801324e:	47b0      	blx	r6
 8013250:	4602      	mov	r2, r0
 8013252:	1c50      	adds	r0, r2, #1
 8013254:	d1c9      	bne.n	80131ea <__sflush_r+0x32>
 8013256:	682b      	ldr	r3, [r5, #0]
 8013258:	2b00      	cmp	r3, #0
 801325a:	d0c6      	beq.n	80131ea <__sflush_r+0x32>
 801325c:	2b1d      	cmp	r3, #29
 801325e:	d001      	beq.n	8013264 <__sflush_r+0xac>
 8013260:	2b16      	cmp	r3, #22
 8013262:	d11e      	bne.n	80132a2 <__sflush_r+0xea>
 8013264:	602f      	str	r7, [r5, #0]
 8013266:	2000      	movs	r0, #0
 8013268:	e022      	b.n	80132b0 <__sflush_r+0xf8>
 801326a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801326e:	b21b      	sxth	r3, r3
 8013270:	e01b      	b.n	80132aa <__sflush_r+0xf2>
 8013272:	690f      	ldr	r7, [r1, #16]
 8013274:	2f00      	cmp	r7, #0
 8013276:	d0f6      	beq.n	8013266 <__sflush_r+0xae>
 8013278:	0793      	lsls	r3, r2, #30
 801327a:	680e      	ldr	r6, [r1, #0]
 801327c:	bf08      	it	eq
 801327e:	694b      	ldreq	r3, [r1, #20]
 8013280:	600f      	str	r7, [r1, #0]
 8013282:	bf18      	it	ne
 8013284:	2300      	movne	r3, #0
 8013286:	eba6 0807 	sub.w	r8, r6, r7
 801328a:	608b      	str	r3, [r1, #8]
 801328c:	f1b8 0f00 	cmp.w	r8, #0
 8013290:	dde9      	ble.n	8013266 <__sflush_r+0xae>
 8013292:	6a21      	ldr	r1, [r4, #32]
 8013294:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013296:	4643      	mov	r3, r8
 8013298:	463a      	mov	r2, r7
 801329a:	4628      	mov	r0, r5
 801329c:	47b0      	blx	r6
 801329e:	2800      	cmp	r0, #0
 80132a0:	dc08      	bgt.n	80132b4 <__sflush_r+0xfc>
 80132a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80132aa:	81a3      	strh	r3, [r4, #12]
 80132ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80132b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132b4:	4407      	add	r7, r0
 80132b6:	eba8 0800 	sub.w	r8, r8, r0
 80132ba:	e7e7      	b.n	801328c <__sflush_r+0xd4>
 80132bc:	20400001 	.word	0x20400001

080132c0 <_fflush_r>:
 80132c0:	b538      	push	{r3, r4, r5, lr}
 80132c2:	690b      	ldr	r3, [r1, #16]
 80132c4:	4605      	mov	r5, r0
 80132c6:	460c      	mov	r4, r1
 80132c8:	b913      	cbnz	r3, 80132d0 <_fflush_r+0x10>
 80132ca:	2500      	movs	r5, #0
 80132cc:	4628      	mov	r0, r5
 80132ce:	bd38      	pop	{r3, r4, r5, pc}
 80132d0:	b118      	cbz	r0, 80132da <_fflush_r+0x1a>
 80132d2:	6a03      	ldr	r3, [r0, #32]
 80132d4:	b90b      	cbnz	r3, 80132da <_fflush_r+0x1a>
 80132d6:	f7fd ffcd 	bl	8011274 <__sinit>
 80132da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d0f3      	beq.n	80132ca <_fflush_r+0xa>
 80132e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80132e4:	07d0      	lsls	r0, r2, #31
 80132e6:	d404      	bmi.n	80132f2 <_fflush_r+0x32>
 80132e8:	0599      	lsls	r1, r3, #22
 80132ea:	d402      	bmi.n	80132f2 <_fflush_r+0x32>
 80132ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80132ee:	f7fe f9e6 	bl	80116be <__retarget_lock_acquire_recursive>
 80132f2:	4628      	mov	r0, r5
 80132f4:	4621      	mov	r1, r4
 80132f6:	f7ff ff5f 	bl	80131b8 <__sflush_r>
 80132fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80132fc:	07da      	lsls	r2, r3, #31
 80132fe:	4605      	mov	r5, r0
 8013300:	d4e4      	bmi.n	80132cc <_fflush_r+0xc>
 8013302:	89a3      	ldrh	r3, [r4, #12]
 8013304:	059b      	lsls	r3, r3, #22
 8013306:	d4e1      	bmi.n	80132cc <_fflush_r+0xc>
 8013308:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801330a:	f7fe f9d9 	bl	80116c0 <__retarget_lock_release_recursive>
 801330e:	e7dd      	b.n	80132cc <_fflush_r+0xc>

08013310 <__swhatbuf_r>:
 8013310:	b570      	push	{r4, r5, r6, lr}
 8013312:	460c      	mov	r4, r1
 8013314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013318:	2900      	cmp	r1, #0
 801331a:	b096      	sub	sp, #88	@ 0x58
 801331c:	4615      	mov	r5, r2
 801331e:	461e      	mov	r6, r3
 8013320:	da0d      	bge.n	801333e <__swhatbuf_r+0x2e>
 8013322:	89a3      	ldrh	r3, [r4, #12]
 8013324:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013328:	f04f 0100 	mov.w	r1, #0
 801332c:	bf14      	ite	ne
 801332e:	2340      	movne	r3, #64	@ 0x40
 8013330:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013334:	2000      	movs	r0, #0
 8013336:	6031      	str	r1, [r6, #0]
 8013338:	602b      	str	r3, [r5, #0]
 801333a:	b016      	add	sp, #88	@ 0x58
 801333c:	bd70      	pop	{r4, r5, r6, pc}
 801333e:	466a      	mov	r2, sp
 8013340:	f000 f896 	bl	8013470 <_fstat_r>
 8013344:	2800      	cmp	r0, #0
 8013346:	dbec      	blt.n	8013322 <__swhatbuf_r+0x12>
 8013348:	9901      	ldr	r1, [sp, #4]
 801334a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801334e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013352:	4259      	negs	r1, r3
 8013354:	4159      	adcs	r1, r3
 8013356:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801335a:	e7eb      	b.n	8013334 <__swhatbuf_r+0x24>

0801335c <__smakebuf_r>:
 801335c:	898b      	ldrh	r3, [r1, #12]
 801335e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013360:	079d      	lsls	r5, r3, #30
 8013362:	4606      	mov	r6, r0
 8013364:	460c      	mov	r4, r1
 8013366:	d507      	bpl.n	8013378 <__smakebuf_r+0x1c>
 8013368:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801336c:	6023      	str	r3, [r4, #0]
 801336e:	6123      	str	r3, [r4, #16]
 8013370:	2301      	movs	r3, #1
 8013372:	6163      	str	r3, [r4, #20]
 8013374:	b003      	add	sp, #12
 8013376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013378:	ab01      	add	r3, sp, #4
 801337a:	466a      	mov	r2, sp
 801337c:	f7ff ffc8 	bl	8013310 <__swhatbuf_r>
 8013380:	9f00      	ldr	r7, [sp, #0]
 8013382:	4605      	mov	r5, r0
 8013384:	4639      	mov	r1, r7
 8013386:	4630      	mov	r0, r6
 8013388:	f7ff f876 	bl	8012478 <_malloc_r>
 801338c:	b948      	cbnz	r0, 80133a2 <__smakebuf_r+0x46>
 801338e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013392:	059a      	lsls	r2, r3, #22
 8013394:	d4ee      	bmi.n	8013374 <__smakebuf_r+0x18>
 8013396:	f023 0303 	bic.w	r3, r3, #3
 801339a:	f043 0302 	orr.w	r3, r3, #2
 801339e:	81a3      	strh	r3, [r4, #12]
 80133a0:	e7e2      	b.n	8013368 <__smakebuf_r+0xc>
 80133a2:	89a3      	ldrh	r3, [r4, #12]
 80133a4:	6020      	str	r0, [r4, #0]
 80133a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80133aa:	81a3      	strh	r3, [r4, #12]
 80133ac:	9b01      	ldr	r3, [sp, #4]
 80133ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80133b2:	b15b      	cbz	r3, 80133cc <__smakebuf_r+0x70>
 80133b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80133b8:	4630      	mov	r0, r6
 80133ba:	f000 f86b 	bl	8013494 <_isatty_r>
 80133be:	b128      	cbz	r0, 80133cc <__smakebuf_r+0x70>
 80133c0:	89a3      	ldrh	r3, [r4, #12]
 80133c2:	f023 0303 	bic.w	r3, r3, #3
 80133c6:	f043 0301 	orr.w	r3, r3, #1
 80133ca:	81a3      	strh	r3, [r4, #12]
 80133cc:	89a3      	ldrh	r3, [r4, #12]
 80133ce:	431d      	orrs	r5, r3
 80133d0:	81a5      	strh	r5, [r4, #12]
 80133d2:	e7cf      	b.n	8013374 <__smakebuf_r+0x18>

080133d4 <_putc_r>:
 80133d4:	b570      	push	{r4, r5, r6, lr}
 80133d6:	460d      	mov	r5, r1
 80133d8:	4614      	mov	r4, r2
 80133da:	4606      	mov	r6, r0
 80133dc:	b118      	cbz	r0, 80133e6 <_putc_r+0x12>
 80133de:	6a03      	ldr	r3, [r0, #32]
 80133e0:	b90b      	cbnz	r3, 80133e6 <_putc_r+0x12>
 80133e2:	f7fd ff47 	bl	8011274 <__sinit>
 80133e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80133e8:	07d8      	lsls	r0, r3, #31
 80133ea:	d405      	bmi.n	80133f8 <_putc_r+0x24>
 80133ec:	89a3      	ldrh	r3, [r4, #12]
 80133ee:	0599      	lsls	r1, r3, #22
 80133f0:	d402      	bmi.n	80133f8 <_putc_r+0x24>
 80133f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80133f4:	f7fe f963 	bl	80116be <__retarget_lock_acquire_recursive>
 80133f8:	68a3      	ldr	r3, [r4, #8]
 80133fa:	3b01      	subs	r3, #1
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	60a3      	str	r3, [r4, #8]
 8013400:	da05      	bge.n	801340e <_putc_r+0x3a>
 8013402:	69a2      	ldr	r2, [r4, #24]
 8013404:	4293      	cmp	r3, r2
 8013406:	db12      	blt.n	801342e <_putc_r+0x5a>
 8013408:	b2eb      	uxtb	r3, r5
 801340a:	2b0a      	cmp	r3, #10
 801340c:	d00f      	beq.n	801342e <_putc_r+0x5a>
 801340e:	6823      	ldr	r3, [r4, #0]
 8013410:	1c5a      	adds	r2, r3, #1
 8013412:	6022      	str	r2, [r4, #0]
 8013414:	701d      	strb	r5, [r3, #0]
 8013416:	b2ed      	uxtb	r5, r5
 8013418:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801341a:	07da      	lsls	r2, r3, #31
 801341c:	d405      	bmi.n	801342a <_putc_r+0x56>
 801341e:	89a3      	ldrh	r3, [r4, #12]
 8013420:	059b      	lsls	r3, r3, #22
 8013422:	d402      	bmi.n	801342a <_putc_r+0x56>
 8013424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013426:	f7fe f94b 	bl	80116c0 <__retarget_lock_release_recursive>
 801342a:	4628      	mov	r0, r5
 801342c:	bd70      	pop	{r4, r5, r6, pc}
 801342e:	4629      	mov	r1, r5
 8013430:	4622      	mov	r2, r4
 8013432:	4630      	mov	r0, r6
 8013434:	f7fe f831 	bl	801149a <__swbuf_r>
 8013438:	4605      	mov	r5, r0
 801343a:	e7ed      	b.n	8013418 <_putc_r+0x44>

0801343c <memmove>:
 801343c:	4288      	cmp	r0, r1
 801343e:	b510      	push	{r4, lr}
 8013440:	eb01 0402 	add.w	r4, r1, r2
 8013444:	d902      	bls.n	801344c <memmove+0x10>
 8013446:	4284      	cmp	r4, r0
 8013448:	4623      	mov	r3, r4
 801344a:	d807      	bhi.n	801345c <memmove+0x20>
 801344c:	1e43      	subs	r3, r0, #1
 801344e:	42a1      	cmp	r1, r4
 8013450:	d008      	beq.n	8013464 <memmove+0x28>
 8013452:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013456:	f803 2f01 	strb.w	r2, [r3, #1]!
 801345a:	e7f8      	b.n	801344e <memmove+0x12>
 801345c:	4402      	add	r2, r0
 801345e:	4601      	mov	r1, r0
 8013460:	428a      	cmp	r2, r1
 8013462:	d100      	bne.n	8013466 <memmove+0x2a>
 8013464:	bd10      	pop	{r4, pc}
 8013466:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801346a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801346e:	e7f7      	b.n	8013460 <memmove+0x24>

08013470 <_fstat_r>:
 8013470:	b538      	push	{r3, r4, r5, lr}
 8013472:	4d07      	ldr	r5, [pc, #28]	@ (8013490 <_fstat_r+0x20>)
 8013474:	2300      	movs	r3, #0
 8013476:	4604      	mov	r4, r0
 8013478:	4608      	mov	r0, r1
 801347a:	4611      	mov	r1, r2
 801347c:	602b      	str	r3, [r5, #0]
 801347e:	f7ef ff3f 	bl	8003300 <_fstat>
 8013482:	1c43      	adds	r3, r0, #1
 8013484:	d102      	bne.n	801348c <_fstat_r+0x1c>
 8013486:	682b      	ldr	r3, [r5, #0]
 8013488:	b103      	cbz	r3, 801348c <_fstat_r+0x1c>
 801348a:	6023      	str	r3, [r4, #0]
 801348c:	bd38      	pop	{r3, r4, r5, pc}
 801348e:	bf00      	nop
 8013490:	20001e94 	.word	0x20001e94

08013494 <_isatty_r>:
 8013494:	b538      	push	{r3, r4, r5, lr}
 8013496:	4d06      	ldr	r5, [pc, #24]	@ (80134b0 <_isatty_r+0x1c>)
 8013498:	2300      	movs	r3, #0
 801349a:	4604      	mov	r4, r0
 801349c:	4608      	mov	r0, r1
 801349e:	602b      	str	r3, [r5, #0]
 80134a0:	f7ef ff3e 	bl	8003320 <_isatty>
 80134a4:	1c43      	adds	r3, r0, #1
 80134a6:	d102      	bne.n	80134ae <_isatty_r+0x1a>
 80134a8:	682b      	ldr	r3, [r5, #0]
 80134aa:	b103      	cbz	r3, 80134ae <_isatty_r+0x1a>
 80134ac:	6023      	str	r3, [r4, #0]
 80134ae:	bd38      	pop	{r3, r4, r5, pc}
 80134b0:	20001e94 	.word	0x20001e94

080134b4 <_sbrk_r>:
 80134b4:	b538      	push	{r3, r4, r5, lr}
 80134b6:	4d06      	ldr	r5, [pc, #24]	@ (80134d0 <_sbrk_r+0x1c>)
 80134b8:	2300      	movs	r3, #0
 80134ba:	4604      	mov	r4, r0
 80134bc:	4608      	mov	r0, r1
 80134be:	602b      	str	r3, [r5, #0]
 80134c0:	f7ef ff46 	bl	8003350 <_sbrk>
 80134c4:	1c43      	adds	r3, r0, #1
 80134c6:	d102      	bne.n	80134ce <_sbrk_r+0x1a>
 80134c8:	682b      	ldr	r3, [r5, #0]
 80134ca:	b103      	cbz	r3, 80134ce <_sbrk_r+0x1a>
 80134cc:	6023      	str	r3, [r4, #0]
 80134ce:	bd38      	pop	{r3, r4, r5, pc}
 80134d0:	20001e94 	.word	0x20001e94

080134d4 <__assert_func>:
 80134d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80134d6:	4614      	mov	r4, r2
 80134d8:	461a      	mov	r2, r3
 80134da:	4b09      	ldr	r3, [pc, #36]	@ (8013500 <__assert_func+0x2c>)
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	4605      	mov	r5, r0
 80134e0:	68d8      	ldr	r0, [r3, #12]
 80134e2:	b14c      	cbz	r4, 80134f8 <__assert_func+0x24>
 80134e4:	4b07      	ldr	r3, [pc, #28]	@ (8013504 <__assert_func+0x30>)
 80134e6:	9100      	str	r1, [sp, #0]
 80134e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80134ec:	4906      	ldr	r1, [pc, #24]	@ (8013508 <__assert_func+0x34>)
 80134ee:	462b      	mov	r3, r5
 80134f0:	f000 f870 	bl	80135d4 <fiprintf>
 80134f4:	f000 f880 	bl	80135f8 <abort>
 80134f8:	4b04      	ldr	r3, [pc, #16]	@ (801350c <__assert_func+0x38>)
 80134fa:	461c      	mov	r4, r3
 80134fc:	e7f3      	b.n	80134e6 <__assert_func+0x12>
 80134fe:	bf00      	nop
 8013500:	200000c0 	.word	0x200000c0
 8013504:	08015a41 	.word	0x08015a41
 8013508:	08015a4e 	.word	0x08015a4e
 801350c:	08015a7c 	.word	0x08015a7c

08013510 <_calloc_r>:
 8013510:	b570      	push	{r4, r5, r6, lr}
 8013512:	fba1 5402 	umull	r5, r4, r1, r2
 8013516:	b934      	cbnz	r4, 8013526 <_calloc_r+0x16>
 8013518:	4629      	mov	r1, r5
 801351a:	f7fe ffad 	bl	8012478 <_malloc_r>
 801351e:	4606      	mov	r6, r0
 8013520:	b928      	cbnz	r0, 801352e <_calloc_r+0x1e>
 8013522:	4630      	mov	r0, r6
 8013524:	bd70      	pop	{r4, r5, r6, pc}
 8013526:	220c      	movs	r2, #12
 8013528:	6002      	str	r2, [r0, #0]
 801352a:	2600      	movs	r6, #0
 801352c:	e7f9      	b.n	8013522 <_calloc_r+0x12>
 801352e:	462a      	mov	r2, r5
 8013530:	4621      	mov	r1, r4
 8013532:	f7fe f847 	bl	80115c4 <memset>
 8013536:	e7f4      	b.n	8013522 <_calloc_r+0x12>

08013538 <__ascii_mbtowc>:
 8013538:	b082      	sub	sp, #8
 801353a:	b901      	cbnz	r1, 801353e <__ascii_mbtowc+0x6>
 801353c:	a901      	add	r1, sp, #4
 801353e:	b142      	cbz	r2, 8013552 <__ascii_mbtowc+0x1a>
 8013540:	b14b      	cbz	r3, 8013556 <__ascii_mbtowc+0x1e>
 8013542:	7813      	ldrb	r3, [r2, #0]
 8013544:	600b      	str	r3, [r1, #0]
 8013546:	7812      	ldrb	r2, [r2, #0]
 8013548:	1e10      	subs	r0, r2, #0
 801354a:	bf18      	it	ne
 801354c:	2001      	movne	r0, #1
 801354e:	b002      	add	sp, #8
 8013550:	4770      	bx	lr
 8013552:	4610      	mov	r0, r2
 8013554:	e7fb      	b.n	801354e <__ascii_mbtowc+0x16>
 8013556:	f06f 0001 	mvn.w	r0, #1
 801355a:	e7f8      	b.n	801354e <__ascii_mbtowc+0x16>

0801355c <_realloc_r>:
 801355c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013560:	4607      	mov	r7, r0
 8013562:	4614      	mov	r4, r2
 8013564:	460d      	mov	r5, r1
 8013566:	b921      	cbnz	r1, 8013572 <_realloc_r+0x16>
 8013568:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801356c:	4611      	mov	r1, r2
 801356e:	f7fe bf83 	b.w	8012478 <_malloc_r>
 8013572:	b92a      	cbnz	r2, 8013580 <_realloc_r+0x24>
 8013574:	f7fe ff0c 	bl	8012390 <_free_r>
 8013578:	4625      	mov	r5, r4
 801357a:	4628      	mov	r0, r5
 801357c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013580:	f000 f841 	bl	8013606 <_malloc_usable_size_r>
 8013584:	4284      	cmp	r4, r0
 8013586:	4606      	mov	r6, r0
 8013588:	d802      	bhi.n	8013590 <_realloc_r+0x34>
 801358a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801358e:	d8f4      	bhi.n	801357a <_realloc_r+0x1e>
 8013590:	4621      	mov	r1, r4
 8013592:	4638      	mov	r0, r7
 8013594:	f7fe ff70 	bl	8012478 <_malloc_r>
 8013598:	4680      	mov	r8, r0
 801359a:	b908      	cbnz	r0, 80135a0 <_realloc_r+0x44>
 801359c:	4645      	mov	r5, r8
 801359e:	e7ec      	b.n	801357a <_realloc_r+0x1e>
 80135a0:	42b4      	cmp	r4, r6
 80135a2:	4622      	mov	r2, r4
 80135a4:	4629      	mov	r1, r5
 80135a6:	bf28      	it	cs
 80135a8:	4632      	movcs	r2, r6
 80135aa:	f7fe f88a 	bl	80116c2 <memcpy>
 80135ae:	4629      	mov	r1, r5
 80135b0:	4638      	mov	r0, r7
 80135b2:	f7fe feed 	bl	8012390 <_free_r>
 80135b6:	e7f1      	b.n	801359c <_realloc_r+0x40>

080135b8 <__ascii_wctomb>:
 80135b8:	4603      	mov	r3, r0
 80135ba:	4608      	mov	r0, r1
 80135bc:	b141      	cbz	r1, 80135d0 <__ascii_wctomb+0x18>
 80135be:	2aff      	cmp	r2, #255	@ 0xff
 80135c0:	d904      	bls.n	80135cc <__ascii_wctomb+0x14>
 80135c2:	228a      	movs	r2, #138	@ 0x8a
 80135c4:	601a      	str	r2, [r3, #0]
 80135c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80135ca:	4770      	bx	lr
 80135cc:	700a      	strb	r2, [r1, #0]
 80135ce:	2001      	movs	r0, #1
 80135d0:	4770      	bx	lr
	...

080135d4 <fiprintf>:
 80135d4:	b40e      	push	{r1, r2, r3}
 80135d6:	b503      	push	{r0, r1, lr}
 80135d8:	4601      	mov	r1, r0
 80135da:	ab03      	add	r3, sp, #12
 80135dc:	4805      	ldr	r0, [pc, #20]	@ (80135f4 <fiprintf+0x20>)
 80135de:	f853 2b04 	ldr.w	r2, [r3], #4
 80135e2:	6800      	ldr	r0, [r0, #0]
 80135e4:	9301      	str	r3, [sp, #4]
 80135e6:	f7ff fccf 	bl	8012f88 <_vfiprintf_r>
 80135ea:	b002      	add	sp, #8
 80135ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80135f0:	b003      	add	sp, #12
 80135f2:	4770      	bx	lr
 80135f4:	200000c0 	.word	0x200000c0

080135f8 <abort>:
 80135f8:	b508      	push	{r3, lr}
 80135fa:	2006      	movs	r0, #6
 80135fc:	f000 f834 	bl	8013668 <raise>
 8013600:	2001      	movs	r0, #1
 8013602:	f7ef fe49 	bl	8003298 <_exit>

08013606 <_malloc_usable_size_r>:
 8013606:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801360a:	1f18      	subs	r0, r3, #4
 801360c:	2b00      	cmp	r3, #0
 801360e:	bfbc      	itt	lt
 8013610:	580b      	ldrlt	r3, [r1, r0]
 8013612:	18c0      	addlt	r0, r0, r3
 8013614:	4770      	bx	lr

08013616 <_raise_r>:
 8013616:	291f      	cmp	r1, #31
 8013618:	b538      	push	{r3, r4, r5, lr}
 801361a:	4605      	mov	r5, r0
 801361c:	460c      	mov	r4, r1
 801361e:	d904      	bls.n	801362a <_raise_r+0x14>
 8013620:	2316      	movs	r3, #22
 8013622:	6003      	str	r3, [r0, #0]
 8013624:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013628:	bd38      	pop	{r3, r4, r5, pc}
 801362a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801362c:	b112      	cbz	r2, 8013634 <_raise_r+0x1e>
 801362e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013632:	b94b      	cbnz	r3, 8013648 <_raise_r+0x32>
 8013634:	4628      	mov	r0, r5
 8013636:	f000 f831 	bl	801369c <_getpid_r>
 801363a:	4622      	mov	r2, r4
 801363c:	4601      	mov	r1, r0
 801363e:	4628      	mov	r0, r5
 8013640:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013644:	f000 b818 	b.w	8013678 <_kill_r>
 8013648:	2b01      	cmp	r3, #1
 801364a:	d00a      	beq.n	8013662 <_raise_r+0x4c>
 801364c:	1c59      	adds	r1, r3, #1
 801364e:	d103      	bne.n	8013658 <_raise_r+0x42>
 8013650:	2316      	movs	r3, #22
 8013652:	6003      	str	r3, [r0, #0]
 8013654:	2001      	movs	r0, #1
 8013656:	e7e7      	b.n	8013628 <_raise_r+0x12>
 8013658:	2100      	movs	r1, #0
 801365a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801365e:	4620      	mov	r0, r4
 8013660:	4798      	blx	r3
 8013662:	2000      	movs	r0, #0
 8013664:	e7e0      	b.n	8013628 <_raise_r+0x12>
	...

08013668 <raise>:
 8013668:	4b02      	ldr	r3, [pc, #8]	@ (8013674 <raise+0xc>)
 801366a:	4601      	mov	r1, r0
 801366c:	6818      	ldr	r0, [r3, #0]
 801366e:	f7ff bfd2 	b.w	8013616 <_raise_r>
 8013672:	bf00      	nop
 8013674:	200000c0 	.word	0x200000c0

08013678 <_kill_r>:
 8013678:	b538      	push	{r3, r4, r5, lr}
 801367a:	4d07      	ldr	r5, [pc, #28]	@ (8013698 <_kill_r+0x20>)
 801367c:	2300      	movs	r3, #0
 801367e:	4604      	mov	r4, r0
 8013680:	4608      	mov	r0, r1
 8013682:	4611      	mov	r1, r2
 8013684:	602b      	str	r3, [r5, #0]
 8013686:	f7ef fdf7 	bl	8003278 <_kill>
 801368a:	1c43      	adds	r3, r0, #1
 801368c:	d102      	bne.n	8013694 <_kill_r+0x1c>
 801368e:	682b      	ldr	r3, [r5, #0]
 8013690:	b103      	cbz	r3, 8013694 <_kill_r+0x1c>
 8013692:	6023      	str	r3, [r4, #0]
 8013694:	bd38      	pop	{r3, r4, r5, pc}
 8013696:	bf00      	nop
 8013698:	20001e94 	.word	0x20001e94

0801369c <_getpid_r>:
 801369c:	f7ef bde4 	b.w	8003268 <_getpid>

080136a0 <_init>:
 80136a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136a2:	bf00      	nop
 80136a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136a6:	bc08      	pop	{r3}
 80136a8:	469e      	mov	lr, r3
 80136aa:	4770      	bx	lr

080136ac <_fini>:
 80136ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136ae:	bf00      	nop
 80136b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136b2:	bc08      	pop	{r3}
 80136b4:	469e      	mov	lr, r3
 80136b6:	4770      	bx	lr
