<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/61241628-2642-4A10-AC5B-41FA8E9DC9CB"><gtr:id>61241628-2642-4A10-AC5B-41FA8E9DC9CB</gtr:id><gtr:name>Network for Sustainable Ultrascale Computing (NESUS)</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/EF6B1E83-9BAD-4ED0-B2A0-5E1A69687339"><gtr:id>EF6B1E83-9BAD-4ED0-B2A0-5E1A69687339</gtr:id><gtr:name>European Commission</gtr:name><gtr:address><gtr:line1>Wetstraat 200 / Rue de la Loi 200</gtr:line1><gtr:region>Outside UK</gtr:region><gtr:country>Belgium</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:department>Computer Laboratory</gtr:department><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>FELLOW</gtr:name></gtr:role><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/61241628-2642-4A10-AC5B-41FA8E9DC9CB"><gtr:id>61241628-2642-4A10-AC5B-41FA8E9DC9CB</gtr:id><gtr:name>Network for Sustainable Ultrascale Computing (NESUS)</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/EF6B1E83-9BAD-4ED0-B2A0-5E1A69687339"><gtr:id>EF6B1E83-9BAD-4ED0-B2A0-5E1A69687339</gtr:id><gtr:name>European Commission</gtr:name><gtr:address><gtr:line1>Wetstraat 200 / Rue de la Loi 200</gtr:line1><gtr:region>Outside UK</gtr:region><gtr:country>Belgium</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/3A5E126D-C175-4730-9B7B-E6D8CF447F83"><gtr:id>3A5E126D-C175-4730-9B7B-E6D8CF447F83</gtr:id><gtr:name>University College London</gtr:name><gtr:address><gtr:line1>Gower Street</gtr:line1><gtr:line4>London</gtr:line4><gtr:postCode>WC1E 6BT</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/65CE4E92-E949-412F-BA1A-0D3F8F795A97"><gtr:id>65CE4E92-E949-412F-BA1A-0D3F8F795A97</gtr:id><gtr:firstName>Timothy</gtr:firstName><gtr:otherNames>Martin</gtr:otherNames><gtr:surname>Jones</gtr:surname><gtr:orcidId>0000-0002-4114-7661</gtr:orcidId><gtr:roles><gtr:role><gtr:name>FELLOW</gtr:name></gtr:role><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FK026399%2F1"><gtr:id>2EE70112-22E8-4F8B-B8C9-C0C5C3AC1348</gtr:id><gtr:title>M3: Managing Many-Cores for the Masses</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Fellowship</gtr:grantCategory><gtr:grantReference>EP/K026399/1</gtr:grantReference><gtr:abstractText>Since the invention of the microprocessor in the early 1970s, information and communication technologies have rapidly improved almost all aspects of our daily lives. Unrelenting growth in computing power has been the enabler for significant scientific advances and transformed our society in the way we work, play and interact with each other. Fundamentally, this has been achieved through continuous strides in semiconductor technology, repeatedly doubling the number of transistors available on a chip every 18 months (famously known as Moore's Law). At the same time, Dennard scaling ensured that overall chip power and area stayed constant, allowing computer architects to design more and more elaborate processors to take advantage of the increased transistor counts and provide faster and faster systems.

All this was performed transparently to the programmer, who simply had to switch to a new processor to make his applications run faster. There was no need to rewrite or modify parts of the program, or worry about the characteristics of the underlying platform. There was, in effect, a contract between the hardware and software, whereby the architect would provide more advanced systems and the programmer would concentrate on producing more sophisticated and innovative applications.

Serendipitous transistor scaling couldn't last forever though, and in the early part of this century we hit the &amp;quot;power wall&amp;quot;. Transistors could no longer be made smaller yet achieve the same power efficiency gains as in previous technology generations. In response, industry switched to multicore designs, aiming to continue performance increases through thread-level parallelism. This, in effect, broke the contract, requiring software writers to create programs with an eye on performance, as well as functionality. Although there are some application domains that can benefit from this parallelism (e.g. games), there is little evidence that developers have risen to the challenge of writing multi-threaded code and even when they do, the runtime environment doesn't necessarily allow their threads to actually be executed in parallel.

The failure of Dennard scaling means that many-core chips are the logical next step. However, it also means that the energy problem will not decline, and key industry figures warn of &amp;quot;dark silicon&amp;quot; when we have abundant transistors on chip but lack the ability to power them all on at once. We may soon find that significant parts of each multicore chip must be turned off, due to power limitations. Added to this, as transistors shrink they become more susceptible to manufacturing variability, wearout and in-field faults, decreasing their reliability and shortening the lifespan of the systems they construct. Unless we take drastic action, this convergence of challenges could seriously undermine our ability to continue advancing the systems that have revolutionised our lives.

This fellowship is a step towards meeting these challenges by reinstating the hardware / software contract, allowing the system to deal with each issue and leaving the application developer free to continue innovating. It will bring together a world-class research team that will investigate a variety of holistic schemes to achieve this aim based on automatic parallelisation, heterogeneous architectures and optical networks-on-chip, directly tackling the challenges laid out in the EPSRC cross-ICT priority of Many-Core Architectures and Concurrency in Distributed and Embedded Systems.</gtr:abstractText><gtr:potentialImpactText>The advent of mainstream multicore processors requires software developers to write multi-threaded applications to achieve high performance. At the same time, energy consumption is still a major challenge, with key industry figures warning of &amp;quot;dark silicon&amp;quot; when we have abundant transistors on chip but lack the ability to power them all on at once. Futhermore, as transistors shrink they become more susceptible to manufacturing variability, wearout and in-field faults, decreasing their reliability and shortening the lifespan of the systems they construct. Unless we take drastic action, this convergence of challenges could seriously undermine our ability to continue advancing the systems that have revolutionised our lives.

The main goal of this project is to tackle all three of these challenges transparently to the software developer, increasing the performance, reducing the energy consumption and ensuring the reliability of future many-core processors. The primary beneficiaries from this work will be academics and industry, where we will perform state-of-the-art research into automatic parallelisation, heterogeneous architectures and reliability techniques for many-core architectures.

This work is of significant value to industry, as demonstrated by the letter of support received from ARM, who will fund the three Ph.D. students due to work on this project. Dr. Jones has good links with the different divisions within ARM and these provide an obvious route to dissemination of ideas, as well as feedback on the developed techniques.

Furthermore, at an early stage in the project the core IP that will be generated from the research will be identified. With this in hand, the potential for further economic gain can be evaluated. The University of Cambridge has an excellent track record in commercial exploitation, for example XenSource.

As with any long-term research, it is complex to express its impact on the wider research community and society. However, EPSRC's vision for a digital economy is underpinned by the need for high-performance, reliable and efficient electronics and systems. This proposal will significantly contribute towards this goal the EPSRC cross-ICT priority on Many-Core Architectures and Concurrency in Distributed and Embedded Systems.</gtr:potentialImpactText><gtr:fund><gtr:end>2018-09-28</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2013-09-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>1212276</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Network for Sustainable Ultrascale Computing (NESUS)</gtr:collaboratingOrganisation><gtr:country>Global</gtr:country><gtr:description>NESUS</gtr:description><gtr:id>B844321D-928D-4D9E-B80D-E6AB50CA640B</gtr:id><gtr:impact>The collaboration crosses disciplines within Computer Science. These are programming languages, compilers, runtimes, computer architecture and networks.</gtr:impact><gtr:outcomeId>544912aca94475.58940202-1</gtr:outcomeId><gtr:partnerContribution>The whole consortium aims to meet the challenges of sustainable ultrascale computing.</gtr:partnerContribution><gtr:piContribution>Visit to initial kick-off meeting to discuss our work.</gtr:piContribution><gtr:sector>Public</gtr:sector><gtr:start>2014-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>ARM</gtr:description><gtr:id>A92EBBEA-3972-42A0-AC0D-2D8D2E38A1ED</gtr:id><gtr:impact>Two patent filings, not yet granted. Numerous publications. A follow-on grant.</gtr:impact><gtr:outcomeId>589c5377e7caf3.86176909-1</gtr:outcomeId><gtr:partnerContribution>Funding for PhD students and appointing mentors for them. Students spend three months over the course of their studies within ARM Research. For the rest of the time they meet with their mentors once a month, on average.</gtr:partnerContribution><gtr:piContribution>Three PhD students work on topics related to the research grant. They have mentors in ARM to ensure that their work is relevant and goes in the direction that industry is heading.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2013-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>European Commission</gtr:collaboratingOrganisation><gtr:country>European Union (EU)</gtr:country><gtr:department>Seventh Framework Programme (FP7)</gtr:department><gtr:description>HiPEAC</gtr:description><gtr:id>C08DAB41-C565-4C57-AAA3-89137BD08E7A</gtr:id><gtr:impact>The network is on High-Performance and Embedded Architectures and Compilers</gtr:impact><gtr:outcomeId>544913b90c66c3.85599236-1</gtr:outcomeId><gtr:partnerContribution>A visit by a PostDoc from another member for 4 months.</gtr:partnerContribution><gtr:piContribution>Attending meetings to disseminate results and interact with other researchers in the same area.</gtr:piContribution><gtr:sector>Public</gtr:sector><gtr:start>2011-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>1062734</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>EPSRC Responsive Mode Grant</gtr:description><gtr:end>2020-12-02</gtr:end><gtr:fundingOrg>Engineering and Physical Sciences Research Council (EPSRC)</gtr:fundingOrg><gtr:fundingRef>EP/P020011/1</gtr:fundingRef><gtr:id>72FC187F-4CF8-4A1D-929A-259C9157F482</gtr:id><gtr:outcomeId>589c54b73eda73.25260121</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector><gtr:start>2017-07-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Grant is 3.5 years through its 5-year term. Close collaboration with ARM Ltd is exploring the long-term benefits of our work. We have jointly filed two patent applications and ARM are evaluating our work for a future product.</gtr:description><gtr:firstYearOfImpact>2013</gtr:firstYearOfImpact><gtr:id>A467BF87-95CC-415A-97B3-E6BC75B068FE</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>54492194c39569.75789570</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software)</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>We have developed schemes to accelerate parallel code within multicore processors, extended the reach of vectorisation, and found that many transient and permanent errors within processors can be overcome through the addition of an array of small, power-efficient cores capable of re-executing code in parallel. These can also improve the performance of many HPC applications by bringing data into the core in advance of it being required.</gtr:description><gtr:exploitationPathways>Our work can be used by industry to improve the performance and reliability of microprocessors.</gtr:exploitationPathways><gtr:id>CF513441-E8BE-4FC4-928C-B9A02DCACECF</gtr:id><gtr:outcomeId>5449214a34e6c7.36542363</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>http://www.cl.cam.ac.uk/~tmj32/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs><gtr:softwareAndTechnicalProductOutput><gtr:description>Lynx is a very fast single-producer, single-consumer software queue.</gtr:description><gtr:id>CF50AF19-5A07-402A-ABAA-DFD23E40EAFC</gtr:id><gtr:impact>We have used this queue to develop faster soft-error detection techniques. It has been downloaded 21 times by others.</gtr:impact><gtr:outcomeId>589c50aa56d991.04855710</gtr:outcomeId><gtr:title>The Lynx Queue</gtr:title><gtr:type>Software</gtr:type><gtr:url>http://www.cl.cam.ac.uk/~tmj32/data/</gtr:url><gtr:yearFirstProvided>2016</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput><gtr:softwareAndTechnicalProductOutput><gtr:description>A dynamic binary instrumentation tool</gtr:description><gtr:id>D83BB549-21A1-4855-AF9E-0F096A8AB2BE</gtr:id><gtr:impact>Contributed to the ARM 64-bit architecture port of DynamoRIO, allowing anybody to instrument AArch64 binaries using this tool.</gtr:impact><gtr:outcomeId>589c580f0512e2.31914749</gtr:outcomeId><gtr:title>DynamoRIO</gtr:title><gtr:type>Software</gtr:type><gtr:url>http://dynamorio.org/</gtr:url><gtr:yearFirstProvided>2016</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput></gtr:softwareAndTechnicalProductOutputs><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>D031E756-84A9-4B6F-95D2-57366F795433</gtr:id><gtr:title>On Microarchitectural Mechanisms for Cache Wearout Reduction</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6339b3af3eff3094b2b643164b507597"><gtr:id>6339b3af3eff3094b2b643164b507597</gtr:id><gtr:otherNames>Valero A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a352e18af4eb9.29217172</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A95216E3-7174-4563-96D6-56FD4AB15969</gtr:id><gtr:title>PSLP: Padded SLP automatic vectorization</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4aeeee6ae79dd7337824068335186d4a"><gtr:id>4aeeee6ae79dd7337824068335186d4a</gtr:id><gtr:otherNames>Porpodas V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56b87e45a064f5.37494626</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F1D699E2-B8AB-4A44-95E7-31987ED19E57</gtr:id><gtr:title>Dynamic microarchitectural adaptation using machine learning</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Architecture and Code Optimization</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3516c19a61cef756458c6d4c610fb5f1"><gtr:id>3516c19a61cef756458c6d4c610fb5f1</gtr:id><gtr:otherNames>Dubach C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56b87e03452c65.49882925</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>14A358B8-2DFB-4FA0-A385-671484C2F452</gtr:id><gtr:title>HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/302b676f5614182e6ae55929685310dd"><gtr:id>302b676f5614182e6ae55929685310dd</gtr:id><gtr:otherNames>Campanoni S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>978-1-4799-4396-8</gtr:isbn><gtr:outcomeId>54490e8dd7d041.90597144</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B585D971-B88B-45EC-A5A6-57DDD59FB535</gtr:id><gtr:title>Towards zero latency photonic switching in shared memory networks</gtr:title><gtr:parentPublicationTitle>Concurrency and Computation: Practice and Experience</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ee812a0a2ef80c8718cd09d83fc8e5db"><gtr:id>ee812a0a2ef80c8718cd09d83fc8e5db</gtr:id><gtr:otherNames>Madarbux M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>544910808ae9c3.44997785</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FC4612DD-3EF6-45E8-B149-4E82457355EF</gtr:id><gtr:title>Throttling Automatic Vectorization: When Less is More</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4aeeee6ae79dd7337824068335186d4a"><gtr:id>4aeeee6ae79dd7337824068335186d4a</gtr:id><gtr:otherNames>Porpodas V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>585d5670a59f87.87144740</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3ABDD063-8EFF-4E4E-9856-A5825573FFAC</gtr:id><gtr:title>Enhancing the L1 Data Cache Design to Mitigate HCI</gtr:title><gtr:parentPublicationTitle>IEEE Computer Architecture Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6339b3af3eff3094b2b643164b507597"><gtr:id>6339b3af3eff3094b2b643164b507597</gtr:id><gtr:otherNames>Valero A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>56b882cc718329.75034605</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>08FF6E40-D1D4-41CB-8E3F-6DC8F6ADBF41</gtr:id><gtr:title>REPAIR: Hard-error recovery via re-execution</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a18e109e12ed4c5b663ffb2005aa60ff"><gtr:id>a18e109e12ed4c5b663ffb2005aa60ff</gtr:id><gtr:otherNames>Soman J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>585d4dca79c512.11400510</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/K026399/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>40</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>