/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [2:0] _02_;
  wire [7:0] _03_;
  reg [28:0] _04_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_3z;
  assign celloutsig_0_8z = in_data[7] ? celloutsig_0_3z : celloutsig_0_4z;
  assign celloutsig_0_52z = ~(celloutsig_0_12z[5] | celloutsig_0_14z);
  assign celloutsig_0_53z = ~(celloutsig_0_52z | celloutsig_0_46z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[7] | celloutsig_1_0z[1]) & in_data[106]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_1z) & celloutsig_1_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_7z | celloutsig_1_2z) & celloutsig_1_4z);
  assign celloutsig_1_12z = ~((celloutsig_1_1z | celloutsig_1_5z) & celloutsig_1_7z);
  assign celloutsig_0_21z = ~((celloutsig_0_16z | celloutsig_0_17z[3]) & celloutsig_0_10z[0]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[16]);
  assign celloutsig_1_5z = celloutsig_1_2z | celloutsig_1_4z;
  assign celloutsig_1_10z = in_data[138] | celloutsig_1_6z[2];
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_2z ^ celloutsig_0_7z;
  assign celloutsig_0_39z = ~(celloutsig_0_17z[0] ^ celloutsig_0_13z);
  assign celloutsig_1_4z = ~(_00_ ^ celloutsig_1_2z);
  assign celloutsig_1_11z = ~(celloutsig_1_2z ^ celloutsig_1_4z);
  assign celloutsig_1_6z = { _01_[2], _00_, _01_[0] } + { _02_[2:1], celloutsig_1_2z };
  assign celloutsig_0_25z = in_data[28:22] + { in_data[35:30], celloutsig_0_5z };
  reg [7:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 8'h00;
    else _24_ <= { celloutsig_1_0z[5:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign { _03_[7], _01_[2], _00_, _01_[0], _03_[3], _02_[2:1], _03_[0] } = _24_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 29'h00000000;
    else _04_ <= { in_data[29:21], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } <= { in_data[79:77], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } <= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_7z } <= { celloutsig_1_9z[4], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_22z = { in_data[20:18], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z } <= { celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[38:37], celloutsig_0_4z } && { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_6z } || { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_17z } || { in_data[36:29], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_19z = celloutsig_0_12z[7:2] % { 1'h1, celloutsig_0_10z[3:1], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_13z = celloutsig_1_10z ? { _02_[1], _03_[0], celloutsig_1_4z } : { celloutsig_1_0z[1:0], celloutsig_1_12z };
  assign celloutsig_0_10z = celloutsig_0_1z ? { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, 1'h1, celloutsig_0_3z } : in_data[9:4];
  assign celloutsig_0_9z = { in_data[95:94], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z } != { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[75:68], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } !== in_data[13:3];
  assign celloutsig_0_14z = { in_data[22:21], celloutsig_0_4z } !== { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_34z = ~ { in_data[53:47], celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_1_9z = ~ { _00_, _01_[0], _03_[3], _02_[2], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_12z = ~ { in_data[31:26], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_17z = ~ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[56] & in_data[55];
  assign celloutsig_0_46z = celloutsig_0_21z & _04_[20];
  assign celloutsig_0_67z = celloutsig_0_34z[5] & celloutsig_0_5z;
  assign celloutsig_0_26z = celloutsig_0_25z[3] & celloutsig_0_11z;
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_6z, in_data[166:163] };
  assign celloutsig_1_19z = | { celloutsig_1_15z, _02_[2:1], _01_[2], _01_[0], _00_, _03_[3] };
  assign celloutsig_1_18z = { celloutsig_1_6z[1:0], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_10z } <<< { celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_8z, _03_[7], _01_[2], _00_, _01_[0], _03_[3], _02_[2:1], _03_[0], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_1z = ~((in_data[22] & in_data[37]) | celloutsig_0_0z);
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_0z = in_data[169:162];
  assign celloutsig_0_68z = ~((celloutsig_0_53z & celloutsig_0_13z) | (celloutsig_0_39z & celloutsig_0_4z));
  assign celloutsig_1_2z = ~((in_data[147] & in_data[146]) | (celloutsig_1_0z[5] & celloutsig_1_0z[2]));
  assign celloutsig_0_11z = ~((in_data[71] & celloutsig_0_7z) | (celloutsig_0_10z[3] & celloutsig_0_2z));
  assign _01_[1] = _00_;
  assign _02_[0] = celloutsig_1_2z;
  assign { _03_[6:4], _03_[2:1] } = { _01_[2], _00_, _01_[0], _02_[2:1] };
  assign { out_data[141:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
