{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:16:29 2024 " "Info: Processing started: Sat Apr 27 13:16:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register_4x -c register_4x --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register_4x -c register_4x --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PC " "Info: Assuming node \"PC\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 680 416 584 696 "PC" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR0 " "Info: Assuming node \"IR0\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 416 416 584 432 "IR0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 632 416 584 648 "CPR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR1 " "Info: Assuming node \"IR1\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 432 416 584 448 "IR1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPACC " "Info: Assuming node \"CPACC\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 304 416 584 320 "CPACC" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPACC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10~2 " "Info: Detected gated clock \"inst10~2\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 376 856 920 424 "inst10" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PC " "Info: No valid register-to-register data paths exist for clock \"PC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR0 " "Info: No valid register-to-register data paths exist for clock \"IR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR1 " "Info: No valid register-to-register data paths exist for clock \"IR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPACC " "Info: No valid register-to-register data paths exist for clock \"CPACC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst3 REGIN4 IR0 3.809 ns register " "Info: tsu for register \"register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst3\" (data pin = \"REGIN4\", clock pin = \"IR0\") is 3.809 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.296 ns + Longest pin register " "Info: + Longest pin to register delay is 8.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns REGIN4 1 PIN PIN_168 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_168; Fanout = 4; PIN Node = 'REGIN4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGIN4 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 424 1072 1240 440 "REGIN4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.872 ns) + CELL(0.460 ns) 8.296 ns register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst3 2 REG LCFF_X28_Y2_N21 1 " "Info: 2: + IC(6.872 ns) + CELL(0.460 ns) = 8.296 ns; Loc. = LCFF_X28_Y2_N21; Fanout = 1; REG Node = 'register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.332 ns" { REGIN4 register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 17.16 % ) " "Info: Total cell delay = 1.424 ns ( 17.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.872 ns ( 82.84 % ) " "Info: Total interconnect delay = 6.872 ns ( 82.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.296 ns" { REGIN4 register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.296 ns" { REGIN4 {} REGIN4~combout {} register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.872ns } { 0.000ns 0.964ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR0 destination 4.447 ns - Shortest register " "Info: - Shortest clock path from clock \"IR0\" to destination register is 4.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns IR0 1 CLK PIN_130 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 4; CLK Node = 'IR0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 416 416 584 432 "IR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.370 ns) 2.118 ns inst8 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(0.598 ns) + CELL(0.370 ns) = 2.118 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst8'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { IR0 inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 2.855 ns inst8~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 4.447 ns register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X28_Y2_N21 1 " "Info: 4: + IC(0.926 ns) + CELL(0.666 ns) = 4.447 ns; Loc. = LCFF_X28_Y2_N21; Fanout = 1; REG Node = 'register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst8~clkctrl register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 49.16 % ) " "Info: Total cell delay = 2.186 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.261 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { IR0 inst8 inst8~clkctrl register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { IR0 {} IR0~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 0.598ns 0.737ns 0.926ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.296 ns" { REGIN4 register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.296 ns" { REGIN4 {} REGIN4~combout {} register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.872ns } { 0.000ns 0.964ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { IR0 inst8 inst8~clkctrl register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { IR0 {} IR0~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:R2|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 0.598ns 0.737ns 0.926ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IR1 REGQ1_3 register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 14.949 ns register " "Info: tco from clock \"IR1\" to destination pin \"REGQ1_3\" through register \"register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst\" is 14.949 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR1 source 5.258 ns + Longest register " "Info: + Longest clock path from clock \"IR1\" to source register is 5.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR1 1 CLK PIN_135 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 4; CLK Node = 'IR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR1 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 432 416 584 448 "IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.499 ns) 2.924 ns inst9 2 COMB LCCOMB_X33_Y10_N0 1 " "Info: 2: + IC(1.440 ns) + CELL(0.499 ns) = 2.924 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { IR1 inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 3.661 ns inst9~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.661 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.666 ns) 5.258 ns register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 4 REG LCFF_X32_Y2_N27 1 " "Info: 4: + IC(0.931 ns) + CELL(0.666 ns) = 5.258 ns; Loc. = LCFF_X32_Y2_N27; Fanout = 1; REG Node = 'register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { inst9~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 40.89 % ) " "Info: Total cell delay = 2.150 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 59.11 % ) " "Info: Total interconnect delay = 3.108 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.258 ns" { IR1 inst9 inst9~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.258 ns" { IR1 {} IR1~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.440ns 0.737ns 0.931ns } { 0.000ns 0.985ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.387 ns + Longest register pin " "Info: + Longest register to pin delay is 9.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 1 REG LCFF_X32_Y2_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y2_N27; Fanout = 1; REG Node = 'register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns mux4-8:inst6\|inst8~42 2 COMB LCCOMB_X32_Y2_N8 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X32_Y2_N8; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~42'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.651 ns) 2.313 ns mux4-8:inst6\|inst8~43 3 COMB LCCOMB_X28_Y2_N2 1 " "Info: 3: + IC(1.025 ns) + CELL(0.651 ns) = 2.313 ns; Loc. = LCCOMB_X28_Y2_N2; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~43'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.978 ns) + CELL(3.096 ns) 9.387 ns REGQ1_3 4 PIN PIN_35 0 " "Info: 4: + IC(3.978 ns) + CELL(3.096 ns) = 9.387 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'REGQ1_3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.074 ns" { mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 528 2344 2520 544 "REGQ1_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.953 ns ( 42.11 % ) " "Info: Total cell delay = 3.953 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.434 ns ( 57.89 % ) " "Info: Total interconnect delay = 5.434 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.387 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.387 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.431ns 1.025ns 3.978ns } { 0.000ns 0.206ns 0.651ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.258 ns" { IR1 inst9 inst9~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.258 ns" { IR1 {} IR1~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.440ns 0.737ns 0.931ns } { 0.000ns 0.985ns 0.499ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.387 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.387 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.431ns 1.025ns 3.978ns } { 0.000ns 0.206ns 0.651ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "OUT_IR1 REGQ1_3 16.916 ns Longest " "Info: Longest tpd from source pin \"OUT_IR1\" to destination pin \"REGQ1_3\" is 16.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns OUT_IR1 1 PIN PIN_81 11 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 11; PIN Node = 'OUT_IR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_IR1 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 1096 416 584 1112 "OUT_IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.568 ns) + CELL(0.624 ns) 8.166 ns mux4-8:inst6\|inst8~42 2 COMB LCCOMB_X32_Y2_N8 1 " "Info: 2: + IC(6.568 ns) + CELL(0.624 ns) = 8.166 ns; Loc. = LCCOMB_X32_Y2_N8; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~42'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.192 ns" { OUT_IR1 mux4-8:inst6|inst8~42 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.651 ns) 9.842 ns mux4-8:inst6\|inst8~43 3 COMB LCCOMB_X28_Y2_N2 1 " "Info: 3: + IC(1.025 ns) + CELL(0.651 ns) = 9.842 ns; Loc. = LCCOMB_X28_Y2_N2; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~43'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.978 ns) + CELL(3.096 ns) 16.916 ns REGQ1_3 4 PIN PIN_35 0 " "Info: 4: + IC(3.978 ns) + CELL(3.096 ns) = 16.916 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'REGQ1_3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.074 ns" { mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 528 2344 2520 544 "REGQ1_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.345 ns ( 31.60 % ) " "Info: Total cell delay = 5.345 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.571 ns ( 68.40 % ) " "Info: Total interconnect delay = 11.571 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.916 ns" { OUT_IR1 mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.916 ns" { OUT_IR1 {} OUT_IR1~combout {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.000ns 6.568ns 1.025ns 3.978ns } { 0.000ns 0.974ns 0.624ns 0.651ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 REGIN1 PC -0.995 ns register " "Info: th for register \"register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" (data pin = \"REGIN1\", clock pin = \"PC\") is -0.995 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC destination 5.619 ns + Longest register " "Info: + Longest clock path from clock \"PC\" to destination register is 5.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PC 1 CLK PIN_134 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 4; CLK Node = 'PC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 680 416 584 696 "PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.206 ns) 2.615 ns inst10~2 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(1.424 ns) + CELL(0.206 ns) = 2.615 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'inst10~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { PC inst10~2 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 376 856 920 424 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 3.346 ns inst5 3 COMB LCCOMB_X33_Y10_N6 1 " "Info: 3: + IC(0.361 ns) + CELL(0.370 ns) = 3.346 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = 'inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { inst10~2 inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.000 ns) 4.033 ns inst5~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(0.687 ns) + CELL(0.000 ns) = 4.033 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.619 ns register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X2_Y3_N29 2 " "Info: 5: + IC(0.920 ns) + CELL(0.666 ns) = 5.619 ns; Loc. = LCFF_X2_Y3_N29; Fanout = 2; REG Node = 'register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst5~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 39.63 % ) " "Info: Total cell delay = 2.227 ns ( 39.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.392 ns ( 60.37 % ) " "Info: Total interconnect delay = 3.392 ns ( 60.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { PC inst10~2 inst5 inst5~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { PC {} PC~combout {} inst10~2 {} inst5 {} inst5~clkctrl {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.424ns 0.361ns 0.687ns 0.920ns } { 0.000ns 0.985ns 0.206ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.920 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns REGIN1 1 PIN PIN_44 4 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 4; PIN Node = 'REGIN1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGIN1 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 472 1072 1240 488 "REGIN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.611 ns) + CELL(0.206 ns) 6.812 ns register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2~feeder 2 COMB LCCOMB_X2_Y3_N28 1 " "Info: 2: + IC(5.611 ns) + CELL(0.206 ns) = 6.812 ns; Loc. = LCCOMB_X2_Y3_N28; Fanout = 1; COMB Node = 'register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { REGIN1 register-8_with_CLR:R0|register-4_with_CLR:inst|inst2~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.920 ns register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X2_Y3_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.920 ns; Loc. = LCFF_X2_Y3_N29; Fanout = 2; REG Node = 'register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:R0|register-4_with_CLR:inst|inst2~feeder register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 18.92 % ) " "Info: Total cell delay = 1.309 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.611 ns ( 81.08 % ) " "Info: Total interconnect delay = 5.611 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { REGIN1 register-8_with_CLR:R0|register-4_with_CLR:inst|inst2~feeder register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { REGIN1 {} REGIN1~combout {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst2~feeder {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.611ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { PC inst10~2 inst5 inst5~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { PC {} PC~combout {} inst10~2 {} inst5 {} inst5~clkctrl {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.424ns 0.361ns 0.687ns 0.920ns } { 0.000ns 0.985ns 0.206ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { REGIN1 register-8_with_CLR:R0|register-4_with_CLR:inst|inst2~feeder register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { REGIN1 {} REGIN1~combout {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst2~feeder {} register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.611ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 13:16:29 2024 " "Info: Processing ended: Sat Apr 27 13:16:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
