
# Design and Verification of ALU with SystemVerilog and UVM

 
 ## Block Diagram
 ![ALU BD](https://github.com/sohilaakram/ALU_SV_Verification/assets/72949770/be4f9583-b517-4b98-8702-f044214cb16f)


## The following functions are performed if and only if this conditions are satisfied for each operation:
![image](https://github.com/sohilaakram/ALU_SV_Verification/assets/72949770/acc18581-25f5-4a9f-9fda-23055bf59401)

## Operations:
![image](https://github.com/sohilaakram/ALU_SV_Verification/assets/72949770/64fe9430-c1fa-49ac-aea1-09d4ef8d98f2)
![image](https://github.com/sohilaakram/ALU_SV_Verification/assets/72949770/b352053c-4fef-42d9-8e61-34dfa8668edd)
![image](https://github.com/sohilaakram/ALU_SV_Verification/assets/72949770/b6c0e4a5-2ffc-415e-8040-66062a30b565)






## System Verilog Environment Architecture
![ENV](https://github.com/sohilaakram/ALU_SV_Verification/assets/72949770/1fbdf33f-73ca-4c86-ac8a-1879d7f1810e)


## UVM Environment Architecture
![Picture2](https://github.com/sohilaakram/ALU_SV_Verification/assets/72949770/f284eb38-d51b-4335-8947-24cf9e5e6874)
