//## 13.4 Double-Precision Floating-Point Computational Instructions

[wavedrom, ,]
....
{reg: [
  {bits: 7, name: 'opcode', attr: 'OP-FP',    type: 8},
  {bits: 5, name: 'rd',     attr: 'dest',     type: 2},
  {bits: 3, name: 'func3',  attr: 'RM',       type: 8},
  {bits: 5, name: 'rs1',    attr: 'src1',     type: 4},
  {bits: 5, name: 'rs2',    attr: 'src2',     type: 4},
  {bits: 2, name: 'fmt',    attr: 'D',        type: 8},
  {bits: 5, name: 'funct5', attr: ['FADD', 'FSUB', 'FMUL', 'FDIV'], type: 8},
]}
....

[wavedrom, ,]
....
{reg: [
  {bits: 7, name: 'opcode', attr: 'OP-FP',    type: 8},
  {bits: 5, name: 'rd',     attr: 'dest',     type: 2},
  {bits: 3, name: 'func3',  attr: 'RM',       type: 8},
  {bits: 5, name: 'rs1',    attr: 'src',      type: 4},
  {bits: 5, name: 0,                          type: 8},
  {bits: 2, name: 'fmt',    attr: 'D',        type: 8},
  {bits: 5, name: 'funct5', attr: 'FSQRT',    type: 8},
]}
....

[wavedrom, ,]
....
{reg: [
  {bits: 7, name: 'opcode', attr: 'OP-FP',    type: 8},
  {bits: 5, name: 'rd',     attr: 'dest',     type: 2},
  {bits: 3, name: 'func3',  attr: ['MIN', 'MAX'], type: 8},
  {bits: 5, name: 'rs1',    attr: 'src1',     type: 4},
  {bits: 5, name: 'rs2',    attr: 'src2',     type: 4},
  {bits: 2, name: 'fmt',    attr: 'D',        type: 8},
  {bits: 5, name: 'funct5', attr: 'FMIN-MAX', type: 8},
]}
....

[wavedrom, ,]
....
{reg: [
  {bits: 7, name: 'opcode', attr: ['FMADD', 'FNMADD', 'FMSUB', 'FNMSUB'],    type: 8},
  {bits: 5, name: 'rd',     attr: 'dest',     type: 2},
  {bits: 3, name: 'func3',  attr: 'RM', type: 8},
  {bits: 5, name: 'rs1',    attr: 'src1',     type: 4},
  {bits: 5, name: 'rs2',    attr: 'src2',     type: 4},
  {bits: 2, name: 'fmt',    attr: 'D',        type: 8},
  {bits: 5, name: 'rs3',    attr: 'src3',     type: 4},
]}
....

