
---------- Begin Simulation Statistics ----------
final_tick                                88588439000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150292                       # Simulator instruction rate (inst/s)
host_mem_usage                                 801620                       # Number of bytes of host memory used
host_op_rate                                   299312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.39                       # Real time elapsed on the host
host_tick_rate                             1175098532                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11330189                       # Number of instructions simulated
sim_ops                                      22564573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088588                       # Number of seconds simulated
sim_ticks                                 88588439000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1644919                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25287                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1670075                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1642856                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1644919                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2063                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1670075                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          518                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    11330189                       # Number of instructions committed
system.cpu.committedOps                      22564573                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.818796                       # CPI: cycles per instruction
system.cpu.discardedOps                        181784                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                     4928388                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        128406                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       25633                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  8                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        60552233                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.127897                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6213519                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            30                       # TLB misses on write requests
system.cpu.numCycles                         88588439                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  47      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                11456250     50.77%     50.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               3138134     13.91%     64.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     44      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     34      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    48      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           1593642      7.06%     71.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult          1569066      6.95%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                1618956      7.17%     85.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite                   862      0.00%     85.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           3162736     14.02%     99.89% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            24728      0.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 22564573                       # Class of committed instruction
system.cpu.tickCycles                        28036206                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       536404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1077121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3001355                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            246                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             540623                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1648                       # Transaction distribution
system.membus.trans_dist::CleanEvict           534756                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        540623                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1617838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1617838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1617838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34711360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34711360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34711360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            540717                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  540717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              540717                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1083713000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2938284000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1501214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2032955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               95                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              95                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1500814                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4501703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4502664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96181120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96216960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          536639                       # Total snoops (count)
system.tol2bus.snoopTraffic                    105472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2037949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011008                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2037702     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    247      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2037949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3005517000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4502727000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1200000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               960557                       # number of demand (read+write) hits
system.l2.demand_hits::total                   960592                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data              960557                       # number of overall hits
system.l2.overall_hits::total                  960592                       # number of overall hits
system.l2.demand_misses::.cpu.inst                366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             540352                       # number of demand (read+write) misses
system.l2.demand_misses::total                 540718                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               366                       # number of overall misses
system.l2.overall_misses::.cpu.data            540352                       # number of overall misses
system.l2.overall_misses::total                540718                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  60555053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60590216000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35163000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  60555053000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60590216000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1500909                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1501310                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1500909                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1501310                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.912718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.360016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360164                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.912718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.360016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360164                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96073.770492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112065.936649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112055.111907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96073.770492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112065.936649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112055.111907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1648                       # number of writebacks
system.l2.writebacks::total                      1648                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        540352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            540718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       540352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           540718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27863000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  49748013000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49775876000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27863000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  49748013000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49775876000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.360016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.360016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360164                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76128.415301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92065.936649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92055.148895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76128.415301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92065.936649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92055.148895                       # average overall mshr miss latency
system.l2.replacements                         536639                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1921                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1921                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              160                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          160                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          160                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.989474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98787.234043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98787.234043                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.989474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78787.234043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78787.234043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.912718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96073.770492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96073.770492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27863000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27863000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76128.415301                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76128.415301                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        960556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            960556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       540258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          540258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  60545767000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60545767000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1500814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1500814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.359977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112068.247023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112068.247023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       540258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       540258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  49740607000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  49740607000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.359977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92068.247023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92068.247023                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.006469                       # Cycle average of tags in use
system.l2.tags.total_refs                     3001341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    540735                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.550484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.022173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.771425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4083.212871                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          671                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24551567                       # Number of tag accesses
system.l2.tags.data_accesses                 24551567                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       34582528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34605888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          540352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              540717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            263691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         390372924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390636616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       263691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           263691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1190584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1190584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1190584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           263691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        390372924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            391827200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    540352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005392416500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1062603                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1532                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      540717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1648                       # Number of write requests accepted
system.mem_ctrls.readBursts                    540717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11812211500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2703585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21950655250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21845.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40595.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   192017                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1466                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                540717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1648                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  438166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       348852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.490672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.912045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.324236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       246089     70.54%     70.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83695     23.99%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11375      3.26%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3931      1.13%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3282      0.94%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          376      0.11%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       348852                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5678.494737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   5112.748691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1334.700914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             3      3.16%      3.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      1.05%      4.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      1.05%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      1.05%      6.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            5      5.26%     11.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            3      3.16%     14.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            9      9.47%     24.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887           30     31.58%     55.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143           12     12.63%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           13     13.68%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            3      3.16%     85.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            6      6.32%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            8      8.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.126316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.098212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40     42.11%     42.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.16%     45.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52     54.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34605888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  104128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34605888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               105472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88588331000                       # Total gap between requests
system.mem_ctrls.avgGap                     163337.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     34582528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       104128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 263691.292720486934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 390372924.394796013832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1175412.967825293774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       540352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9135000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  21941520250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2087384569000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25027.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40605.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1266616850.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1247315160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            662952345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1928485440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3293820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6992759280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38700248040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1428278400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50963332485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.281979                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3364515500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2958020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82265903500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1243552380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            660940995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1932233940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5199120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6992759280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38712695130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1417796640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50965177485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.302805                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3339403500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2958020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82291015500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      6213118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6213118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6213118                       # number of overall hits
system.cpu.icache.overall_hits::total         6213118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          401                       # number of overall misses
system.cpu.icache.overall_misses::total           401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37900000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37900000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37900000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37900000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6213519                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6213519                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6213519                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6213519                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94513.715711                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94513.715711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94513.715711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94513.715711                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          160                       # number of writebacks
system.cpu.icache.writebacks::total               160                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37100000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37100000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92518.703242                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92518.703242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92518.703242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92518.703242                       # average overall mshr miss latency
system.cpu.icache.replacements                    160                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6213118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6213118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6213519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6213519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94513.715711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94513.715711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37100000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37100000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92518.703242                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92518.703242                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           227.947019                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6213518                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15533.795000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   227.947019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.890418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12427438                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12427438                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3452707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3452707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3452707                       # number of overall hits
system.cpu.dcache.overall_hits::total         3452707                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1501230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1501230                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1501230                       # number of overall misses
system.cpu.dcache.overall_misses::total       1501230                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  88310699000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  88310699000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  88310699000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  88310699000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4953937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4953937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4953937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4953937                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.303038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.303038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.303038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.303038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58825.562372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58825.562372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58825.562372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58825.562372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1921                       # number of writebacks
system.cpu.dcache.writebacks::total              1921                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          321                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          321                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1500909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1500909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1500909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1500909                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  85295629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85295629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  85295629000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85295629000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.302973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.302973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.302973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.302973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56829.314102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56829.314102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56829.314102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56829.314102                       # average overall mshr miss latency
system.cpu.dcache.replacements                1499885                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3427271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3427271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1501075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1501075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  88295060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  88295060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4928346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4928346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.304580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.304580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58821.218127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58821.218127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1500814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1500814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  85286037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85286037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.304527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.304527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56826.520142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56826.520142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100896.774194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100896.774194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           95                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           95                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9592000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9592000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100968.421053                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100968.421053                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.762646                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4953616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1500909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.300411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.762646                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11408783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11408783                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88588439000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
