
*** Running vivado
    with args -log cpu_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cpu_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/shake_sha2_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ruanjian/Vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:sha3_1003_tIP1:1.0'. The one found in IP location 'd:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0' will take precedence over the same IP in location d:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0/sha3_1003_tIP1_1.0
Command: link_design -top cpu_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 800.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1935 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.xdc] for cell 'cpu_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0/cpu_processing_system7_0_0.xdc] for cell 'cpu_i/processing_system7_0/inst'
Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0_board.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0_board.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_rst_ps7_0_50M_0/cpu_rst_ps7_0_50M_0.xdc] for cell 'cpu_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 954.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 960.047 ; gain = 479.777
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.601 . Memory (MB): peak = 971.012 ; gain = 10.965

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e13b817c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1523.215 ; gain = 552.203

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1990f12bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c109c290

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17b54a242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 320 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 17b54a242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17b54a242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17b54a242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             320  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1723.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19de6119d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1723.023 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19de6119d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1723.023 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19de6119d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.023 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1723.023 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19de6119d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1723.023 ; gain = 762.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file cpu_wrapper_drc_opted.rpt -pb cpu_wrapper_drc_opted.pb -rpx cpu_wrapper_drc_opted.rpx
Command: report_drc -file cpu_wrapper_drc_opted.rpt -pb cpu_wrapper_drc_opted.pb -rpx cpu_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1723.023 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13b5e939b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1723.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1723.023 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccc44156

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1723.023 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6baffc86

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6baffc86

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.027 ; gain = 75.004
Phase 1 Placer Initialization | Checksum: 6baffc86

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 113f6f64e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 111 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 52 nets or cells. Created 0 new cell, deleted 52 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1798.027 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             52  |                    52  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             52  |                    52  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1832a2fff

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1798.027 ; gain = 75.004
Phase 2.2 Global Placement Core | Checksum: 1be6bc029

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1798.027 ; gain = 75.004
Phase 2 Global Placement | Checksum: 1be6bc029

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d1bea4d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b65a2ef

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2454022c7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1688e9552

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19c7d8548

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15ea73a7d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23a7e27c7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1798.027 ; gain = 75.004
Phase 3 Detail Placement | Checksum: 23a7e27c7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1798.027 ; gain = 75.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2a4e9a802

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/keccak_top/AR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/keccak_top/reg_data[1599]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_shake_top/keccak_top/mode_reg_reg[2]_rep__4, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net cpu_i/shake_sha2_ip_0/inst/shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/result_ready_flag_reg_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2a4e9a802

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.090 ; gain = 110.066
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.925. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2412b610a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.090 ; gain = 110.066
Phase 4.1 Post Commit Optimization | Checksum: 2412b610a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.090 ; gain = 110.066

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2412b610a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.090 ; gain = 110.066

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2412b610a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.090 ; gain = 110.066

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1833.090 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1cfbccd58

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.090 ; gain = 110.066
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cfbccd58

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.090 ; gain = 110.066
Ending Placer Task | Checksum: 182cfe97c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.090 ; gain = 110.066
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1833.090 ; gain = 110.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1833.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1833.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1833.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file cpu_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1833.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cpu_wrapper_utilization_placed.rpt -pb cpu_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cpu_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1833.090 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1847.457 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1862.715 ; gain = 15.258
INFO: [Common 17-1381] The checkpoint 'D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1862.715 ; gain = 15.258
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ffc59f7f ConstDB: 0 ShapeSum: 830a49fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17957aa94

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.191 ; gain = 76.434
Post Restoration Checksum: NetGraph: 8f58bf33 NumContArr: e9feeb61 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17957aa94

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.191 ; gain = 76.434

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17957aa94

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1954.324 ; gain = 80.566

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17957aa94

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1954.324 ; gain = 80.566
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17494b753

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1986.992 ; gain = 113.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.952  | TNS=0.000  | WHS=-0.256 | THS=-262.086|

Phase 2 Router Initialization | Checksum: 18b207880

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2008.570 ; gain = 134.812

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16900
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16900
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13f8d0b62

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4385
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.656  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1528d3cca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2026.945 ; gain = 153.188
Phase 4 Rip-up And Reroute | Checksum: 1528d3cca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1528d3cca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1528d3cca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2026.945 ; gain = 153.188
Phase 5 Delay and Skew Optimization | Checksum: 1528d3cca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d5de705

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2026.945 ; gain = 153.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.668  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d5de705

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2026.945 ; gain = 153.188
Phase 6 Post Hold Fix | Checksum: 13d5de705

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.68298 %
  Global Horizontal Routing Utilization  = 8.76411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 140f1a71b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140f1a71b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b42d2cc0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2026.945 ; gain = 153.188

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.668  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b42d2cc0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2026.945 ; gain = 153.188
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2026.945 ; gain = 153.188

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2026.945 ; gain = 164.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2026.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file cpu_wrapper_drc_routed.rpt -pb cpu_wrapper_drc_routed.pb -rpx cpu_wrapper_drc_routed.rpx
Command: report_drc -file cpu_wrapper_drc_routed.rpt -pb cpu_wrapper_drc_routed.pb -rpx cpu_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cpu_wrapper_methodology_drc_routed.rpt -pb cpu_wrapper_methodology_drc_routed.pb -rpx cpu_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cpu_wrapper_methodology_drc_routed.rpt -pb cpu_wrapper_methodology_drc_routed.pb -rpx cpu_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.285 ; gain = 70.340
INFO: [runtcl-4] Executing : report_power -file cpu_wrapper_power_routed.rpt -pb cpu_wrapper_power_summary_routed.pb -rpx cpu_wrapper_power_routed.rpx
Command: report_power -file cpu_wrapper_power_routed.rpt -pb cpu_wrapper_power_summary_routed.pb -rpx cpu_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.004 ; gain = 12.719
INFO: [runtcl-4] Executing : report_route_status -file cpu_wrapper_route_status.rpt -pb cpu_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cpu_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cpu_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cpu_wrapper_bus_skew_routed.rpt -pb cpu_wrapper_bus_skew_routed.pb -rpx cpu_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force cpu_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cpu_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.324 ; gain = 448.320
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:06:22 2025...
