
STM32_F072RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c48  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003d08  08003d08  00013d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d38  08003d38  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08003d38  08003d38  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d38  08003d38  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d38  08003d38  00013d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d3c  08003d3c  00013d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000014  08003d54  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  08003d54  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c5e6  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001da6  00000000  00000000  0002c622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b10  00000000  00000000  0002e3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a28  00000000  00000000  0002eed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d55  00000000  00000000  0002f900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c88b  00000000  00000000  00049655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097092  00000000  00000000  00055ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ecf72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002734  00000000  00000000  000ecfc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003cf0 	.word	0x08003cf0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08003cf0 	.word	0x08003cf0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <CAN_Config>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */

void CAN_Config(CAN_HandleTypeDef hcan, int adresse) {
 8000220:	b084      	sub	sp, #16
 8000222:	b5b0      	push	{r4, r5, r7, lr}
 8000224:	b08a      	sub	sp, #40	; 0x28
 8000226:	af00      	add	r7, sp, #0
 8000228:	2538      	movs	r5, #56	; 0x38
 800022a:	197c      	adds	r4, r7, r5
 800022c:	6020      	str	r0, [r4, #0]
 800022e:	6061      	str	r1, [r4, #4]
 8000230:	60a2      	str	r2, [r4, #8]
 8000232:	60e3      	str	r3, [r4, #12]
	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 0;
 8000234:	003b      	movs	r3, r7
 8000236:	2200      	movs	r2, #0
 8000238:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK; //Mode de filtrage choisit (avec maqsque ou liste d'adresses)
 800023a:	003b      	movs	r3, r7
 800023c:	2200      	movs	r2, #0
 800023e:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT; //1 filtre de 32 bits ou 1 de 16 bits
 8000240:	003b      	movs	r3, r7
 8000242:	2201      	movs	r2, #1
 8000244:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = adresse << 5; //Adresse de l'émetteur à filtrer (ou du groupe) sur les bits de poids fort
 8000246:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000248:	015b      	lsls	r3, r3, #5
 800024a:	001a      	movs	r2, r3
 800024c:	003b      	movs	r3, r7
 800024e:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0; //
 8000250:	003b      	movs	r3, r7
 8000252:	2200      	movs	r2, #0
 8000254:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0xFFF << 5; //Masque utilisé (FFF pour une adresse unique) sur les bits de poids fort
 8000256:	003b      	movs	r3, r7
 8000258:	4a16      	ldr	r2, [pc, #88]	; (80002b4 <CAN_Config+0x94>)
 800025a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0;
 800025c:	003b      	movs	r3, r7
 800025e:	2200      	movs	r2, #0
 8000260:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0; //File utilisée (3 disponibles, donc potentiellement 3 filtres configurables sur chacune)
 8000262:	003b      	movs	r3, r7
 8000264:	2200      	movs	r2, #0
 8000266:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000268:	003b      	movs	r3, r7
 800026a:	2201      	movs	r2, #1
 800026c:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14; // choix du filtre dans la banque
 800026e:	003b      	movs	r3, r7
 8000270:	220e      	movs	r2, #14
 8000272:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan, &sFilterConfig); //configuration du filtre sur le controleur can
 8000274:	003a      	movs	r2, r7
 8000276:	197b      	adds	r3, r7, r5
 8000278:	0011      	movs	r1, r2
 800027a:	0018      	movs	r0, r3
 800027c:	f000 fdfe 	bl	8000e7c <HAL_CAN_ConfigFilter>

	HAL_CAN_Start(&hcan);                         // Démarre le périphérique CAN
 8000280:	197b      	adds	r3, r7, r5
 8000282:	0018      	movs	r0, r3
 8000284:	f000 feec 	bl	8001060 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); // Active le mode interruption
 8000288:	197b      	adds	r3, r7, r5
 800028a:	2102      	movs	r1, #2
 800028c:	0018      	movs	r0, r3
 800028e:	f001 f927 	bl	80014e0 <HAL_CAN_ActivateNotification>
	hcan_p = hcan;
 8000292:	4b09      	ldr	r3, [pc, #36]	; (80002b8 <CAN_Config+0x98>)
 8000294:	197a      	adds	r2, r7, r5
 8000296:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000298:	c313      	stmia	r3!, {r0, r1, r4}
 800029a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800029c:	c313      	stmia	r3!, {r0, r1, r4}
 800029e:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002a0:	c313      	stmia	r3!, {r0, r1, r4}
 80002a2:	6812      	ldr	r2, [r2, #0]
 80002a4:	601a      	str	r2, [r3, #0]
	//TxData[0] = valeur; // Vous pouvez changer toutes les valeurs de Txdata[0] à Txdata[TxHeader.DLC - 1] (TxHeader.DLC étant défini ci dessus)

}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	b00a      	add	sp, #40	; 0x28
 80002ac:	bcb0      	pop	{r4, r5, r7}
 80002ae:	bc08      	pop	{r3}
 80002b0:	b004      	add	sp, #16
 80002b2:	4718      	bx	r3
 80002b4:	0001ffe0 	.word	0x0001ffe0
 80002b8:	20000030 	.word	0x20000030

080002bc <send_one>:

int send_one(int adr, uint8_t data){
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
 80002c4:	000a      	movs	r2, r1
 80002c6:	1cfb      	adds	r3, r7, #3
 80002c8:	701a      	strb	r2, [r3, #0]

	uint8_t msg[1] = {data};
 80002ca:	210c      	movs	r1, #12
 80002cc:	187b      	adds	r3, r7, r1
 80002ce:	1cfa      	adds	r2, r7, #3
 80002d0:	7812      	ldrb	r2, [r2, #0]
 80002d2:	701a      	strb	r2, [r3, #0]
	return send_can(adr, msg ,1);
 80002d4:	1879      	adds	r1, r7, r1
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2201      	movs	r2, #1
 80002da:	0018      	movs	r0, r3
 80002dc:	f000 f806 	bl	80002ec <send_can>
 80002e0:	0003      	movs	r3, r0
}
 80002e2:	0018      	movs	r0, r3
 80002e4:	46bd      	mov	sp, r7
 80002e6:	b004      	add	sp, #16
 80002e8:	bd80      	pop	{r7, pc}
	...

080002ec <send_can>:

int send_can(int adr, uint8_t msg[], int msg_size){
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b08c      	sub	sp, #48	; 0x30
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	60f8      	str	r0, [r7, #12]
 80002f4:	60b9      	str	r1, [r7, #8]
 80002f6:	607a      	str	r2, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	txHeader.DLC = msg_size; // taille des données à transmettre en octets
 80002f8:	687a      	ldr	r2, [r7, #4]
 80002fa:	2118      	movs	r1, #24
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	611a      	str	r2, [r3, #16]
	txHeader.StdId = adr; //adresse à mettre en en-tête du message (adresse de l'émetteur), qui servira pour l'arbitrage
 8000300:	68fa      	ldr	r2, [r7, #12]
 8000302:	187b      	adds	r3, r7, r1
 8000304:	601a      	str	r2, [r3, #0]
	txHeader.IDE = CAN_ID_STD; //on choisit l'adressage standard
 8000306:	187b      	adds	r3, r7, r1
 8000308:	2200      	movs	r2, #0
 800030a:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA; // On choisit quel type de message envoyer (requête ou data)
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2200      	movs	r2, #0
 8000310:	60da      	str	r2, [r3, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2200      	movs	r2, #0
 8000316:	751a      	strb	r2, [r3, #20]

	uint32_t TxMailbox; //création d'un message pour avoir le numéro de la mailbox dans laquelle est stocké le message (afin de suivre son évolution jusqu'à l'envoi)

	HAL_CAN_AddTxMessage(&hcan_p, &txHeader, msg, &TxMailbox);
 8000318:	2314      	movs	r3, #20
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	68ba      	ldr	r2, [r7, #8]
 800031e:	1879      	adds	r1, r7, r1
 8000320:	4803      	ldr	r0, [pc, #12]	; (8000330 <send_can+0x44>)
 8000322:	f000 fee3 	bl	80010ec <HAL_CAN_AddTxMessage>
	return 0;
 8000326:	2300      	movs	r3, #0
}
 8000328:	0018      	movs	r0, r3
 800032a:	46bd      	mov	sp, r7
 800032c:	b00c      	add	sp, #48	; 0x30
 800032e:	bd80      	pop	{r7, pc}
 8000330:	20000030 	.word	0x20000030

08000334 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//fct interrupt (qd stm reçoit msg)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000334:	b590      	push	{r4, r7, lr}
 8000336:	b085      	sub	sp, #20
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
	//HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
	// Traitement des données
	uint8_t RxData[8];
	//réception du message
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 800033c:	2408      	movs	r4, #8
 800033e:	193b      	adds	r3, r7, r4
 8000340:	4a14      	ldr	r2, [pc, #80]	; (8000394 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000342:	6878      	ldr	r0, [r7, #4]
 8000344:	2100      	movs	r1, #0
 8000346:	f000 ffaf 	bl	80012a8 <HAL_CAN_GetRxMessage>

	send_one(0x324, 00);
 800034a:	23c9      	movs	r3, #201	; 0xc9
 800034c:	009b      	lsls	r3, r3, #2
 800034e:	2100      	movs	r1, #0
 8000350:	0018      	movs	r0, r3
 8000352:	f7ff ffb3 	bl	80002bc <send_one>

	repetitions=1;
 8000356:	4b10      	ldr	r3, [pc, #64]	; (8000398 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000358:	2201      	movs	r2, #1
 800035a:	601a      	str	r2, [r3, #0]
	motorStop(RxData[0]);
 800035c:	193b      	adds	r3, r7, r4
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	0018      	movs	r0, r3
 8000362:	f000 fa2f 	bl	80007c4 <motorStop>
	motorDirection(RxData[1]);
 8000366:	193b      	adds	r3, r7, r4
 8000368:	785b      	ldrb	r3, [r3, #1]
 800036a:	0018      	movs	r0, r3
 800036c:	f000 fa48 	bl	8000800 <motorDirection>
	motorStep(RxData[2]);
 8000370:	193b      	adds	r3, r7, r4
 8000372:	789b      	ldrb	r3, [r3, #2]
 8000374:	0018      	movs	r0, r3
 8000376:	f000 fa6b 	bl	8000850 <motorStep>
	target = RxData[3];
 800037a:	193b      	adds	r3, r7, r4
 800037c:	78db      	ldrb	r3, [r3, #3]
 800037e:	001a      	movs	r2, r3
 8000380:	4b06      	ldr	r3, [pc, #24]	; (800039c <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8000382:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000384:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	2200      	movs	r2, #0
 800038a:	625a      	str	r2, [r3, #36]	; 0x24

}
 800038c:	46c0      	nop			; (mov r8, r8)
 800038e:	46bd      	mov	sp, r7
 8000390:	b005      	add	sp, #20
 8000392:	bd90      	pop	{r4, r7, pc}
 8000394:	20000138 	.word	0x20000138
 8000398:	20000004 	.word	0x20000004
 800039c:	20000000 	.word	0x20000000
 80003a0:	200000cc 	.word	0x200000cc

080003a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a4:	b5b0      	push	{r4, r5, r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003aa:	f000 fbe1 	bl	8000b70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ae:	f000 f835 	bl	800041c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b2:	f000 f98d 	bl	80006d0 <MX_GPIO_Init>
  MX_CAN_Init();
 80003b6:	f000 f87d 	bl	80004b4 <MX_CAN_Init>
  MX_DMA_Init();
 80003ba:	f000 f96b 	bl	8000694 <MX_DMA_Init>
  MX_TIM1_Init();
 80003be:	f000 f8b1 	bl	8000524 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	CAN_Config(hcan, 0x325);
 80003c2:	4b13      	ldr	r3, [pc, #76]	; (8000410 <main+0x6c>)
 80003c4:	4a13      	ldr	r2, [pc, #76]	; (8000414 <main+0x70>)
 80003c6:	9206      	str	r2, [sp, #24]
 80003c8:	466a      	mov	r2, sp
 80003ca:	0011      	movs	r1, r2
 80003cc:	001a      	movs	r2, r3
 80003ce:	3210      	adds	r2, #16
 80003d0:	ca31      	ldmia	r2!, {r0, r4, r5}
 80003d2:	c131      	stmia	r1!, {r0, r4, r5}
 80003d4:	ca31      	ldmia	r2!, {r0, r4, r5}
 80003d6:	c131      	stmia	r1!, {r0, r4, r5}
 80003d8:	6818      	ldr	r0, [r3, #0]
 80003da:	6859      	ldr	r1, [r3, #4]
 80003dc:	689a      	ldr	r2, [r3, #8]
 80003de:	68db      	ldr	r3, [r3, #12]
 80003e0:	f7ff ff1e 	bl	8000220 <CAN_Config>

  //initialisation timer
  motorStop(1);
 80003e4:	2001      	movs	r0, #1
 80003e6:	f000 f9ed 	bl	80007c4 <motorStop>
  motorStep(0xFF);
 80003ea:	20ff      	movs	r0, #255	; 0xff
 80003ec:	f000 fa30 	bl	8000850 <motorStep>
  target=2;
 80003f0:	4b09      	ldr	r3, [pc, #36]	; (8000418 <main+0x74>)
 80003f2:	2202      	movs	r2, #2
 80003f4:	601a      	str	r2, [r3, #0]
  HAL_Delay(2000);
 80003f6:	23fa      	movs	r3, #250	; 0xfa
 80003f8:	00db      	lsls	r3, r3, #3
 80003fa:	0018      	movs	r0, r3
 80003fc:	f000 fc1c 	bl	8000c38 <HAL_Delay>
  motorStop(0);
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f9df 	bl	80007c4 <motorStop>
  target=0;
 8000406:	4b04      	ldr	r3, [pc, #16]	; (8000418 <main+0x74>)
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
 800040c:	e7fe      	b.n	800040c <main+0x68>
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	2000009c 	.word	0x2000009c
 8000414:	00000325 	.word	0x00000325
 8000418:	20000000 	.word	0x20000000

0800041c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b093      	sub	sp, #76	; 0x4c
 8000420:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000422:	2414      	movs	r4, #20
 8000424:	193b      	adds	r3, r7, r4
 8000426:	0018      	movs	r0, r3
 8000428:	2334      	movs	r3, #52	; 0x34
 800042a:	001a      	movs	r2, r3
 800042c:	2100      	movs	r1, #0
 800042e:	f003 fc57 	bl	8003ce0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000432:	1d3b      	adds	r3, r7, #4
 8000434:	0018      	movs	r0, r3
 8000436:	2310      	movs	r3, #16
 8000438:	001a      	movs	r2, r3
 800043a:	2100      	movs	r1, #0
 800043c:	f003 fc50 	bl	8003ce0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000440:	0021      	movs	r1, r4
 8000442:	187b      	adds	r3, r7, r1
 8000444:	2202      	movs	r2, #2
 8000446:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000448:	187b      	adds	r3, r7, r1
 800044a:	2201      	movs	r2, #1
 800044c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800044e:	187b      	adds	r3, r7, r1
 8000450:	2210      	movs	r2, #16
 8000452:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000454:	187b      	adds	r3, r7, r1
 8000456:	2202      	movs	r2, #2
 8000458:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800045a:	187b      	adds	r3, r7, r1
 800045c:	2280      	movs	r2, #128	; 0x80
 800045e:	0212      	lsls	r2, r2, #8
 8000460:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2280      	movs	r2, #128	; 0x80
 8000466:	0352      	lsls	r2, r2, #13
 8000468:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800046a:	187b      	adds	r3, r7, r1
 800046c:	2200      	movs	r2, #0
 800046e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000470:	187b      	adds	r3, r7, r1
 8000472:	0018      	movs	r0, r3
 8000474:	f001 fdec 	bl	8002050 <HAL_RCC_OscConfig>
 8000478:	1e03      	subs	r3, r0, #0
 800047a:	d001      	beq.n	8000480 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800047c:	f000 f972 	bl	8000764 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	2207      	movs	r2, #7
 8000484:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000486:	1d3b      	adds	r3, r7, #4
 8000488:	2202      	movs	r2, #2
 800048a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	1d3b      	adds	r3, r7, #4
 800048e:	2200      	movs	r2, #0
 8000490:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000492:	1d3b      	adds	r3, r7, #4
 8000494:	2200      	movs	r2, #0
 8000496:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	2101      	movs	r1, #1
 800049c:	0018      	movs	r0, r3
 800049e:	f002 f95d 	bl	800275c <HAL_RCC_ClockConfig>
 80004a2:	1e03      	subs	r3, r0, #0
 80004a4:	d001      	beq.n	80004aa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80004a6:	f000 f95d 	bl	8000764 <Error_Handler>
  }
}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	46bd      	mov	sp, r7
 80004ae:	b013      	add	sp, #76	; 0x4c
 80004b0:	bd90      	pop	{r4, r7, pc}
	...

080004b4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80004b8:	4b18      	ldr	r3, [pc, #96]	; (800051c <MX_CAN_Init+0x68>)
 80004ba:	4a19      	ldr	r2, [pc, #100]	; (8000520 <MX_CAN_Init+0x6c>)
 80004bc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 12;
 80004be:	4b17      	ldr	r3, [pc, #92]	; (800051c <MX_CAN_Init+0x68>)
 80004c0:	220c      	movs	r2, #12
 80004c2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80004c4:	4b15      	ldr	r3, [pc, #84]	; (800051c <MX_CAN_Init+0x68>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004ca:	4b14      	ldr	r3, [pc, #80]	; (800051c <MX_CAN_Init+0x68>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 80004d0:	4b12      	ldr	r3, [pc, #72]	; (800051c <MX_CAN_Init+0x68>)
 80004d2:	22e0      	movs	r2, #224	; 0xe0
 80004d4:	02d2      	lsls	r2, r2, #11
 80004d6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80004d8:	4b10      	ldr	r3, [pc, #64]	; (800051c <MX_CAN_Init+0x68>)
 80004da:	2280      	movs	r2, #128	; 0x80
 80004dc:	0352      	lsls	r2, r2, #13
 80004de:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80004e0:	4b0e      	ldr	r3, [pc, #56]	; (800051c <MX_CAN_Init+0x68>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80004e6:	4b0d      	ldr	r3, [pc, #52]	; (800051c <MX_CAN_Init+0x68>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80004ec:	4b0b      	ldr	r3, [pc, #44]	; (800051c <MX_CAN_Init+0x68>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80004f2:	4b0a      	ldr	r3, [pc, #40]	; (800051c <MX_CAN_Init+0x68>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80004f8:	4b08      	ldr	r3, [pc, #32]	; (800051c <MX_CAN_Init+0x68>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80004fe:	4b07      	ldr	r3, [pc, #28]	; (800051c <MX_CAN_Init+0x68>)
 8000500:	2200      	movs	r2, #0
 8000502:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000504:	4b05      	ldr	r3, [pc, #20]	; (800051c <MX_CAN_Init+0x68>)
 8000506:	0018      	movs	r0, r3
 8000508:	f000 fbba 	bl	8000c80 <HAL_CAN_Init>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000510:	f000 f928 	bl	8000764 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000514:	46c0      	nop			; (mov r8, r8)
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	2000009c 	.word	0x2000009c
 8000520:	40006400 	.word	0x40006400

08000524 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b096      	sub	sp, #88	; 0x58
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800052a:	2348      	movs	r3, #72	; 0x48
 800052c:	18fb      	adds	r3, r7, r3
 800052e:	0018      	movs	r0, r3
 8000530:	2310      	movs	r3, #16
 8000532:	001a      	movs	r2, r3
 8000534:	2100      	movs	r1, #0
 8000536:	f003 fbd3 	bl	8003ce0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800053a:	2340      	movs	r3, #64	; 0x40
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	0018      	movs	r0, r3
 8000540:	2308      	movs	r3, #8
 8000542:	001a      	movs	r2, r3
 8000544:	2100      	movs	r1, #0
 8000546:	f003 fbcb 	bl	8003ce0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800054a:	2324      	movs	r3, #36	; 0x24
 800054c:	18fb      	adds	r3, r7, r3
 800054e:	0018      	movs	r0, r3
 8000550:	231c      	movs	r3, #28
 8000552:	001a      	movs	r2, r3
 8000554:	2100      	movs	r1, #0
 8000556:	f003 fbc3 	bl	8003ce0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	0018      	movs	r0, r3
 800055e:	2320      	movs	r3, #32
 8000560:	001a      	movs	r2, r3
 8000562:	2100      	movs	r1, #0
 8000564:	f003 fbbc 	bl	8003ce0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000568:	4b46      	ldr	r3, [pc, #280]	; (8000684 <MX_TIM1_Init+0x160>)
 800056a:	4a47      	ldr	r2, [pc, #284]	; (8000688 <MX_TIM1_Init+0x164>)
 800056c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4800-1;
 800056e:	4b45      	ldr	r3, [pc, #276]	; (8000684 <MX_TIM1_Init+0x160>)
 8000570:	4a46      	ldr	r2, [pc, #280]	; (800068c <MX_TIM1_Init+0x168>)
 8000572:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000574:	4b43      	ldr	r3, [pc, #268]	; (8000684 <MX_TIM1_Init+0x160>)
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 800057a:	4b42      	ldr	r3, [pc, #264]	; (8000684 <MX_TIM1_Init+0x160>)
 800057c:	4a44      	ldr	r2, [pc, #272]	; (8000690 <MX_TIM1_Init+0x16c>)
 800057e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000580:	4b40      	ldr	r3, [pc, #256]	; (8000684 <MX_TIM1_Init+0x160>)
 8000582:	2200      	movs	r2, #0
 8000584:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000586:	4b3f      	ldr	r3, [pc, #252]	; (8000684 <MX_TIM1_Init+0x160>)
 8000588:	2200      	movs	r2, #0
 800058a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800058c:	4b3d      	ldr	r3, [pc, #244]	; (8000684 <MX_TIM1_Init+0x160>)
 800058e:	2280      	movs	r2, #128	; 0x80
 8000590:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000592:	4b3c      	ldr	r3, [pc, #240]	; (8000684 <MX_TIM1_Init+0x160>)
 8000594:	0018      	movs	r0, r3
 8000596:	f002 fa3d 	bl	8002a14 <HAL_TIM_Base_Init>
 800059a:	1e03      	subs	r3, r0, #0
 800059c:	d001      	beq.n	80005a2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800059e:	f000 f8e1 	bl	8000764 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005a2:	2148      	movs	r1, #72	; 0x48
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	0152      	lsls	r2, r2, #5
 80005aa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005ac:	187a      	adds	r2, r7, r1
 80005ae:	4b35      	ldr	r3, [pc, #212]	; (8000684 <MX_TIM1_Init+0x160>)
 80005b0:	0011      	movs	r1, r2
 80005b2:	0018      	movs	r0, r3
 80005b4:	f002 fe76 	bl	80032a4 <HAL_TIM_ConfigClockSource>
 80005b8:	1e03      	subs	r3, r0, #0
 80005ba:	d001      	beq.n	80005c0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80005bc:	f000 f8d2 	bl	8000764 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80005c0:	4b30      	ldr	r3, [pc, #192]	; (8000684 <MX_TIM1_Init+0x160>)
 80005c2:	0018      	movs	r0, r3
 80005c4:	f002 fa76 	bl	8002ab4 <HAL_TIM_PWM_Init>
 80005c8:	1e03      	subs	r3, r0, #0
 80005ca:	d001      	beq.n	80005d0 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80005cc:	f000 f8ca 	bl	8000764 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005d0:	2140      	movs	r1, #64	; 0x40
 80005d2:	187b      	adds	r3, r7, r1
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005d8:	187b      	adds	r3, r7, r1
 80005da:	2200      	movs	r2, #0
 80005dc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005de:	187a      	adds	r2, r7, r1
 80005e0:	4b28      	ldr	r3, [pc, #160]	; (8000684 <MX_TIM1_Init+0x160>)
 80005e2:	0011      	movs	r1, r2
 80005e4:	0018      	movs	r0, r3
 80005e6:	f003 fa8b 	bl	8003b00 <HAL_TIMEx_MasterConfigSynchronization>
 80005ea:	1e03      	subs	r3, r0, #0
 80005ec:	d001      	beq.n	80005f2 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80005ee:	f000 f8b9 	bl	8000764 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005f2:	2124      	movs	r1, #36	; 0x24
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2260      	movs	r2, #96	; 0x60
 80005f8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	220a      	movs	r2, #10
 80005fe:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000606:	187b      	adds	r3, r7, r1
 8000608:	2200      	movs	r2, #0
 800060a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800060c:	187b      	adds	r3, r7, r1
 800060e:	2200      	movs	r2, #0
 8000610:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000612:	187b      	adds	r3, r7, r1
 8000614:	2200      	movs	r2, #0
 8000616:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000618:	187b      	adds	r3, r7, r1
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800061e:	1879      	adds	r1, r7, r1
 8000620:	4b18      	ldr	r3, [pc, #96]	; (8000684 <MX_TIM1_Init+0x160>)
 8000622:	2208      	movs	r2, #8
 8000624:	0018      	movs	r0, r3
 8000626:	f002 fd77 	bl	8003118 <HAL_TIM_PWM_ConfigChannel>
 800062a:	1e03      	subs	r3, r0, #0
 800062c:	d001      	beq.n	8000632 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800062e:	f000 f899 	bl	8000764 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2200      	movs	r2, #0
 800063c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2200      	movs	r2, #0
 8000648:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	2200      	movs	r2, #0
 800064e:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2280      	movs	r2, #128	; 0x80
 8000654:	0192      	lsls	r2, r2, #6
 8000656:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800065e:	1d3a      	adds	r2, r7, #4
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MX_TIM1_Init+0x160>)
 8000662:	0011      	movs	r1, r2
 8000664:	0018      	movs	r0, r3
 8000666:	f003 faa9 	bl	8003bbc <HAL_TIMEx_ConfigBreakDeadTime>
 800066a:	1e03      	subs	r3, r0, #0
 800066c:	d001      	beq.n	8000672 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 800066e:	f000 f879 	bl	8000764 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000672:	4b04      	ldr	r3, [pc, #16]	; (8000684 <MX_TIM1_Init+0x160>)
 8000674:	0018      	movs	r0, r3
 8000676:	f000 f9cf 	bl	8000a18 <HAL_TIM_MspPostInit>

}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b016      	add	sp, #88	; 0x58
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	200000cc 	.word	0x200000cc
 8000688:	40012c00 	.word	0x40012c00
 800068c:	000012bf 	.word	0x000012bf
 8000690:	0000270f 	.word	0x0000270f

08000694 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <MX_DMA_Init+0x38>)
 800069c:	695a      	ldr	r2, [r3, #20]
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <MX_DMA_Init+0x38>)
 80006a0:	2101      	movs	r1, #1
 80006a2:	430a      	orrs	r2, r1
 80006a4:	615a      	str	r2, [r3, #20]
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <MX_DMA_Init+0x38>)
 80006a8:	695b      	ldr	r3, [r3, #20]
 80006aa:	2201      	movs	r2, #1
 80006ac:	4013      	ands	r3, r2
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2100      	movs	r1, #0
 80006b6:	200b      	movs	r0, #11
 80006b8:	f001 f9fc 	bl	8001ab4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80006bc:	200b      	movs	r0, #11
 80006be:	f001 fa0e 	bl	8001ade <HAL_NVIC_EnableIRQ>

}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	b002      	add	sp, #8
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	40021000 	.word	0x40021000

080006d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b089      	sub	sp, #36	; 0x24
 80006d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	240c      	movs	r4, #12
 80006d8:	193b      	adds	r3, r7, r4
 80006da:	0018      	movs	r0, r3
 80006dc:	2314      	movs	r3, #20
 80006de:	001a      	movs	r2, r3
 80006e0:	2100      	movs	r1, #0
 80006e2:	f003 fafd 	bl	8003ce0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006e6:	4b1e      	ldr	r3, [pc, #120]	; (8000760 <MX_GPIO_Init+0x90>)
 80006e8:	695a      	ldr	r2, [r3, #20]
 80006ea:	4b1d      	ldr	r3, [pc, #116]	; (8000760 <MX_GPIO_Init+0x90>)
 80006ec:	2180      	movs	r1, #128	; 0x80
 80006ee:	03c9      	lsls	r1, r1, #15
 80006f0:	430a      	orrs	r2, r1
 80006f2:	615a      	str	r2, [r3, #20]
 80006f4:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <MX_GPIO_Init+0x90>)
 80006f6:	695a      	ldr	r2, [r3, #20]
 80006f8:	2380      	movs	r3, #128	; 0x80
 80006fa:	03db      	lsls	r3, r3, #15
 80006fc:	4013      	ands	r3, r2
 80006fe:	60bb      	str	r3, [r7, #8]
 8000700:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	4b17      	ldr	r3, [pc, #92]	; (8000760 <MX_GPIO_Init+0x90>)
 8000704:	695a      	ldr	r2, [r3, #20]
 8000706:	4b16      	ldr	r3, [pc, #88]	; (8000760 <MX_GPIO_Init+0x90>)
 8000708:	2180      	movs	r1, #128	; 0x80
 800070a:	0289      	lsls	r1, r1, #10
 800070c:	430a      	orrs	r2, r1
 800070e:	615a      	str	r2, [r3, #20]
 8000710:	4b13      	ldr	r3, [pc, #76]	; (8000760 <MX_GPIO_Init+0x90>)
 8000712:	695a      	ldr	r2, [r3, #20]
 8000714:	2380      	movs	r3, #128	; 0x80
 8000716:	029b      	lsls	r3, r3, #10
 8000718:	4013      	ands	r3, r2
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 800071e:	2388      	movs	r3, #136	; 0x88
 8000720:	0099      	lsls	r1, r3, #2
 8000722:	2390      	movs	r3, #144	; 0x90
 8000724:	05db      	lsls	r3, r3, #23
 8000726:	2200      	movs	r2, #0
 8000728:	0018      	movs	r0, r3
 800072a:	f001 fc73 	bl	8002014 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_9;
 800072e:	193b      	adds	r3, r7, r4
 8000730:	2288      	movs	r2, #136	; 0x88
 8000732:	0092      	lsls	r2, r2, #2
 8000734:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000736:	193b      	adds	r3, r7, r4
 8000738:	2201      	movs	r2, #1
 800073a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800073c:	193b      	adds	r3, r7, r4
 800073e:	2201      	movs	r2, #1
 8000740:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000742:	193b      	adds	r3, r7, r4
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000748:	193a      	adds	r2, r7, r4
 800074a:	2390      	movs	r3, #144	; 0x90
 800074c:	05db      	lsls	r3, r3, #23
 800074e:	0011      	movs	r1, r2
 8000750:	0018      	movs	r0, r3
 8000752:	f001 fae7 	bl	8001d24 <HAL_GPIO_Init>

}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b009      	add	sp, #36	; 0x24
 800075c:	bd90      	pop	{r4, r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	40021000 	.word	0x40021000

08000764 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000768:	b672      	cpsid	i
}
 800076a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800076c:	e7fe      	b.n	800076c <Error_Handler+0x8>
	...

08000770 <HAL_TIM_OC_DelayElapsedCallback>:
extern int repetitions;

/*
 * Fonction d'intterruption de STM
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
	if(htim==&htim1){
 8000778:	687a      	ldr	r2, [r7, #4]
 800077a:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <HAL_TIM_OC_DelayElapsedCallback+0x48>)
 800077c:	429a      	cmp	r2, r3
 800077e:	d116      	bne.n	80007ae <HAL_TIM_OC_DelayElapsedCallback+0x3e>
		if(repetitions>=target){
 8000780:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <HAL_TIM_OC_DelayElapsedCallback+0x50>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	429a      	cmp	r2, r3
 800078a:	db02      	blt.n	8000792 <HAL_TIM_OC_DelayElapsedCallback+0x22>
			motorStop(0);
 800078c:	2000      	movs	r0, #0
 800078e:	f000 f819 	bl	80007c4 <motorStop>
		}
		send_one(0x324, repetitions);
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	b2da      	uxtb	r2, r3
 8000798:	23c9      	movs	r3, #201	; 0xc9
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f7ff fd8c 	bl	80002bc <send_one>
		repetitions++;
 80007a4:	4b05      	ldr	r3, [pc, #20]	; (80007bc <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	1c5a      	adds	r2, r3, #1
 80007aa:	4b04      	ldr	r3, [pc, #16]	; (80007bc <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 80007ac:	601a      	str	r2, [r3, #0]
	}
}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	46bd      	mov	sp, r7
 80007b2:	b002      	add	sp, #8
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	200000cc 	.word	0x200000cc
 80007bc:	20000004 	.word	0x20000004
 80007c0:	20000000 	.word	0x20000000

080007c4 <motorStop>:
/*
 * Active ou désactive les interruptions donc active ou désactive le moteur
 * retourne 0 si le moteur est à l'arrêt
 * retourne 1 si le moteur est en marche
 */
int motorStop(int stop){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
	int error;
	if (stop==1){
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	d107      	bne.n	80007e2 <motorStop+0x1e>
		HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_3);
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <motorStop+0x38>)
 80007d4:	2108      	movs	r1, #8
 80007d6:	0018      	movs	r0, r3
 80007d8:	f002 f9c4 	bl	8002b64 <HAL_TIM_PWM_Start_IT>
		error=1;
 80007dc:	2301      	movs	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	e006      	b.n	80007f0 <motorStop+0x2c>
	}
	else{
		HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_3);
 80007e2:	4b06      	ldr	r3, [pc, #24]	; (80007fc <motorStop+0x38>)
 80007e4:	2108      	movs	r1, #8
 80007e6:	0018      	movs	r0, r3
 80007e8:	f002 fabc 	bl	8002d64 <HAL_TIM_PWM_Stop_IT>
		error=0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
	}
	return error;
 80007f0:	68fb      	ldr	r3, [r7, #12]
}
 80007f2:	0018      	movs	r0, r3
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b004      	add	sp, #16
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	200000cc 	.word	0x200000cc

08000800 <motorDirection>:
 * Fait tourner le moteur dans une direction
 * retourne 0 si le moteur dans le sens 1
 * retourne 1 si le moteur dans le sens 2
 * retourne -1 si n'est dans aucun sens
 */
int motorDirection(int direction){
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
	int error;
	if (direction==0){
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d10a      	bne.n	8000824 <motorDirection+0x24>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 800080e:	2380      	movs	r3, #128	; 0x80
 8000810:	0099      	lsls	r1, r3, #2
 8000812:	2390      	movs	r3, #144	; 0x90
 8000814:	05db      	lsls	r3, r3, #23
 8000816:	2200      	movs	r2, #0
 8000818:	0018      	movs	r0, r3
 800081a:	f001 fbfb 	bl	8002014 <HAL_GPIO_WritePin>
		error = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	e00c      	b.n	800083e <motorDirection+0x3e>
	}
	else if (direction==1){
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d109      	bne.n	800083e <motorDirection+0x3e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 800082a:	2380      	movs	r3, #128	; 0x80
 800082c:	0099      	lsls	r1, r3, #2
 800082e:	2390      	movs	r3, #144	; 0x90
 8000830:	05db      	lsls	r3, r3, #23
 8000832:	2201      	movs	r2, #1
 8000834:	0018      	movs	r0, r3
 8000836:	f001 fbed 	bl	8002014 <HAL_GPIO_WritePin>
		error = 1;
 800083a:	2301      	movs	r3, #1
 800083c:	60fb      	str	r3, [r7, #12]
	}
	error = -1;
 800083e:	2301      	movs	r3, #1
 8000840:	425b      	negs	r3, r3
 8000842:	60fb      	str	r3, [r7, #12]
	return error;
 8000844:	68fb      	ldr	r3, [r7, #12]
}
 8000846:	0018      	movs	r0, r3
 8000848:	46bd      	mov	sp, r7
 800084a:	b004      	add	sp, #16
 800084c:	bd80      	pop	{r7, pc}
	...

08000850 <motorStep>:

/*
 * Change la fréquence donc la vitesse de rotation de la roue
 */
int motorStep(int frequence){
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	TIM1->ARR = frequence;
 8000858:	4b04      	ldr	r3, [pc, #16]	; (800086c <motorStep+0x1c>)
 800085a:	687a      	ldr	r2, [r7, #4]
 800085c:	62da      	str	r2, [r3, #44]	; 0x2c
	return TIM1->ARR;
 800085e:	4b03      	ldr	r3, [pc, #12]	; (800086c <motorStep+0x1c>)
 8000860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8000862:	0018      	movs	r0, r3
 8000864:	46bd      	mov	sp, r7
 8000866:	b002      	add	sp, #8
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	40012c00 	.word	0x40012c00

08000870 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	4b0f      	ldr	r3, [pc, #60]	; (80008b4 <HAL_MspInit+0x44>)
 8000878:	699a      	ldr	r2, [r3, #24]
 800087a:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <HAL_MspInit+0x44>)
 800087c:	2101      	movs	r1, #1
 800087e:	430a      	orrs	r2, r1
 8000880:	619a      	str	r2, [r3, #24]
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <HAL_MspInit+0x44>)
 8000884:	699b      	ldr	r3, [r3, #24]
 8000886:	2201      	movs	r2, #1
 8000888:	4013      	ands	r3, r2
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <HAL_MspInit+0x44>)
 8000890:	69da      	ldr	r2, [r3, #28]
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <HAL_MspInit+0x44>)
 8000894:	2180      	movs	r1, #128	; 0x80
 8000896:	0549      	lsls	r1, r1, #21
 8000898:	430a      	orrs	r2, r1
 800089a:	61da      	str	r2, [r3, #28]
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <HAL_MspInit+0x44>)
 800089e:	69da      	ldr	r2, [r3, #28]
 80008a0:	2380      	movs	r3, #128	; 0x80
 80008a2:	055b      	lsls	r3, r3, #21
 80008a4:	4013      	ands	r3, r2
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b002      	add	sp, #8
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	40021000 	.word	0x40021000

080008b8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b08b      	sub	sp, #44	; 0x2c
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c0:	2414      	movs	r4, #20
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	0018      	movs	r0, r3
 80008c6:	2314      	movs	r3, #20
 80008c8:	001a      	movs	r2, r3
 80008ca:	2100      	movs	r1, #0
 80008cc:	f003 fa08 	bl	8003ce0 <memset>
  if(hcan->Instance==CAN)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a21      	ldr	r2, [pc, #132]	; (800095c <HAL_CAN_MspInit+0xa4>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d13b      	bne.n	8000952 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80008da:	4b21      	ldr	r3, [pc, #132]	; (8000960 <HAL_CAN_MspInit+0xa8>)
 80008dc:	69da      	ldr	r2, [r3, #28]
 80008de:	4b20      	ldr	r3, [pc, #128]	; (8000960 <HAL_CAN_MspInit+0xa8>)
 80008e0:	2180      	movs	r1, #128	; 0x80
 80008e2:	0489      	lsls	r1, r1, #18
 80008e4:	430a      	orrs	r2, r1
 80008e6:	61da      	str	r2, [r3, #28]
 80008e8:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <HAL_CAN_MspInit+0xa8>)
 80008ea:	69da      	ldr	r2, [r3, #28]
 80008ec:	2380      	movs	r3, #128	; 0x80
 80008ee:	049b      	lsls	r3, r3, #18
 80008f0:	4013      	ands	r3, r2
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4b1a      	ldr	r3, [pc, #104]	; (8000960 <HAL_CAN_MspInit+0xa8>)
 80008f8:	695a      	ldr	r2, [r3, #20]
 80008fa:	4b19      	ldr	r3, [pc, #100]	; (8000960 <HAL_CAN_MspInit+0xa8>)
 80008fc:	2180      	movs	r1, #128	; 0x80
 80008fe:	0289      	lsls	r1, r1, #10
 8000900:	430a      	orrs	r2, r1
 8000902:	615a      	str	r2, [r3, #20]
 8000904:	4b16      	ldr	r3, [pc, #88]	; (8000960 <HAL_CAN_MspInit+0xa8>)
 8000906:	695a      	ldr	r2, [r3, #20]
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	029b      	lsls	r3, r3, #10
 800090c:	4013      	ands	r3, r2
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000912:	193b      	adds	r3, r7, r4
 8000914:	22c0      	movs	r2, #192	; 0xc0
 8000916:	0152      	lsls	r2, r2, #5
 8000918:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	0021      	movs	r1, r4
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2202      	movs	r2, #2
 8000920:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000928:	187b      	adds	r3, r7, r1
 800092a:	2203      	movs	r2, #3
 800092c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800092e:	187b      	adds	r3, r7, r1
 8000930:	2204      	movs	r2, #4
 8000932:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000934:	187a      	adds	r2, r7, r1
 8000936:	2390      	movs	r3, #144	; 0x90
 8000938:	05db      	lsls	r3, r3, #23
 800093a:	0011      	movs	r1, r2
 800093c:	0018      	movs	r0, r3
 800093e:	f001 f9f1 	bl	8001d24 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	201e      	movs	r0, #30
 8000948:	f001 f8b4 	bl	8001ab4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 800094c:	201e      	movs	r0, #30
 800094e:	f001 f8c6 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	b00b      	add	sp, #44	; 0x2c
 8000958:	bd90      	pop	{r4, r7, pc}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	40006400 	.word	0x40006400
 8000960:	40021000 	.word	0x40021000

08000964 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a25      	ldr	r2, [pc, #148]	; (8000a08 <HAL_TIM_Base_MspInit+0xa4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d143      	bne.n	80009fe <HAL_TIM_Base_MspInit+0x9a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000976:	4b25      	ldr	r3, [pc, #148]	; (8000a0c <HAL_TIM_Base_MspInit+0xa8>)
 8000978:	699a      	ldr	r2, [r3, #24]
 800097a:	4b24      	ldr	r3, [pc, #144]	; (8000a0c <HAL_TIM_Base_MspInit+0xa8>)
 800097c:	2180      	movs	r1, #128	; 0x80
 800097e:	0109      	lsls	r1, r1, #4
 8000980:	430a      	orrs	r2, r1
 8000982:	619a      	str	r2, [r3, #24]
 8000984:	4b21      	ldr	r3, [pc, #132]	; (8000a0c <HAL_TIM_Base_MspInit+0xa8>)
 8000986:	699a      	ldr	r2, [r3, #24]
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	011b      	lsls	r3, r3, #4
 800098c:	4013      	ands	r3, r2
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH3_UP Init */
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 8000992:	4b1f      	ldr	r3, [pc, #124]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 8000994:	4a1f      	ldr	r2, [pc, #124]	; (8000a14 <HAL_TIM_Base_MspInit+0xb0>)
 8000996:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000998:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 800099a:	2200      	movs	r2, #0
 800099c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800099e:	4b1c      	ldr	r3, [pc, #112]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009a6:	2280      	movs	r2, #128	; 0x80
 80009a8:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009aa:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009ac:	2280      	movs	r2, #128	; 0x80
 80009ae:	0052      	lsls	r2, r2, #1
 80009b0:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009b2:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009b4:	2280      	movs	r2, #128	; 0x80
 80009b6:	00d2      	lsls	r2, r2, #3
 80009b8:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3_up.Init.Mode = DMA_NORMAL;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
 80009c0:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch3_up) != HAL_OK)
 80009c6:	4b12      	ldr	r3, [pc, #72]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009c8:	0018      	movs	r0, r3
 80009ca:	f001 f8a5 	bl	8001b18 <HAL_DMA_Init>
 80009ce:	1e03      	subs	r3, r0, #0
 80009d0:	d001      	beq.n	80009d6 <HAL_TIM_Base_MspInit+0x72>
    {
      Error_Handler();
 80009d2:	f7ff fec7 	bl	8000764 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3_up);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4a0d      	ldr	r2, [pc, #52]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009da:	62da      	str	r2, [r3, #44]	; 0x2c
 80009dc:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_ch3_up);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009e6:	621a      	str	r2, [r3, #32]
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <HAL_TIM_Base_MspInit+0xac>)
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	200e      	movs	r0, #14
 80009f4:	f001 f85e 	bl	8001ab4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80009f8:	200e      	movs	r0, #14
 80009fa:	f001 f870 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b004      	add	sp, #16
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	40012c00 	.word	0x40012c00
 8000a0c:	40021000 	.word	0x40021000
 8000a10:	20000058 	.word	0x20000058
 8000a14:	40020058 	.word	0x40020058

08000a18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b089      	sub	sp, #36	; 0x24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	240c      	movs	r4, #12
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	0018      	movs	r0, r3
 8000a26:	2314      	movs	r3, #20
 8000a28:	001a      	movs	r2, r3
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	f003 f958 	bl	8003ce0 <memset>
  if(htim->Instance==TIM1)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a16      	ldr	r2, [pc, #88]	; (8000a90 <HAL_TIM_MspPostInit+0x78>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d125      	bne.n	8000a86 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <HAL_TIM_MspPostInit+0x7c>)
 8000a3c:	695a      	ldr	r2, [r3, #20]
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <HAL_TIM_MspPostInit+0x7c>)
 8000a40:	2180      	movs	r1, #128	; 0x80
 8000a42:	0289      	lsls	r1, r1, #10
 8000a44:	430a      	orrs	r2, r1
 8000a46:	615a      	str	r2, [r3, #20]
 8000a48:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <HAL_TIM_MspPostInit+0x7c>)
 8000a4a:	695a      	ldr	r2, [r3, #20]
 8000a4c:	2380      	movs	r3, #128	; 0x80
 8000a4e:	029b      	lsls	r3, r3, #10
 8000a50:	4013      	ands	r3, r2
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a56:	193b      	adds	r3, r7, r4
 8000a58:	2280      	movs	r2, #128	; 0x80
 8000a5a:	00d2      	lsls	r2, r2, #3
 8000a5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5e:	0021      	movs	r1, r4
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	2202      	movs	r2, #2
 8000a64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2202      	movs	r2, #2
 8000a76:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	187a      	adds	r2, r7, r1
 8000a7a:	2390      	movs	r3, #144	; 0x90
 8000a7c:	05db      	lsls	r3, r3, #23
 8000a7e:	0011      	movs	r1, r2
 8000a80:	0018      	movs	r0, r3
 8000a82:	f001 f94f 	bl	8001d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b009      	add	sp, #36	; 0x24
 8000a8c:	bd90      	pop	{r4, r7, pc}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	40012c00 	.word	0x40012c00
 8000a94:	40021000 	.word	0x40021000

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <NMI_Handler+0x4>

08000a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa2:	e7fe      	b.n	8000aa2 <HardFault_Handler+0x4>

08000aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000abc:	f000 f8a0 	bl	8000c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
	...

08000ac8 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3_up);
 8000acc:	4b03      	ldr	r3, [pc, #12]	; (8000adc <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f001 f86a 	bl	8001ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000ad4:	46c0      	nop			; (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	20000058 	.word	0x20000058

08000ae0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ae4:	4b03      	ldr	r3, [pc, #12]	; (8000af4 <TIM1_CC_IRQHandler+0x14>)
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f002 fa00 	bl	8002eec <HAL_TIM_IRQHandler>
//	HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_3);
//	send_one(0x324, 0xAA);
//  }
//  repetitions++;
  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000aec:	46c0      	nop			; (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	200000cc 	.word	0x200000cc

08000af8 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000afc:	4b03      	ldr	r3, [pc, #12]	; (8000b0c <CEC_CAN_IRQHandler+0x14>)
 8000afe:	0018      	movs	r0, r3
 8000b00:	f000 fd18 	bl	8001534 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	2000009c 	.word	0x2000009c

08000b10 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b14:	46c0      	nop			; (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b1c:	480d      	ldr	r0, [pc, #52]	; (8000b54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b1e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b20:	480d      	ldr	r0, [pc, #52]	; (8000b58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b22:	490e      	ldr	r1, [pc, #56]	; (8000b5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b24:	4a0e      	ldr	r2, [pc, #56]	; (8000b60 <LoopForever+0xe>)
  movs r3, #0
 8000b26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b28:	e002      	b.n	8000b30 <LoopCopyDataInit>

08000b2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2e:	3304      	adds	r3, #4

08000b30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b34:	d3f9      	bcc.n	8000b2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b36:	4a0b      	ldr	r2, [pc, #44]	; (8000b64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b38:	4c0b      	ldr	r4, [pc, #44]	; (8000b68 <LoopForever+0x16>)
  movs r3, #0
 8000b3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b3c:	e001      	b.n	8000b42 <LoopFillZerobss>

08000b3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b40:	3204      	adds	r2, #4

08000b42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b44:	d3fb      	bcc.n	8000b3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b46:	f7ff ffe3 	bl	8000b10 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000b4a:	f003 f8a5 	bl	8003c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b4e:	f7ff fc29 	bl	80003a4 <main>

08000b52 <LoopForever>:

LoopForever:
    b LoopForever
 8000b52:	e7fe      	b.n	8000b52 <LoopForever>
  ldr   r0, =_estack
 8000b54:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000b58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b5c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000b60:	08003d40 	.word	0x08003d40
  ldr r2, =_sbss
 8000b64:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000b68:	20000158 	.word	0x20000158

08000b6c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b6c:	e7fe      	b.n	8000b6c <ADC1_COMP_IRQHandler>
	...

08000b70 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b74:	4b07      	ldr	r3, [pc, #28]	; (8000b94 <HAL_Init+0x24>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_Init+0x24>)
 8000b7a:	2110      	movs	r1, #16
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b80:	2003      	movs	r0, #3
 8000b82:	f000 f809 	bl	8000b98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b86:	f7ff fe73 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	40022000 	.word	0x40022000

08000b98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b98:	b590      	push	{r4, r7, lr}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ba0:	4b14      	ldr	r3, [pc, #80]	; (8000bf4 <HAL_InitTick+0x5c>)
 8000ba2:	681c      	ldr	r4, [r3, #0]
 8000ba4:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <HAL_InitTick+0x60>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	0019      	movs	r1, r3
 8000baa:	23fa      	movs	r3, #250	; 0xfa
 8000bac:	0098      	lsls	r0, r3, #2
 8000bae:	f7ff faab 	bl	8000108 <__udivsi3>
 8000bb2:	0003      	movs	r3, r0
 8000bb4:	0019      	movs	r1, r3
 8000bb6:	0020      	movs	r0, r4
 8000bb8:	f7ff faa6 	bl	8000108 <__udivsi3>
 8000bbc:	0003      	movs	r3, r0
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f000 ff9d 	bl	8001afe <HAL_SYSTICK_Config>
 8000bc4:	1e03      	subs	r3, r0, #0
 8000bc6:	d001      	beq.n	8000bcc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	e00f      	b.n	8000bec <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2b03      	cmp	r3, #3
 8000bd0:	d80b      	bhi.n	8000bea <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd2:	6879      	ldr	r1, [r7, #4]
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	425b      	negs	r3, r3
 8000bd8:	2200      	movs	r2, #0
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f000 ff6a 	bl	8001ab4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be0:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <HAL_InitTick+0x64>)
 8000be2:	687a      	ldr	r2, [r7, #4]
 8000be4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000be6:	2300      	movs	r3, #0
 8000be8:	e000      	b.n	8000bec <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	0018      	movs	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b003      	add	sp, #12
 8000bf2:	bd90      	pop	{r4, r7, pc}
 8000bf4:	20000008 	.word	0x20000008
 8000bf8:	20000010 	.word	0x20000010
 8000bfc:	2000000c 	.word	0x2000000c

08000c00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c04:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <HAL_IncTick+0x1c>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	001a      	movs	r2, r3
 8000c0a:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <HAL_IncTick+0x20>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	18d2      	adds	r2, r2, r3
 8000c10:	4b03      	ldr	r3, [pc, #12]	; (8000c20 <HAL_IncTick+0x20>)
 8000c12:	601a      	str	r2, [r3, #0]
}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	20000010 	.word	0x20000010
 8000c20:	20000154 	.word	0x20000154

08000c24 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  return uwTick;
 8000c28:	4b02      	ldr	r3, [pc, #8]	; (8000c34 <HAL_GetTick+0x10>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
}
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	20000154 	.word	0x20000154

08000c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c40:	f7ff fff0 	bl	8000c24 <HAL_GetTick>
 8000c44:	0003      	movs	r3, r0
 8000c46:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	d005      	beq.n	8000c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_Delay+0x44>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	001a      	movs	r2, r3
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	189b      	adds	r3, r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	f7ff ffe0 	bl	8000c24 <HAL_GetTick>
 8000c64:	0002      	movs	r2, r0
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	68fa      	ldr	r2, [r7, #12]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d8f7      	bhi.n	8000c60 <HAL_Delay+0x28>
  {
  }
}
 8000c70:	46c0      	nop			; (mov r8, r8)
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b004      	add	sp, #16
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	20000010 	.word	0x20000010

08000c80 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d101      	bne.n	8000c92 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e0f0      	b.n	8000e74 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2220      	movs	r2, #32
 8000c96:	5c9b      	ldrb	r3, [r3, r2]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d103      	bne.n	8000ca6 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f7ff fe09 	bl	80008b8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cb6:	f7ff ffb5 	bl	8000c24 <HAL_GetTick>
 8000cba:	0003      	movs	r3, r0
 8000cbc:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cbe:	e013      	b.n	8000ce8 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cc0:	f7ff ffb0 	bl	8000c24 <HAL_GetTick>
 8000cc4:	0002      	movs	r2, r0
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b0a      	cmp	r3, #10
 8000ccc:	d90c      	bls.n	8000ce8 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd2:	2280      	movs	r2, #128	; 0x80
 8000cd4:	0292      	lsls	r2, r2, #10
 8000cd6:	431a      	orrs	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2220      	movs	r2, #32
 8000ce0:	2105      	movs	r1, #5
 8000ce2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e0c5      	b.n	8000e74 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	d0e5      	beq.n	8000cc0 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2102      	movs	r1, #2
 8000d00:	438a      	bics	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d04:	f7ff ff8e 	bl	8000c24 <HAL_GetTick>
 8000d08:	0003      	movs	r3, r0
 8000d0a:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d0c:	e013      	b.n	8000d36 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d0e:	f7ff ff89 	bl	8000c24 <HAL_GetTick>
 8000d12:	0002      	movs	r2, r0
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	2b0a      	cmp	r3, #10
 8000d1a:	d90c      	bls.n	8000d36 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d20:	2280      	movs	r2, #128	; 0x80
 8000d22:	0292      	lsls	r2, r2, #10
 8000d24:	431a      	orrs	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2220      	movs	r2, #32
 8000d2e:	2105      	movs	r1, #5
 8000d30:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e09e      	b.n	8000e74 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	2202      	movs	r2, #2
 8000d3e:	4013      	ands	r3, r2
 8000d40:	d1e5      	bne.n	8000d0e <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	7e1b      	ldrb	r3, [r3, #24]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d108      	bne.n	8000d5c <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2180      	movs	r1, #128	; 0x80
 8000d56:	430a      	orrs	r2, r1
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	e007      	b.n	8000d6c <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2180      	movs	r1, #128	; 0x80
 8000d68:	438a      	bics	r2, r1
 8000d6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	7e5b      	ldrb	r3, [r3, #25]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d108      	bne.n	8000d86 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2140      	movs	r1, #64	; 0x40
 8000d80:	430a      	orrs	r2, r1
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	e007      	b.n	8000d96 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2140      	movs	r1, #64	; 0x40
 8000d92:	438a      	bics	r2, r1
 8000d94:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	7e9b      	ldrb	r3, [r3, #26]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d108      	bne.n	8000db0 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2120      	movs	r1, #32
 8000daa:	430a      	orrs	r2, r1
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	e007      	b.n	8000dc0 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	2120      	movs	r1, #32
 8000dbc:	438a      	bics	r2, r1
 8000dbe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	7edb      	ldrb	r3, [r3, #27]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d108      	bne.n	8000dda <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2110      	movs	r1, #16
 8000dd4:	438a      	bics	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	e007      	b.n	8000dea <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2110      	movs	r1, #16
 8000de6:	430a      	orrs	r2, r1
 8000de8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	7f1b      	ldrb	r3, [r3, #28]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d108      	bne.n	8000e04 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2108      	movs	r1, #8
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	e007      	b.n	8000e14 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2108      	movs	r1, #8
 8000e10:	438a      	bics	r2, r1
 8000e12:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	7f5b      	ldrb	r3, [r3, #29]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d108      	bne.n	8000e2e <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2104      	movs	r1, #4
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	e007      	b.n	8000e3e <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2104      	movs	r1, #4
 8000e3a:	438a      	bics	r2, r1
 8000e3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	68db      	ldr	r3, [r3, #12]
 8000e46:	431a      	orrs	r2, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	691b      	ldr	r3, [r3, #16]
 8000e4c:	431a      	orrs	r2, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	431a      	orrs	r2, r3
 8000e54:	0011      	movs	r1, r2
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	1e5a      	subs	r2, r3, #1
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	430a      	orrs	r2, r1
 8000e62:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2200      	movs	r2, #0
 8000e68:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2220      	movs	r2, #32
 8000e6e:	2101      	movs	r1, #1
 8000e70:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000e72:	2300      	movs	r3, #0
}
 8000e74:	0018      	movs	r0, r3
 8000e76:	46bd      	mov	sp, r7
 8000e78:	b004      	add	sp, #16
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e8c:	2013      	movs	r0, #19
 8000e8e:	183b      	adds	r3, r7, r0
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	2120      	movs	r1, #32
 8000e94:	5c52      	ldrb	r2, [r2, r1]
 8000e96:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e98:	0002      	movs	r2, r0
 8000e9a:	18bb      	adds	r3, r7, r2
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d004      	beq.n	8000eac <HAL_CAN_ConfigFilter+0x30>
 8000ea2:	18bb      	adds	r3, r7, r2
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	d000      	beq.n	8000eac <HAL_CAN_ConfigFilter+0x30>
 8000eaa:	e0cd      	b.n	8001048 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	58d3      	ldr	r3, [r2, r3]
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	0011      	movs	r1, r2
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	2380      	movs	r3, #128	; 0x80
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	221f      	movs	r2, #31
 8000ec8:	4013      	ands	r3, r2
 8000eca:	2201      	movs	r2, #1
 8000ecc:	409a      	lsls	r2, r3
 8000ece:	0013      	movs	r3, r2
 8000ed0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000ed2:	697a      	ldr	r2, [r7, #20]
 8000ed4:	2387      	movs	r3, #135	; 0x87
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	58d3      	ldr	r3, [r2, r3]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	43d2      	mvns	r2, r2
 8000ede:	401a      	ands	r2, r3
 8000ee0:	0011      	movs	r1, r2
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	2387      	movs	r3, #135	; 0x87
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	69db      	ldr	r3, [r3, #28]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d129      	bne.n	8000f46 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000ef2:	697a      	ldr	r2, [r7, #20]
 8000ef4:	2383      	movs	r3, #131	; 0x83
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	58d3      	ldr	r3, [r2, r3]
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	43d2      	mvns	r2, r2
 8000efe:	401a      	ands	r2, r3
 8000f00:	0011      	movs	r1, r2
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	2383      	movs	r3, #131	; 0x83
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	68db      	ldr	r3, [r3, #12]
 8000f0e:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	041b      	lsls	r3, r3, #16
 8000f16:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f1c:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	3248      	adds	r2, #72	; 0x48
 8000f22:	00d2      	lsls	r2, r2, #3
 8000f24:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	041b      	lsls	r3, r3, #16
 8000f32:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f38:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f3a:	6979      	ldr	r1, [r7, #20]
 8000f3c:	3348      	adds	r3, #72	; 0x48
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	18cb      	adds	r3, r1, r3
 8000f42:	3304      	adds	r3, #4
 8000f44:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d128      	bne.n	8000fa0 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	2383      	movs	r3, #131	; 0x83
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	58d2      	ldr	r2, [r2, r3]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	0011      	movs	r1, r2
 8000f5c:	697a      	ldr	r2, [r7, #20]
 8000f5e:	2383      	movs	r3, #131	; 0x83
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	041b      	lsls	r3, r3, #16
 8000f70:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f76:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	3248      	adds	r2, #72	; 0x48
 8000f7c:	00d2      	lsls	r2, r2, #3
 8000f7e:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	041b      	lsls	r3, r3, #16
 8000f8c:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f92:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f94:	6979      	ldr	r1, [r7, #20]
 8000f96:	3348      	adds	r3, #72	; 0x48
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	18cb      	adds	r3, r1, r3
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d10c      	bne.n	8000fc2 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	2381      	movs	r3, #129	; 0x81
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	58d3      	ldr	r3, [r2, r3]
 8000fb0:	68fa      	ldr	r2, [r7, #12]
 8000fb2:	43d2      	mvns	r2, r2
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	2381      	movs	r3, #129	; 0x81
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	50d1      	str	r1, [r2, r3]
 8000fc0:	e00a      	b.n	8000fd8 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000fc2:	697a      	ldr	r2, [r7, #20]
 8000fc4:	2381      	movs	r3, #129	; 0x81
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	58d2      	ldr	r2, [r2, r3]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	0011      	movs	r1, r2
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	2381      	movs	r3, #129	; 0x81
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d10c      	bne.n	8000ffa <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	2385      	movs	r3, #133	; 0x85
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	58d3      	ldr	r3, [r2, r3]
 8000fe8:	68fa      	ldr	r2, [r7, #12]
 8000fea:	43d2      	mvns	r2, r2
 8000fec:	401a      	ands	r2, r3
 8000fee:	0011      	movs	r1, r2
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	2385      	movs	r3, #133	; 0x85
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	50d1      	str	r1, [r2, r3]
 8000ff8:	e00a      	b.n	8001010 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ffa:	697a      	ldr	r2, [r7, #20]
 8000ffc:	2385      	movs	r3, #133	; 0x85
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	58d2      	ldr	r2, [r2, r3]
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	431a      	orrs	r2, r3
 8001006:	0011      	movs	r1, r2
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	2385      	movs	r3, #133	; 0x85
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	6a1b      	ldr	r3, [r3, #32]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d10a      	bne.n	800102e <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	2387      	movs	r3, #135	; 0x87
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	58d2      	ldr	r2, [r2, r3]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	431a      	orrs	r2, r3
 8001024:	0011      	movs	r1, r2
 8001026:	697a      	ldr	r2, [r7, #20]
 8001028:	2387      	movs	r3, #135	; 0x87
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800102e:	697a      	ldr	r2, [r7, #20]
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	58d3      	ldr	r3, [r2, r3]
 8001036:	2201      	movs	r2, #1
 8001038:	4393      	bics	r3, r2
 800103a:	0019      	movs	r1, r3
 800103c:	697a      	ldr	r2, [r7, #20]
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8001044:	2300      	movs	r3, #0
 8001046:	e007      	b.n	8001058 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104c:	2280      	movs	r2, #128	; 0x80
 800104e:	02d2      	lsls	r2, r2, #11
 8001050:	431a      	orrs	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
  }
}
 8001058:	0018      	movs	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	b006      	add	sp, #24
 800105e:	bd80      	pop	{r7, pc}

08001060 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2220      	movs	r2, #32
 800106c:	5c9b      	ldrb	r3, [r3, r2]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b01      	cmp	r3, #1
 8001072:	d12f      	bne.n	80010d4 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2220      	movs	r2, #32
 8001078:	2102      	movs	r1, #2
 800107a:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2101      	movs	r1, #1
 8001088:	438a      	bics	r2, r1
 800108a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800108c:	f7ff fdca 	bl	8000c24 <HAL_GetTick>
 8001090:	0003      	movs	r3, r0
 8001092:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001094:	e013      	b.n	80010be <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001096:	f7ff fdc5 	bl	8000c24 <HAL_GetTick>
 800109a:	0002      	movs	r2, r0
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b0a      	cmp	r3, #10
 80010a2:	d90c      	bls.n	80010be <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	2280      	movs	r2, #128	; 0x80
 80010aa:	0292      	lsls	r2, r2, #10
 80010ac:	431a      	orrs	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2220      	movs	r2, #32
 80010b6:	2105      	movs	r1, #5
 80010b8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e012      	b.n	80010e4 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	2201      	movs	r2, #1
 80010c6:	4013      	ands	r3, r2
 80010c8:	d1e5      	bne.n	8001096 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80010d0:	2300      	movs	r3, #0
 80010d2:	e007      	b.n	80010e4 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d8:	2280      	movs	r2, #128	; 0x80
 80010da:	0312      	lsls	r2, r2, #12
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
  }
}
 80010e4:	0018      	movs	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b004      	add	sp, #16
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
 80010f8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80010fa:	201f      	movs	r0, #31
 80010fc:	183b      	adds	r3, r7, r0
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	2120      	movs	r1, #32
 8001102:	5c52      	ldrb	r2, [r2, r1]
 8001104:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800110e:	183b      	adds	r3, r7, r0
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d004      	beq.n	8001120 <HAL_CAN_AddTxMessage+0x34>
 8001116:	183b      	adds	r3, r7, r0
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b02      	cmp	r3, #2
 800111c:	d000      	beq.n	8001120 <HAL_CAN_AddTxMessage+0x34>
 800111e:	e0b7      	b.n	8001290 <HAL_CAN_AddTxMessage+0x1a4>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	04db      	lsls	r3, r3, #19
 8001126:	4013      	ands	r3, r2
 8001128:	d10a      	bne.n	8001140 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	051b      	lsls	r3, r3, #20
 8001130:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001132:	d105      	bne.n	8001140 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	055b      	lsls	r3, r3, #21
 800113a:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800113c:	d100      	bne.n	8001140 <HAL_CAN_AddTxMessage+0x54>
 800113e:	e09e      	b.n	800127e <HAL_CAN_AddTxMessage+0x192>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	0e1b      	lsrs	r3, r3, #24
 8001144:	2203      	movs	r2, #3
 8001146:	4013      	ands	r3, r2
 8001148:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d908      	bls.n	8001162 <HAL_CAN_AddTxMessage+0x76>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001154:	2280      	movs	r2, #128	; 0x80
 8001156:	0412      	lsls	r2, r2, #16
 8001158:	431a      	orrs	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e09e      	b.n	80012a0 <HAL_CAN_AddTxMessage+0x1b4>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001162:	2201      	movs	r2, #1
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	409a      	lsls	r2, r3
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10c      	bne.n	800118e <HAL_CAN_AddTxMessage+0xa2>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4311      	orrs	r1, r2
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	3218      	adds	r2, #24
 8001188:	0112      	lsls	r2, r2, #4
 800118a:	50d1      	str	r1, [r2, r3]
 800118c:	e00f      	b.n	80011ae <HAL_CAN_AddTxMessage+0xc2>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001198:	431a      	orrs	r2, r3
 800119a:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 80011a4:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	3218      	adds	r2, #24
 80011aa:	0112      	lsls	r2, r2, #4
 80011ac:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6819      	ldr	r1, [r3, #0]
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	691a      	ldr	r2, [r3, #16]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	3318      	adds	r3, #24
 80011ba:	011b      	lsls	r3, r3, #4
 80011bc:	18cb      	adds	r3, r1, r3
 80011be:	3304      	adds	r3, #4
 80011c0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	7d1b      	ldrb	r3, [r3, #20]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d112      	bne.n	80011f0 <HAL_CAN_AddTxMessage+0x104>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	3318      	adds	r3, #24
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	18d3      	adds	r3, r2, r3
 80011d6:	3304      	adds	r3, #4
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6819      	ldr	r1, [r3, #0]
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	431a      	orrs	r2, r3
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	3318      	adds	r3, #24
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	18cb      	adds	r3, r1, r3
 80011ec:	3304      	adds	r3, #4
 80011ee:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3307      	adds	r3, #7
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	061a      	lsls	r2, r3, #24
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3306      	adds	r3, #6
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	041b      	lsls	r3, r3, #16
 8001200:	431a      	orrs	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3305      	adds	r3, #5
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	021b      	lsls	r3, r3, #8
 800120a:	431a      	orrs	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3304      	adds	r3, #4
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	0019      	movs	r1, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	6818      	ldr	r0, [r3, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	6979      	ldr	r1, [r7, #20]
 800121c:	23c6      	movs	r3, #198	; 0xc6
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	0109      	lsls	r1, r1, #4
 8001222:	1841      	adds	r1, r0, r1
 8001224:	18cb      	adds	r3, r1, r3
 8001226:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3303      	adds	r3, #3
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	061a      	lsls	r2, r3, #24
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3302      	adds	r3, #2
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	041b      	lsls	r3, r3, #16
 8001238:	431a      	orrs	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3301      	adds	r3, #1
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	431a      	orrs	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	0019      	movs	r1, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	430a      	orrs	r2, r1
 8001250:	6979      	ldr	r1, [r7, #20]
 8001252:	23c4      	movs	r3, #196	; 0xc4
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	0109      	lsls	r1, r1, #4
 8001258:	1841      	adds	r1, r0, r1
 800125a:	18cb      	adds	r3, r1, r3
 800125c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	3218      	adds	r2, #24
 8001266:	0112      	lsls	r2, r2, #4
 8001268:	58d2      	ldr	r2, [r2, r3]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2101      	movs	r1, #1
 8001270:	4311      	orrs	r1, r2
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	3218      	adds	r2, #24
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 800127a:	2300      	movs	r3, #0
 800127c:	e010      	b.n	80012a0 <HAL_CAN_AddTxMessage+0x1b4>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001282:	2280      	movs	r2, #128	; 0x80
 8001284:	0392      	lsls	r2, r2, #14
 8001286:	431a      	orrs	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e007      	b.n	80012a0 <HAL_CAN_AddTxMessage+0x1b4>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001294:	2280      	movs	r2, #128	; 0x80
 8001296:	02d2      	lsls	r2, r2, #11
 8001298:	431a      	orrs	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
  }
}
 80012a0:	0018      	movs	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b008      	add	sp, #32
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
 80012b4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012b6:	2017      	movs	r0, #23
 80012b8:	183b      	adds	r3, r7, r0
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	2120      	movs	r1, #32
 80012be:	5c52      	ldrb	r2, [r2, r1]
 80012c0:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80012c2:	0002      	movs	r2, r0
 80012c4:	18bb      	adds	r3, r7, r2
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d004      	beq.n	80012d6 <HAL_CAN_GetRxMessage+0x2e>
 80012cc:	18bb      	adds	r3, r7, r2
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d000      	beq.n	80012d6 <HAL_CAN_GetRxMessage+0x2e>
 80012d4:	e0f8      	b.n	80014c8 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d10e      	bne.n	80012fa <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	2203      	movs	r2, #3
 80012e4:	4013      	ands	r3, r2
 80012e6:	d117      	bne.n	8001318 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ec:	2280      	movs	r2, #128	; 0x80
 80012ee:	0392      	lsls	r2, r2, #14
 80012f0:	431a      	orrs	r2, r3
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e0ee      	b.n	80014d8 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	2203      	movs	r2, #3
 8001302:	4013      	ands	r3, r2
 8001304:	d108      	bne.n	8001318 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130a:	2280      	movs	r2, #128	; 0x80
 800130c:	0392      	lsls	r2, r2, #14
 800130e:	431a      	orrs	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e0df      	b.n	80014d8 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	68ba      	ldr	r2, [r7, #8]
 800131e:	321b      	adds	r2, #27
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	58d3      	ldr	r3, [r2, r3]
 8001324:	2204      	movs	r2, #4
 8001326:	401a      	ands	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d10b      	bne.n	800134c <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	68ba      	ldr	r2, [r7, #8]
 800133a:	321b      	adds	r2, #27
 800133c:	0112      	lsls	r2, r2, #4
 800133e:	58d3      	ldr	r3, [r2, r3]
 8001340:	0d5b      	lsrs	r3, r3, #21
 8001342:	055b      	lsls	r3, r3, #21
 8001344:	0d5a      	lsrs	r2, r3, #21
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	e00a      	b.n	8001362 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68ba      	ldr	r2, [r7, #8]
 8001352:	321b      	adds	r2, #27
 8001354:	0112      	lsls	r2, r2, #4
 8001356:	58d3      	ldr	r3, [r2, r3]
 8001358:	08db      	lsrs	r3, r3, #3
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	08da      	lsrs	r2, r3, #3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	321b      	adds	r2, #27
 800136a:	0112      	lsls	r2, r2, #4
 800136c:	58d3      	ldr	r3, [r2, r3]
 800136e:	2202      	movs	r2, #2
 8001370:	401a      	ands	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	331b      	adds	r3, #27
 800137e:	011b      	lsls	r3, r3, #4
 8001380:	18d3      	adds	r3, r2, r3
 8001382:	3304      	adds	r3, #4
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	220f      	movs	r2, #15
 8001388:	401a      	ands	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	331b      	adds	r3, #27
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	18d3      	adds	r3, r2, r3
 800139a:	3304      	adds	r3, #4
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	0a1b      	lsrs	r3, r3, #8
 80013a0:	22ff      	movs	r2, #255	; 0xff
 80013a2:	401a      	ands	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	331b      	adds	r3, #27
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	18d3      	adds	r3, r2, r3
 80013b4:	3304      	adds	r3, #4
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	0c1b      	lsrs	r3, r3, #16
 80013ba:	041b      	lsls	r3, r3, #16
 80013bc:	0c1a      	lsrs	r2, r3, #16
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6819      	ldr	r1, [r3, #0]
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	23dc      	movs	r3, #220	; 0xdc
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	0112      	lsls	r2, r2, #4
 80013ce:	188a      	adds	r2, r1, r2
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	6819      	ldr	r1, [r3, #0]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	23dc      	movs	r3, #220	; 0xdc
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	0112      	lsls	r2, r2, #4
 80013e6:	188a      	adds	r2, r1, r2
 80013e8:	18d3      	adds	r3, r2, r3
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	0a1a      	lsrs	r2, r3, #8
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	3301      	adds	r3, #1
 80013f2:	b2d2      	uxtb	r2, r2
 80013f4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6819      	ldr	r1, [r3, #0]
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	23dc      	movs	r3, #220	; 0xdc
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	0112      	lsls	r2, r2, #4
 8001402:	188a      	adds	r2, r1, r2
 8001404:	18d3      	adds	r3, r2, r3
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	0c1a      	lsrs	r2, r3, #16
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	3302      	adds	r3, #2
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6819      	ldr	r1, [r3, #0]
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	23dc      	movs	r3, #220	; 0xdc
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	0112      	lsls	r2, r2, #4
 800141e:	188a      	adds	r2, r1, r2
 8001420:	18d3      	adds	r3, r2, r3
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	0e1a      	lsrs	r2, r3, #24
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	3303      	adds	r3, #3
 800142a:	b2d2      	uxtb	r2, r2
 800142c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	6819      	ldr	r1, [r3, #0]
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	23de      	movs	r3, #222	; 0xde
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	0112      	lsls	r2, r2, #4
 800143a:	188a      	adds	r2, r1, r2
 800143c:	18d3      	adds	r3, r2, r3
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	3304      	adds	r3, #4
 8001444:	b2d2      	uxtb	r2, r2
 8001446:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	6819      	ldr	r1, [r3, #0]
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	23de      	movs	r3, #222	; 0xde
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	188a      	adds	r2, r1, r2
 8001456:	18d3      	adds	r3, r2, r3
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	0a1a      	lsrs	r2, r3, #8
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	3305      	adds	r3, #5
 8001460:	b2d2      	uxtb	r2, r2
 8001462:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	6819      	ldr	r1, [r3, #0]
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	23de      	movs	r3, #222	; 0xde
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	0112      	lsls	r2, r2, #4
 8001470:	188a      	adds	r2, r1, r2
 8001472:	18d3      	adds	r3, r2, r3
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	0c1a      	lsrs	r2, r3, #16
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	3306      	adds	r3, #6
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6819      	ldr	r1, [r3, #0]
 8001484:	68ba      	ldr	r2, [r7, #8]
 8001486:	23de      	movs	r3, #222	; 0xde
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	0112      	lsls	r2, r2, #4
 800148c:	188a      	adds	r2, r1, r2
 800148e:	18d3      	adds	r3, r2, r3
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	0e1a      	lsrs	r2, r3, #24
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	3307      	adds	r3, #7
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d108      	bne.n	80014b4 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2120      	movs	r1, #32
 80014ae:	430a      	orrs	r2, r1
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	e007      	b.n	80014c4 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	691a      	ldr	r2, [r3, #16]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2120      	movs	r1, #32
 80014c0:	430a      	orrs	r2, r1
 80014c2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80014c4:	2300      	movs	r3, #0
 80014c6:	e007      	b.n	80014d8 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014cc:	2280      	movs	r2, #128	; 0x80
 80014ce:	02d2      	lsls	r2, r2, #11
 80014d0:	431a      	orrs	r2, r3
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
  }
}
 80014d8:	0018      	movs	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	b006      	add	sp, #24
 80014de:	bd80      	pop	{r7, pc}

080014e0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014ea:	200f      	movs	r0, #15
 80014ec:	183b      	adds	r3, r7, r0
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	2120      	movs	r1, #32
 80014f2:	5c52      	ldrb	r2, [r2, r1]
 80014f4:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80014f6:	0002      	movs	r2, r0
 80014f8:	18bb      	adds	r3, r7, r2
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d003      	beq.n	8001508 <HAL_CAN_ActivateNotification+0x28>
 8001500:	18bb      	adds	r3, r7, r2
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b02      	cmp	r3, #2
 8001506:	d109      	bne.n	800151c <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6959      	ldr	r1, [r3, #20]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	430a      	orrs	r2, r1
 8001516:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001518:	2300      	movs	r3, #0
 800151a:	e007      	b.n	800152c <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001520:	2280      	movs	r2, #128	; 0x80
 8001522:	02d2      	lsls	r2, r2, #11
 8001524:	431a      	orrs	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
  }
}
 800152c:	0018      	movs	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	b004      	add	sp, #16
 8001532:	bd80      	pop	{r7, pc}

08001534 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	; 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800153c:	2300      	movs	r3, #0
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001570:	6a3b      	ldr	r3, [r7, #32]
 8001572:	2201      	movs	r2, #1
 8001574:	4013      	ands	r3, r2
 8001576:	d100      	bne.n	800157a <HAL_CAN_IRQHandler+0x46>
 8001578:	e084      	b.n	8001684 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	2201      	movs	r2, #1
 800157e:	4013      	ands	r3, r2
 8001580:	d024      	beq.n	80015cc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2201      	movs	r2, #1
 8001588:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	2202      	movs	r2, #2
 800158e:	4013      	ands	r3, r2
 8001590:	d004      	beq.n	800159c <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	0018      	movs	r0, r3
 8001596:	f000 f981 	bl	800189c <HAL_CAN_TxMailbox0CompleteCallback>
 800159a:	e017      	b.n	80015cc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	2204      	movs	r2, #4
 80015a0:	4013      	ands	r3, r2
 80015a2:	d005      	beq.n	80015b0 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80015a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a6:	2280      	movs	r2, #128	; 0x80
 80015a8:	0112      	lsls	r2, r2, #4
 80015aa:	4313      	orrs	r3, r2
 80015ac:	627b      	str	r3, [r7, #36]	; 0x24
 80015ae:	e00d      	b.n	80015cc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	2208      	movs	r2, #8
 80015b4:	4013      	ands	r3, r2
 80015b6:	d005      	beq.n	80015c4 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80015b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ba:	2280      	movs	r2, #128	; 0x80
 80015bc:	0152      	lsls	r2, r2, #5
 80015be:	4313      	orrs	r3, r2
 80015c0:	627b      	str	r3, [r7, #36]	; 0x24
 80015c2:	e003      	b.n	80015cc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	0018      	movs	r0, r3
 80015c8:	f000 f980 	bl	80018cc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	4013      	ands	r3, r2
 80015d4:	d028      	beq.n	8001628 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2280      	movs	r2, #128	; 0x80
 80015dc:	0052      	lsls	r2, r2, #1
 80015de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4013      	ands	r3, r2
 80015e8:	d004      	beq.n	80015f4 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	0018      	movs	r0, r3
 80015ee:	f000 f95d 	bl	80018ac <HAL_CAN_TxMailbox1CompleteCallback>
 80015f2:	e019      	b.n	8001628 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	2380      	movs	r3, #128	; 0x80
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4013      	ands	r3, r2
 80015fc:	d005      	beq.n	800160a <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80015fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001600:	2280      	movs	r2, #128	; 0x80
 8001602:	0192      	lsls	r2, r2, #6
 8001604:	4313      	orrs	r3, r2
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
 8001608:	e00e      	b.n	8001628 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	2380      	movs	r3, #128	; 0x80
 800160e:	011b      	lsls	r3, r3, #4
 8001610:	4013      	ands	r3, r2
 8001612:	d005      	beq.n	8001620 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001616:	2280      	movs	r2, #128	; 0x80
 8001618:	01d2      	lsls	r2, r2, #7
 800161a:	4313      	orrs	r3, r2
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
 800161e:	e003      	b.n	8001628 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	0018      	movs	r0, r3
 8001624:	f000 f95a 	bl	80018dc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	025b      	lsls	r3, r3, #9
 800162e:	4013      	ands	r3, r2
 8001630:	d028      	beq.n	8001684 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2280      	movs	r2, #128	; 0x80
 8001638:	0252      	lsls	r2, r2, #9
 800163a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	2380      	movs	r3, #128	; 0x80
 8001640:	029b      	lsls	r3, r3, #10
 8001642:	4013      	ands	r3, r2
 8001644:	d004      	beq.n	8001650 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	0018      	movs	r0, r3
 800164a:	f000 f937 	bl	80018bc <HAL_CAN_TxMailbox2CompleteCallback>
 800164e:	e019      	b.n	8001684 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	2380      	movs	r3, #128	; 0x80
 8001654:	02db      	lsls	r3, r3, #11
 8001656:	4013      	ands	r3, r2
 8001658:	d005      	beq.n	8001666 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	2280      	movs	r2, #128	; 0x80
 800165e:	0212      	lsls	r2, r2, #8
 8001660:	4313      	orrs	r3, r2
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
 8001664:	e00e      	b.n	8001684 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	2380      	movs	r3, #128	; 0x80
 800166a:	031b      	lsls	r3, r3, #12
 800166c:	4013      	ands	r3, r2
 800166e:	d005      	beq.n	800167c <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001672:	2280      	movs	r2, #128	; 0x80
 8001674:	0252      	lsls	r2, r2, #9
 8001676:	4313      	orrs	r3, r2
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
 800167a:	e003      	b.n	8001684 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	0018      	movs	r0, r3
 8001680:	f000 f934 	bl	80018ec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001684:	6a3b      	ldr	r3, [r7, #32]
 8001686:	2208      	movs	r2, #8
 8001688:	4013      	ands	r3, r2
 800168a:	d00c      	beq.n	80016a6 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	2210      	movs	r2, #16
 8001690:	4013      	ands	r3, r2
 8001692:	d008      	beq.n	80016a6 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001696:	2280      	movs	r2, #128	; 0x80
 8001698:	0092      	lsls	r2, r2, #2
 800169a:	4313      	orrs	r3, r2
 800169c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2210      	movs	r2, #16
 80016a4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80016a6:	6a3b      	ldr	r3, [r7, #32]
 80016a8:	2204      	movs	r2, #4
 80016aa:	4013      	ands	r3, r2
 80016ac:	d00b      	beq.n	80016c6 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	2208      	movs	r2, #8
 80016b2:	4013      	ands	r3, r2
 80016b4:	d007      	beq.n	80016c6 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2208      	movs	r2, #8
 80016bc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	0018      	movs	r0, r3
 80016c2:	f000 f91b 	bl	80018fc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80016c6:	6a3b      	ldr	r3, [r7, #32]
 80016c8:	2202      	movs	r2, #2
 80016ca:	4013      	ands	r3, r2
 80016cc:	d009      	beq.n	80016e2 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	2203      	movs	r2, #3
 80016d6:	4013      	ands	r3, r2
 80016d8:	d003      	beq.n	80016e2 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	0018      	movs	r0, r3
 80016de:	f7fe fe29 	bl	8000334 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80016e2:	6a3b      	ldr	r3, [r7, #32]
 80016e4:	2240      	movs	r2, #64	; 0x40
 80016e6:	4013      	ands	r3, r2
 80016e8:	d00c      	beq.n	8001704 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	2210      	movs	r2, #16
 80016ee:	4013      	ands	r3, r2
 80016f0:	d008      	beq.n	8001704 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80016f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f4:	2280      	movs	r2, #128	; 0x80
 80016f6:	00d2      	lsls	r2, r2, #3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2210      	movs	r2, #16
 8001702:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001704:	6a3b      	ldr	r3, [r7, #32]
 8001706:	2220      	movs	r2, #32
 8001708:	4013      	ands	r3, r2
 800170a:	d00b      	beq.n	8001724 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	2208      	movs	r2, #8
 8001710:	4013      	ands	r3, r2
 8001712:	d007      	beq.n	8001724 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2208      	movs	r2, #8
 800171a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	0018      	movs	r0, r3
 8001720:	f000 f8fc 	bl	800191c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001724:	6a3b      	ldr	r3, [r7, #32]
 8001726:	2210      	movs	r2, #16
 8001728:	4013      	ands	r3, r2
 800172a:	d009      	beq.n	8001740 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	2203      	movs	r2, #3
 8001734:	4013      	ands	r3, r2
 8001736:	d003      	beq.n	8001740 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	0018      	movs	r0, r3
 800173c:	f000 f8e6 	bl	800190c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001740:	6a3a      	ldr	r2, [r7, #32]
 8001742:	2380      	movs	r3, #128	; 0x80
 8001744:	029b      	lsls	r3, r3, #10
 8001746:	4013      	ands	r3, r2
 8001748:	d00b      	beq.n	8001762 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	2210      	movs	r2, #16
 800174e:	4013      	ands	r3, r2
 8001750:	d007      	beq.n	8001762 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2210      	movs	r2, #16
 8001758:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	0018      	movs	r0, r3
 800175e:	f000 f8e5 	bl	800192c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001762:	6a3a      	ldr	r2, [r7, #32]
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	025b      	lsls	r3, r3, #9
 8001768:	4013      	ands	r3, r2
 800176a:	d00b      	beq.n	8001784 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	2208      	movs	r2, #8
 8001770:	4013      	ands	r3, r2
 8001772:	d007      	beq.n	8001784 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2208      	movs	r2, #8
 800177a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	0018      	movs	r0, r3
 8001780:	f000 f8dc 	bl	800193c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001784:	6a3a      	ldr	r2, [r7, #32]
 8001786:	2380      	movs	r3, #128	; 0x80
 8001788:	021b      	lsls	r3, r3, #8
 800178a:	4013      	ands	r3, r2
 800178c:	d100      	bne.n	8001790 <HAL_CAN_IRQHandler+0x25c>
 800178e:	e074      	b.n	800187a <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	2204      	movs	r2, #4
 8001794:	4013      	ands	r3, r2
 8001796:	d100      	bne.n	800179a <HAL_CAN_IRQHandler+0x266>
 8001798:	e06b      	b.n	8001872 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800179a:	6a3a      	ldr	r2, [r7, #32]
 800179c:	2380      	movs	r3, #128	; 0x80
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4013      	ands	r3, r2
 80017a2:	d007      	beq.n	80017b4 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2201      	movs	r2, #1
 80017a8:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80017aa:	d003      	beq.n	80017b4 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80017ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ae:	2201      	movs	r2, #1
 80017b0:	4313      	orrs	r3, r2
 80017b2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80017b4:	6a3a      	ldr	r2, [r7, #32]
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4013      	ands	r3, r2
 80017bc:	d007      	beq.n	80017ce <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2202      	movs	r2, #2
 80017c2:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80017c4:	d003      	beq.n	80017ce <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	2202      	movs	r2, #2
 80017ca:	4313      	orrs	r3, r2
 80017cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80017ce:	6a3a      	ldr	r2, [r7, #32]
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	4013      	ands	r3, r2
 80017d6:	d007      	beq.n	80017e8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2204      	movs	r2, #4
 80017dc:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80017de:	d003      	beq.n	80017e8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80017e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e2:	2204      	movs	r2, #4
 80017e4:	4313      	orrs	r3, r2
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80017e8:	6a3a      	ldr	r2, [r7, #32]
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	011b      	lsls	r3, r3, #4
 80017ee:	4013      	ands	r3, r2
 80017f0:	d03f      	beq.n	8001872 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2270      	movs	r2, #112	; 0x70
 80017f6:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80017f8:	d03b      	beq.n	8001872 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2270      	movs	r2, #112	; 0x70
 80017fe:	4013      	ands	r3, r2
 8001800:	2b60      	cmp	r3, #96	; 0x60
 8001802:	d027      	beq.n	8001854 <HAL_CAN_IRQHandler+0x320>
 8001804:	d82c      	bhi.n	8001860 <HAL_CAN_IRQHandler+0x32c>
 8001806:	2b50      	cmp	r3, #80	; 0x50
 8001808:	d01f      	beq.n	800184a <HAL_CAN_IRQHandler+0x316>
 800180a:	d829      	bhi.n	8001860 <HAL_CAN_IRQHandler+0x32c>
 800180c:	2b40      	cmp	r3, #64	; 0x40
 800180e:	d017      	beq.n	8001840 <HAL_CAN_IRQHandler+0x30c>
 8001810:	d826      	bhi.n	8001860 <HAL_CAN_IRQHandler+0x32c>
 8001812:	2b30      	cmp	r3, #48	; 0x30
 8001814:	d00f      	beq.n	8001836 <HAL_CAN_IRQHandler+0x302>
 8001816:	d823      	bhi.n	8001860 <HAL_CAN_IRQHandler+0x32c>
 8001818:	2b10      	cmp	r3, #16
 800181a:	d002      	beq.n	8001822 <HAL_CAN_IRQHandler+0x2ee>
 800181c:	2b20      	cmp	r3, #32
 800181e:	d005      	beq.n	800182c <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001820:	e01e      	b.n	8001860 <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	2208      	movs	r2, #8
 8001826:	4313      	orrs	r3, r2
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800182a:	e01a      	b.n	8001862 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 800182c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182e:	2210      	movs	r2, #16
 8001830:	4313      	orrs	r3, r2
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001834:	e015      	b.n	8001862 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001838:	2220      	movs	r2, #32
 800183a:	4313      	orrs	r3, r2
 800183c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800183e:	e010      	b.n	8001862 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001842:	2240      	movs	r2, #64	; 0x40
 8001844:	4313      	orrs	r3, r2
 8001846:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001848:	e00b      	b.n	8001862 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 800184a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800184c:	2280      	movs	r2, #128	; 0x80
 800184e:	4313      	orrs	r3, r2
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001852:	e006      	b.n	8001862 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001856:	2280      	movs	r2, #128	; 0x80
 8001858:	0052      	lsls	r2, r2, #1
 800185a:	4313      	orrs	r3, r2
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800185e:	e000      	b.n	8001862 <HAL_CAN_IRQHandler+0x32e>
            break;
 8001860:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	699a      	ldr	r2, [r3, #24]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2170      	movs	r1, #112	; 0x70
 800186e:	438a      	bics	r2, r1
 8001870:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2204      	movs	r2, #4
 8001878:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	2b00      	cmp	r3, #0
 800187e:	d009      	beq.n	8001894 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	0018      	movs	r0, r3
 8001890:	f000 f85c 	bl	800194c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001894:	46c0      	nop			; (mov r8, r8)
 8001896:	46bd      	mov	sp, r7
 8001898:	b00a      	add	sp, #40	; 0x28
 800189a:	bd80      	pop	{r7, pc}

0800189c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80018a4:	46c0      	nop			; (mov r8, r8)
 80018a6:	46bd      	mov	sp, r7
 80018a8:	b002      	add	sp, #8
 80018aa:	bd80      	pop	{r7, pc}

080018ac <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80018b4:	46c0      	nop			; (mov r8, r8)
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b002      	add	sp, #8
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b002      	add	sp, #8
 80018ca:	bd80      	pop	{r7, pc}

080018cc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80018d4:	46c0      	nop			; (mov r8, r8)
 80018d6:	46bd      	mov	sp, r7
 80018d8:	b002      	add	sp, #8
 80018da:	bd80      	pop	{r7, pc}

080018dc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80018e4:	46c0      	nop			; (mov r8, r8)
 80018e6:	46bd      	mov	sp, r7
 80018e8:	b002      	add	sp, #8
 80018ea:	bd80      	pop	{r7, pc}

080018ec <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80018f4:	46c0      	nop			; (mov r8, r8)
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b002      	add	sp, #8
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001904:	46c0      	nop			; (mov r8, r8)
 8001906:	46bd      	mov	sp, r7
 8001908:	b002      	add	sp, #8
 800190a:	bd80      	pop	{r7, pc}

0800190c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001914:	46c0      	nop			; (mov r8, r8)
 8001916:	46bd      	mov	sp, r7
 8001918:	b002      	add	sp, #8
 800191a:	bd80      	pop	{r7, pc}

0800191c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001924:	46c0      	nop			; (mov r8, r8)
 8001926:	46bd      	mov	sp, r7
 8001928:	b002      	add	sp, #8
 800192a:	bd80      	pop	{r7, pc}

0800192c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001934:	46c0      	nop			; (mov r8, r8)
 8001936:	46bd      	mov	sp, r7
 8001938:	b002      	add	sp, #8
 800193a:	bd80      	pop	{r7, pc}

0800193c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	b002      	add	sp, #8
 800194a:	bd80      	pop	{r7, pc}

0800194c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001954:	46c0      	nop			; (mov r8, r8)
 8001956:	46bd      	mov	sp, r7
 8001958:	b002      	add	sp, #8
 800195a:	bd80      	pop	{r7, pc}

0800195c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	0002      	movs	r2, r0
 8001964:	1dfb      	adds	r3, r7, #7
 8001966:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001968:	1dfb      	adds	r3, r7, #7
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b7f      	cmp	r3, #127	; 0x7f
 800196e:	d809      	bhi.n	8001984 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001970:	1dfb      	adds	r3, r7, #7
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	001a      	movs	r2, r3
 8001976:	231f      	movs	r3, #31
 8001978:	401a      	ands	r2, r3
 800197a:	4b04      	ldr	r3, [pc, #16]	; (800198c <__NVIC_EnableIRQ+0x30>)
 800197c:	2101      	movs	r1, #1
 800197e:	4091      	lsls	r1, r2
 8001980:	000a      	movs	r2, r1
 8001982:	601a      	str	r2, [r3, #0]
  }
}
 8001984:	46c0      	nop			; (mov r8, r8)
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}
 800198c:	e000e100 	.word	0xe000e100

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	0002      	movs	r2, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	1dfb      	adds	r3, r7, #7
 800199c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800199e:	1dfb      	adds	r3, r7, #7
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b7f      	cmp	r3, #127	; 0x7f
 80019a4:	d828      	bhi.n	80019f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019a6:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <__NVIC_SetPriority+0xd4>)
 80019a8:	1dfb      	adds	r3, r7, #7
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	33c0      	adds	r3, #192	; 0xc0
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	589b      	ldr	r3, [r3, r2]
 80019b6:	1dfa      	adds	r2, r7, #7
 80019b8:	7812      	ldrb	r2, [r2, #0]
 80019ba:	0011      	movs	r1, r2
 80019bc:	2203      	movs	r2, #3
 80019be:	400a      	ands	r2, r1
 80019c0:	00d2      	lsls	r2, r2, #3
 80019c2:	21ff      	movs	r1, #255	; 0xff
 80019c4:	4091      	lsls	r1, r2
 80019c6:	000a      	movs	r2, r1
 80019c8:	43d2      	mvns	r2, r2
 80019ca:	401a      	ands	r2, r3
 80019cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	019b      	lsls	r3, r3, #6
 80019d2:	22ff      	movs	r2, #255	; 0xff
 80019d4:	401a      	ands	r2, r3
 80019d6:	1dfb      	adds	r3, r7, #7
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	0018      	movs	r0, r3
 80019dc:	2303      	movs	r3, #3
 80019de:	4003      	ands	r3, r0
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019e4:	481f      	ldr	r0, [pc, #124]	; (8001a64 <__NVIC_SetPriority+0xd4>)
 80019e6:	1dfb      	adds	r3, r7, #7
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	430a      	orrs	r2, r1
 80019f0:	33c0      	adds	r3, #192	; 0xc0
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019f6:	e031      	b.n	8001a5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019f8:	4a1b      	ldr	r2, [pc, #108]	; (8001a68 <__NVIC_SetPriority+0xd8>)
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	0019      	movs	r1, r3
 8001a00:	230f      	movs	r3, #15
 8001a02:	400b      	ands	r3, r1
 8001a04:	3b08      	subs	r3, #8
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	3306      	adds	r3, #6
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	18d3      	adds	r3, r2, r3
 8001a0e:	3304      	adds	r3, #4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1dfa      	adds	r2, r7, #7
 8001a14:	7812      	ldrb	r2, [r2, #0]
 8001a16:	0011      	movs	r1, r2
 8001a18:	2203      	movs	r2, #3
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	00d2      	lsls	r2, r2, #3
 8001a1e:	21ff      	movs	r1, #255	; 0xff
 8001a20:	4091      	lsls	r1, r2
 8001a22:	000a      	movs	r2, r1
 8001a24:	43d2      	mvns	r2, r2
 8001a26:	401a      	ands	r2, r3
 8001a28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	019b      	lsls	r3, r3, #6
 8001a2e:	22ff      	movs	r2, #255	; 0xff
 8001a30:	401a      	ands	r2, r3
 8001a32:	1dfb      	adds	r3, r7, #7
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	0018      	movs	r0, r3
 8001a38:	2303      	movs	r3, #3
 8001a3a:	4003      	ands	r3, r0
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a40:	4809      	ldr	r0, [pc, #36]	; (8001a68 <__NVIC_SetPriority+0xd8>)
 8001a42:	1dfb      	adds	r3, r7, #7
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	001c      	movs	r4, r3
 8001a48:	230f      	movs	r3, #15
 8001a4a:	4023      	ands	r3, r4
 8001a4c:	3b08      	subs	r3, #8
 8001a4e:	089b      	lsrs	r3, r3, #2
 8001a50:	430a      	orrs	r2, r1
 8001a52:	3306      	adds	r3, #6
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	18c3      	adds	r3, r0, r3
 8001a58:	3304      	adds	r3, #4
 8001a5a:	601a      	str	r2, [r3, #0]
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b003      	add	sp, #12
 8001a62:	bd90      	pop	{r4, r7, pc}
 8001a64:	e000e100 	.word	0xe000e100
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	1e5a      	subs	r2, r3, #1
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	045b      	lsls	r3, r3, #17
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d301      	bcc.n	8001a84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a80:	2301      	movs	r3, #1
 8001a82:	e010      	b.n	8001aa6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a84:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <SysTick_Config+0x44>)
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	3a01      	subs	r2, #1
 8001a8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	425b      	negs	r3, r3
 8001a90:	2103      	movs	r1, #3
 8001a92:	0018      	movs	r0, r3
 8001a94:	f7ff ff7c 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	; (8001ab0 <SysTick_Config+0x44>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	; (8001ab0 <SysTick_Config+0x44>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	210f      	movs	r1, #15
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	1c02      	adds	r2, r0, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b25b      	sxtb	r3, r3
 8001ace:	0011      	movs	r1, r2
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b004      	add	sp, #16
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	0002      	movs	r2, r0
 8001ae6:	1dfb      	adds	r3, r7, #7
 8001ae8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aea:	1dfb      	adds	r3, r7, #7
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	0018      	movs	r0, r3
 8001af2:	f7ff ff33 	bl	800195c <__NVIC_EnableIRQ>
}
 8001af6:	46c0      	nop			; (mov r8, r8)
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b002      	add	sp, #8
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f7ff ffaf 	bl	8001a6c <SysTick_Config>
 8001b0e:	0003      	movs	r3, r0
}
 8001b10:	0018      	movs	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b002      	add	sp, #8
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e036      	b.n	8001b9c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2221      	movs	r2, #33	; 0x21
 8001b32:	2102      	movs	r1, #2
 8001b34:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4a18      	ldr	r2, [pc, #96]	; (8001ba4 <HAL_DMA_Init+0x8c>)
 8001b42:	4013      	ands	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	695b      	ldr	r3, [r3, #20]
 8001b60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	68fa      	ldr	r2, [r7, #12]
 8001b7a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f000 f8b4 	bl	8001cec <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2221      	movs	r2, #33	; 0x21
 8001b8e:	2101      	movs	r1, #1
 8001b90:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2220      	movs	r2, #32
 8001b96:	2100      	movs	r1, #0
 8001b98:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
}  
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b004      	add	sp, #16
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	ffffc00f 	.word	0xffffc00f

08001ba8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc4:	2204      	movs	r2, #4
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	0013      	movs	r3, r2
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d024      	beq.n	8001c1a <HAL_DMA_IRQHandler+0x72>
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	d020      	beq.n	8001c1a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2220      	movs	r2, #32
 8001be0:	4013      	ands	r3, r2
 8001be2:	d107      	bne.n	8001bf4 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2104      	movs	r1, #4
 8001bf0:	438a      	bics	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bfc:	2104      	movs	r1, #4
 8001bfe:	4091      	lsls	r1, r2
 8001c00:	000a      	movs	r2, r1
 8001c02:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d100      	bne.n	8001c0e <HAL_DMA_IRQHandler+0x66>
 8001c0c:	e06a      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	0010      	movs	r0, r2
 8001c16:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c18:	e064      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	2202      	movs	r2, #2
 8001c20:	409a      	lsls	r2, r3
 8001c22:	0013      	movs	r3, r2
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	4013      	ands	r3, r2
 8001c28:	d02b      	beq.n	8001c82 <HAL_DMA_IRQHandler+0xda>
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d027      	beq.n	8001c82 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2220      	movs	r2, #32
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d10b      	bne.n	8001c56 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	210a      	movs	r1, #10
 8001c4a:	438a      	bics	r2, r1
 8001c4c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2221      	movs	r2, #33	; 0x21
 8001c52:	2101      	movs	r1, #1
 8001c54:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c5e:	2102      	movs	r1, #2
 8001c60:	4091      	lsls	r1, r2
 8001c62:	000a      	movs	r2, r1
 8001c64:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2220      	movs	r2, #32
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d036      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	0010      	movs	r0, r2
 8001c7e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001c80:	e030      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	2208      	movs	r2, #8
 8001c88:	409a      	lsls	r2, r3
 8001c8a:	0013      	movs	r3, r2
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d028      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	2208      	movs	r2, #8
 8001c96:	4013      	ands	r3, r2
 8001c98:	d024      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	210e      	movs	r1, #14
 8001ca6:	438a      	bics	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	4091      	lsls	r1, r2
 8001cb6:	000a      	movs	r2, r1
 8001cb8:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2221      	movs	r2, #33	; 0x21
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2220      	movs	r2, #32
 8001ccc:	2100      	movs	r1, #0
 8001cce:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d005      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	0010      	movs	r0, r2
 8001ce0:	4798      	blx	r3
    }
   }
}  
 8001ce2:	e7ff      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x13c>
 8001ce4:	46c0      	nop			; (mov r8, r8)
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b004      	add	sp, #16
 8001cea:	bd80      	pop	{r7, pc}

08001cec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a08      	ldr	r2, [pc, #32]	; (8001d1c <DMA_CalcBaseAndBitshift+0x30>)
 8001cfa:	4694      	mov	ip, r2
 8001cfc:	4463      	add	r3, ip
 8001cfe:	2114      	movs	r1, #20
 8001d00:	0018      	movs	r0, r3
 8001d02:	f7fe fa01 	bl	8000108 <__udivsi3>
 8001d06:	0003      	movs	r3, r0
 8001d08:	009a      	lsls	r2, r3, #2
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a03      	ldr	r2, [pc, #12]	; (8001d20 <DMA_CalcBaseAndBitshift+0x34>)
 8001d12:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001d14:	46c0      	nop			; (mov r8, r8)
 8001d16:	46bd      	mov	sp, r7
 8001d18:	b002      	add	sp, #8
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	bffdfff8 	.word	0xbffdfff8
 8001d20:	40020000 	.word	0x40020000

08001d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d32:	e155      	b.n	8001fe0 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2101      	movs	r1, #1
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	4091      	lsls	r1, r2
 8001d3e:	000a      	movs	r2, r1
 8001d40:	4013      	ands	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d100      	bne.n	8001d4c <HAL_GPIO_Init+0x28>
 8001d4a:	e146      	b.n	8001fda <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2203      	movs	r2, #3
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d005      	beq.n	8001d64 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d130      	bne.n	8001dc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	2203      	movs	r2, #3
 8001d70:	409a      	lsls	r2, r3
 8001d72:	0013      	movs	r3, r2
 8001d74:	43da      	mvns	r2, r3
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	68da      	ldr	r2, [r3, #12]
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	409a      	lsls	r2, r3
 8001d86:	0013      	movs	r3, r2
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	409a      	lsls	r2, r3
 8001da0:	0013      	movs	r3, r2
 8001da2:	43da      	mvns	r2, r3
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	4013      	ands	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	091b      	lsrs	r3, r3, #4
 8001db0:	2201      	movs	r2, #1
 8001db2:	401a      	ands	r2, r3
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	409a      	lsls	r2, r3
 8001db8:	0013      	movs	r3, r2
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2203      	movs	r2, #3
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d017      	beq.n	8001e02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	2203      	movs	r2, #3
 8001dde:	409a      	lsls	r2, r3
 8001de0:	0013      	movs	r3, r2
 8001de2:	43da      	mvns	r2, r3
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	409a      	lsls	r2, r3
 8001df4:	0013      	movs	r3, r2
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2203      	movs	r2, #3
 8001e08:	4013      	ands	r3, r2
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d123      	bne.n	8001e56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	08da      	lsrs	r2, r3, #3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3208      	adds	r2, #8
 8001e16:	0092      	lsls	r2, r2, #2
 8001e18:	58d3      	ldr	r3, [r2, r3]
 8001e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	2207      	movs	r2, #7
 8001e20:	4013      	ands	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	220f      	movs	r2, #15
 8001e26:	409a      	lsls	r2, r3
 8001e28:	0013      	movs	r3, r2
 8001e2a:	43da      	mvns	r2, r3
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	691a      	ldr	r2, [r3, #16]
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	2107      	movs	r1, #7
 8001e3a:	400b      	ands	r3, r1
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	0013      	movs	r3, r2
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	08da      	lsrs	r2, r3, #3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3208      	adds	r2, #8
 8001e50:	0092      	lsls	r2, r2, #2
 8001e52:	6939      	ldr	r1, [r7, #16]
 8001e54:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	2203      	movs	r2, #3
 8001e62:	409a      	lsls	r2, r3
 8001e64:	0013      	movs	r3, r2
 8001e66:	43da      	mvns	r2, r3
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2203      	movs	r2, #3
 8001e74:	401a      	ands	r2, r3
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	409a      	lsls	r2, r3
 8001e7c:	0013      	movs	r3, r2
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	23c0      	movs	r3, #192	; 0xc0
 8001e90:	029b      	lsls	r3, r3, #10
 8001e92:	4013      	ands	r3, r2
 8001e94:	d100      	bne.n	8001e98 <HAL_GPIO_Init+0x174>
 8001e96:	e0a0      	b.n	8001fda <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e98:	4b57      	ldr	r3, [pc, #348]	; (8001ff8 <HAL_GPIO_Init+0x2d4>)
 8001e9a:	699a      	ldr	r2, [r3, #24]
 8001e9c:	4b56      	ldr	r3, [pc, #344]	; (8001ff8 <HAL_GPIO_Init+0x2d4>)
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	619a      	str	r2, [r3, #24]
 8001ea4:	4b54      	ldr	r3, [pc, #336]	; (8001ff8 <HAL_GPIO_Init+0x2d4>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	4013      	ands	r3, r2
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001eb0:	4a52      	ldr	r2, [pc, #328]	; (8001ffc <HAL_GPIO_Init+0x2d8>)
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	089b      	lsrs	r3, r3, #2
 8001eb6:	3302      	adds	r3, #2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	589b      	ldr	r3, [r3, r2]
 8001ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	220f      	movs	r2, #15
 8001ec8:	409a      	lsls	r2, r3
 8001eca:	0013      	movs	r3, r2
 8001ecc:	43da      	mvns	r2, r3
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	2390      	movs	r3, #144	; 0x90
 8001ed8:	05db      	lsls	r3, r3, #23
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d019      	beq.n	8001f12 <HAL_GPIO_Init+0x1ee>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a47      	ldr	r2, [pc, #284]	; (8002000 <HAL_GPIO_Init+0x2dc>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d013      	beq.n	8001f0e <HAL_GPIO_Init+0x1ea>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a46      	ldr	r2, [pc, #280]	; (8002004 <HAL_GPIO_Init+0x2e0>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00d      	beq.n	8001f0a <HAL_GPIO_Init+0x1e6>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a45      	ldr	r2, [pc, #276]	; (8002008 <HAL_GPIO_Init+0x2e4>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d007      	beq.n	8001f06 <HAL_GPIO_Init+0x1e2>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a44      	ldr	r2, [pc, #272]	; (800200c <HAL_GPIO_Init+0x2e8>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d101      	bne.n	8001f02 <HAL_GPIO_Init+0x1de>
 8001efe:	2304      	movs	r3, #4
 8001f00:	e008      	b.n	8001f14 <HAL_GPIO_Init+0x1f0>
 8001f02:	2305      	movs	r3, #5
 8001f04:	e006      	b.n	8001f14 <HAL_GPIO_Init+0x1f0>
 8001f06:	2303      	movs	r3, #3
 8001f08:	e004      	b.n	8001f14 <HAL_GPIO_Init+0x1f0>
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	e002      	b.n	8001f14 <HAL_GPIO_Init+0x1f0>
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e000      	b.n	8001f14 <HAL_GPIO_Init+0x1f0>
 8001f12:	2300      	movs	r3, #0
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	2103      	movs	r1, #3
 8001f18:	400a      	ands	r2, r1
 8001f1a:	0092      	lsls	r2, r2, #2
 8001f1c:	4093      	lsls	r3, r2
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f24:	4935      	ldr	r1, [pc, #212]	; (8001ffc <HAL_GPIO_Init+0x2d8>)
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	089b      	lsrs	r3, r3, #2
 8001f2a:	3302      	adds	r3, #2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f32:	4b37      	ldr	r3, [pc, #220]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	43da      	mvns	r2, r3
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685a      	ldr	r2, [r3, #4]
 8001f46:	2380      	movs	r3, #128	; 0x80
 8001f48:	025b      	lsls	r3, r3, #9
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f56:	4b2e      	ldr	r3, [pc, #184]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001f5c:	4b2c      	ldr	r3, [pc, #176]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	43da      	mvns	r2, r3
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	2380      	movs	r3, #128	; 0x80
 8001f72:	029b      	lsls	r3, r3, #10
 8001f74:	4013      	ands	r3, r2
 8001f76:	d003      	beq.n	8001f80 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f80:	4b23      	ldr	r3, [pc, #140]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f86:	4b22      	ldr	r3, [pc, #136]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	43da      	mvns	r2, r3
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	4013      	ands	r3, r2
 8001f94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	2380      	movs	r3, #128	; 0x80
 8001f9c:	035b      	lsls	r3, r3, #13
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	d003      	beq.n	8001faa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001faa:	4b19      	ldr	r3, [pc, #100]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001fb0:	4b17      	ldr	r3, [pc, #92]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	43da      	mvns	r2, r3
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	2380      	movs	r3, #128	; 0x80
 8001fc6:	039b      	lsls	r3, r3, #14
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d003      	beq.n	8001fd4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fd4:	4b0e      	ldr	r3, [pc, #56]	; (8002010 <HAL_GPIO_Init+0x2ec>)
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	40da      	lsrs	r2, r3
 8001fe8:	1e13      	subs	r3, r2, #0
 8001fea:	d000      	beq.n	8001fee <HAL_GPIO_Init+0x2ca>
 8001fec:	e6a2      	b.n	8001d34 <HAL_GPIO_Init+0x10>
  } 
}
 8001fee:	46c0      	nop			; (mov r8, r8)
 8001ff0:	46c0      	nop			; (mov r8, r8)
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	b006      	add	sp, #24
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40010000 	.word	0x40010000
 8002000:	48000400 	.word	0x48000400
 8002004:	48000800 	.word	0x48000800
 8002008:	48000c00 	.word	0x48000c00
 800200c:	48001000 	.word	0x48001000
 8002010:	40010400 	.word	0x40010400

08002014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	0008      	movs	r0, r1
 800201e:	0011      	movs	r1, r2
 8002020:	1cbb      	adds	r3, r7, #2
 8002022:	1c02      	adds	r2, r0, #0
 8002024:	801a      	strh	r2, [r3, #0]
 8002026:	1c7b      	adds	r3, r7, #1
 8002028:	1c0a      	adds	r2, r1, #0
 800202a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800202c:	1c7b      	adds	r3, r7, #1
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d004      	beq.n	800203e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002034:	1cbb      	adds	r3, r7, #2
 8002036:	881a      	ldrh	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800203c:	e003      	b.n	8002046 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800203e:	1cbb      	adds	r3, r7, #2
 8002040:	881a      	ldrh	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	46bd      	mov	sp, r7
 800204a:	b002      	add	sp, #8
 800204c:	bd80      	pop	{r7, pc}
	...

08002050 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d102      	bne.n	8002064 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	f000 fb76 	bl	8002750 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2201      	movs	r2, #1
 800206a:	4013      	ands	r3, r2
 800206c:	d100      	bne.n	8002070 <HAL_RCC_OscConfig+0x20>
 800206e:	e08e      	b.n	800218e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002070:	4bc5      	ldr	r3, [pc, #788]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	220c      	movs	r2, #12
 8002076:	4013      	ands	r3, r2
 8002078:	2b04      	cmp	r3, #4
 800207a:	d00e      	beq.n	800209a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800207c:	4bc2      	ldr	r3, [pc, #776]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	220c      	movs	r2, #12
 8002082:	4013      	ands	r3, r2
 8002084:	2b08      	cmp	r3, #8
 8002086:	d117      	bne.n	80020b8 <HAL_RCC_OscConfig+0x68>
 8002088:	4bbf      	ldr	r3, [pc, #764]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	23c0      	movs	r3, #192	; 0xc0
 800208e:	025b      	lsls	r3, r3, #9
 8002090:	401a      	ands	r2, r3
 8002092:	2380      	movs	r3, #128	; 0x80
 8002094:	025b      	lsls	r3, r3, #9
 8002096:	429a      	cmp	r2, r3
 8002098:	d10e      	bne.n	80020b8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209a:	4bbb      	ldr	r3, [pc, #748]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	2380      	movs	r3, #128	; 0x80
 80020a0:	029b      	lsls	r3, r3, #10
 80020a2:	4013      	ands	r3, r2
 80020a4:	d100      	bne.n	80020a8 <HAL_RCC_OscConfig+0x58>
 80020a6:	e071      	b.n	800218c <HAL_RCC_OscConfig+0x13c>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d000      	beq.n	80020b2 <HAL_RCC_OscConfig+0x62>
 80020b0:	e06c      	b.n	800218c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	f000 fb4c 	bl	8002750 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d107      	bne.n	80020d0 <HAL_RCC_OscConfig+0x80>
 80020c0:	4bb1      	ldr	r3, [pc, #708]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	4bb0      	ldr	r3, [pc, #704]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80020c6:	2180      	movs	r1, #128	; 0x80
 80020c8:	0249      	lsls	r1, r1, #9
 80020ca:	430a      	orrs	r2, r1
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	e02f      	b.n	8002130 <HAL_RCC_OscConfig+0xe0>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d10c      	bne.n	80020f2 <HAL_RCC_OscConfig+0xa2>
 80020d8:	4bab      	ldr	r3, [pc, #684]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4baa      	ldr	r3, [pc, #680]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80020de:	49ab      	ldr	r1, [pc, #684]	; (800238c <HAL_RCC_OscConfig+0x33c>)
 80020e0:	400a      	ands	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	4ba8      	ldr	r3, [pc, #672]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4ba7      	ldr	r3, [pc, #668]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80020ea:	49a9      	ldr	r1, [pc, #676]	; (8002390 <HAL_RCC_OscConfig+0x340>)
 80020ec:	400a      	ands	r2, r1
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	e01e      	b.n	8002130 <HAL_RCC_OscConfig+0xe0>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b05      	cmp	r3, #5
 80020f8:	d10e      	bne.n	8002118 <HAL_RCC_OscConfig+0xc8>
 80020fa:	4ba3      	ldr	r3, [pc, #652]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	4ba2      	ldr	r3, [pc, #648]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002100:	2180      	movs	r1, #128	; 0x80
 8002102:	02c9      	lsls	r1, r1, #11
 8002104:	430a      	orrs	r2, r1
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	4b9f      	ldr	r3, [pc, #636]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	4b9e      	ldr	r3, [pc, #632]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800210e:	2180      	movs	r1, #128	; 0x80
 8002110:	0249      	lsls	r1, r1, #9
 8002112:	430a      	orrs	r2, r1
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	e00b      	b.n	8002130 <HAL_RCC_OscConfig+0xe0>
 8002118:	4b9b      	ldr	r3, [pc, #620]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4b9a      	ldr	r3, [pc, #616]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800211e:	499b      	ldr	r1, [pc, #620]	; (800238c <HAL_RCC_OscConfig+0x33c>)
 8002120:	400a      	ands	r2, r1
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	4b98      	ldr	r3, [pc, #608]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b97      	ldr	r3, [pc, #604]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800212a:	4999      	ldr	r1, [pc, #612]	; (8002390 <HAL_RCC_OscConfig+0x340>)
 800212c:	400a      	ands	r2, r1
 800212e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d014      	beq.n	8002162 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002138:	f7fe fd74 	bl	8000c24 <HAL_GetTick>
 800213c:	0003      	movs	r3, r0
 800213e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002142:	f7fe fd6f 	bl	8000c24 <HAL_GetTick>
 8002146:	0002      	movs	r2, r0
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b64      	cmp	r3, #100	; 0x64
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e2fd      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002154:	4b8c      	ldr	r3, [pc, #560]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	029b      	lsls	r3, r3, #10
 800215c:	4013      	ands	r3, r2
 800215e:	d0f0      	beq.n	8002142 <HAL_RCC_OscConfig+0xf2>
 8002160:	e015      	b.n	800218e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002162:	f7fe fd5f 	bl	8000c24 <HAL_GetTick>
 8002166:	0003      	movs	r3, r0
 8002168:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800216c:	f7fe fd5a 	bl	8000c24 <HAL_GetTick>
 8002170:	0002      	movs	r2, r0
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b64      	cmp	r3, #100	; 0x64
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e2e8      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800217e:	4b82      	ldr	r3, [pc, #520]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	2380      	movs	r3, #128	; 0x80
 8002184:	029b      	lsls	r3, r3, #10
 8002186:	4013      	ands	r3, r2
 8002188:	d1f0      	bne.n	800216c <HAL_RCC_OscConfig+0x11c>
 800218a:	e000      	b.n	800218e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800218c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2202      	movs	r2, #2
 8002194:	4013      	ands	r3, r2
 8002196:	d100      	bne.n	800219a <HAL_RCC_OscConfig+0x14a>
 8002198:	e06c      	b.n	8002274 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800219a:	4b7b      	ldr	r3, [pc, #492]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	220c      	movs	r2, #12
 80021a0:	4013      	ands	r3, r2
 80021a2:	d00e      	beq.n	80021c2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021a4:	4b78      	ldr	r3, [pc, #480]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	220c      	movs	r2, #12
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	d11f      	bne.n	80021f0 <HAL_RCC_OscConfig+0x1a0>
 80021b0:	4b75      	ldr	r3, [pc, #468]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	23c0      	movs	r3, #192	; 0xc0
 80021b6:	025b      	lsls	r3, r3, #9
 80021b8:	401a      	ands	r2, r3
 80021ba:	2380      	movs	r3, #128	; 0x80
 80021bc:	021b      	lsls	r3, r3, #8
 80021be:	429a      	cmp	r2, r3
 80021c0:	d116      	bne.n	80021f0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021c2:	4b71      	ldr	r3, [pc, #452]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2202      	movs	r2, #2
 80021c8:	4013      	ands	r3, r2
 80021ca:	d005      	beq.n	80021d8 <HAL_RCC_OscConfig+0x188>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d001      	beq.n	80021d8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e2bb      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d8:	4b6b      	ldr	r3, [pc, #428]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	22f8      	movs	r2, #248	; 0xf8
 80021de:	4393      	bics	r3, r2
 80021e0:	0019      	movs	r1, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	00da      	lsls	r2, r3, #3
 80021e8:	4b67      	ldr	r3, [pc, #412]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80021ea:	430a      	orrs	r2, r1
 80021ec:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ee:	e041      	b.n	8002274 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d024      	beq.n	8002242 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021f8:	4b63      	ldr	r3, [pc, #396]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b62      	ldr	r3, [pc, #392]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80021fe:	2101      	movs	r1, #1
 8002200:	430a      	orrs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002204:	f7fe fd0e 	bl	8000c24 <HAL_GetTick>
 8002208:	0003      	movs	r3, r0
 800220a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800220e:	f7fe fd09 	bl	8000c24 <HAL_GetTick>
 8002212:	0002      	movs	r2, r0
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e297      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002220:	4b59      	ldr	r3, [pc, #356]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2202      	movs	r2, #2
 8002226:	4013      	ands	r3, r2
 8002228:	d0f1      	beq.n	800220e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800222a:	4b57      	ldr	r3, [pc, #348]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	22f8      	movs	r2, #248	; 0xf8
 8002230:	4393      	bics	r3, r2
 8002232:	0019      	movs	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	00da      	lsls	r2, r3, #3
 800223a:	4b53      	ldr	r3, [pc, #332]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800223c:	430a      	orrs	r2, r1
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	e018      	b.n	8002274 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002242:	4b51      	ldr	r3, [pc, #324]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	4b50      	ldr	r3, [pc, #320]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002248:	2101      	movs	r1, #1
 800224a:	438a      	bics	r2, r1
 800224c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224e:	f7fe fce9 	bl	8000c24 <HAL_GetTick>
 8002252:	0003      	movs	r3, r0
 8002254:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002258:	f7fe fce4 	bl	8000c24 <HAL_GetTick>
 800225c:	0002      	movs	r2, r0
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e272      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800226a:	4b47      	ldr	r3, [pc, #284]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2202      	movs	r2, #2
 8002270:	4013      	ands	r3, r2
 8002272:	d1f1      	bne.n	8002258 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2208      	movs	r2, #8
 800227a:	4013      	ands	r3, r2
 800227c:	d036      	beq.n	80022ec <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d019      	beq.n	80022ba <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002286:	4b40      	ldr	r3, [pc, #256]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800228a:	4b3f      	ldr	r3, [pc, #252]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800228c:	2101      	movs	r1, #1
 800228e:	430a      	orrs	r2, r1
 8002290:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002292:	f7fe fcc7 	bl	8000c24 <HAL_GetTick>
 8002296:	0003      	movs	r3, r0
 8002298:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800229c:	f7fe fcc2 	bl	8000c24 <HAL_GetTick>
 80022a0:	0002      	movs	r2, r0
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e250      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ae:	4b36      	ldr	r3, [pc, #216]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80022b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b2:	2202      	movs	r2, #2
 80022b4:	4013      	ands	r3, r2
 80022b6:	d0f1      	beq.n	800229c <HAL_RCC_OscConfig+0x24c>
 80022b8:	e018      	b.n	80022ec <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022ba:	4b33      	ldr	r3, [pc, #204]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80022bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022be:	4b32      	ldr	r3, [pc, #200]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80022c0:	2101      	movs	r1, #1
 80022c2:	438a      	bics	r2, r1
 80022c4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022c6:	f7fe fcad 	bl	8000c24 <HAL_GetTick>
 80022ca:	0003      	movs	r3, r0
 80022cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022d0:	f7fe fca8 	bl	8000c24 <HAL_GetTick>
 80022d4:	0002      	movs	r2, r0
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e236      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e2:	4b29      	ldr	r3, [pc, #164]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	2202      	movs	r2, #2
 80022e8:	4013      	ands	r3, r2
 80022ea:	d1f1      	bne.n	80022d0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2204      	movs	r2, #4
 80022f2:	4013      	ands	r3, r2
 80022f4:	d100      	bne.n	80022f8 <HAL_RCC_OscConfig+0x2a8>
 80022f6:	e0b5      	b.n	8002464 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022f8:	201f      	movs	r0, #31
 80022fa:	183b      	adds	r3, r7, r0
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002300:	4b21      	ldr	r3, [pc, #132]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002302:	69da      	ldr	r2, [r3, #28]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	055b      	lsls	r3, r3, #21
 8002308:	4013      	ands	r3, r2
 800230a:	d110      	bne.n	800232e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230c:	4b1e      	ldr	r3, [pc, #120]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800230e:	69da      	ldr	r2, [r3, #28]
 8002310:	4b1d      	ldr	r3, [pc, #116]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 8002312:	2180      	movs	r1, #128	; 0x80
 8002314:	0549      	lsls	r1, r1, #21
 8002316:	430a      	orrs	r2, r1
 8002318:	61da      	str	r2, [r3, #28]
 800231a:	4b1b      	ldr	r3, [pc, #108]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800231c:	69da      	ldr	r2, [r3, #28]
 800231e:	2380      	movs	r3, #128	; 0x80
 8002320:	055b      	lsls	r3, r3, #21
 8002322:	4013      	ands	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002328:	183b      	adds	r3, r7, r0
 800232a:	2201      	movs	r2, #1
 800232c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800232e:	4b19      	ldr	r3, [pc, #100]	; (8002394 <HAL_RCC_OscConfig+0x344>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	2380      	movs	r3, #128	; 0x80
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	4013      	ands	r3, r2
 8002338:	d11a      	bne.n	8002370 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800233a:	4b16      	ldr	r3, [pc, #88]	; (8002394 <HAL_RCC_OscConfig+0x344>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	4b15      	ldr	r3, [pc, #84]	; (8002394 <HAL_RCC_OscConfig+0x344>)
 8002340:	2180      	movs	r1, #128	; 0x80
 8002342:	0049      	lsls	r1, r1, #1
 8002344:	430a      	orrs	r2, r1
 8002346:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002348:	f7fe fc6c 	bl	8000c24 <HAL_GetTick>
 800234c:	0003      	movs	r3, r0
 800234e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002350:	e008      	b.n	8002364 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002352:	f7fe fc67 	bl	8000c24 <HAL_GetTick>
 8002356:	0002      	movs	r2, r0
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b64      	cmp	r3, #100	; 0x64
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e1f5      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002364:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <HAL_RCC_OscConfig+0x344>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	2380      	movs	r3, #128	; 0x80
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	4013      	ands	r3, r2
 800236e:	d0f0      	beq.n	8002352 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d10f      	bne.n	8002398 <HAL_RCC_OscConfig+0x348>
 8002378:	4b03      	ldr	r3, [pc, #12]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800237a:	6a1a      	ldr	r2, [r3, #32]
 800237c:	4b02      	ldr	r3, [pc, #8]	; (8002388 <HAL_RCC_OscConfig+0x338>)
 800237e:	2101      	movs	r1, #1
 8002380:	430a      	orrs	r2, r1
 8002382:	621a      	str	r2, [r3, #32]
 8002384:	e036      	b.n	80023f4 <HAL_RCC_OscConfig+0x3a4>
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	40021000 	.word	0x40021000
 800238c:	fffeffff 	.word	0xfffeffff
 8002390:	fffbffff 	.word	0xfffbffff
 8002394:	40007000 	.word	0x40007000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d10c      	bne.n	80023ba <HAL_RCC_OscConfig+0x36a>
 80023a0:	4bca      	ldr	r3, [pc, #808]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023a2:	6a1a      	ldr	r2, [r3, #32]
 80023a4:	4bc9      	ldr	r3, [pc, #804]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023a6:	2101      	movs	r1, #1
 80023a8:	438a      	bics	r2, r1
 80023aa:	621a      	str	r2, [r3, #32]
 80023ac:	4bc7      	ldr	r3, [pc, #796]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023ae:	6a1a      	ldr	r2, [r3, #32]
 80023b0:	4bc6      	ldr	r3, [pc, #792]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023b2:	2104      	movs	r1, #4
 80023b4:	438a      	bics	r2, r1
 80023b6:	621a      	str	r2, [r3, #32]
 80023b8:	e01c      	b.n	80023f4 <HAL_RCC_OscConfig+0x3a4>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	2b05      	cmp	r3, #5
 80023c0:	d10c      	bne.n	80023dc <HAL_RCC_OscConfig+0x38c>
 80023c2:	4bc2      	ldr	r3, [pc, #776]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023c4:	6a1a      	ldr	r2, [r3, #32]
 80023c6:	4bc1      	ldr	r3, [pc, #772]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023c8:	2104      	movs	r1, #4
 80023ca:	430a      	orrs	r2, r1
 80023cc:	621a      	str	r2, [r3, #32]
 80023ce:	4bbf      	ldr	r3, [pc, #764]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023d0:	6a1a      	ldr	r2, [r3, #32]
 80023d2:	4bbe      	ldr	r3, [pc, #760]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023d4:	2101      	movs	r1, #1
 80023d6:	430a      	orrs	r2, r1
 80023d8:	621a      	str	r2, [r3, #32]
 80023da:	e00b      	b.n	80023f4 <HAL_RCC_OscConfig+0x3a4>
 80023dc:	4bbb      	ldr	r3, [pc, #748]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023de:	6a1a      	ldr	r2, [r3, #32]
 80023e0:	4bba      	ldr	r3, [pc, #744]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023e2:	2101      	movs	r1, #1
 80023e4:	438a      	bics	r2, r1
 80023e6:	621a      	str	r2, [r3, #32]
 80023e8:	4bb8      	ldr	r3, [pc, #736]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023ea:	6a1a      	ldr	r2, [r3, #32]
 80023ec:	4bb7      	ldr	r3, [pc, #732]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80023ee:	2104      	movs	r1, #4
 80023f0:	438a      	bics	r2, r1
 80023f2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d014      	beq.n	8002426 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fc:	f7fe fc12 	bl	8000c24 <HAL_GetTick>
 8002400:	0003      	movs	r3, r0
 8002402:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002404:	e009      	b.n	800241a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002406:	f7fe fc0d 	bl	8000c24 <HAL_GetTick>
 800240a:	0002      	movs	r2, r0
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	4aaf      	ldr	r2, [pc, #700]	; (80026d0 <HAL_RCC_OscConfig+0x680>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e19a      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241a:	4bac      	ldr	r3, [pc, #688]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	2202      	movs	r2, #2
 8002420:	4013      	ands	r3, r2
 8002422:	d0f0      	beq.n	8002406 <HAL_RCC_OscConfig+0x3b6>
 8002424:	e013      	b.n	800244e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002426:	f7fe fbfd 	bl	8000c24 <HAL_GetTick>
 800242a:	0003      	movs	r3, r0
 800242c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800242e:	e009      	b.n	8002444 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002430:	f7fe fbf8 	bl	8000c24 <HAL_GetTick>
 8002434:	0002      	movs	r2, r0
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	4aa5      	ldr	r2, [pc, #660]	; (80026d0 <HAL_RCC_OscConfig+0x680>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d901      	bls.n	8002444 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e185      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002444:	4ba1      	ldr	r3, [pc, #644]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	2202      	movs	r2, #2
 800244a:	4013      	ands	r3, r2
 800244c:	d1f0      	bne.n	8002430 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800244e:	231f      	movs	r3, #31
 8002450:	18fb      	adds	r3, r7, r3
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d105      	bne.n	8002464 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002458:	4b9c      	ldr	r3, [pc, #624]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800245a:	69da      	ldr	r2, [r3, #28]
 800245c:	4b9b      	ldr	r3, [pc, #620]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800245e:	499d      	ldr	r1, [pc, #628]	; (80026d4 <HAL_RCC_OscConfig+0x684>)
 8002460:	400a      	ands	r2, r1
 8002462:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2210      	movs	r2, #16
 800246a:	4013      	ands	r3, r2
 800246c:	d063      	beq.n	8002536 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d12a      	bne.n	80024cc <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002476:	4b95      	ldr	r3, [pc, #596]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800247a:	4b94      	ldr	r3, [pc, #592]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800247c:	2104      	movs	r1, #4
 800247e:	430a      	orrs	r2, r1
 8002480:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002482:	4b92      	ldr	r3, [pc, #584]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002484:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002486:	4b91      	ldr	r3, [pc, #580]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002488:	2101      	movs	r1, #1
 800248a:	430a      	orrs	r2, r1
 800248c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800248e:	f7fe fbc9 	bl	8000c24 <HAL_GetTick>
 8002492:	0003      	movs	r3, r0
 8002494:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002498:	f7fe fbc4 	bl	8000c24 <HAL_GetTick>
 800249c:	0002      	movs	r2, r0
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e152      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80024aa:	4b88      	ldr	r3, [pc, #544]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024ae:	2202      	movs	r2, #2
 80024b0:	4013      	ands	r3, r2
 80024b2:	d0f1      	beq.n	8002498 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80024b4:	4b85      	ldr	r3, [pc, #532]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024b8:	22f8      	movs	r2, #248	; 0xf8
 80024ba:	4393      	bics	r3, r2
 80024bc:	0019      	movs	r1, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	00da      	lsls	r2, r3, #3
 80024c4:	4b81      	ldr	r3, [pc, #516]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024c6:	430a      	orrs	r2, r1
 80024c8:	635a      	str	r2, [r3, #52]	; 0x34
 80024ca:	e034      	b.n	8002536 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	3305      	adds	r3, #5
 80024d2:	d111      	bne.n	80024f8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80024d4:	4b7d      	ldr	r3, [pc, #500]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024d8:	4b7c      	ldr	r3, [pc, #496]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024da:	2104      	movs	r1, #4
 80024dc:	438a      	bics	r2, r1
 80024de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80024e0:	4b7a      	ldr	r3, [pc, #488]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e4:	22f8      	movs	r2, #248	; 0xf8
 80024e6:	4393      	bics	r3, r2
 80024e8:	0019      	movs	r1, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	699b      	ldr	r3, [r3, #24]
 80024ee:	00da      	lsls	r2, r3, #3
 80024f0:	4b76      	ldr	r3, [pc, #472]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024f2:	430a      	orrs	r2, r1
 80024f4:	635a      	str	r2, [r3, #52]	; 0x34
 80024f6:	e01e      	b.n	8002536 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80024f8:	4b74      	ldr	r3, [pc, #464]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fc:	4b73      	ldr	r3, [pc, #460]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80024fe:	2104      	movs	r1, #4
 8002500:	430a      	orrs	r2, r1
 8002502:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002504:	4b71      	ldr	r3, [pc, #452]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002506:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002508:	4b70      	ldr	r3, [pc, #448]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800250a:	2101      	movs	r1, #1
 800250c:	438a      	bics	r2, r1
 800250e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002510:	f7fe fb88 	bl	8000c24 <HAL_GetTick>
 8002514:	0003      	movs	r3, r0
 8002516:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002518:	e008      	b.n	800252c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800251a:	f7fe fb83 	bl	8000c24 <HAL_GetTick>
 800251e:	0002      	movs	r2, r0
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e111      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800252c:	4b67      	ldr	r3, [pc, #412]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800252e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002530:	2202      	movs	r2, #2
 8002532:	4013      	ands	r3, r2
 8002534:	d1f1      	bne.n	800251a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2220      	movs	r2, #32
 800253c:	4013      	ands	r3, r2
 800253e:	d05c      	beq.n	80025fa <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002540:	4b62      	ldr	r3, [pc, #392]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	220c      	movs	r2, #12
 8002546:	4013      	ands	r3, r2
 8002548:	2b0c      	cmp	r3, #12
 800254a:	d00e      	beq.n	800256a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800254c:	4b5f      	ldr	r3, [pc, #380]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	220c      	movs	r2, #12
 8002552:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002554:	2b08      	cmp	r3, #8
 8002556:	d114      	bne.n	8002582 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002558:	4b5c      	ldr	r3, [pc, #368]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	23c0      	movs	r3, #192	; 0xc0
 800255e:	025b      	lsls	r3, r3, #9
 8002560:	401a      	ands	r2, r3
 8002562:	23c0      	movs	r3, #192	; 0xc0
 8002564:	025b      	lsls	r3, r3, #9
 8002566:	429a      	cmp	r2, r3
 8002568:	d10b      	bne.n	8002582 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800256a:	4b58      	ldr	r3, [pc, #352]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800256c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800256e:	2380      	movs	r3, #128	; 0x80
 8002570:	025b      	lsls	r3, r3, #9
 8002572:	4013      	ands	r3, r2
 8002574:	d040      	beq.n	80025f8 <HAL_RCC_OscConfig+0x5a8>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d03c      	beq.n	80025f8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e0e6      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d01b      	beq.n	80025c2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800258a:	4b50      	ldr	r3, [pc, #320]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800258c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800258e:	4b4f      	ldr	r3, [pc, #316]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002590:	2180      	movs	r1, #128	; 0x80
 8002592:	0249      	lsls	r1, r1, #9
 8002594:	430a      	orrs	r2, r1
 8002596:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002598:	f7fe fb44 	bl	8000c24 <HAL_GetTick>
 800259c:	0003      	movs	r3, r0
 800259e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025a2:	f7fe fb3f 	bl	8000c24 <HAL_GetTick>
 80025a6:	0002      	movs	r2, r0
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e0cd      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80025b4:	4b45      	ldr	r3, [pc, #276]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80025b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025b8:	2380      	movs	r3, #128	; 0x80
 80025ba:	025b      	lsls	r3, r3, #9
 80025bc:	4013      	ands	r3, r2
 80025be:	d0f0      	beq.n	80025a2 <HAL_RCC_OscConfig+0x552>
 80025c0:	e01b      	b.n	80025fa <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80025c2:	4b42      	ldr	r3, [pc, #264]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80025c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025c6:	4b41      	ldr	r3, [pc, #260]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80025c8:	4943      	ldr	r1, [pc, #268]	; (80026d8 <HAL_RCC_OscConfig+0x688>)
 80025ca:	400a      	ands	r2, r1
 80025cc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ce:	f7fe fb29 	bl	8000c24 <HAL_GetTick>
 80025d2:	0003      	movs	r3, r0
 80025d4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025d8:	f7fe fb24 	bl	8000c24 <HAL_GetTick>
 80025dc:	0002      	movs	r2, r0
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e0b2      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80025ea:	4b38      	ldr	r3, [pc, #224]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80025ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	025b      	lsls	r3, r3, #9
 80025f2:	4013      	ands	r3, r2
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x588>
 80025f6:	e000      	b.n	80025fa <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80025f8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d100      	bne.n	8002604 <HAL_RCC_OscConfig+0x5b4>
 8002602:	e0a4      	b.n	800274e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002604:	4b31      	ldr	r3, [pc, #196]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	220c      	movs	r2, #12
 800260a:	4013      	ands	r3, r2
 800260c:	2b08      	cmp	r3, #8
 800260e:	d100      	bne.n	8002612 <HAL_RCC_OscConfig+0x5c2>
 8002610:	e078      	b.n	8002704 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	2b02      	cmp	r3, #2
 8002618:	d14c      	bne.n	80026b4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800261a:	4b2c      	ldr	r3, [pc, #176]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	4b2b      	ldr	r3, [pc, #172]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002620:	492e      	ldr	r1, [pc, #184]	; (80026dc <HAL_RCC_OscConfig+0x68c>)
 8002622:	400a      	ands	r2, r1
 8002624:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002626:	f7fe fafd 	bl	8000c24 <HAL_GetTick>
 800262a:	0003      	movs	r3, r0
 800262c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002630:	f7fe faf8 	bl	8000c24 <HAL_GetTick>
 8002634:	0002      	movs	r2, r0
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e086      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002642:	4b22      	ldr	r3, [pc, #136]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	2380      	movs	r3, #128	; 0x80
 8002648:	049b      	lsls	r3, r3, #18
 800264a:	4013      	ands	r3, r2
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800264e:	4b1f      	ldr	r3, [pc, #124]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002652:	220f      	movs	r2, #15
 8002654:	4393      	bics	r3, r2
 8002656:	0019      	movs	r1, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800265c:	4b1b      	ldr	r3, [pc, #108]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800265e:	430a      	orrs	r2, r1
 8002660:	62da      	str	r2, [r3, #44]	; 0x2c
 8002662:	4b1a      	ldr	r3, [pc, #104]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	4a1e      	ldr	r2, [pc, #120]	; (80026e0 <HAL_RCC_OscConfig+0x690>)
 8002668:	4013      	ands	r3, r2
 800266a:	0019      	movs	r1, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002674:	431a      	orrs	r2, r3
 8002676:	4b15      	ldr	r3, [pc, #84]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002678:	430a      	orrs	r2, r1
 800267a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800267c:	4b13      	ldr	r3, [pc, #76]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b12      	ldr	r3, [pc, #72]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 8002682:	2180      	movs	r1, #128	; 0x80
 8002684:	0449      	lsls	r1, r1, #17
 8002686:	430a      	orrs	r2, r1
 8002688:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268a:	f7fe facb 	bl	8000c24 <HAL_GetTick>
 800268e:	0003      	movs	r3, r0
 8002690:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002694:	f7fe fac6 	bl	8000c24 <HAL_GetTick>
 8002698:	0002      	movs	r2, r0
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e054      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a6:	4b09      	ldr	r3, [pc, #36]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	2380      	movs	r3, #128	; 0x80
 80026ac:	049b      	lsls	r3, r3, #18
 80026ae:	4013      	ands	r3, r2
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0x644>
 80026b2:	e04c      	b.n	800274e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b4:	4b05      	ldr	r3, [pc, #20]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	4b04      	ldr	r3, [pc, #16]	; (80026cc <HAL_RCC_OscConfig+0x67c>)
 80026ba:	4908      	ldr	r1, [pc, #32]	; (80026dc <HAL_RCC_OscConfig+0x68c>)
 80026bc:	400a      	ands	r2, r1
 80026be:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c0:	f7fe fab0 	bl	8000c24 <HAL_GetTick>
 80026c4:	0003      	movs	r3, r0
 80026c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c8:	e015      	b.n	80026f6 <HAL_RCC_OscConfig+0x6a6>
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	40021000 	.word	0x40021000
 80026d0:	00001388 	.word	0x00001388
 80026d4:	efffffff 	.word	0xefffffff
 80026d8:	fffeffff 	.word	0xfffeffff
 80026dc:	feffffff 	.word	0xfeffffff
 80026e0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026e4:	f7fe fa9e 	bl	8000c24 <HAL_GetTick>
 80026e8:	0002      	movs	r2, r0
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e02c      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026f6:	4b18      	ldr	r3, [pc, #96]	; (8002758 <HAL_RCC_OscConfig+0x708>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	2380      	movs	r3, #128	; 0x80
 80026fc:	049b      	lsls	r3, r3, #18
 80026fe:	4013      	ands	r3, r2
 8002700:	d1f0      	bne.n	80026e4 <HAL_RCC_OscConfig+0x694>
 8002702:	e024      	b.n	800274e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	2b01      	cmp	r3, #1
 800270a:	d101      	bne.n	8002710 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e01f      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002710:	4b11      	ldr	r3, [pc, #68]	; (8002758 <HAL_RCC_OscConfig+0x708>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_RCC_OscConfig+0x708>)
 8002718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	23c0      	movs	r3, #192	; 0xc0
 8002720:	025b      	lsls	r3, r3, #9
 8002722:	401a      	ands	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002728:	429a      	cmp	r2, r3
 800272a:	d10e      	bne.n	800274a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	220f      	movs	r2, #15
 8002730:	401a      	ands	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002736:	429a      	cmp	r2, r3
 8002738:	d107      	bne.n	800274a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	23f0      	movs	r3, #240	; 0xf0
 800273e:	039b      	lsls	r3, r3, #14
 8002740:	401a      	ands	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002746:	429a      	cmp	r2, r3
 8002748:	d001      	beq.n	800274e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e000      	b.n	8002750 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	0018      	movs	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	b008      	add	sp, #32
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40021000 	.word	0x40021000

0800275c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e0bf      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002770:	4b61      	ldr	r3, [pc, #388]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2201      	movs	r2, #1
 8002776:	4013      	ands	r3, r2
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d911      	bls.n	80027a2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b5e      	ldr	r3, [pc, #376]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2201      	movs	r2, #1
 8002784:	4393      	bics	r3, r2
 8002786:	0019      	movs	r1, r3
 8002788:	4b5b      	ldr	r3, [pc, #364]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002790:	4b59      	ldr	r3, [pc, #356]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2201      	movs	r2, #1
 8002796:	4013      	ands	r3, r2
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d001      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e0a6      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2202      	movs	r2, #2
 80027a8:	4013      	ands	r3, r2
 80027aa:	d015      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2204      	movs	r2, #4
 80027b2:	4013      	ands	r3, r2
 80027b4:	d006      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027b6:	4b51      	ldr	r3, [pc, #324]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	4b50      	ldr	r3, [pc, #320]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80027bc:	21e0      	movs	r1, #224	; 0xe0
 80027be:	00c9      	lsls	r1, r1, #3
 80027c0:	430a      	orrs	r2, r1
 80027c2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c4:	4b4d      	ldr	r3, [pc, #308]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	22f0      	movs	r2, #240	; 0xf0
 80027ca:	4393      	bics	r3, r2
 80027cc:	0019      	movs	r1, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689a      	ldr	r2, [r3, #8]
 80027d2:	4b4a      	ldr	r3, [pc, #296]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80027d4:	430a      	orrs	r2, r1
 80027d6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2201      	movs	r2, #1
 80027de:	4013      	ands	r3, r2
 80027e0:	d04c      	beq.n	800287c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d107      	bne.n	80027fa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ea:	4b44      	ldr	r3, [pc, #272]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	2380      	movs	r3, #128	; 0x80
 80027f0:	029b      	lsls	r3, r3, #10
 80027f2:	4013      	ands	r3, r2
 80027f4:	d120      	bne.n	8002838 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e07a      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d107      	bne.n	8002812 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002802:	4b3e      	ldr	r3, [pc, #248]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	2380      	movs	r3, #128	; 0x80
 8002808:	049b      	lsls	r3, r3, #18
 800280a:	4013      	ands	r3, r2
 800280c:	d114      	bne.n	8002838 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e06e      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b03      	cmp	r3, #3
 8002818:	d107      	bne.n	800282a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800281a:	4b38      	ldr	r3, [pc, #224]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 800281c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800281e:	2380      	movs	r3, #128	; 0x80
 8002820:	025b      	lsls	r3, r3, #9
 8002822:	4013      	ands	r3, r2
 8002824:	d108      	bne.n	8002838 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e062      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282a:	4b34      	ldr	r3, [pc, #208]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2202      	movs	r2, #2
 8002830:	4013      	ands	r3, r2
 8002832:	d101      	bne.n	8002838 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e05b      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002838:	4b30      	ldr	r3, [pc, #192]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2203      	movs	r2, #3
 800283e:	4393      	bics	r3, r2
 8002840:	0019      	movs	r1, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 8002848:	430a      	orrs	r2, r1
 800284a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800284c:	f7fe f9ea 	bl	8000c24 <HAL_GetTick>
 8002850:	0003      	movs	r3, r0
 8002852:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002854:	e009      	b.n	800286a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002856:	f7fe f9e5 	bl	8000c24 <HAL_GetTick>
 800285a:	0002      	movs	r2, r0
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	4a27      	ldr	r2, [pc, #156]	; (8002900 <HAL_RCC_ClockConfig+0x1a4>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d901      	bls.n	800286a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e042      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286a:	4b24      	ldr	r3, [pc, #144]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	220c      	movs	r2, #12
 8002870:	401a      	ands	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	429a      	cmp	r2, r3
 800287a:	d1ec      	bne.n	8002856 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800287c:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2201      	movs	r2, #1
 8002882:	4013      	ands	r3, r2
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	429a      	cmp	r2, r3
 8002888:	d211      	bcs.n	80028ae <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288a:	4b1b      	ldr	r3, [pc, #108]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2201      	movs	r2, #1
 8002890:	4393      	bics	r3, r2
 8002892:	0019      	movs	r1, r3
 8002894:	4b18      	ldr	r3, [pc, #96]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800289c:	4b16      	ldr	r3, [pc, #88]	; (80028f8 <HAL_RCC_ClockConfig+0x19c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2201      	movs	r2, #1
 80028a2:	4013      	ands	r3, r2
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d001      	beq.n	80028ae <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e020      	b.n	80028f0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2204      	movs	r2, #4
 80028b4:	4013      	ands	r3, r2
 80028b6:	d009      	beq.n	80028cc <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80028b8:	4b10      	ldr	r3, [pc, #64]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	4a11      	ldr	r2, [pc, #68]	; (8002904 <HAL_RCC_ClockConfig+0x1a8>)
 80028be:	4013      	ands	r3, r2
 80028c0:	0019      	movs	r1, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80028c8:	430a      	orrs	r2, r1
 80028ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80028cc:	f000 f820 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 80028d0:	0001      	movs	r1, r0
 80028d2:	4b0a      	ldr	r3, [pc, #40]	; (80028fc <HAL_RCC_ClockConfig+0x1a0>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	091b      	lsrs	r3, r3, #4
 80028d8:	220f      	movs	r2, #15
 80028da:	4013      	ands	r3, r2
 80028dc:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <HAL_RCC_ClockConfig+0x1ac>)
 80028de:	5cd3      	ldrb	r3, [r2, r3]
 80028e0:	000a      	movs	r2, r1
 80028e2:	40da      	lsrs	r2, r3
 80028e4:	4b09      	ldr	r3, [pc, #36]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 80028e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028e8:	2003      	movs	r0, #3
 80028ea:	f7fe f955 	bl	8000b98 <HAL_InitTick>
  
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	0018      	movs	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b004      	add	sp, #16
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40022000 	.word	0x40022000
 80028fc:	40021000 	.word	0x40021000
 8002900:	00001388 	.word	0x00001388
 8002904:	fffff8ff 	.word	0xfffff8ff
 8002908:	08003d28 	.word	0x08003d28
 800290c:	20000008 	.word	0x20000008

08002910 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	b08f      	sub	sp, #60	; 0x3c
 8002914:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002916:	2314      	movs	r3, #20
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	4a38      	ldr	r2, [pc, #224]	; (80029fc <HAL_RCC_GetSysClockFreq+0xec>)
 800291c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800291e:	c313      	stmia	r3!, {r0, r1, r4}
 8002920:	6812      	ldr	r2, [r2, #0]
 8002922:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	4a36      	ldr	r2, [pc, #216]	; (8002a00 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002928:	ca13      	ldmia	r2!, {r0, r1, r4}
 800292a:	c313      	stmia	r3!, {r0, r1, r4}
 800292c:	6812      	ldr	r2, [r2, #0]
 800292e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002934:	2300      	movs	r3, #0
 8002936:	62bb      	str	r3, [r7, #40]	; 0x28
 8002938:	2300      	movs	r3, #0
 800293a:	637b      	str	r3, [r7, #52]	; 0x34
 800293c:	2300      	movs	r3, #0
 800293e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002940:	2300      	movs	r3, #0
 8002942:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002944:	4b2f      	ldr	r3, [pc, #188]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800294a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800294c:	220c      	movs	r2, #12
 800294e:	4013      	ands	r3, r2
 8002950:	2b0c      	cmp	r3, #12
 8002952:	d047      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0xd4>
 8002954:	d849      	bhi.n	80029ea <HAL_RCC_GetSysClockFreq+0xda>
 8002956:	2b04      	cmp	r3, #4
 8002958:	d002      	beq.n	8002960 <HAL_RCC_GetSysClockFreq+0x50>
 800295a:	2b08      	cmp	r3, #8
 800295c:	d003      	beq.n	8002966 <HAL_RCC_GetSysClockFreq+0x56>
 800295e:	e044      	b.n	80029ea <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002960:	4b29      	ldr	r3, [pc, #164]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002962:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002964:	e044      	b.n	80029f0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002968:	0c9b      	lsrs	r3, r3, #18
 800296a:	220f      	movs	r2, #15
 800296c:	4013      	ands	r3, r2
 800296e:	2214      	movs	r2, #20
 8002970:	18ba      	adds	r2, r7, r2
 8002972:	5cd3      	ldrb	r3, [r2, r3]
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002976:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297a:	220f      	movs	r2, #15
 800297c:	4013      	ands	r3, r2
 800297e:	1d3a      	adds	r2, r7, #4
 8002980:	5cd3      	ldrb	r3, [r2, r3]
 8002982:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002984:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002986:	23c0      	movs	r3, #192	; 0xc0
 8002988:	025b      	lsls	r3, r3, #9
 800298a:	401a      	ands	r2, r3
 800298c:	2380      	movs	r3, #128	; 0x80
 800298e:	025b      	lsls	r3, r3, #9
 8002990:	429a      	cmp	r2, r3
 8002992:	d109      	bne.n	80029a8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002994:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002996:	481c      	ldr	r0, [pc, #112]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002998:	f7fd fbb6 	bl	8000108 <__udivsi3>
 800299c:	0003      	movs	r3, r0
 800299e:	001a      	movs	r2, r3
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	4353      	muls	r3, r2
 80029a4:	637b      	str	r3, [r7, #52]	; 0x34
 80029a6:	e01a      	b.n	80029de <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80029a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029aa:	23c0      	movs	r3, #192	; 0xc0
 80029ac:	025b      	lsls	r3, r3, #9
 80029ae:	401a      	ands	r2, r3
 80029b0:	23c0      	movs	r3, #192	; 0xc0
 80029b2:	025b      	lsls	r3, r3, #9
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d109      	bne.n	80029cc <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029ba:	4814      	ldr	r0, [pc, #80]	; (8002a0c <HAL_RCC_GetSysClockFreq+0xfc>)
 80029bc:	f7fd fba4 	bl	8000108 <__udivsi3>
 80029c0:	0003      	movs	r3, r0
 80029c2:	001a      	movs	r2, r3
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c6:	4353      	muls	r3, r2
 80029c8:	637b      	str	r3, [r7, #52]	; 0x34
 80029ca:	e008      	b.n	80029de <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029ce:	4810      	ldr	r0, [pc, #64]	; (8002a10 <HAL_RCC_GetSysClockFreq+0x100>)
 80029d0:	f7fd fb9a 	bl	8000108 <__udivsi3>
 80029d4:	0003      	movs	r3, r0
 80029d6:	001a      	movs	r2, r3
 80029d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029da:	4353      	muls	r3, r2
 80029dc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80029de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029e0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029e2:	e005      	b.n	80029f0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <HAL_RCC_GetSysClockFreq+0xfc>)
 80029e6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029e8:	e002      	b.n	80029f0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029ea:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <HAL_RCC_GetSysClockFreq+0x100>)
 80029ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029ee:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80029f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80029f2:	0018      	movs	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	b00f      	add	sp, #60	; 0x3c
 80029f8:	bd90      	pop	{r4, r7, pc}
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	08003d08 	.word	0x08003d08
 8002a00:	08003d18 	.word	0x08003d18
 8002a04:	40021000 	.word	0x40021000
 8002a08:	01e84800 	.word	0x01e84800
 8002a0c:	02dc6c00 	.word	0x02dc6c00
 8002a10:	007a1200 	.word	0x007a1200

08002a14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e042      	b.n	8002aac <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	223d      	movs	r2, #61	; 0x3d
 8002a2a:	5c9b      	ldrb	r3, [r3, r2]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d107      	bne.n	8002a42 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	223c      	movs	r2, #60	; 0x3c
 8002a36:	2100      	movs	r1, #0
 8002a38:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	f7fd ff91 	bl	8000964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	223d      	movs	r2, #61	; 0x3d
 8002a46:	2102      	movs	r1, #2
 8002a48:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3304      	adds	r3, #4
 8002a52:	0019      	movs	r1, r3
 8002a54:	0010      	movs	r0, r2
 8002a56:	f000 fd19 	bl	800348c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2246      	movs	r2, #70	; 0x46
 8002a5e:	2101      	movs	r1, #1
 8002a60:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	223e      	movs	r2, #62	; 0x3e
 8002a66:	2101      	movs	r1, #1
 8002a68:	5499      	strb	r1, [r3, r2]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	223f      	movs	r2, #63	; 0x3f
 8002a6e:	2101      	movs	r1, #1
 8002a70:	5499      	strb	r1, [r3, r2]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2240      	movs	r2, #64	; 0x40
 8002a76:	2101      	movs	r1, #1
 8002a78:	5499      	strb	r1, [r3, r2]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2241      	movs	r2, #65	; 0x41
 8002a7e:	2101      	movs	r1, #1
 8002a80:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2242      	movs	r2, #66	; 0x42
 8002a86:	2101      	movs	r1, #1
 8002a88:	5499      	strb	r1, [r3, r2]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2243      	movs	r2, #67	; 0x43
 8002a8e:	2101      	movs	r1, #1
 8002a90:	5499      	strb	r1, [r3, r2]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2244      	movs	r2, #68	; 0x44
 8002a96:	2101      	movs	r1, #1
 8002a98:	5499      	strb	r1, [r3, r2]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2245      	movs	r2, #69	; 0x45
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	223d      	movs	r2, #61	; 0x3d
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	0018      	movs	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	b002      	add	sp, #8
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e042      	b.n	8002b4c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	223d      	movs	r2, #61	; 0x3d
 8002aca:	5c9b      	ldrb	r3, [r3, r2]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d107      	bne.n	8002ae2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	223c      	movs	r2, #60	; 0x3c
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	0018      	movs	r0, r3
 8002ade:	f000 f839 	bl	8002b54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	223d      	movs	r2, #61	; 0x3d
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3304      	adds	r3, #4
 8002af2:	0019      	movs	r1, r3
 8002af4:	0010      	movs	r0, r2
 8002af6:	f000 fcc9 	bl	800348c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2246      	movs	r2, #70	; 0x46
 8002afe:	2101      	movs	r1, #1
 8002b00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	223e      	movs	r2, #62	; 0x3e
 8002b06:	2101      	movs	r1, #1
 8002b08:	5499      	strb	r1, [r3, r2]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	223f      	movs	r2, #63	; 0x3f
 8002b0e:	2101      	movs	r1, #1
 8002b10:	5499      	strb	r1, [r3, r2]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2240      	movs	r2, #64	; 0x40
 8002b16:	2101      	movs	r1, #1
 8002b18:	5499      	strb	r1, [r3, r2]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2241      	movs	r2, #65	; 0x41
 8002b1e:	2101      	movs	r1, #1
 8002b20:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2242      	movs	r2, #66	; 0x42
 8002b26:	2101      	movs	r1, #1
 8002b28:	5499      	strb	r1, [r3, r2]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2243      	movs	r2, #67	; 0x43
 8002b2e:	2101      	movs	r1, #1
 8002b30:	5499      	strb	r1, [r3, r2]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2244      	movs	r2, #68	; 0x44
 8002b36:	2101      	movs	r1, #1
 8002b38:	5499      	strb	r1, [r3, r2]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2245      	movs	r2, #69	; 0x45
 8002b3e:	2101      	movs	r1, #1
 8002b40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	223d      	movs	r2, #61	; 0x3d
 8002b46:	2101      	movs	r1, #1
 8002b48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b002      	add	sp, #8
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b5c:	46c0      	nop			; (mov r8, r8)
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b002      	add	sp, #8
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6e:	230f      	movs	r3, #15
 8002b70:	18fb      	adds	r3, r7, r3
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d108      	bne.n	8002b8e <HAL_TIM_PWM_Start_IT+0x2a>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	223e      	movs	r2, #62	; 0x3e
 8002b80:	5c9b      	ldrb	r3, [r3, r2]
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	3b01      	subs	r3, #1
 8002b86:	1e5a      	subs	r2, r3, #1
 8002b88:	4193      	sbcs	r3, r2
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	e01f      	b.n	8002bce <HAL_TIM_PWM_Start_IT+0x6a>
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2b04      	cmp	r3, #4
 8002b92:	d108      	bne.n	8002ba6 <HAL_TIM_PWM_Start_IT+0x42>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	223f      	movs	r2, #63	; 0x3f
 8002b98:	5c9b      	ldrb	r3, [r3, r2]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	1e5a      	subs	r2, r3, #1
 8002ba0:	4193      	sbcs	r3, r2
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	e013      	b.n	8002bce <HAL_TIM_PWM_Start_IT+0x6a>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d108      	bne.n	8002bbe <HAL_TIM_PWM_Start_IT+0x5a>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2240      	movs	r2, #64	; 0x40
 8002bb0:	5c9b      	ldrb	r3, [r3, r2]
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	1e5a      	subs	r2, r3, #1
 8002bb8:	4193      	sbcs	r3, r2
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	e007      	b.n	8002bce <HAL_TIM_PWM_Start_IT+0x6a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2241      	movs	r2, #65	; 0x41
 8002bc2:	5c9b      	ldrb	r3, [r3, r2]
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	1e5a      	subs	r2, r3, #1
 8002bca:	4193      	sbcs	r3, r2
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e0b7      	b.n	8002d46 <HAL_TIM_PWM_Start_IT+0x1e2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d104      	bne.n	8002be6 <HAL_TIM_PWM_Start_IT+0x82>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	223e      	movs	r2, #62	; 0x3e
 8002be0:	2102      	movs	r1, #2
 8002be2:	5499      	strb	r1, [r3, r2]
 8002be4:	e013      	b.n	8002c0e <HAL_TIM_PWM_Start_IT+0xaa>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d104      	bne.n	8002bf6 <HAL_TIM_PWM_Start_IT+0x92>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	223f      	movs	r2, #63	; 0x3f
 8002bf0:	2102      	movs	r1, #2
 8002bf2:	5499      	strb	r1, [r3, r2]
 8002bf4:	e00b      	b.n	8002c0e <HAL_TIM_PWM_Start_IT+0xaa>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d104      	bne.n	8002c06 <HAL_TIM_PWM_Start_IT+0xa2>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2240      	movs	r2, #64	; 0x40
 8002c00:	2102      	movs	r1, #2
 8002c02:	5499      	strb	r1, [r3, r2]
 8002c04:	e003      	b.n	8002c0e <HAL_TIM_PWM_Start_IT+0xaa>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2241      	movs	r2, #65	; 0x41
 8002c0a:	2102      	movs	r1, #2
 8002c0c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	2b0c      	cmp	r3, #12
 8002c12:	d02a      	beq.n	8002c6a <HAL_TIM_PWM_Start_IT+0x106>
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	2b0c      	cmp	r3, #12
 8002c18:	d830      	bhi.n	8002c7c <HAL_TIM_PWM_Start_IT+0x118>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	d01b      	beq.n	8002c58 <HAL_TIM_PWM_Start_IT+0xf4>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d82a      	bhi.n	8002c7c <HAL_TIM_PWM_Start_IT+0x118>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <HAL_TIM_PWM_Start_IT+0xd0>
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d009      	beq.n	8002c46 <HAL_TIM_PWM_Start_IT+0xe2>
 8002c32:	e023      	b.n	8002c7c <HAL_TIM_PWM_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2102      	movs	r1, #2
 8002c40:	430a      	orrs	r2, r1
 8002c42:	60da      	str	r2, [r3, #12]
      break;
 8002c44:	e01f      	b.n	8002c86 <HAL_TIM_PWM_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2104      	movs	r1, #4
 8002c52:	430a      	orrs	r2, r1
 8002c54:	60da      	str	r2, [r3, #12]
      break;
 8002c56:	e016      	b.n	8002c86 <HAL_TIM_PWM_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2108      	movs	r1, #8
 8002c64:	430a      	orrs	r2, r1
 8002c66:	60da      	str	r2, [r3, #12]
      break;
 8002c68:	e00d      	b.n	8002c86 <HAL_TIM_PWM_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2110      	movs	r1, #16
 8002c76:	430a      	orrs	r2, r1
 8002c78:	60da      	str	r2, [r3, #12]
      break;
 8002c7a:	e004      	b.n	8002c86 <HAL_TIM_PWM_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8002c7c:	230f      	movs	r3, #15
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	2201      	movs	r2, #1
 8002c82:	701a      	strb	r2, [r3, #0]
      break;
 8002c84:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002c86:	230f      	movs	r3, #15
 8002c88:	18fb      	adds	r3, r7, r3
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d157      	bne.n	8002d40 <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6839      	ldr	r1, [r7, #0]
 8002c96:	2201      	movs	r2, #1
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f000 ff0d 	bl	8003ab8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a2b      	ldr	r2, [pc, #172]	; (8002d50 <HAL_TIM_PWM_Start_IT+0x1ec>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00e      	beq.n	8002cc6 <HAL_TIM_PWM_Start_IT+0x162>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a29      	ldr	r2, [pc, #164]	; (8002d54 <HAL_TIM_PWM_Start_IT+0x1f0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d009      	beq.n	8002cc6 <HAL_TIM_PWM_Start_IT+0x162>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a28      	ldr	r2, [pc, #160]	; (8002d58 <HAL_TIM_PWM_Start_IT+0x1f4>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d004      	beq.n	8002cc6 <HAL_TIM_PWM_Start_IT+0x162>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a26      	ldr	r2, [pc, #152]	; (8002d5c <HAL_TIM_PWM_Start_IT+0x1f8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d101      	bne.n	8002cca <HAL_TIM_PWM_Start_IT+0x166>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <HAL_TIM_PWM_Start_IT+0x168>
 8002cca:	2300      	movs	r3, #0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <HAL_TIM_PWM_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2180      	movs	r1, #128	; 0x80
 8002cdc:	0209      	lsls	r1, r1, #8
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a1a      	ldr	r2, [pc, #104]	; (8002d50 <HAL_TIM_PWM_Start_IT+0x1ec>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d00f      	beq.n	8002d0c <HAL_TIM_PWM_Start_IT+0x1a8>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	2380      	movs	r3, #128	; 0x80
 8002cf2:	05db      	lsls	r3, r3, #23
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d009      	beq.n	8002d0c <HAL_TIM_PWM_Start_IT+0x1a8>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a18      	ldr	r2, [pc, #96]	; (8002d60 <HAL_TIM_PWM_Start_IT+0x1fc>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d004      	beq.n	8002d0c <HAL_TIM_PWM_Start_IT+0x1a8>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a13      	ldr	r2, [pc, #76]	; (8002d54 <HAL_TIM_PWM_Start_IT+0x1f0>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d111      	bne.n	8002d30 <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2207      	movs	r2, #7
 8002d14:	4013      	ands	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b06      	cmp	r3, #6
 8002d1c:	d010      	beq.n	8002d40 <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2101      	movs	r1, #1
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d2e:	e007      	b.n	8002d40 <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002d40:	230f      	movs	r3, #15
 8002d42:	18fb      	adds	r3, r7, r3
 8002d44:	781b      	ldrb	r3, [r3, #0]
}
 8002d46:	0018      	movs	r0, r3
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	b004      	add	sp, #16
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	46c0      	nop			; (mov r8, r8)
 8002d50:	40012c00 	.word	0x40012c00
 8002d54:	40014000 	.word	0x40014000
 8002d58:	40014400 	.word	0x40014400
 8002d5c:	40014800 	.word	0x40014800
 8002d60:	40000400 	.word	0x40000400

08002d64 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d6e:	230f      	movs	r3, #15
 8002d70:	18fb      	adds	r3, r7, r3
 8002d72:	2200      	movs	r2, #0
 8002d74:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	2b0c      	cmp	r3, #12
 8002d7a:	d02a      	beq.n	8002dd2 <HAL_TIM_PWM_Stop_IT+0x6e>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	2b0c      	cmp	r3, #12
 8002d80:	d830      	bhi.n	8002de4 <HAL_TIM_PWM_Stop_IT+0x80>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d01b      	beq.n	8002dc0 <HAL_TIM_PWM_Stop_IT+0x5c>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d82a      	bhi.n	8002de4 <HAL_TIM_PWM_Stop_IT+0x80>
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_TIM_PWM_Stop_IT+0x38>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	2b04      	cmp	r3, #4
 8002d98:	d009      	beq.n	8002dae <HAL_TIM_PWM_Stop_IT+0x4a>
 8002d9a:	e023      	b.n	8002de4 <HAL_TIM_PWM_Stop_IT+0x80>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2102      	movs	r1, #2
 8002da8:	438a      	bics	r2, r1
 8002daa:	60da      	str	r2, [r3, #12]
      break;
 8002dac:	e01f      	b.n	8002dee <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2104      	movs	r1, #4
 8002dba:	438a      	bics	r2, r1
 8002dbc:	60da      	str	r2, [r3, #12]
      break;
 8002dbe:	e016      	b.n	8002dee <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2108      	movs	r1, #8
 8002dcc:	438a      	bics	r2, r1
 8002dce:	60da      	str	r2, [r3, #12]
      break;
 8002dd0:	e00d      	b.n	8002dee <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2110      	movs	r1, #16
 8002dde:	438a      	bics	r2, r1
 8002de0:	60da      	str	r2, [r3, #12]
      break;
 8002de2:	e004      	b.n	8002dee <HAL_TIM_PWM_Stop_IT+0x8a>
    }

    default:
      status = HAL_ERROR;
 8002de4:	230f      	movs	r3, #15
 8002de6:	18fb      	adds	r3, r7, r3
 8002de8:	2201      	movs	r2, #1
 8002dea:	701a      	strb	r2, [r3, #0]
      break;
 8002dec:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002dee:	230f      	movs	r3, #15
 8002df0:	18fb      	adds	r3, r7, r3
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d000      	beq.n	8002dfa <HAL_TIM_PWM_Stop_IT+0x96>
 8002df8:	e063      	b.n	8002ec2 <HAL_TIM_PWM_Stop_IT+0x15e>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6839      	ldr	r1, [r7, #0]
 8002e00:	2200      	movs	r2, #0
 8002e02:	0018      	movs	r0, r3
 8002e04:	f000 fe58 	bl	8003ab8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a30      	ldr	r2, [pc, #192]	; (8002ed0 <HAL_TIM_PWM_Stop_IT+0x16c>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d00e      	beq.n	8002e30 <HAL_TIM_PWM_Stop_IT+0xcc>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a2f      	ldr	r2, [pc, #188]	; (8002ed4 <HAL_TIM_PWM_Stop_IT+0x170>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d009      	beq.n	8002e30 <HAL_TIM_PWM_Stop_IT+0xcc>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a2d      	ldr	r2, [pc, #180]	; (8002ed8 <HAL_TIM_PWM_Stop_IT+0x174>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d004      	beq.n	8002e30 <HAL_TIM_PWM_Stop_IT+0xcc>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a2c      	ldr	r2, [pc, #176]	; (8002edc <HAL_TIM_PWM_Stop_IT+0x178>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d101      	bne.n	8002e34 <HAL_TIM_PWM_Stop_IT+0xd0>
 8002e30:	2301      	movs	r3, #1
 8002e32:	e000      	b.n	8002e36 <HAL_TIM_PWM_Stop_IT+0xd2>
 8002e34:	2300      	movs	r3, #0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d013      	beq.n	8002e62 <HAL_TIM_PWM_Stop_IT+0xfe>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	4a27      	ldr	r2, [pc, #156]	; (8002ee0 <HAL_TIM_PWM_Stop_IT+0x17c>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	d10d      	bne.n	8002e62 <HAL_TIM_PWM_Stop_IT+0xfe>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	4a25      	ldr	r2, [pc, #148]	; (8002ee4 <HAL_TIM_PWM_Stop_IT+0x180>)
 8002e4e:	4013      	ands	r3, r2
 8002e50:	d107      	bne.n	8002e62 <HAL_TIM_PWM_Stop_IT+0xfe>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4922      	ldr	r1, [pc, #136]	; (8002ee8 <HAL_TIM_PWM_Stop_IT+0x184>)
 8002e5e:	400a      	ands	r2, r1
 8002e60:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	4a1d      	ldr	r2, [pc, #116]	; (8002ee0 <HAL_TIM_PWM_Stop_IT+0x17c>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	d10d      	bne.n	8002e8a <HAL_TIM_PWM_Stop_IT+0x126>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	4a1b      	ldr	r2, [pc, #108]	; (8002ee4 <HAL_TIM_PWM_Stop_IT+0x180>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	d107      	bne.n	8002e8a <HAL_TIM_PWM_Stop_IT+0x126>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2101      	movs	r1, #1
 8002e86:	438a      	bics	r2, r1
 8002e88:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d104      	bne.n	8002e9a <HAL_TIM_PWM_Stop_IT+0x136>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	223e      	movs	r2, #62	; 0x3e
 8002e94:	2101      	movs	r1, #1
 8002e96:	5499      	strb	r1, [r3, r2]
 8002e98:	e013      	b.n	8002ec2 <HAL_TIM_PWM_Stop_IT+0x15e>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d104      	bne.n	8002eaa <HAL_TIM_PWM_Stop_IT+0x146>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	223f      	movs	r2, #63	; 0x3f
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	5499      	strb	r1, [r3, r2]
 8002ea8:	e00b      	b.n	8002ec2 <HAL_TIM_PWM_Stop_IT+0x15e>
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d104      	bne.n	8002eba <HAL_TIM_PWM_Stop_IT+0x156>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2240      	movs	r2, #64	; 0x40
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	5499      	strb	r1, [r3, r2]
 8002eb8:	e003      	b.n	8002ec2 <HAL_TIM_PWM_Stop_IT+0x15e>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2241      	movs	r2, #65	; 0x41
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8002ec2:	230f      	movs	r3, #15
 8002ec4:	18fb      	adds	r3, r7, r3
 8002ec6:	781b      	ldrb	r3, [r3, #0]
}
 8002ec8:	0018      	movs	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b004      	add	sp, #16
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40012c00 	.word	0x40012c00
 8002ed4:	40014000 	.word	0x40014000
 8002ed8:	40014400 	.word	0x40014400
 8002edc:	40014800 	.word	0x40014800
 8002ee0:	00001111 	.word	0x00001111
 8002ee4:	00000444 	.word	0x00000444
 8002ee8:	ffff7fff 	.word	0xffff7fff

08002eec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	2202      	movs	r2, #2
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d124      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	2202      	movs	r2, #2
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d11d      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2203      	movs	r2, #3
 8002f16:	4252      	negs	r2, r2
 8002f18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	2203      	movs	r2, #3
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d004      	beq.n	8002f36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 fa94 	bl	800345c <HAL_TIM_IC_CaptureCallback>
 8002f34:	e007      	b.n	8002f46 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f7fd fc19 	bl	8000770 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	0018      	movs	r0, r3
 8002f42:	f000 fa93 	bl	800346c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	2204      	movs	r2, #4
 8002f54:	4013      	ands	r3, r2
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d125      	bne.n	8002fa6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	2204      	movs	r2, #4
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d11e      	bne.n	8002fa6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2205      	movs	r2, #5
 8002f6e:	4252      	negs	r2, r2
 8002f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2202      	movs	r2, #2
 8002f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	23c0      	movs	r3, #192	; 0xc0
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4013      	ands	r3, r2
 8002f84:	d004      	beq.n	8002f90 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f000 fa67 	bl	800345c <HAL_TIM_IC_CaptureCallback>
 8002f8e:	e007      	b.n	8002fa0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	0018      	movs	r0, r3
 8002f94:	f7fd fbec 	bl	8000770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 fa66 	bl	800346c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	2208      	movs	r2, #8
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2b08      	cmp	r3, #8
 8002fb2:	d124      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	2208      	movs	r2, #8
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	2b08      	cmp	r3, #8
 8002fc0:	d11d      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2209      	movs	r2, #9
 8002fc8:	4252      	negs	r2, r2
 8002fca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2204      	movs	r2, #4
 8002fd0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	69db      	ldr	r3, [r3, #28]
 8002fd8:	2203      	movs	r2, #3
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d004      	beq.n	8002fe8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f000 fa3b 	bl	800345c <HAL_TIM_IC_CaptureCallback>
 8002fe6:	e007      	b.n	8002ff8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	0018      	movs	r0, r3
 8002fec:	f7fd fbc0 	bl	8000770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 fa3a 	bl	800346c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	2210      	movs	r2, #16
 8003006:	4013      	ands	r3, r2
 8003008:	2b10      	cmp	r3, #16
 800300a:	d125      	bne.n	8003058 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	2210      	movs	r2, #16
 8003014:	4013      	ands	r3, r2
 8003016:	2b10      	cmp	r3, #16
 8003018:	d11e      	bne.n	8003058 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2211      	movs	r2, #17
 8003020:	4252      	negs	r2, r2
 8003022:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2208      	movs	r2, #8
 8003028:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	69da      	ldr	r2, [r3, #28]
 8003030:	23c0      	movs	r3, #192	; 0xc0
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4013      	ands	r3, r2
 8003036:	d004      	beq.n	8003042 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	0018      	movs	r0, r3
 800303c:	f000 fa0e 	bl	800345c <HAL_TIM_IC_CaptureCallback>
 8003040:	e007      	b.n	8003052 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	0018      	movs	r0, r3
 8003046:	f7fd fb93 	bl	8000770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	0018      	movs	r0, r3
 800304e:	f000 fa0d 	bl	800346c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	2201      	movs	r2, #1
 8003060:	4013      	ands	r3, r2
 8003062:	2b01      	cmp	r3, #1
 8003064:	d10f      	bne.n	8003086 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	2201      	movs	r2, #1
 800306e:	4013      	ands	r3, r2
 8003070:	2b01      	cmp	r3, #1
 8003072:	d108      	bne.n	8003086 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2202      	movs	r2, #2
 800307a:	4252      	negs	r2, r2
 800307c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	0018      	movs	r0, r3
 8003082:	f000 f9e3 	bl	800344c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	2280      	movs	r2, #128	; 0x80
 800308e:	4013      	ands	r3, r2
 8003090:	2b80      	cmp	r3, #128	; 0x80
 8003092:	d10f      	bne.n	80030b4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	2280      	movs	r2, #128	; 0x80
 800309c:	4013      	ands	r3, r2
 800309e:	2b80      	cmp	r3, #128	; 0x80
 80030a0:	d108      	bne.n	80030b4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2281      	movs	r2, #129	; 0x81
 80030a8:	4252      	negs	r2, r2
 80030aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	0018      	movs	r0, r3
 80030b0:	f000 fdea 	bl	8003c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	2240      	movs	r2, #64	; 0x40
 80030bc:	4013      	ands	r3, r2
 80030be:	2b40      	cmp	r3, #64	; 0x40
 80030c0:	d10f      	bne.n	80030e2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	2240      	movs	r2, #64	; 0x40
 80030ca:	4013      	ands	r3, r2
 80030cc:	2b40      	cmp	r3, #64	; 0x40
 80030ce:	d108      	bne.n	80030e2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2241      	movs	r2, #65	; 0x41
 80030d6:	4252      	negs	r2, r2
 80030d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	0018      	movs	r0, r3
 80030de:	f000 f9cd 	bl	800347c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	2220      	movs	r2, #32
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b20      	cmp	r3, #32
 80030ee:	d10f      	bne.n	8003110 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2220      	movs	r2, #32
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b20      	cmp	r3, #32
 80030fc:	d108      	bne.n	8003110 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2221      	movs	r2, #33	; 0x21
 8003104:	4252      	negs	r2, r2
 8003106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	0018      	movs	r0, r3
 800310c:	f000 fdb4 	bl	8003c78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003110:	46c0      	nop			; (mov r8, r8)
 8003112:	46bd      	mov	sp, r7
 8003114:	b002      	add	sp, #8
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003124:	2317      	movs	r3, #23
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	2200      	movs	r2, #0
 800312a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	223c      	movs	r2, #60	; 0x3c
 8003130:	5c9b      	ldrb	r3, [r3, r2]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d101      	bne.n	800313a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003136:	2302      	movs	r3, #2
 8003138:	e0ad      	b.n	8003296 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	223c      	movs	r2, #60	; 0x3c
 800313e:	2101      	movs	r1, #1
 8003140:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b0c      	cmp	r3, #12
 8003146:	d100      	bne.n	800314a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003148:	e076      	b.n	8003238 <HAL_TIM_PWM_ConfigChannel+0x120>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b0c      	cmp	r3, #12
 800314e:	d900      	bls.n	8003152 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003150:	e095      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2b08      	cmp	r3, #8
 8003156:	d04e      	beq.n	80031f6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b08      	cmp	r3, #8
 800315c:	d900      	bls.n	8003160 <HAL_TIM_PWM_ConfigChannel+0x48>
 800315e:	e08e      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_TIM_PWM_ConfigChannel+0x56>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b04      	cmp	r3, #4
 800316a:	d021      	beq.n	80031b0 <HAL_TIM_PWM_ConfigChannel+0x98>
 800316c:	e087      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	0011      	movs	r1, r2
 8003176:	0018      	movs	r0, r3
 8003178:	f000 fa08 	bl	800358c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	699a      	ldr	r2, [r3, #24]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2108      	movs	r1, #8
 8003188:	430a      	orrs	r2, r1
 800318a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	699a      	ldr	r2, [r3, #24]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2104      	movs	r1, #4
 8003198:	438a      	bics	r2, r1
 800319a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6999      	ldr	r1, [r3, #24]
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	691a      	ldr	r2, [r3, #16]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	430a      	orrs	r2, r1
 80031ac:	619a      	str	r2, [r3, #24]
      break;
 80031ae:	e06b      	b.n	8003288 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	0011      	movs	r1, r2
 80031b8:	0018      	movs	r0, r3
 80031ba:	f000 fa6f 	bl	800369c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	699a      	ldr	r2, [r3, #24]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2180      	movs	r1, #128	; 0x80
 80031ca:	0109      	lsls	r1, r1, #4
 80031cc:	430a      	orrs	r2, r1
 80031ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699a      	ldr	r2, [r3, #24]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4931      	ldr	r1, [pc, #196]	; (80032a0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80031dc:	400a      	ands	r2, r1
 80031de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6999      	ldr	r1, [r3, #24]
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	021a      	lsls	r2, r3, #8
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	619a      	str	r2, [r3, #24]
      break;
 80031f4:	e048      	b.n	8003288 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	0011      	movs	r1, r2
 80031fe:	0018      	movs	r0, r3
 8003200:	f000 fad0 	bl	80037a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	69da      	ldr	r2, [r3, #28]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2108      	movs	r1, #8
 8003210:	430a      	orrs	r2, r1
 8003212:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	69da      	ldr	r2, [r3, #28]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2104      	movs	r1, #4
 8003220:	438a      	bics	r2, r1
 8003222:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	69d9      	ldr	r1, [r3, #28]
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	691a      	ldr	r2, [r3, #16]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	430a      	orrs	r2, r1
 8003234:	61da      	str	r2, [r3, #28]
      break;
 8003236:	e027      	b.n	8003288 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	0011      	movs	r1, r2
 8003240:	0018      	movs	r0, r3
 8003242:	f000 fb35 	bl	80038b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	69da      	ldr	r2, [r3, #28]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2180      	movs	r1, #128	; 0x80
 8003252:	0109      	lsls	r1, r1, #4
 8003254:	430a      	orrs	r2, r1
 8003256:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69da      	ldr	r2, [r3, #28]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	490f      	ldr	r1, [pc, #60]	; (80032a0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003264:	400a      	ands	r2, r1
 8003266:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	69d9      	ldr	r1, [r3, #28]
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	021a      	lsls	r2, r3, #8
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	61da      	str	r2, [r3, #28]
      break;
 800327c:	e004      	b.n	8003288 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800327e:	2317      	movs	r3, #23
 8003280:	18fb      	adds	r3, r7, r3
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
      break;
 8003286:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	223c      	movs	r2, #60	; 0x3c
 800328c:	2100      	movs	r1, #0
 800328e:	5499      	strb	r1, [r3, r2]

  return status;
 8003290:	2317      	movs	r3, #23
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	781b      	ldrb	r3, [r3, #0]
}
 8003296:	0018      	movs	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	b006      	add	sp, #24
 800329c:	bd80      	pop	{r7, pc}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	fffffbff 	.word	0xfffffbff

080032a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032ae:	230f      	movs	r3, #15
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	2200      	movs	r2, #0
 80032b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	223c      	movs	r2, #60	; 0x3c
 80032ba:	5c9b      	ldrb	r3, [r3, r2]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_TIM_ConfigClockSource+0x20>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e0bc      	b.n	800343e <HAL_TIM_ConfigClockSource+0x19a>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	223c      	movs	r2, #60	; 0x3c
 80032c8:	2101      	movs	r1, #1
 80032ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	223d      	movs	r2, #61	; 0x3d
 80032d0:	2102      	movs	r1, #2
 80032d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	2277      	movs	r2, #119	; 0x77
 80032e0:	4393      	bics	r3, r2
 80032e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	4a58      	ldr	r2, [pc, #352]	; (8003448 <HAL_TIM_ConfigClockSource+0x1a4>)
 80032e8:	4013      	ands	r3, r2
 80032ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2280      	movs	r2, #128	; 0x80
 80032fa:	0192      	lsls	r2, r2, #6
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d040      	beq.n	8003382 <HAL_TIM_ConfigClockSource+0xde>
 8003300:	2280      	movs	r2, #128	; 0x80
 8003302:	0192      	lsls	r2, r2, #6
 8003304:	4293      	cmp	r3, r2
 8003306:	d900      	bls.n	800330a <HAL_TIM_ConfigClockSource+0x66>
 8003308:	e088      	b.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 800330a:	2280      	movs	r2, #128	; 0x80
 800330c:	0152      	lsls	r2, r2, #5
 800330e:	4293      	cmp	r3, r2
 8003310:	d100      	bne.n	8003314 <HAL_TIM_ConfigClockSource+0x70>
 8003312:	e088      	b.n	8003426 <HAL_TIM_ConfigClockSource+0x182>
 8003314:	2280      	movs	r2, #128	; 0x80
 8003316:	0152      	lsls	r2, r2, #5
 8003318:	4293      	cmp	r3, r2
 800331a:	d900      	bls.n	800331e <HAL_TIM_ConfigClockSource+0x7a>
 800331c:	e07e      	b.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 800331e:	2b70      	cmp	r3, #112	; 0x70
 8003320:	d018      	beq.n	8003354 <HAL_TIM_ConfigClockSource+0xb0>
 8003322:	d900      	bls.n	8003326 <HAL_TIM_ConfigClockSource+0x82>
 8003324:	e07a      	b.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 8003326:	2b60      	cmp	r3, #96	; 0x60
 8003328:	d04f      	beq.n	80033ca <HAL_TIM_ConfigClockSource+0x126>
 800332a:	d900      	bls.n	800332e <HAL_TIM_ConfigClockSource+0x8a>
 800332c:	e076      	b.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 800332e:	2b50      	cmp	r3, #80	; 0x50
 8003330:	d03b      	beq.n	80033aa <HAL_TIM_ConfigClockSource+0x106>
 8003332:	d900      	bls.n	8003336 <HAL_TIM_ConfigClockSource+0x92>
 8003334:	e072      	b.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 8003336:	2b40      	cmp	r3, #64	; 0x40
 8003338:	d057      	beq.n	80033ea <HAL_TIM_ConfigClockSource+0x146>
 800333a:	d900      	bls.n	800333e <HAL_TIM_ConfigClockSource+0x9a>
 800333c:	e06e      	b.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 800333e:	2b30      	cmp	r3, #48	; 0x30
 8003340:	d063      	beq.n	800340a <HAL_TIM_ConfigClockSource+0x166>
 8003342:	d86b      	bhi.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 8003344:	2b20      	cmp	r3, #32
 8003346:	d060      	beq.n	800340a <HAL_TIM_ConfigClockSource+0x166>
 8003348:	d868      	bhi.n	800341c <HAL_TIM_ConfigClockSource+0x178>
 800334a:	2b00      	cmp	r3, #0
 800334c:	d05d      	beq.n	800340a <HAL_TIM_ConfigClockSource+0x166>
 800334e:	2b10      	cmp	r3, #16
 8003350:	d05b      	beq.n	800340a <HAL_TIM_ConfigClockSource+0x166>
 8003352:	e063      	b.n	800341c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6818      	ldr	r0, [r3, #0]
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	6899      	ldr	r1, [r3, #8]
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	f000 fb88 	bl	8003a78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2277      	movs	r2, #119	; 0x77
 8003374:	4313      	orrs	r3, r2
 8003376:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	609a      	str	r2, [r3, #8]
      break;
 8003380:	e052      	b.n	8003428 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	6899      	ldr	r1, [r3, #8]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f000 fb71 	bl	8003a78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2180      	movs	r1, #128	; 0x80
 80033a2:	01c9      	lsls	r1, r1, #7
 80033a4:	430a      	orrs	r2, r1
 80033a6:	609a      	str	r2, [r3, #8]
      break;
 80033a8:	e03e      	b.n	8003428 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6818      	ldr	r0, [r3, #0]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	6859      	ldr	r1, [r3, #4]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	001a      	movs	r2, r3
 80033b8:	f000 fae4 	bl	8003984 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2150      	movs	r1, #80	; 0x50
 80033c2:	0018      	movs	r0, r3
 80033c4:	f000 fb3e 	bl	8003a44 <TIM_ITRx_SetConfig>
      break;
 80033c8:	e02e      	b.n	8003428 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6818      	ldr	r0, [r3, #0]
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	6859      	ldr	r1, [r3, #4]
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	001a      	movs	r2, r3
 80033d8:	f000 fb02 	bl	80039e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2160      	movs	r1, #96	; 0x60
 80033e2:	0018      	movs	r0, r3
 80033e4:	f000 fb2e 	bl	8003a44 <TIM_ITRx_SetConfig>
      break;
 80033e8:	e01e      	b.n	8003428 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6818      	ldr	r0, [r3, #0]
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	6859      	ldr	r1, [r3, #4]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	001a      	movs	r2, r3
 80033f8:	f000 fac4 	bl	8003984 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2140      	movs	r1, #64	; 0x40
 8003402:	0018      	movs	r0, r3
 8003404:	f000 fb1e 	bl	8003a44 <TIM_ITRx_SetConfig>
      break;
 8003408:	e00e      	b.n	8003428 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	0019      	movs	r1, r3
 8003414:	0010      	movs	r0, r2
 8003416:	f000 fb15 	bl	8003a44 <TIM_ITRx_SetConfig>
      break;
 800341a:	e005      	b.n	8003428 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800341c:	230f      	movs	r3, #15
 800341e:	18fb      	adds	r3, r7, r3
 8003420:	2201      	movs	r2, #1
 8003422:	701a      	strb	r2, [r3, #0]
      break;
 8003424:	e000      	b.n	8003428 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003426:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	223d      	movs	r2, #61	; 0x3d
 800342c:	2101      	movs	r1, #1
 800342e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	223c      	movs	r2, #60	; 0x3c
 8003434:	2100      	movs	r1, #0
 8003436:	5499      	strb	r1, [r3, r2]

  return status;
 8003438:	230f      	movs	r3, #15
 800343a:	18fb      	adds	r3, r7, r3
 800343c:	781b      	ldrb	r3, [r3, #0]
}
 800343e:	0018      	movs	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	b004      	add	sp, #16
 8003444:	bd80      	pop	{r7, pc}
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	ffff00ff 	.word	0xffff00ff

0800344c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003454:	46c0      	nop			; (mov r8, r8)
 8003456:	46bd      	mov	sp, r7
 8003458:	b002      	add	sp, #8
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003464:	46c0      	nop			; (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b002      	add	sp, #8
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003474:	46c0      	nop			; (mov r8, r8)
 8003476:	46bd      	mov	sp, r7
 8003478:	b002      	add	sp, #8
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003484:	46c0      	nop			; (mov r8, r8)
 8003486:	46bd      	mov	sp, r7
 8003488:	b002      	add	sp, #8
 800348a:	bd80      	pop	{r7, pc}

0800348c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a34      	ldr	r2, [pc, #208]	; (8003570 <TIM_Base_SetConfig+0xe4>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d008      	beq.n	80034b6 <TIM_Base_SetConfig+0x2a>
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	2380      	movs	r3, #128	; 0x80
 80034a8:	05db      	lsls	r3, r3, #23
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d003      	beq.n	80034b6 <TIM_Base_SetConfig+0x2a>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a30      	ldr	r2, [pc, #192]	; (8003574 <TIM_Base_SetConfig+0xe8>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d108      	bne.n	80034c8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2270      	movs	r2, #112	; 0x70
 80034ba:	4393      	bics	r3, r2
 80034bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a29      	ldr	r2, [pc, #164]	; (8003570 <TIM_Base_SetConfig+0xe4>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d018      	beq.n	8003502 <TIM_Base_SetConfig+0x76>
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	2380      	movs	r3, #128	; 0x80
 80034d4:	05db      	lsls	r3, r3, #23
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d013      	beq.n	8003502 <TIM_Base_SetConfig+0x76>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a25      	ldr	r2, [pc, #148]	; (8003574 <TIM_Base_SetConfig+0xe8>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d00f      	beq.n	8003502 <TIM_Base_SetConfig+0x76>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a24      	ldr	r2, [pc, #144]	; (8003578 <TIM_Base_SetConfig+0xec>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d00b      	beq.n	8003502 <TIM_Base_SetConfig+0x76>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a23      	ldr	r2, [pc, #140]	; (800357c <TIM_Base_SetConfig+0xf0>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d007      	beq.n	8003502 <TIM_Base_SetConfig+0x76>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a22      	ldr	r2, [pc, #136]	; (8003580 <TIM_Base_SetConfig+0xf4>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d003      	beq.n	8003502 <TIM_Base_SetConfig+0x76>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a21      	ldr	r2, [pc, #132]	; (8003584 <TIM_Base_SetConfig+0xf8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d108      	bne.n	8003514 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4a20      	ldr	r2, [pc, #128]	; (8003588 <TIM_Base_SetConfig+0xfc>)
 8003506:	4013      	ands	r3, r2
 8003508:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4313      	orrs	r3, r2
 8003512:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2280      	movs	r2, #128	; 0x80
 8003518:	4393      	bics	r3, r2
 800351a:	001a      	movs	r2, r3
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	4313      	orrs	r3, r2
 8003522:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a0c      	ldr	r2, [pc, #48]	; (8003570 <TIM_Base_SetConfig+0xe4>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d00b      	beq.n	800355a <TIM_Base_SetConfig+0xce>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a0d      	ldr	r2, [pc, #52]	; (800357c <TIM_Base_SetConfig+0xf0>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d007      	beq.n	800355a <TIM_Base_SetConfig+0xce>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a0c      	ldr	r2, [pc, #48]	; (8003580 <TIM_Base_SetConfig+0xf4>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d003      	beq.n	800355a <TIM_Base_SetConfig+0xce>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a0b      	ldr	r2, [pc, #44]	; (8003584 <TIM_Base_SetConfig+0xf8>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d103      	bne.n	8003562 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	691a      	ldr	r2, [r3, #16]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	615a      	str	r2, [r3, #20]
}
 8003568:	46c0      	nop			; (mov r8, r8)
 800356a:	46bd      	mov	sp, r7
 800356c:	b004      	add	sp, #16
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40012c00 	.word	0x40012c00
 8003574:	40000400 	.word	0x40000400
 8003578:	40002000 	.word	0x40002000
 800357c:	40014000 	.word	0x40014000
 8003580:	40014400 	.word	0x40014400
 8003584:	40014800 	.word	0x40014800
 8003588:	fffffcff 	.word	0xfffffcff

0800358c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	2201      	movs	r2, #1
 800359c:	4393      	bics	r3, r2
 800359e:	001a      	movs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2270      	movs	r2, #112	; 0x70
 80035ba:	4393      	bics	r3, r2
 80035bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2203      	movs	r2, #3
 80035c2:	4393      	bics	r3, r2
 80035c4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2202      	movs	r2, #2
 80035d4:	4393      	bics	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	4313      	orrs	r3, r2
 80035e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a27      	ldr	r2, [pc, #156]	; (8003684 <TIM_OC1_SetConfig+0xf8>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d00b      	beq.n	8003602 <TIM_OC1_SetConfig+0x76>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a26      	ldr	r2, [pc, #152]	; (8003688 <TIM_OC1_SetConfig+0xfc>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d007      	beq.n	8003602 <TIM_OC1_SetConfig+0x76>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a25      	ldr	r2, [pc, #148]	; (800368c <TIM_OC1_SetConfig+0x100>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d003      	beq.n	8003602 <TIM_OC1_SetConfig+0x76>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a24      	ldr	r2, [pc, #144]	; (8003690 <TIM_OC1_SetConfig+0x104>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d10c      	bne.n	800361c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	2208      	movs	r2, #8
 8003606:	4393      	bics	r3, r2
 8003608:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	4313      	orrs	r3, r2
 8003612:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	2204      	movs	r2, #4
 8003618:	4393      	bics	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a19      	ldr	r2, [pc, #100]	; (8003684 <TIM_OC1_SetConfig+0xf8>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d00b      	beq.n	800363c <TIM_OC1_SetConfig+0xb0>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a18      	ldr	r2, [pc, #96]	; (8003688 <TIM_OC1_SetConfig+0xfc>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d007      	beq.n	800363c <TIM_OC1_SetConfig+0xb0>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a17      	ldr	r2, [pc, #92]	; (800368c <TIM_OC1_SetConfig+0x100>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d003      	beq.n	800363c <TIM_OC1_SetConfig+0xb0>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a16      	ldr	r2, [pc, #88]	; (8003690 <TIM_OC1_SetConfig+0x104>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d111      	bne.n	8003660 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	4a15      	ldr	r2, [pc, #84]	; (8003694 <TIM_OC1_SetConfig+0x108>)
 8003640:	4013      	ands	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	4a14      	ldr	r2, [pc, #80]	; (8003698 <TIM_OC1_SetConfig+0x10c>)
 8003648:	4013      	ands	r3, r2
 800364a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4313      	orrs	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68fa      	ldr	r2, [r7, #12]
 800366a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	621a      	str	r2, [r3, #32]
}
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	46bd      	mov	sp, r7
 800367e:	b006      	add	sp, #24
 8003680:	bd80      	pop	{r7, pc}
 8003682:	46c0      	nop			; (mov r8, r8)
 8003684:	40012c00 	.word	0x40012c00
 8003688:	40014000 	.word	0x40014000
 800368c:	40014400 	.word	0x40014400
 8003690:	40014800 	.word	0x40014800
 8003694:	fffffeff 	.word	0xfffffeff
 8003698:	fffffdff 	.word	0xfffffdff

0800369c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	2210      	movs	r2, #16
 80036ac:	4393      	bics	r3, r2
 80036ae:	001a      	movs	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	4a2e      	ldr	r2, [pc, #184]	; (8003784 <TIM_OC2_SetConfig+0xe8>)
 80036ca:	4013      	ands	r3, r2
 80036cc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	4a2d      	ldr	r2, [pc, #180]	; (8003788 <TIM_OC2_SetConfig+0xec>)
 80036d2:	4013      	ands	r3, r2
 80036d4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	021b      	lsls	r3, r3, #8
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2220      	movs	r2, #32
 80036e6:	4393      	bics	r3, r2
 80036e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a24      	ldr	r2, [pc, #144]	; (800378c <TIM_OC2_SetConfig+0xf0>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d10d      	bne.n	800371a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2280      	movs	r2, #128	; 0x80
 8003702:	4393      	bics	r3, r2
 8003704:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	697a      	ldr	r2, [r7, #20]
 800370e:	4313      	orrs	r3, r2
 8003710:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	2240      	movs	r2, #64	; 0x40
 8003716:	4393      	bics	r3, r2
 8003718:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a1b      	ldr	r2, [pc, #108]	; (800378c <TIM_OC2_SetConfig+0xf0>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d00b      	beq.n	800373a <TIM_OC2_SetConfig+0x9e>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a1a      	ldr	r2, [pc, #104]	; (8003790 <TIM_OC2_SetConfig+0xf4>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d007      	beq.n	800373a <TIM_OC2_SetConfig+0x9e>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a19      	ldr	r2, [pc, #100]	; (8003794 <TIM_OC2_SetConfig+0xf8>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d003      	beq.n	800373a <TIM_OC2_SetConfig+0x9e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a18      	ldr	r2, [pc, #96]	; (8003798 <TIM_OC2_SetConfig+0xfc>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d113      	bne.n	8003762 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4a17      	ldr	r2, [pc, #92]	; (800379c <TIM_OC2_SetConfig+0x100>)
 800373e:	4013      	ands	r3, r2
 8003740:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4a16      	ldr	r2, [pc, #88]	; (80037a0 <TIM_OC2_SetConfig+0x104>)
 8003746:	4013      	ands	r3, r2
 8003748:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	621a      	str	r2, [r3, #32]
}
 800377c:	46c0      	nop			; (mov r8, r8)
 800377e:	46bd      	mov	sp, r7
 8003780:	b006      	add	sp, #24
 8003782:	bd80      	pop	{r7, pc}
 8003784:	ffff8fff 	.word	0xffff8fff
 8003788:	fffffcff 	.word	0xfffffcff
 800378c:	40012c00 	.word	0x40012c00
 8003790:	40014000 	.word	0x40014000
 8003794:	40014400 	.word	0x40014400
 8003798:	40014800 	.word	0x40014800
 800379c:	fffffbff 	.word	0xfffffbff
 80037a0:	fffff7ff 	.word	0xfffff7ff

080037a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	4a35      	ldr	r2, [pc, #212]	; (8003888 <TIM_OC3_SetConfig+0xe4>)
 80037b4:	401a      	ands	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2270      	movs	r2, #112	; 0x70
 80037d0:	4393      	bics	r3, r2
 80037d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2203      	movs	r2, #3
 80037d8:	4393      	bics	r3, r2
 80037da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	4a28      	ldr	r2, [pc, #160]	; (800388c <TIM_OC3_SetConfig+0xe8>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	021b      	lsls	r3, r3, #8
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a24      	ldr	r2, [pc, #144]	; (8003890 <TIM_OC3_SetConfig+0xec>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d10d      	bne.n	800381e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	4a23      	ldr	r2, [pc, #140]	; (8003894 <TIM_OC3_SetConfig+0xf0>)
 8003806:	4013      	ands	r3, r2
 8003808:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	021b      	lsls	r3, r3, #8
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	4313      	orrs	r3, r2
 8003814:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	4a1f      	ldr	r2, [pc, #124]	; (8003898 <TIM_OC3_SetConfig+0xf4>)
 800381a:	4013      	ands	r3, r2
 800381c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a1b      	ldr	r2, [pc, #108]	; (8003890 <TIM_OC3_SetConfig+0xec>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d00b      	beq.n	800383e <TIM_OC3_SetConfig+0x9a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a1c      	ldr	r2, [pc, #112]	; (800389c <TIM_OC3_SetConfig+0xf8>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d007      	beq.n	800383e <TIM_OC3_SetConfig+0x9a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a1b      	ldr	r2, [pc, #108]	; (80038a0 <TIM_OC3_SetConfig+0xfc>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d003      	beq.n	800383e <TIM_OC3_SetConfig+0x9a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a1a      	ldr	r2, [pc, #104]	; (80038a4 <TIM_OC3_SetConfig+0x100>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d113      	bne.n	8003866 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4a19      	ldr	r2, [pc, #100]	; (80038a8 <TIM_OC3_SetConfig+0x104>)
 8003842:	4013      	ands	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	4a18      	ldr	r2, [pc, #96]	; (80038ac <TIM_OC3_SetConfig+0x108>)
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	011b      	lsls	r3, r3, #4
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	4313      	orrs	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	4313      	orrs	r3, r2
 8003864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	621a      	str	r2, [r3, #32]
}
 8003880:	46c0      	nop			; (mov r8, r8)
 8003882:	46bd      	mov	sp, r7
 8003884:	b006      	add	sp, #24
 8003886:	bd80      	pop	{r7, pc}
 8003888:	fffffeff 	.word	0xfffffeff
 800388c:	fffffdff 	.word	0xfffffdff
 8003890:	40012c00 	.word	0x40012c00
 8003894:	fffff7ff 	.word	0xfffff7ff
 8003898:	fffffbff 	.word	0xfffffbff
 800389c:	40014000 	.word	0x40014000
 80038a0:	40014400 	.word	0x40014400
 80038a4:	40014800 	.word	0x40014800
 80038a8:	ffffefff 	.word	0xffffefff
 80038ac:	ffffdfff 	.word	0xffffdfff

080038b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	4a28      	ldr	r2, [pc, #160]	; (8003960 <TIM_OC4_SetConfig+0xb0>)
 80038c0:	401a      	ands	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4a22      	ldr	r2, [pc, #136]	; (8003964 <TIM_OC4_SetConfig+0xb4>)
 80038dc:	4013      	ands	r3, r2
 80038de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	4a21      	ldr	r2, [pc, #132]	; (8003968 <TIM_OC4_SetConfig+0xb8>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	021b      	lsls	r3, r3, #8
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	4a1d      	ldr	r2, [pc, #116]	; (800396c <TIM_OC4_SetConfig+0xbc>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	031b      	lsls	r3, r3, #12
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a19      	ldr	r2, [pc, #100]	; (8003970 <TIM_OC4_SetConfig+0xc0>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d00b      	beq.n	8003928 <TIM_OC4_SetConfig+0x78>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a18      	ldr	r2, [pc, #96]	; (8003974 <TIM_OC4_SetConfig+0xc4>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d007      	beq.n	8003928 <TIM_OC4_SetConfig+0x78>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a17      	ldr	r2, [pc, #92]	; (8003978 <TIM_OC4_SetConfig+0xc8>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d003      	beq.n	8003928 <TIM_OC4_SetConfig+0x78>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a16      	ldr	r2, [pc, #88]	; (800397c <TIM_OC4_SetConfig+0xcc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d109      	bne.n	800393c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	4a15      	ldr	r2, [pc, #84]	; (8003980 <TIM_OC4_SetConfig+0xd0>)
 800392c:	4013      	ands	r3, r2
 800392e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	019b      	lsls	r3, r3, #6
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	621a      	str	r2, [r3, #32]
}
 8003956:	46c0      	nop			; (mov r8, r8)
 8003958:	46bd      	mov	sp, r7
 800395a:	b006      	add	sp, #24
 800395c:	bd80      	pop	{r7, pc}
 800395e:	46c0      	nop			; (mov r8, r8)
 8003960:	ffffefff 	.word	0xffffefff
 8003964:	ffff8fff 	.word	0xffff8fff
 8003968:	fffffcff 	.word	0xfffffcff
 800396c:	ffffdfff 	.word	0xffffdfff
 8003970:	40012c00 	.word	0x40012c00
 8003974:	40014000 	.word	0x40014000
 8003978:	40014400 	.word	0x40014400
 800397c:	40014800 	.word	0x40014800
 8003980:	ffffbfff 	.word	0xffffbfff

08003984 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	2201      	movs	r2, #1
 800399c:	4393      	bics	r3, r2
 800399e:	001a      	movs	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	22f0      	movs	r2, #240	; 0xf0
 80039ae:	4393      	bics	r3, r2
 80039b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	220a      	movs	r2, #10
 80039c0:	4393      	bics	r3, r2
 80039c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039c4:	697a      	ldr	r2, [r7, #20]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	621a      	str	r2, [r3, #32]
}
 80039d8:	46c0      	nop			; (mov r8, r8)
 80039da:	46bd      	mov	sp, r7
 80039dc:	b006      	add	sp, #24
 80039de:	bd80      	pop	{r7, pc}

080039e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	2210      	movs	r2, #16
 80039f2:	4393      	bics	r3, r2
 80039f4:	001a      	movs	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	4a0d      	ldr	r2, [pc, #52]	; (8003a40 <TIM_TI2_ConfigInputStage+0x60>)
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	031b      	lsls	r3, r3, #12
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	22a0      	movs	r2, #160	; 0xa0
 8003a1c:	4393      	bics	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	697a      	ldr	r2, [r7, #20]
 8003a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	621a      	str	r2, [r3, #32]
}
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	b006      	add	sp, #24
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	ffff0fff 	.word	0xffff0fff

08003a44 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2270      	movs	r2, #112	; 0x70
 8003a58:	4393      	bics	r3, r2
 8003a5a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	2207      	movs	r2, #7
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	609a      	str	r2, [r3, #8]
}
 8003a6e:	46c0      	nop			; (mov r8, r8)
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b004      	add	sp, #16
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
 8003a84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	4a09      	ldr	r2, [pc, #36]	; (8003ab4 <TIM_ETR_SetConfig+0x3c>)
 8003a90:	4013      	ands	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	021a      	lsls	r2, r3, #8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	609a      	str	r2, [r3, #8]
}
 8003aac:	46c0      	nop			; (mov r8, r8)
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	b006      	add	sp, #24
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	ffff00ff 	.word	0xffff00ff

08003ab8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	221f      	movs	r2, #31
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2201      	movs	r2, #1
 8003acc:	409a      	lsls	r2, r3
 8003ace:	0013      	movs	r3, r2
 8003ad0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	43d2      	mvns	r2, r2
 8003ada:	401a      	ands	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6a1a      	ldr	r2, [r3, #32]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	211f      	movs	r1, #31
 8003ae8:	400b      	ands	r3, r1
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4099      	lsls	r1, r3
 8003aee:	000b      	movs	r3, r1
 8003af0:	431a      	orrs	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	621a      	str	r2, [r3, #32]
}
 8003af6:	46c0      	nop			; (mov r8, r8)
 8003af8:	46bd      	mov	sp, r7
 8003afa:	b006      	add	sp, #24
 8003afc:	bd80      	pop	{r7, pc}
	...

08003b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	223c      	movs	r2, #60	; 0x3c
 8003b0e:	5c9b      	ldrb	r3, [r3, r2]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e047      	b.n	8003ba8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	223c      	movs	r2, #60	; 0x3c
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	223d      	movs	r2, #61	; 0x3d
 8003b24:	2102      	movs	r1, #2
 8003b26:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2270      	movs	r2, #112	; 0x70
 8003b3c:	4393      	bics	r3, r2
 8003b3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a16      	ldr	r2, [pc, #88]	; (8003bb0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d00f      	beq.n	8003b7c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	2380      	movs	r3, #128	; 0x80
 8003b62:	05db      	lsls	r3, r3, #23
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d009      	beq.n	8003b7c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a11      	ldr	r2, [pc, #68]	; (8003bb4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d004      	beq.n	8003b7c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a10      	ldr	r2, [pc, #64]	; (8003bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d10c      	bne.n	8003b96 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2280      	movs	r2, #128	; 0x80
 8003b80:	4393      	bics	r3, r2
 8003b82:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	68ba      	ldr	r2, [r7, #8]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	223d      	movs	r2, #61	; 0x3d
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	223c      	movs	r2, #60	; 0x3c
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	0018      	movs	r0, r3
 8003baa:	46bd      	mov	sp, r7
 8003bac:	b004      	add	sp, #16
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40012c00 	.word	0x40012c00
 8003bb4:	40000400 	.word	0x40000400
 8003bb8:	40014000 	.word	0x40014000

08003bbc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	223c      	movs	r2, #60	; 0x3c
 8003bce:	5c9b      	ldrb	r3, [r3, r2]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d101      	bne.n	8003bd8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	e03e      	b.n	8003c56 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	223c      	movs	r2, #60	; 0x3c
 8003bdc:	2101      	movs	r1, #1
 8003bde:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	22ff      	movs	r2, #255	; 0xff
 8003be4:	4393      	bics	r3, r2
 8003be6:	001a      	movs	r2, r3
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	4a1b      	ldr	r2, [pc, #108]	; (8003c60 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003bf4:	401a      	ands	r2, r3
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	4a18      	ldr	r2, [pc, #96]	; (8003c64 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8003c02:	401a      	ands	r2, r3
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4a16      	ldr	r2, [pc, #88]	; (8003c68 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003c10:	401a      	ands	r2, r3
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	4a13      	ldr	r2, [pc, #76]	; (8003c6c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003c1e:	401a      	ands	r2, r3
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4a11      	ldr	r2, [pc, #68]	; (8003c70 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003c2c:	401a      	ands	r2, r3
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	4a0e      	ldr	r2, [pc, #56]	; (8003c74 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003c3a:	401a      	ands	r2, r3
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	223c      	movs	r2, #60	; 0x3c
 8003c50:	2100      	movs	r1, #0
 8003c52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	0018      	movs	r0, r3
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b004      	add	sp, #16
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	46c0      	nop			; (mov r8, r8)
 8003c60:	fffffcff 	.word	0xfffffcff
 8003c64:	fffffbff 	.word	0xfffffbff
 8003c68:	fffff7ff 	.word	0xfffff7ff
 8003c6c:	ffffefff 	.word	0xffffefff
 8003c70:	ffffdfff 	.word	0xffffdfff
 8003c74:	ffffbfff 	.word	0xffffbfff

08003c78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c80:	46c0      	nop			; (mov r8, r8)
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b002      	add	sp, #8
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c90:	46c0      	nop			; (mov r8, r8)
 8003c92:	46bd      	mov	sp, r7
 8003c94:	b002      	add	sp, #8
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <__libc_init_array>:
 8003c98:	b570      	push	{r4, r5, r6, lr}
 8003c9a:	2600      	movs	r6, #0
 8003c9c:	4d0c      	ldr	r5, [pc, #48]	; (8003cd0 <__libc_init_array+0x38>)
 8003c9e:	4c0d      	ldr	r4, [pc, #52]	; (8003cd4 <__libc_init_array+0x3c>)
 8003ca0:	1b64      	subs	r4, r4, r5
 8003ca2:	10a4      	asrs	r4, r4, #2
 8003ca4:	42a6      	cmp	r6, r4
 8003ca6:	d109      	bne.n	8003cbc <__libc_init_array+0x24>
 8003ca8:	2600      	movs	r6, #0
 8003caa:	f000 f821 	bl	8003cf0 <_init>
 8003cae:	4d0a      	ldr	r5, [pc, #40]	; (8003cd8 <__libc_init_array+0x40>)
 8003cb0:	4c0a      	ldr	r4, [pc, #40]	; (8003cdc <__libc_init_array+0x44>)
 8003cb2:	1b64      	subs	r4, r4, r5
 8003cb4:	10a4      	asrs	r4, r4, #2
 8003cb6:	42a6      	cmp	r6, r4
 8003cb8:	d105      	bne.n	8003cc6 <__libc_init_array+0x2e>
 8003cba:	bd70      	pop	{r4, r5, r6, pc}
 8003cbc:	00b3      	lsls	r3, r6, #2
 8003cbe:	58eb      	ldr	r3, [r5, r3]
 8003cc0:	4798      	blx	r3
 8003cc2:	3601      	adds	r6, #1
 8003cc4:	e7ee      	b.n	8003ca4 <__libc_init_array+0xc>
 8003cc6:	00b3      	lsls	r3, r6, #2
 8003cc8:	58eb      	ldr	r3, [r5, r3]
 8003cca:	4798      	blx	r3
 8003ccc:	3601      	adds	r6, #1
 8003cce:	e7f2      	b.n	8003cb6 <__libc_init_array+0x1e>
 8003cd0:	08003d38 	.word	0x08003d38
 8003cd4:	08003d38 	.word	0x08003d38
 8003cd8:	08003d38 	.word	0x08003d38
 8003cdc:	08003d3c 	.word	0x08003d3c

08003ce0 <memset>:
 8003ce0:	0003      	movs	r3, r0
 8003ce2:	1882      	adds	r2, r0, r2
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d100      	bne.n	8003cea <memset+0xa>
 8003ce8:	4770      	bx	lr
 8003cea:	7019      	strb	r1, [r3, #0]
 8003cec:	3301      	adds	r3, #1
 8003cee:	e7f9      	b.n	8003ce4 <memset+0x4>

08003cf0 <_init>:
 8003cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cf2:	46c0      	nop			; (mov r8, r8)
 8003cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cf6:	bc08      	pop	{r3}
 8003cf8:	469e      	mov	lr, r3
 8003cfa:	4770      	bx	lr

08003cfc <_fini>:
 8003cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cfe:	46c0      	nop			; (mov r8, r8)
 8003d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d02:	bc08      	pop	{r3}
 8003d04:	469e      	mov	lr, r3
 8003d06:	4770      	bx	lr
