Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 13 17:35:22 2023
| Host         : LAPTOP-RQPNV6GP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file factorial_algorithm_top_timing_summary_routed.rpt -pb factorial_algorithm_top_timing_summary_routed.pb -rpx factorial_algorithm_top_timing_summary_routed.rpx -warn_on_violation
| Design       : factorial_algorithm_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     125         
LUTAR-1    Warning           LUT drives async reset alert    6           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (276)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (313)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (276)
--------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLR (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: U1/clk25_reg_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: U1/clk25_reg_LDC/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: U1/clk25_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/tmp_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U11/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U11/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U11/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U11/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U11/FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U11/FSM_onehot_present_state_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U12/count_1_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (313)
--------------------------------------------------
 There are 313 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  324          inf        0.000                      0                  324           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           324 Endpoints
Min Delay           324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.465ns (53.554%)  route 3.873ns (46.446%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE                         0.000     0.000 r  U12/count_reg[1]/C
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U12/count_reg[1]/Q
                         net (fo=9, routed)           0.991     1.447    U10/Q[1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.571 r  U10/A_TO_G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816     2.388    U10/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     2.540 r  U10/A_TO_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.065     4.605    A_TO_G_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     8.338 r  A_TO_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.338    A_TO_G[0]
    U7                                                                r  A_TO_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.466ns (54.236%)  route 3.768ns (45.764%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  U12/count_reg[0]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U12/count_reg[0]/Q
                         net (fo=10, routed)          1.130     1.586    U10/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.710 r  U10/A_TO_G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     2.538    U10/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.154     2.692 r  U10/A_TO_G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.811     4.502    A_TO_G_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     8.235 r  A_TO_G_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.235    A_TO_G[5]
    W6                                                                r  A_TO_G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/out_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.433ns (54.699%)  route 3.671ns (45.301%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  U10/out_data_reg[4]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U10/out_data_reg[4]/Q
                         net (fo=2, routed)           0.982     1.438    U10/output_register[4]
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.562 f  U10/AN_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.796     2.358    U10/AN_OBUF[1]_inst_i_2_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.152     2.510 r  U10/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.893     4.403    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     8.105 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.105    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.215ns (52.054%)  route 3.882ns (47.946%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  U12/count_reg[0]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U12/count_reg[0]/Q
                         net (fo=10, routed)          1.130     1.586    U10/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.710 r  U10/A_TO_G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     2.543    U10/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.667 r  U10/A_TO_G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.920     4.586    A_TO_G_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.097 r  A_TO_G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.097    A_TO_G[6]
    W7                                                                r  A_TO_G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 4.476ns (55.357%)  route 3.609ns (44.643%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  U12/count_reg[0]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U12/count_reg[0]/Q
                         net (fo=10, routed)          1.130     1.586    U10/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.710 r  U10/A_TO_G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     2.527    U10/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.152     2.679 r  U10/A_TO_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.341    A_TO_G_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.085 r  A_TO_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.085    A_TO_G[3]
    V8                                                                r  A_TO_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.885ns  (logic 4.224ns (53.569%)  route 3.661ns (46.431%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  U12/count_reg[0]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U12/count_reg[0]/Q
                         net (fo=10, routed)          1.130     1.586    U10/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.710 f  U10/A_TO_G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     2.527    U10/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  U10/A_TO_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.365    A_TO_G_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.885 r  A_TO_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.885    A_TO_G[2]
    U5                                                                r  A_TO_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 4.239ns (53.884%)  route 3.628ns (46.116%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  U12/count_reg[0]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U12/count_reg[0]/Q
                         net (fo=10, routed)          1.130     1.586    U10/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.710 r  U10/A_TO_G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     2.538    U10/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.662 r  U10/A_TO_G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.332    A_TO_G_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.867 r  A_TO_G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.867    A_TO_G[4]
    U8                                                                r  A_TO_G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U12/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_TO_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 4.208ns (54.461%)  route 3.519ns (45.539%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE                         0.000     0.000 r  U12/count_reg[1]/C
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U12/count_reg[1]/Q
                         net (fo=9, routed)           0.991     1.447    U10/Q[1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.571 r  U10/A_TO_G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816     2.388    U10/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.512 r  U10/A_TO_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.711     4.223    A_TO_G_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.727 r  A_TO_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.727    A_TO_G[1]
    V5                                                                r  A_TO_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/out_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 4.227ns (56.109%)  route 3.307ns (43.891%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U10/out_data_reg[11]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U10/out_data_reg[11]/Q
                         net (fo=2, routed)           0.820     1.276    U10/output_register[11]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.400 f  U10/AN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.585     1.985    U10/AN_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.109 r  U10/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.901     4.011    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.534 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.534    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/out_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 4.410ns (59.270%)  route 3.031ns (40.730%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  U10/out_data_reg[15]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U10/out_data_reg[15]/Q
                         net (fo=2, routed)           0.649     1.105    U10/output_register[15]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  U10/AN_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.547     1.776    U12/p_7_in
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.118     1.894 r  U12/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.835     3.729    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.441 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.441    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U9/res_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9/producto_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  U9/res_reg[10]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U9/res_reg[10]/Q
                         net (fo=2, routed)           0.067     0.208    U9/res_reg[10]
    SLICE_X60Y21         FDRE                                         r  U9/producto_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/out_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9/x_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.867%)  route 0.114ns (47.133%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE                         0.000     0.000 r  U5/out_data_reg[11]/C
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U5/out_data_reg[11]/Q
                         net (fo=2, routed)           0.114     0.242    U9/x_reg[15]_0[11]
    SLICE_X60Y20         FDCE                                         r  U9/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/out_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9/x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.996%)  route 0.118ns (48.004%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE                         0.000     0.000 r  U5/out_data_reg[7]/C
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U5/out_data_reg[7]/Q
                         net (fo=2, routed)           0.118     0.246    U9/x_reg[15]_0[7]
    SLICE_X60Y20         FDCE                                         r  U9/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/out_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9/x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE                         0.000     0.000 r  U5/out_data_reg[4]/C
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/out_data_reg[4]/Q
                         net (fo=2, routed)           0.111     0.252    U9/x_reg[15]_0[4]
    SLICE_X60Y20         FDCE                                         r  U9/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/res_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9/producto_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  U9/res_reg[6]/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U9/res_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    U9/res_reg[6]
    SLICE_X60Y21         FDRE                                         r  U9/producto_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/res_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9/producto_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  U9/res_reg[8]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U9/res_reg[8]/Q
                         net (fo=2, routed)           0.121     0.262    U9/res_reg[8]
    SLICE_X60Y21         FDRE                                         r  U9/producto_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/out_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U9/x_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.617%)  route 0.135ns (51.383%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  U5/out_data_reg[15]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U5/out_data_reg[15]/Q
                         net (fo=2, routed)           0.135     0.263    U9/x_reg[15]_0[15]
    SLICE_X60Y22         FDCE                                         r  U9/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/out_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/out_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.434%)  route 0.136ns (51.566%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  U5/out_data_reg[3]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U5/out_data_reg[3]/Q
                         net (fo=2, routed)           0.136     0.264    U10/out_data_reg[15]_0[3]
    SLICE_X63Y20         FDCE                                         r  U10/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/out_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/out_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE                         0.000     0.000 r  U5/out_data_reg[8]/C
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/out_data_reg[8]/Q
                         net (fo=2, routed)           0.124     0.265    U10/out_data_reg[15]_0[8]
    SLICE_X58Y21         FDCE                                         r  U10/out_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U11/FSM_onehot_present_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.158ns (58.736%)  route 0.111ns (41.264%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         LDCE                         0.000     0.000 r  U11/FSM_onehot_next_state_reg[4]/G
    SLICE_X62Y17         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U11/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.111     0.269    U11/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X63Y17         FDCE                                         r  U11/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





