# vlsi-verilog
This is my first verilog code in github
<br>
Author-swathi
