
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011258 <.init>:
   11258:	push	{r3, lr}
   1125c:	bl	13468 <ftello64@plt+0x1de8>
   11260:	pop	{r3, pc}

Disassembly of section .plt:

00011264 <pthread_mutex_unlock@plt-0x14>:
   11264:	push	{lr}		; (str lr, [sp, #-4]!)
   11268:	ldr	lr, [pc, #4]	; 11274 <pthread_mutex_unlock@plt-0x4>
   1126c:	add	lr, pc, lr
   11270:	ldr	pc, [lr, #8]!
   11274:	andeq	r5, r2, ip, lsl #27

00011278 <pthread_mutex_unlock@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #151552	; 0x25000
   11280:	ldr	pc, [ip, #3468]!	; 0xd8c

00011284 <calloc@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #151552	; 0x25000
   1128c:	ldr	pc, [ip, #3460]!	; 0xd84

00011290 <fputs_unlocked@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #151552	; 0x25000
   11298:	ldr	pc, [ip, #3452]!	; 0xd7c

0001129c <wctype@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #151552	; 0x25000
   112a4:	ldr	pc, [ip, #3444]!	; 0xd74

000112a8 <raise@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #151552	; 0x25000
   112b0:	ldr	pc, [ip, #3436]!	; 0xd6c

000112b4 <wcrtomb@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #151552	; 0x25000
   112bc:	ldr	pc, [ip, #3428]!	; 0xd64

000112c0 <iconv_close@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #151552	; 0x25000
   112c8:	ldr	pc, [ip, #3420]!	; 0xd5c

000112cc <iswctype@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #151552	; 0x25000
   112d4:	ldr	pc, [ip, #3412]!	; 0xd54

000112d8 <iconv@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #151552	; 0x25000
   112e0:	ldr	pc, [ip, #3404]!	; 0xd4c

000112e4 <strcmp@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #151552	; 0x25000
   112ec:	ldr	pc, [ip, #3396]!	; 0xd44

000112f0 <pthread_mutex_destroy@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #151552	; 0x25000
   112f8:	ldr	pc, [ip, #3388]!	; 0xd3c

000112fc <fflush@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #151552	; 0x25000
   11304:	ldr	pc, [ip, #3380]!	; 0xd34

00011308 <wcwidth@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #151552	; 0x25000
   11310:	ldr	pc, [ip, #3372]!	; 0xd2c

00011314 <memmove@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #151552	; 0x25000
   1131c:	ldr	pc, [ip, #3364]!	; 0xd24

00011320 <free@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #151552	; 0x25000
   11328:	ldr	pc, [ip, #3356]!	; 0xd1c

0001132c <pthread_mutex_lock@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #151552	; 0x25000
   11334:	ldr	pc, [ip, #3348]!	; 0xd14

00011338 <ferror@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #151552	; 0x25000
   11340:	ldr	pc, [ip, #3340]!	; 0xd0c

00011344 <_exit@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #151552	; 0x25000
   1134c:	ldr	pc, [ip, #3332]!	; 0xd04

00011350 <memcpy@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #151552	; 0x25000
   11358:	ldr	pc, [ip, #3324]!	; 0xcfc

0001135c <tolower@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #151552	; 0x25000
   11364:	ldr	pc, [ip, #3316]!	; 0xcf4

00011368 <pthread_mutex_init@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #151552	; 0x25000
   11370:	ldr	pc, [ip, #3308]!	; 0xcec

00011374 <towlower@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #151552	; 0x25000
   1137c:	ldr	pc, [ip, #3300]!	; 0xce4

00011380 <mbsinit@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #151552	; 0x25000
   11388:	ldr	pc, [ip, #3292]!	; 0xcdc

0001138c <memcmp@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #151552	; 0x25000
   11394:	ldr	pc, [ip, #3284]!	; 0xcd4

00011398 <stpcpy@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #151552	; 0x25000
   113a0:	ldr	pc, [ip, #3276]!	; 0xccc

000113a4 <fputc_unlocked@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #151552	; 0x25000
   113ac:	ldr	pc, [ip, #3268]!	; 0xcc4

000113b0 <dcgettext@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #151552	; 0x25000
   113b8:	ldr	pc, [ip, #3260]!	; 0xcbc

000113bc <strdup@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #151552	; 0x25000
   113c4:	ldr	pc, [ip, #3252]!	; 0xcb4

000113c8 <dup2@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #151552	; 0x25000
   113d0:	ldr	pc, [ip, #3244]!	; 0xcac

000113d4 <realloc@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #151552	; 0x25000
   113dc:	ldr	pc, [ip, #3236]!	; 0xca4

000113e0 <textdomain@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #151552	; 0x25000
   113e8:	ldr	pc, [ip, #3228]!	; 0xc9c

000113ec <iswcntrl@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #151552	; 0x25000
   113f4:	ldr	pc, [ip, #3220]!	; 0xc94

000113f8 <iswprint@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #151552	; 0x25000
   11400:	ldr	pc, [ip, #3212]!	; 0xc8c

00011404 <__fxstat64@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #151552	; 0x25000
   1140c:	ldr	pc, [ip, #3204]!	; 0xc84

00011410 <lseek64@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #151552	; 0x25000
   11418:	ldr	pc, [ip, #3196]!	; 0xc7c

0001141c <__ctype_get_mb_cur_max@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #151552	; 0x25000
   11424:	ldr	pc, [ip, #3188]!	; 0xc74

00011428 <fread@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #151552	; 0x25000
   11430:	ldr	pc, [ip, #3180]!	; 0xc6c

00011434 <__fpending@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #151552	; 0x25000
   1143c:	ldr	pc, [ip, #3172]!	; 0xc64

00011440 <ferror_unlocked@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #151552	; 0x25000
   11448:	ldr	pc, [ip, #3164]!	; 0xc5c

0001144c <mbrtowc@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #151552	; 0x25000
   11454:	ldr	pc, [ip, #3156]!	; 0xc54

00011458 <error@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #151552	; 0x25000
   11460:	ldr	pc, [ip, #3148]!	; 0xc4c

00011464 <open64@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #151552	; 0x25000
   1146c:	ldr	pc, [ip, #3140]!	; 0xc44

00011470 <malloc@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #151552	; 0x25000
   11478:	ldr	pc, [ip, #3132]!	; 0xc3c

0001147c <iconv_open@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #151552	; 0x25000
   11484:	ldr	pc, [ip, #3124]!	; 0xc34

00011488 <__libc_start_main@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #151552	; 0x25000
   11490:	ldr	pc, [ip, #3116]!	; 0xc2c

00011494 <__freading@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #151552	; 0x25000
   1149c:	ldr	pc, [ip, #3108]!	; 0xc24

000114a0 <__gmon_start__@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #151552	; 0x25000
   114a8:	ldr	pc, [ip, #3100]!	; 0xc1c

000114ac <freopen64@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #151552	; 0x25000
   114b4:	ldr	pc, [ip, #3092]!	; 0xc14

000114b8 <getopt_long@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #151552	; 0x25000
   114c0:	ldr	pc, [ip, #3084]!	; 0xc0c

000114c4 <__ctype_b_loc@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #151552	; 0x25000
   114cc:	ldr	pc, [ip, #3076]!	; 0xc04

000114d0 <exit@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #151552	; 0x25000
   114d8:	ldr	pc, [ip, #3068]!	; 0xbfc

000114dc <iswspace@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #151552	; 0x25000
   114e4:	ldr	pc, [ip, #3060]!	; 0xbf4

000114e8 <strlen@plt>:
   114e8:	add	ip, pc, #0, 12
   114ec:	add	ip, ip, #151552	; 0x25000
   114f0:	ldr	pc, [ip, #3052]!	; 0xbec

000114f4 <strchr@plt>:
   114f4:	add	ip, pc, #0, 12
   114f8:	add	ip, ip, #151552	; 0x25000
   114fc:	ldr	pc, [ip, #3044]!	; 0xbe4

00011500 <__errno_location@plt>:
   11500:	add	ip, pc, #0, 12
   11504:	add	ip, ip, #151552	; 0x25000
   11508:	ldr	pc, [ip, #3036]!	; 0xbdc

0001150c <iswalnum@plt>:
   1150c:	add	ip, pc, #0, 12
   11510:	add	ip, ip, #151552	; 0x25000
   11514:	ldr	pc, [ip, #3028]!	; 0xbd4

00011518 <__sprintf_chk@plt>:
   11518:	add	ip, pc, #0, 12
   1151c:	add	ip, ip, #151552	; 0x25000
   11520:	ldr	pc, [ip, #3020]!	; 0xbcc

00011524 <__cxa_atexit@plt>:
   11524:	add	ip, pc, #0, 12
   11528:	add	ip, ip, #151552	; 0x25000
   1152c:	ldr	pc, [ip, #3012]!	; 0xbc4

00011530 <setvbuf@plt>:
   11530:	add	ip, pc, #0, 12
   11534:	add	ip, ip, #151552	; 0x25000
   11538:	ldr	pc, [ip, #3004]!	; 0xbbc

0001153c <memset@plt>:
   1153c:	add	ip, pc, #0, 12
   11540:	add	ip, ip, #151552	; 0x25000
   11544:	ldr	pc, [ip, #2996]!	; 0xbb4

00011548 <btowc@plt>:
   11548:	add	ip, pc, #0, 12
   1154c:	add	ip, ip, #151552	; 0x25000
   11550:	ldr	pc, [ip, #2988]!	; 0xbac

00011554 <__printf_chk@plt>:
   11554:	add	ip, pc, #0, 12
   11558:	add	ip, ip, #151552	; 0x25000
   1155c:	ldr	pc, [ip, #2980]!	; 0xba4

00011560 <fileno@plt>:
   11560:	add	ip, pc, #0, 12
   11564:	add	ip, ip, #151552	; 0x25000
   11568:	ldr	pc, [ip, #2972]!	; 0xb9c

0001156c <__fprintf_chk@plt>:
   1156c:	add	ip, pc, #0, 12
   11570:	add	ip, ip, #151552	; 0x25000
   11574:	ldr	pc, [ip, #2964]!	; 0xb94

00011578 <memchr@plt>:
   11578:	add	ip, pc, #0, 12
   1157c:	add	ip, ip, #151552	; 0x25000
   11580:	ldr	pc, [ip, #2956]!	; 0xb8c

00011584 <strtoimax@plt>:
   11584:	add	ip, pc, #0, 12
   11588:	add	ip, ip, #151552	; 0x25000
   1158c:	ldr	pc, [ip, #2948]!	; 0xb84

00011590 <fclose@plt>:
   11590:	add	ip, pc, #0, 12
   11594:	add	ip, ip, #151552	; 0x25000
   11598:	ldr	pc, [ip, #2940]!	; 0xb7c

0001159c <strnlen@plt>:
   1159c:	add	ip, pc, #0, 12
   115a0:	add	ip, ip, #151552	; 0x25000
   115a4:	ldr	pc, [ip, #2932]!	; 0xb74

000115a8 <fseeko64@plt>:
   115a8:	add	ip, pc, #0, 12
   115ac:	add	ip, ip, #151552	; 0x25000
   115b0:	ldr	pc, [ip, #2924]!	; 0xb6c

000115b4 <setlocale@plt>:
   115b4:	add	ip, pc, #0, 12
   115b8:	add	ip, ip, #151552	; 0x25000
   115bc:	ldr	pc, [ip, #2916]!	; 0xb64

000115c0 <toupper@plt>:
   115c0:	add	ip, pc, #0, 12
   115c4:	add	ip, ip, #151552	; 0x25000
   115c8:	ldr	pc, [ip, #2908]!	; 0xb5c

000115cc <__explicit_bzero_chk@plt>:
   115cc:	add	ip, pc, #0, 12
   115d0:	add	ip, ip, #151552	; 0x25000
   115d4:	ldr	pc, [ip, #2900]!	; 0xb54

000115d8 <strrchr@plt>:
   115d8:	add	ip, pc, #0, 12
   115dc:	add	ip, ip, #151552	; 0x25000
   115e0:	ldr	pc, [ip, #2892]!	; 0xb4c

000115e4 <nl_langinfo@plt>:
   115e4:	add	ip, pc, #0, 12
   115e8:	add	ip, ip, #151552	; 0x25000
   115ec:	ldr	pc, [ip, #2884]!	; 0xb44

000115f0 <clearerr_unlocked@plt>:
   115f0:	add	ip, pc, #0, 12
   115f4:	add	ip, ip, #151552	; 0x25000
   115f8:	ldr	pc, [ip, #2876]!	; 0xb3c

000115fc <fopen64@plt>:
   115fc:	add	ip, pc, #0, 12
   11600:	add	ip, ip, #151552	; 0x25000
   11604:	ldr	pc, [ip, #2868]!	; 0xb34

00011608 <qsort@plt>:
   11608:	add	ip, pc, #0, 12
   1160c:	add	ip, ip, #151552	; 0x25000
   11610:	ldr	pc, [ip, #2860]!	; 0xb2c

00011614 <bindtextdomain@plt>:
   11614:	add	ip, pc, #0, 12
   11618:	add	ip, ip, #151552	; 0x25000
   1161c:	ldr	pc, [ip, #2852]!	; 0xb24

00011620 <towupper@plt>:
   11620:	add	ip, pc, #0, 12
   11624:	add	ip, ip, #151552	; 0x25000
   11628:	ldr	pc, [ip, #2844]!	; 0xb1c

0001162c <fputs@plt>:
   1162c:	add	ip, pc, #0, 12
   11630:	add	ip, ip, #151552	; 0x25000
   11634:	ldr	pc, [ip, #2836]!	; 0xb14

00011638 <strncmp@plt>:
   11638:	add	ip, pc, #0, 12
   1163c:	add	ip, ip, #151552	; 0x25000
   11640:	ldr	pc, [ip, #2828]!	; 0xb0c

00011644 <abort@plt>:
   11644:	add	ip, pc, #0, 12
   11648:	add	ip, ip, #151552	; 0x25000
   1164c:	ldr	pc, [ip, #2820]!	; 0xb04

00011650 <close@plt>:
   11650:	add	ip, pc, #0, 12
   11654:	add	ip, ip, #151552	; 0x25000
   11658:	ldr	pc, [ip, #2812]!	; 0xafc

0001165c <putchar_unlocked@plt>:
   1165c:	add	ip, pc, #0, 12
   11660:	add	ip, ip, #151552	; 0x25000
   11664:	ldr	pc, [ip, #2804]!	; 0xaf4

00011668 <__assert_fail@plt>:
   11668:	add	ip, pc, #0, 12
   1166c:	add	ip, ip, #151552	; 0x25000
   11670:	ldr	pc, [ip, #2796]!	; 0xaec

00011674 <putc_unlocked@plt>:
   11674:	add	ip, pc, #0, 12
   11678:	add	ip, ip, #151552	; 0x25000
   1167c:	ldr	pc, [ip, #2788]!	; 0xae4

00011680 <ftello64@plt>:
   11680:	add	ip, pc, #0, 12
   11684:	add	ip, ip, #151552	; 0x25000
   11688:	ldr	pc, [ip, #2780]!	; 0xadc

Disassembly of section .text:

0001168c <.text>:
   1168c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11690:	mov	r5, r0
   11694:	sub	sp, sp, #108	; 0x6c
   11698:	ldr	r0, [r1]
   1169c:	mov	r4, r1
   116a0:	bl	1451c <ftello64@plt+0x2e9c>
   116a4:	ldr	r1, [pc, #3916]	; 125f8 <ftello64@plt+0xf78>
   116a8:	mov	r0, #6
   116ac:	bl	115b4 <setlocale@plt>
   116b0:	ldr	r1, [pc, #3908]	; 125fc <ftello64@plt+0xf7c>
   116b4:	ldr	r0, [pc, #3908]	; 12600 <ftello64@plt+0xf80>
   116b8:	bl	11614 <bindtextdomain@plt>
   116bc:	ldr	r0, [pc, #3900]	; 12600 <ftello64@plt+0xf80>
   116c0:	bl	113e0 <textdomain@plt>
   116c4:	ldr	r0, [pc, #3896]	; 12604 <ftello64@plt+0xf84>
   116c8:	bl	256cc <ftello64@plt+0x1404c>
   116cc:	ldr	r9, [pc, #3892]	; 12608 <ftello64@plt+0xf88>
   116d0:	ldr	fp, [pc, #3892]	; 1260c <ftello64@plt+0xf8c>
   116d4:	add	sl, r9, #76	; 0x4c
   116d8:	mov	r7, #0
   116dc:	str	r7, [sp]
   116e0:	mov	r3, sl
   116e4:	mov	r2, fp
   116e8:	mov	r1, r4
   116ec:	mov	r0, r5
   116f0:	bl	114b8 <getopt_long@plt>
   116f4:	cmn	r0, #1
   116f8:	bne	117a8 <ftello64@plt+0x128>
   116fc:	ldr	r8, [pc, #3852]	; 12610 <ftello64@plt+0xf90>
   11700:	ldr	r6, [pc, #3852]	; 12614 <ftello64@plt+0xf94>
   11704:	ldr	r0, [r8]
   11708:	cmp	r5, r0
   1170c:	bne	11ad8 <ftello64@plt+0x458>
   11710:	mov	r0, #4
   11714:	bl	223cc <ftello64@plt+0x10d4c>
   11718:	str	r0, [r6, #1124]	; 0x464
   1171c:	mov	r0, #8
   11720:	bl	223cc <ftello64@plt+0x10d4c>
   11724:	str	r0, [r6, #1128]	; 0x468
   11728:	mov	r0, #8
   1172c:	bl	223cc <ftello64@plt+0x10d4c>
   11730:	mov	r3, #1
   11734:	str	r3, [r6, #1136]	; 0x470
   11738:	ldr	r3, [r6, #1124]	; 0x464
   1173c:	str	r7, [r3]
   11740:	str	r0, [r6, #1132]	; 0x46c
   11744:	ldr	r3, [r6, #532]	; 0x214
   11748:	cmp	r3, #0
   1174c:	bne	11768 <ftello64@plt+0xe8>
   11750:	ldr	r3, [pc, #3900]	; 12694 <ftello64@plt+0x1014>
   11754:	ldrb	r3, [r3]
   11758:	cmp	r3, #0
   1175c:	moveq	r3, #2
   11760:	movne	r3, #1
   11764:	str	r3, [r6, #532]	; 0x214
   11768:	ldrb	r3, [r6]
   1176c:	cmp	r3, #0
   11770:	bne	11ca0 <ftello64@plt+0x620>
   11774:	ldr	r3, [r6, #540]	; 0x21c
   11778:	cmp	r3, #0
   1177c:	bne	11cc4 <ftello64@plt+0x644>
   11780:	ldr	r3, [pc, #3852]	; 12694 <ftello64@plt+0x1014>
   11784:	ldrb	r3, [r3]
   11788:	cmp	r3, #0
   1178c:	beq	117a0 <ftello64@plt+0x120>
   11790:	ldrb	r3, [r6, #528]	; 0x210
   11794:	cmp	r3, #0
   11798:	ldreq	r3, [pc, #3704]	; 12618 <ftello64@plt+0xf98>
   1179c:	beq	11cd0 <ftello64@plt+0x650>
   117a0:	ldr	r3, [pc, #3700]	; 1261c <ftello64@plt+0xf9c>
   117a4:	b	11cd0 <ftello64@plt+0x650>
   117a8:	cmp	r0, #83	; 0x53
   117ac:	beq	11a20 <ftello64@plt+0x3a0>
   117b0:	bgt	1183c <ftello64@plt+0x1bc>
   117b4:	cmp	r0, #70	; 0x46
   117b8:	beq	119e8 <ftello64@plt+0x368>
   117bc:	bgt	117fc <ftello64@plt+0x17c>
   117c0:	cmn	r0, #2
   117c4:	beq	11a94 <ftello64@plt+0x414>
   117c8:	bgt	117dc <ftello64@plt+0x15c>
   117cc:	cmn	r0, #3
   117d0:	beq	11a9c <ftello64@plt+0x41c>
   117d4:	mov	r0, #1
   117d8:	b	11a98 <ftello64@plt+0x418>
   117dc:	cmp	r0, #10
   117e0:	ldr	r6, [pc, #3628]	; 12614 <ftello64@plt+0xf94>
   117e4:	mov	r3, #1
   117e8:	beq	11a58 <ftello64@plt+0x3d8>
   117ec:	cmp	r0, #65	; 0x41
   117f0:	bne	117d4 <ftello64@plt+0x154>
   117f4:	strb	r3, [r6, #529]	; 0x211
   117f8:	b	116d8 <ftello64@plt+0x58>
   117fc:	cmp	r0, #77	; 0x4d
   11800:	beq	11a00 <ftello64@plt+0x380>
   11804:	bgt	1181c <ftello64@plt+0x19c>
   11808:	cmp	r0, #71	; 0x47
   1180c:	bne	117d4 <ftello64@plt+0x154>
   11810:	ldr	r3, [pc, #3708]	; 12694 <ftello64@plt+0x1014>
   11814:	strb	r7, [r3]
   11818:	b	116d8 <ftello64@plt+0x58>
   1181c:	cmp	r0, #79	; 0x4f
   11820:	ldr	r3, [pc, #3564]	; 12614 <ftello64@plt+0xf94>
   11824:	beq	11a14 <ftello64@plt+0x394>
   11828:	cmp	r0, #82	; 0x52
   1182c:	bne	117d4 <ftello64@plt+0x154>
   11830:	mov	r2, #1
   11834:	strb	r2, [r3, #536]	; 0x218
   11838:	b	116d8 <ftello64@plt+0x58>
   1183c:	cmp	r0, #103	; 0x67
   11840:	beq	11930 <ftello64@plt+0x2b0>
   11844:	bgt	11888 <ftello64@plt+0x208>
   11848:	cmp	r0, #87	; 0x57
   1184c:	ldr	r6, [pc, #3520]	; 12614 <ftello64@plt+0xf94>
   11850:	beq	11a34 <ftello64@plt+0x3b4>
   11854:	bgt	1186c <ftello64@plt+0x1ec>
   11858:	cmp	r0, #84	; 0x54
   1185c:	bne	117d4 <ftello64@plt+0x154>
   11860:	mov	r3, #3
   11864:	str	r3, [r6, #532]	; 0x214
   11868:	b	116d8 <ftello64@plt+0x58>
   1186c:	cmp	r0, #98	; 0x62
   11870:	beq	11920 <ftello64@plt+0x2a0>
   11874:	cmp	r0, #102	; 0x66
   11878:	bne	117d4 <ftello64@plt+0x154>
   1187c:	mov	r3, #1
   11880:	strb	r3, [r6]
   11884:	b	116d8 <ftello64@plt+0x58>
   11888:	cmp	r0, #114	; 0x72
   1188c:	beq	119c8 <ftello64@plt+0x348>
   11890:	bgt	118b8 <ftello64@plt+0x238>
   11894:	cmp	r0, #105	; 0x69
   11898:	ldr	r3, [pc, #3444]	; 12614 <ftello64@plt+0xf94>
   1189c:	ldr	r2, [pc, #3452]	; 12620 <ftello64@plt+0xfa0>
   118a0:	beq	119bc <ftello64@plt+0x33c>
   118a4:	cmp	r0, #111	; 0x6f
   118a8:	bne	117d4 <ftello64@plt+0x154>
   118ac:	ldr	r2, [r2]
   118b0:	str	r2, [r3, #524]	; 0x20c
   118b4:	b	116d8 <ftello64@plt+0x58>
   118b8:	cmp	r0, #116	; 0x74
   118bc:	beq	116dc <ftello64@plt+0x5c>
   118c0:	cmp	r0, #119	; 0x77
   118c4:	bne	117d4 <ftello64@plt+0x154>
   118c8:	ldr	r8, [pc, #3408]	; 12620 <ftello64@plt+0xfa0>
   118cc:	ldr	r3, [pc, #3364]	; 125f8 <ftello64@plt+0xf78>
   118d0:	mov	r2, #0
   118d4:	str	r3, [sp]
   118d8:	mov	r1, r2
   118dc:	add	r3, sp, #80	; 0x50
   118e0:	ldr	r0, [r8]
   118e4:	bl	22a9c <ftello64@plt+0x1141c>
   118e8:	cmp	r0, #0
   118ec:	bne	11914 <ftello64@plt+0x294>
   118f0:	ldrd	r2, [sp, #80]	; 0x50
   118f4:	mov	r1, #0
   118f8:	mvn	r0, #-2147483647	; 0x80000001
   118fc:	subs	r6, r2, #1
   11900:	sbc	r7, r3, #0
   11904:	cmp	r7, r1
   11908:	cmpeq	r6, r0
   1190c:	strd	r2, [sp, #16]
   11910:	bls	119d8 <ftello64@plt+0x358>
   11914:	mov	r2, #5
   11918:	ldr	r1, [pc, #3332]	; 12624 <ftello64@plt+0xfa4>
   1191c:	b	11984 <ftello64@plt+0x304>
   11920:	ldr	r3, [pc, #3320]	; 12620 <ftello64@plt+0xfa0>
   11924:	ldr	r3, [r3]
   11928:	str	r3, [r6, #516]	; 0x204
   1192c:	b	116d8 <ftello64@plt+0x58>
   11930:	ldr	r8, [pc, #3304]	; 12620 <ftello64@plt+0xfa0>
   11934:	ldr	r3, [pc, #3260]	; 125f8 <ftello64@plt+0xf78>
   11938:	mov	r2, #0
   1193c:	str	r3, [sp]
   11940:	mov	r1, r2
   11944:	add	r3, sp, #80	; 0x50
   11948:	ldr	r0, [r8]
   1194c:	bl	22a9c <ftello64@plt+0x1141c>
   11950:	cmp	r0, #0
   11954:	bne	1197c <ftello64@plt+0x2fc>
   11958:	ldrd	r2, [sp, #80]	; 0x50
   1195c:	mov	r1, #0
   11960:	mvn	r0, #-2147483647	; 0x80000001
   11964:	subs	r6, r2, #1
   11968:	sbc	r7, r3, #0
   1196c:	cmp	r7, r1
   11970:	cmpeq	r6, r0
   11974:	strd	r2, [sp, #16]
   11978:	bls	119ac <ftello64@plt+0x32c>
   1197c:	ldr	r1, [pc, #3236]	; 12628 <ftello64@plt+0xfa8>
   11980:	mov	r2, #5
   11984:	mov	r0, #0
   11988:	bl	113b0 <dcgettext@plt>
   1198c:	mov	r4, r0
   11990:	ldr	r0, [r8]
   11994:	bl	165f0 <ftello64@plt+0x4f70>
   11998:	mov	r2, r4
   1199c:	mov	r1, #0
   119a0:	mov	r3, r0
   119a4:	mov	r0, #1
   119a8:	bl	11458 <error@plt>
   119ac:	ldr	r3, [pc, #3296]	; 12694 <ftello64@plt+0x1014>
   119b0:	ldr	r2, [sp, #16]
   119b4:	str	r2, [r3, #4]
   119b8:	b	116d8 <ftello64@plt+0x58>
   119bc:	ldr	r2, [r2]
   119c0:	str	r2, [r3, #520]	; 0x208
   119c4:	b	116d8 <ftello64@plt+0x58>
   119c8:	ldr	r3, [pc, #3140]	; 12614 <ftello64@plt+0xf94>
   119cc:	mov	r2, #1
   119d0:	strb	r2, [r3, #528]	; 0x210
   119d4:	b	116d8 <ftello64@plt+0x58>
   119d8:	ldr	r3, [pc, #3252]	; 12694 <ftello64@plt+0x1014>
   119dc:	ldr	r2, [sp, #16]
   119e0:	str	r2, [r3, #8]
   119e4:	b	116d8 <ftello64@plt+0x58>
   119e8:	ldr	r3, [pc, #3120]	; 12620 <ftello64@plt+0xfa0>
   119ec:	ldr	r0, [r3]
   119f0:	ldr	r3, [pc, #3228]	; 12694 <ftello64@plt+0x1014>
   119f4:	str	r0, [r3, #12]
   119f8:	bl	1368c <ftello64@plt+0x200c>
   119fc:	b	116d8 <ftello64@plt+0x58>
   11a00:	ldr	r3, [pc, #3096]	; 12620 <ftello64@plt+0xfa0>
   11a04:	ldr	r2, [r3]
   11a08:	ldr	r3, [pc, #3204]	; 12694 <ftello64@plt+0x1014>
   11a0c:	str	r2, [r3, #16]
   11a10:	b	116d8 <ftello64@plt+0x58>
   11a14:	mov	r2, #2
   11a18:	str	r2, [r3, #532]	; 0x214
   11a1c:	b	116d8 <ftello64@plt+0x58>
   11a20:	ldr	r3, [pc, #3064]	; 12620 <ftello64@plt+0xfa0>
   11a24:	ldr	r0, [r3]
   11a28:	ldr	r3, [pc, #3044]	; 12614 <ftello64@plt+0xf94>
   11a2c:	str	r0, [r3, #540]	; 0x21c
   11a30:	b	119f8 <ftello64@plt+0x378>
   11a34:	ldr	r3, [pc, #3044]	; 12620 <ftello64@plt+0xfa0>
   11a38:	ldr	r0, [r3]
   11a3c:	str	r0, [r6, #832]	; 0x340
   11a40:	bl	1368c <ftello64@plt+0x200c>
   11a44:	ldr	r3, [r6, #832]	; 0x340
   11a48:	ldrb	r3, [r3]
   11a4c:	cmp	r3, #0
   11a50:	streq	r3, [r6, #832]	; 0x340
   11a54:	b	116d8 <ftello64@plt+0x58>
   11a58:	str	r3, [sp, #8]
   11a5c:	ldr	r3, [pc, #3016]	; 1262c <ftello64@plt+0xfac>
   11a60:	ldr	r1, [pc, #3000]	; 12620 <ftello64@plt+0xfa0>
   11a64:	ldr	r0, [pc, #3012]	; 12630 <ftello64@plt+0xfb0>
   11a68:	ldr	r3, [r3]
   11a6c:	str	r3, [sp, #4]
   11a70:	mov	r3, #4
   11a74:	str	r3, [sp]
   11a78:	ldr	r3, [pc, #2996]	; 12634 <ftello64@plt+0xfb4>
   11a7c:	ldr	r1, [r1]
   11a80:	add	r2, r3, #8
   11a84:	bl	1417c <ftello64@plt+0x2afc>
   11a88:	add	r0, r9, r0, lsl #2
   11a8c:	ldr	r3, [r0, #56]	; 0x38
   11a90:	b	11864 <ftello64@plt+0x1e4>
   11a94:	mov	r0, #0
   11a98:	bl	13c30 <ftello64@plt+0x25b0>
   11a9c:	ldr	r3, [pc, #3096]	; 126bc <ftello64@plt+0x103c>
   11aa0:	ldr	r1, [pc, #2960]	; 12638 <ftello64@plt+0xfb8>
   11aa4:	ldr	r0, [pc, #2960]	; 1263c <ftello64@plt+0xfbc>
   11aa8:	ldr	r4, [r3]
   11aac:	ldr	r3, [pc, #2956]	; 12640 <ftello64@plt+0xfc0>
   11ab0:	ldr	r5, [r3]
   11ab4:	bl	14e10 <ftello64@plt+0x3790>
   11ab8:	mov	r3, r5
   11abc:	ldr	r2, [pc, #2944]	; 12644 <ftello64@plt+0xfc4>
   11ac0:	ldr	r1, [pc, #2944]	; 12648 <ftello64@plt+0xfc8>
   11ac4:	stm	sp, {r0, r7}
   11ac8:	mov	r0, r4
   11acc:	bl	22304 <ftello64@plt+0x10c84>
   11ad0:	mov	r0, #0
   11ad4:	bl	114d0 <exit@plt>
   11ad8:	ldr	r3, [pc, #2996]	; 12694 <ftello64@plt+0x1014>
   11adc:	ldrb	r3, [r3]
   11ae0:	cmp	r3, #0
   11ae4:	beq	11b88 <ftello64@plt+0x508>
   11ae8:	sub	r0, r5, r0
   11aec:	mov	r1, #4
   11af0:	str	r0, [r6, #1136]	; 0x470
   11af4:	bl	224a4 <ftello64@plt+0x10e24>
   11af8:	mov	r1, #8
   11afc:	mov	r5, #0
   11b00:	mov	fp, r5
   11b04:	str	r0, [r6, #1124]	; 0x464
   11b08:	ldr	r0, [r6, #1136]	; 0x470
   11b0c:	bl	224a4 <ftello64@plt+0x10e24>
   11b10:	mov	r1, #8
   11b14:	str	r0, [r6, #1128]	; 0x468
   11b18:	ldr	r0, [r6, #1136]	; 0x470
   11b1c:	bl	224a4 <ftello64@plt+0x10e24>
   11b20:	ldr	sl, [r6, #1136]	; 0x470
   11b24:	ldr	r9, [r6, #1124]	; 0x464
   11b28:	ldr	r3, [pc, #2844]	; 1264c <ftello64@plt+0xfcc>
   11b2c:	str	r0, [r6, #1132]	; 0x46c
   11b30:	cmp	r5, sl
   11b34:	bge	11744 <ftello64@plt+0xc4>
   11b38:	ldr	r7, [r8]
   11b3c:	ldr	r2, [r4, r7, lsl #2]
   11b40:	ldrb	r1, [r2]
   11b44:	cmp	r1, #0
   11b48:	beq	11b74 <ftello64@plt+0x4f4>
   11b4c:	mov	r1, r3
   11b50:	mov	r0, r2
   11b54:	str	r3, [sp, #24]
   11b58:	str	r2, [sp, #16]
   11b5c:	bl	112e4 <strcmp@plt>
   11b60:	ldr	r2, [sp, #16]
   11b64:	ldr	r3, [sp, #24]
   11b68:	cmp	r0, #0
   11b6c:	strne	r2, [r9, r5, lsl #2]
   11b70:	bne	11b78 <ftello64@plt+0x4f8>
   11b74:	str	fp, [r9, r5, lsl #2]
   11b78:	add	r7, r7, #1
   11b7c:	str	r7, [r8]
   11b80:	add	r5, r5, #1
   11b84:	b	11b30 <ftello64@plt+0x4b0>
   11b88:	mov	r3, #1
   11b8c:	mov	r0, #4
   11b90:	str	r3, [r6, #1136]	; 0x470
   11b94:	bl	223cc <ftello64@plt+0x10d4c>
   11b98:	str	r0, [r6, #1124]	; 0x464
   11b9c:	mov	r0, #8
   11ba0:	bl	223cc <ftello64@plt+0x10d4c>
   11ba4:	str	r0, [r6, #1128]	; 0x468
   11ba8:	mov	r0, #8
   11bac:	bl	223cc <ftello64@plt+0x10d4c>
   11bb0:	ldr	r7, [r8]
   11bb4:	ldr	sl, [r4, r7, lsl #2]
   11bb8:	lsl	r9, r7, #2
   11bbc:	ldrb	r3, [sl]
   11bc0:	cmp	r3, #0
   11bc4:	str	r0, [r6, #1132]	; 0x46c
   11bc8:	beq	11be8 <ftello64@plt+0x568>
   11bcc:	ldr	r1, [pc, #2680]	; 1264c <ftello64@plt+0xfcc>
   11bd0:	mov	r0, sl
   11bd4:	bl	112e4 <strcmp@plt>
   11bd8:	cmp	r0, #0
   11bdc:	ldrne	r3, [r6, #1124]	; 0x464
   11be0:	strne	sl, [r3]
   11be4:	bne	11bf4 <ftello64@plt+0x574>
   11be8:	ldr	r3, [r6, #1124]	; 0x464
   11bec:	mov	r2, #0
   11bf0:	str	r2, [r3]
   11bf4:	add	r7, r7, #1
   11bf8:	cmp	r5, r7
   11bfc:	str	r7, [r8]
   11c00:	ble	11c5c <ftello64@plt+0x5dc>
   11c04:	ldr	r3, [pc, #2736]	; 126bc <ftello64@plt+0x103c>
   11c08:	add	r9, r4, r9
   11c0c:	ldr	r1, [pc, #2620]	; 12650 <ftello64@plt+0xfd0>
   11c10:	ldr	r2, [r3]
   11c14:	ldr	r0, [r9, #4]
   11c18:	bl	143dc <ftello64@plt+0x2d5c>
   11c1c:	subs	r7, r0, #0
   11c20:	ldrne	r3, [r8]
   11c24:	addne	r3, r3, #1
   11c28:	strne	r3, [r8]
   11c2c:	bne	11c5c <ftello64@plt+0x5dc>
   11c30:	bl	11500 <__errno_location@plt>
   11c34:	ldr	r3, [r8]
   11c38:	mov	r1, #3
   11c3c:	ldr	r2, [r4, r3, lsl #2]
   11c40:	ldr	r5, [r0]
   11c44:	mov	r0, r7
   11c48:	bl	164b0 <ftello64@plt+0x4e30>
   11c4c:	ldr	r2, [pc, #2560]	; 12654 <ftello64@plt+0xfd4>
   11c50:	mov	r1, r5
   11c54:	mov	r3, r0
   11c58:	b	119a4 <ftello64@plt+0x324>
   11c5c:	ldr	r3, [r8]
   11c60:	cmp	r5, r3
   11c64:	ble	11744 <ftello64@plt+0xc4>
   11c68:	mov	r2, #5
   11c6c:	ldr	r1, [pc, #2532]	; 12658 <ftello64@plt+0xfd8>
   11c70:	mov	r0, #0
   11c74:	bl	113b0 <dcgettext@plt>
   11c78:	ldr	r3, [r8]
   11c7c:	mov	r5, r0
   11c80:	ldr	r0, [r4, r3, lsl #2]
   11c84:	bl	165f0 <ftello64@plt+0x4f70>
   11c88:	mov	r1, #0
   11c8c:	mov	r2, r5
   11c90:	mov	r3, r0
   11c94:	mov	r0, r1
   11c98:	bl	11458 <error@plt>
   11c9c:	b	117d4 <ftello64@plt+0x154>
   11ca0:	ldr	r5, [pc, #2484]	; 1265c <ftello64@plt+0xfdc>
   11ca4:	mov	r4, #0
   11ca8:	mov	r0, r4
   11cac:	bl	115c0 <toupper@plt>
   11cb0:	strb	r0, [r5, r4]
   11cb4:	add	r4, r4, #1
   11cb8:	cmp	r4, #256	; 0x100
   11cbc:	bne	11ca8 <ftello64@plt+0x628>
   11cc0:	b	11774 <ftello64@plt+0xf4>
   11cc4:	ldrb	r3, [r3]
   11cc8:	cmp	r3, #0
   11ccc:	bne	11cd4 <ftello64@plt+0x654>
   11cd0:	str	r3, [r6, #540]	; 0x21c
   11cd4:	ldr	r3, [r6, #540]	; 0x21c
   11cd8:	cmp	r3, #0
   11cdc:	beq	11ce8 <ftello64@plt+0x668>
   11ce0:	ldr	r0, [pc, #2424]	; 12660 <ftello64@plt+0xfe0>
   11ce4:	bl	1388c <ftello64@plt+0x220c>
   11ce8:	ldr	r3, [r6, #832]	; 0x340
   11cec:	cmp	r3, #0
   11cf0:	beq	11d58 <ftello64@plt+0x6d8>
   11cf4:	ldr	r0, [pc, #2408]	; 12664 <ftello64@plt+0xfe4>
   11cf8:	bl	1388c <ftello64@plt+0x220c>
   11cfc:	ldr	r0, [r6, #516]	; 0x204
   11d00:	cmp	r0, #0
   11d04:	beq	11dac <ftello64@plt+0x72c>
   11d08:	add	r1, sp, #80	; 0x50
   11d0c:	bl	1392c <ftello64@plt+0x22ac>
   11d10:	mov	r1, #1
   11d14:	mov	r2, #256	; 0x100
   11d18:	ldr	r0, [pc, #2376]	; 12668 <ftello64@plt+0xfe8>
   11d1c:	bl	1153c <memset@plt>
   11d20:	ldr	r0, [sp, #80]	; 0x50
   11d24:	ldr	r1, [sp, #84]	; 0x54
   11d28:	mov	r3, r0
   11d2c:	mov	ip, #0
   11d30:	cmp	r3, r1
   11d34:	bcc	12004 <ftello64@plt+0x984>
   11d38:	ldr	r3, [pc, #2388]	; 12694 <ftello64@plt+0x1014>
   11d3c:	ldrb	r3, [r3]
   11d40:	cmp	r3, #0
   11d44:	strbeq	r3, [r6, #1172]	; 0x494
   11d48:	strbeq	r3, [r6, #1149]	; 0x47d
   11d4c:	strbeq	r3, [r6, #1150]	; 0x47e
   11d50:	bl	14340 <ftello64@plt+0x2cc0>
   11d54:	b	11dac <ftello64@plt+0x72c>
   11d58:	ldr	r4, [r6, #516]	; 0x204
   11d5c:	cmp	r4, #0
   11d60:	movne	r0, r4
   11d64:	bne	11d08 <ftello64@plt+0x688>
   11d68:	ldr	r3, [pc, #2340]	; 12694 <ftello64@plt+0x1014>
   11d6c:	ldr	r7, [pc, #2296]	; 1266c <ftello64@plt+0xfec>
   11d70:	ldrb	r5, [r3]
   11d74:	cmp	r5, #0
   11d78:	beq	11fe4 <ftello64@plt+0x964>
   11d7c:	bl	114c4 <__ctype_b_loc@plt>
   11d80:	add	r7, r7, #4
   11d84:	mov	r3, r4
   11d88:	ldr	r1, [r0]
   11d8c:	lsl	r2, r3, #1
   11d90:	ldrh	r2, [r1, r2]
   11d94:	lsr	r2, r2, #10
   11d98:	and	r2, r2, #1
   11d9c:	strb	r2, [r3, r7]
   11da0:	add	r3, r3, #1
   11da4:	cmp	r3, #256	; 0x100
   11da8:	bne	11d88 <ftello64@plt+0x708>
   11dac:	ldr	r0, [r6, #520]	; 0x208
   11db0:	cmp	r0, #0
   11db4:	beq	11dcc <ftello64@plt+0x74c>
   11db8:	ldr	r1, [pc, #2224]	; 12670 <ftello64@plt+0xff0>
   11dbc:	bl	13a08 <ftello64@plt+0x2388>
   11dc0:	ldr	r3, [r6, #1404]	; 0x57c
   11dc4:	cmp	r3, #0
   11dc8:	streq	r3, [r6, #520]	; 0x208
   11dcc:	ldr	r0, [r6, #524]	; 0x20c
   11dd0:	cmp	r0, #0
   11dd4:	beq	11dec <ftello64@plt+0x76c>
   11dd8:	ldr	r1, [pc, #2196]	; 12674 <ftello64@plt+0xff4>
   11ddc:	bl	13a08 <ftello64@plt+0x2388>
   11de0:	ldr	r3, [r6, #1416]	; 0x588
   11de4:	cmp	r3, #0
   11de8:	streq	r3, [r6, #524]	; 0x20c
   11dec:	ldr	r1, [pc, #2180]	; 12678 <ftello64@plt+0xff8>
   11df0:	mov	r2, #0
   11df4:	mov	r3, #0
   11df8:	mov	r8, #0
   11dfc:	strd	r2, [r1], #28
   11e00:	str	r8, [r6, #1420]	; 0x58c
   11e04:	str	r1, [sp, #48]	; 0x30
   11e08:	str	r8, [r6, #1432]	; 0x598
   11e0c:	str	r8, [r6, #1436]	; 0x59c
   11e10:	ldr	r5, [pc, #2044]	; 12614 <ftello64@plt+0xf94>
   11e14:	mov	r4, r5
   11e18:	ldr	r3, [r5, #1136]	; 0x470
   11e1c:	cmp	r8, r3
   11e20:	blt	12014 <ftello64@plt+0x994>
   11e24:	ldr	r1, [r5, #1420]	; 0x58c
   11e28:	cmp	r1, #0
   11e2c:	beq	11e40 <ftello64@plt+0x7c0>
   11e30:	ldr	r3, [pc, #2116]	; 1267c <ftello64@plt+0xffc>
   11e34:	mov	r2, #32
   11e38:	ldr	r0, [r5, #1468]	; 0x5bc
   11e3c:	bl	11608 <qsort@plt>
   11e40:	ldrb	r3, [r4, #529]	; 0x211
   11e44:	cmp	r3, #0
   11e48:	beq	11e80 <ftello64@plt+0x800>
   11e4c:	ldr	r7, [pc, #2092]	; 12680 <ftello64@plt+0x1000>
   11e50:	mov	r8, #21
   11e54:	mov	r5, #0
   11e58:	str	r5, [r4, #1436]	; 0x59c
   11e5c:	ldr	r3, [r4, #1136]	; 0x470
   11e60:	cmp	r5, r3
   11e64:	bcc	12560 <ftello64@plt+0xee0>
   11e68:	ldr	r0, [r4, #1436]	; 0x59c
   11e6c:	add	r3, r0, #1
   11e70:	add	r0, r0, #2
   11e74:	str	r3, [r4, #1436]	; 0x59c
   11e78:	bl	223cc <ftello64@plt+0x10d4c>
   11e7c:	str	r0, [r4, #1472]	; 0x5c0
   11e80:	ldrb	r3, [r4, #529]	; 0x211
   11e84:	ldr	r8, [pc, #2056]	; 12694 <ftello64@plt+0x1014>
   11e88:	cmp	r3, #0
   11e8c:	bne	11e9c <ftello64@plt+0x81c>
   11e90:	ldrb	r3, [r4, #528]	; 0x210
   11e94:	cmp	r3, #0
   11e98:	beq	11ebc <ftello64@plt+0x83c>
   11e9c:	ldrb	r3, [r4, #536]	; 0x218
   11ea0:	cmp	r3, #0
   11ea4:	ldreq	r3, [r4, #1436]	; 0x59c
   11ea8:	ldreq	r2, [r8, #4]
   11eac:	addeq	r2, r3, r2
   11eb0:	ldreq	r3, [r8, #8]
   11eb4:	subeq	r3, r3, r2
   11eb8:	streq	r3, [r8, #8]
   11ebc:	ldr	r3, [r8, #8]
   11ec0:	ldr	r6, [r8, #4]
   11ec4:	cmp	r3, #0
   11ec8:	movlt	r3, #0
   11ecc:	strlt	r3, [r8, #8]
   11ed0:	ldr	r5, [r8, #8]
   11ed4:	ldr	r0, [r8, #12]
   11ed8:	add	r5, r5, r5, lsr #31
   11edc:	cmp	r0, #0
   11ee0:	asr	r5, r5, #1
   11ee4:	sub	r6, r5, r6
   11ee8:	str	r5, [r4, #1480]	; 0x5c8
   11eec:	str	r6, [r4, #1484]	; 0x5cc
   11ef0:	str	r5, [r4, #1488]	; 0x5d0
   11ef4:	beq	125d4 <ftello64@plt+0xf54>
   11ef8:	ldrb	r3, [r0]
   11efc:	cmp	r3, #0
   11f00:	beq	125d4 <ftello64@plt+0xf54>
   11f04:	bl	114e8 <strlen@plt>
   11f08:	str	r0, [r4, #1492]	; 0x5d4
   11f0c:	ldrb	r3, [r8]
   11f10:	cmp	r3, #0
   11f14:	ldr	r3, [r4, #1492]	; 0x5d4
   11f18:	lsl	r3, r3, #1
   11f1c:	addeq	r3, r3, #1
   11f20:	beq	11f38 <ftello64@plt+0x8b8>
   11f24:	sub	r6, r6, r3
   11f28:	cmp	r6, #0
   11f2c:	movlt	r2, #0
   11f30:	str	r6, [r4, #1484]	; 0x5cc
   11f34:	strlt	r2, [r4, #1484]	; 0x5cc
   11f38:	sub	r5, r5, r3
   11f3c:	str	r5, [r4, #1488]	; 0x5d0
   11f40:	bl	114c4 <__ctype_b_loc@plt>
   11f44:	mov	r2, #0
   11f48:	ldr	r1, [r0]
   11f4c:	mov	r9, r0
   11f50:	ldr	r0, [pc, #1836]	; 12684 <ftello64@plt+0x1004>
   11f54:	sub	r1, r1, #2
   11f58:	ldrh	r3, [r1, #2]!
   11f5c:	lsr	r3, r3, #13
   11f60:	and	r3, r3, #1
   11f64:	strb	r3, [r2, r0]
   11f68:	add	r2, r2, #1
   11f6c:	cmp	r2, #256	; 0x100
   11f70:	bne	11f58 <ftello64@plt+0x8d8>
   11f74:	ldr	r2, [r4, #532]	; 0x214
   11f78:	mov	r3, #1
   11f7c:	cmp	r2, #2
   11f80:	strb	r3, [r4, #269]	; 0x10d
   11f84:	strbeq	r3, [r4, #291]	; 0x123
   11f88:	beq	11f98 <ftello64@plt+0x918>
   11f8c:	cmp	r2, #3
   11f90:	ldreq	r1, [pc, #1776]	; 12688 <ftello64@plt+0x1008>
   11f94:	beq	125e8 <ftello64@plt+0xf68>
   11f98:	ldr	r7, [r4, #1468]	; 0x5bc
   11f9c:	ldr	r5, [pc, #1648]	; 12614 <ftello64@plt+0xf94>
   11fa0:	mov	r3, #0
   11fa4:	str	r3, [r4, #1496]	; 0x5d8
   11fa8:	str	r3, [r4, #1500]	; 0x5dc
   11fac:	strb	r3, [r4, #1504]	; 0x5e0
   11fb0:	str	r3, [r4, #1508]	; 0x5e4
   11fb4:	str	r3, [r4, #1512]	; 0x5e8
   11fb8:	strb	r3, [r4, #1516]	; 0x5ec
   11fbc:	add	r7, r7, #32
   11fc0:	mov	r4, r5
   11fc4:	str	r3, [sp, #24]
   11fc8:	ldr	r3, [r5, #1420]	; 0x58c
   11fcc:	ldr	r2, [sp, #24]
   11fd0:	cmp	r2, r3
   11fd4:	blt	126cc <ftello64@plt+0x104c>
   11fd8:	mov	r0, #0
   11fdc:	add	sp, sp, #108	; 0x6c
   11fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11fe4:	mov	r2, #256	; 0x100
   11fe8:	mov	r1, #1
   11fec:	add	r0, r7, #4
   11ff0:	bl	1153c <memset@plt>
   11ff4:	strb	r5, [r6, #1172]	; 0x494
   11ff8:	strb	r5, [r6, #1149]	; 0x47d
   11ffc:	strb	r5, [r6, #1150]	; 0x47e
   12000:	b	11cfc <ftello64@plt+0x67c>
   12004:	ldrb	r2, [r3], #1
   12008:	add	r2, r6, r2
   1200c:	strb	ip, [r2, #1140]	; 0x474
   12010:	b	11d30 <ftello64@plt+0x6b0>
   12014:	lsl	r3, r8, #3
   12018:	str	r3, [sp, #44]	; 0x2c
   1201c:	ldr	r3, [r5, #1124]	; 0x464
   12020:	ldr	r1, [r5, #1132]	; 0x46c
   12024:	lsl	r2, r8, #3
   12028:	add	r1, r1, r2
   1202c:	ldr	r0, [r3, r8, lsl #2]
   12030:	bl	1392c <ftello64@plt+0x22ac>
   12034:	ldrb	fp, [r5, #528]	; 0x210
   12038:	ldr	r3, [r5, #1132]	; 0x46c
   1203c:	lsl	r2, r8, #3
   12040:	cmp	fp, #0
   12044:	add	r2, r3, r2
   12048:	ldr	r4, [r3, r8, lsl #3]
   1204c:	movne	r3, r2
   12050:	str	r2, [sp, #28]
   12054:	ldrne	r5, [r3, #4]
   12058:	movne	r7, r4
   1205c:	bne	120ac <ftello64@plt+0xa2c>
   12060:	mov	r6, r4
   12064:	str	r4, [sp, #24]
   12068:	ldr	r3, [sp, #28]
   1206c:	ldr	r5, [pc, #1440]	; 12614 <ftello64@plt+0xf94>
   12070:	ldr	r3, [r3, #4]
   12074:	cmp	r3, r4
   12078:	str	r3, [sp, #16]
   1207c:	bhi	12108 <ftello64@plt+0xa88>
   12080:	add	r1, r5, #1424	; 0x590
   12084:	add	r8, r8, #1
   12088:	ldrd	r2, [r1]
   1208c:	adds	r6, r2, #1
   12090:	adc	r7, r3, #0
   12094:	ldr	r3, [sp, #44]	; 0x2c
   12098:	strd	r6, [r1]
   1209c:	ldr	r1, [r5, #1128]	; 0x468
   120a0:	strd	r6, [r1, r3]
   120a4:	b	11e10 <ftello64@plt+0x790>
   120a8:	mov	r7, r1
   120ac:	cmp	r7, r5
   120b0:	bcs	120d4 <ftello64@plt+0xa54>
   120b4:	bl	114c4 <__ctype_b_loc@plt>
   120b8:	ldrb	r3, [r7]
   120bc:	add	r1, r7, #1
   120c0:	lsl	r3, r3, #1
   120c4:	ldr	r2, [r0]
   120c8:	ldrh	r3, [r2, r3]
   120cc:	tst	r3, #8192	; 0x2000
   120d0:	beq	120a8 <ftello64@plt+0xa28>
   120d4:	sub	fp, r7, r4
   120d8:	cmp	r5, r7
   120dc:	mov	r6, r7
   120e0:	bls	12064 <ftello64@plt+0x9e4>
   120e4:	bl	114c4 <__ctype_b_loc@plt>
   120e8:	ldrb	r3, [r6]
   120ec:	add	r7, r7, #1
   120f0:	lsl	r3, r3, #1
   120f4:	ldr	r2, [r0]
   120f8:	ldrh	r3, [r2, r3]
   120fc:	tst	r3, #8192	; 0x2000
   12100:	bne	120d8 <ftello64@plt+0xa58>
   12104:	b	12064 <ftello64@plt+0x9e4>
   12108:	ldr	r3, [r5, #540]	; 0x21c
   1210c:	cmp	r3, #0
   12110:	beq	12178 <ftello64@plt+0xaf8>
   12114:	ldr	r3, [sp, #16]
   12118:	mov	r1, r4
   1211c:	sub	r2, r3, r4
   12120:	add	r3, r5, #1440	; 0x5a0
   12124:	add	r0, r5, #544	; 0x220
   12128:	stm	sp, {r2, r3}
   1212c:	mov	r3, #0
   12130:	bl	2191c <ftello64@plt+0x1029c>
   12134:	cmn	r0, #1
   12138:	beq	12178 <ftello64@plt+0xaf8>
   1213c:	cmp	r0, #0
   12140:	beq	12150 <ftello64@plt+0xad0>
   12144:	cmn	r0, #2
   12148:	bne	12168 <ftello64@plt+0xae8>
   1214c:	bl	1365c <ftello64@plt+0x1fdc>
   12150:	mov	r2, #5
   12154:	ldr	r1, [pc, #1328]	; 1268c <ftello64@plt+0x100c>
   12158:	bl	113b0 <dcgettext@plt>
   1215c:	mov	r4, r0
   12160:	ldr	r0, [r5, #540]	; 0x21c
   12164:	b	11994 <ftello64@plt+0x314>
   12168:	ldr	r3, [r5, #1448]	; 0x5a8
   1216c:	ldr	r3, [r3]
   12170:	add	r3, r4, r3
   12174:	str	r3, [sp, #16]
   12178:	ldr	r9, [sp, #16]
   1217c:	cmp	r4, r9
   12180:	bcc	12344 <ftello64@plt+0xcc4>
   12184:	ldr	r5, [pc, #1160]	; 12614 <ftello64@plt+0xf94>
   12188:	mov	sl, r4
   1218c:	ldr	r3, [r5, #832]	; 0x340
   12190:	cmp	r3, #0
   12194:	moveq	r3, r4
   12198:	beq	12370 <ftello64@plt+0xcf0>
   1219c:	ldr	r3, [sp, #48]	; 0x30
   121a0:	sub	r2, r9, r4
   121a4:	mov	r1, r4
   121a8:	stm	sp, {r2, r3}
   121ac:	ldr	r0, [pc, #1260]	; 126a0 <ftello64@plt+0x1020>
   121b0:	mov	r3, #0
   121b4:	bl	2191c <ftello64@plt+0x1029c>
   121b8:	cmn	r0, #2
   121bc:	beq	1214c <ftello64@plt+0xacc>
   121c0:	cmn	r0, #1
   121c4:	beq	123c0 <ftello64@plt+0xd40>
   121c8:	ldr	r3, [r5, #1456]	; 0x5b0
   121cc:	ldr	r7, [r3]
   121d0:	ldr	r3, [r5, #1460]	; 0x5b4
   121d4:	add	r7, r4, r7
   121d8:	ldr	r3, [r3]
   121dc:	add	r4, r4, r3
   121e0:	cmp	r7, r4
   121e4:	addeq	r4, r4, #1
   121e8:	beq	1218c <ftello64@plt+0xb0c>
   121ec:	ldr	r2, [r5, #1432]	; 0x598
   121f0:	sub	r3, r4, r7
   121f4:	cmp	r3, r2
   121f8:	ldrb	r2, [r5, #528]	; 0x210
   121fc:	strgt	r3, [r5, #1432]	; 0x598
   12200:	str	r7, [sp, #64]	; 0x40
   12204:	cmp	r2, #0
   12208:	str	r3, [sp, #68]	; 0x44
   1220c:	beq	12240 <ftello64@plt+0xbc0>
   12210:	ldr	r3, [pc, #1120]	; 12678 <ftello64@plt+0xff8>
   12214:	ldrd	r0, [r3]
   12218:	strd	r0, [sp, #32]
   1221c:	mov	r1, #0
   12220:	cmp	r7, r6
   12224:	bhi	123c8 <ftello64@plt+0xd48>
   12228:	cmp	r1, #0
   1222c:	ldrne	r3, [pc, #1092]	; 12678 <ftello64@plt+0xff8>
   12230:	ldrdne	r0, [sp, #32]
   12234:	strdne	r0, [r3]
   12238:	cmp	r7, r6
   1223c:	bcc	1218c <ftello64@plt+0xb0c>
   12240:	ldr	r3, [r5, #520]	; 0x208
   12244:	cmp	r3, #0
   12248:	beq	12260 <ftello64@plt+0xbe0>
   1224c:	ldr	r1, [pc, #1052]	; 12670 <ftello64@plt+0xff0>
   12250:	add	r0, sp, #64	; 0x40
   12254:	bl	135fc <ftello64@plt+0x1f7c>
   12258:	cmp	r0, #0
   1225c:	bne	1218c <ftello64@plt+0xb0c>
   12260:	ldr	r3, [r5, #524]	; 0x20c
   12264:	cmp	r3, #0
   12268:	beq	12280 <ftello64@plt+0xc00>
   1226c:	ldr	r1, [pc, #1024]	; 12674 <ftello64@plt+0xff4>
   12270:	add	r0, sp, #64	; 0x40
   12274:	bl	135fc <ftello64@plt+0x1f7c>
   12278:	cmp	r0, #0
   1227c:	beq	1218c <ftello64@plt+0xb0c>
   12280:	ldr	r2, [r5, #1420]	; 0x58c
   12284:	ldr	r3, [r5, #1464]	; 0x5b8
   12288:	cmp	r2, r3
   1228c:	bne	122a4 <ftello64@plt+0xc24>
   12290:	mov	r2, #32
   12294:	ldr	r1, [pc, #1012]	; 12690 <ftello64@plt+0x1010>
   12298:	ldr	r0, [r5, #1468]	; 0x5bc
   1229c:	bl	224c4 <ftello64@plt+0x10e44>
   122a0:	str	r0, [r5, #1468]	; 0x5bc
   122a4:	ldr	r3, [r5, #1420]	; 0x58c
   122a8:	str	r3, [sp, #40]	; 0x28
   122ac:	ldr	r2, [sp, #40]	; 0x28
   122b0:	ldr	r3, [r5, #1468]	; 0x5bc
   122b4:	add	r3, r3, r2, lsl #5
   122b8:	ldrb	r2, [r5, #529]	; 0x211
   122bc:	cmp	r2, #0
   122c0:	beq	124cc <ftello64@plt+0xe4c>
   122c4:	ldr	r1, [pc, #940]	; 12678 <ftello64@plt+0xff8>
   122c8:	ldrd	r0, [r1]
   122cc:	strd	r0, [sp, #32]
   122d0:	mov	r1, #0
   122d4:	cmp	r7, r6
   122d8:	bhi	12454 <ftello64@plt+0xdd4>
   122dc:	cmp	r1, #0
   122e0:	ldr	r2, [pc, #912]	; 12678 <ftello64@plt+0xff8>
   122e4:	ldrdne	r0, [sp, #32]
   122e8:	strdne	r0, [r2]
   122ec:	ldrd	r0, [r2]
   122f0:	strd	r0, [r3, #16]
   122f4:	ldrb	r2, [r5, #528]	; 0x210
   122f8:	ldr	r1, [sp, #24]
   122fc:	cmp	r1, sl
   12300:	movne	r2, #0
   12304:	andeq	r2, r2, #1
   12308:	cmp	r2, #0
   1230c:	movne	r2, sl
   12310:	bne	124fc <ftello64@plt+0xe7c>
   12314:	add	r2, sp, #64	; 0x40
   12318:	str	r8, [r3, #24]
   1231c:	ldm	r2, {r0, r1}
   12320:	sub	r2, sl, r7
   12324:	sub	r7, r9, r7
   12328:	stm	r3, {r0, r1}
   1232c:	str	r2, [r3, #8]
   12330:	str	r7, [r3, #12]
   12334:	ldr	r3, [sp, #40]	; 0x28
   12338:	add	r3, r3, #1
   1233c:	str	r3, [r5, #1420]	; 0x58c
   12340:	b	1218c <ftello64@plt+0xb0c>
   12344:	bl	114c4 <__ctype_b_loc@plt>
   12348:	ldrb	r3, [r9, #-1]
   1234c:	sub	r1, r9, #1
   12350:	lsl	r3, r3, #1
   12354:	ldr	r2, [r0]
   12358:	ldrh	r3, [r2, r3]
   1235c:	tst	r3, #8192	; 0x2000
   12360:	beq	12184 <ftello64@plt+0xb04>
   12364:	mov	r9, r1
   12368:	b	1217c <ftello64@plt+0xafc>
   1236c:	mov	r3, r1
   12370:	cmp	r9, r3
   12374:	mov	r7, r3
   12378:	bls	123bc <ftello64@plt+0xd3c>
   1237c:	ldrb	r2, [r3]
   12380:	add	r1, r3, #1
   12384:	add	r2, r5, r2
   12388:	ldrb	r2, [r2, #1140]	; 0x474
   1238c:	cmp	r2, #0
   12390:	beq	1236c <ftello64@plt+0xcec>
   12394:	cmp	r9, r3
   12398:	mov	r4, r3
   1239c:	bls	121e0 <ftello64@plt+0xb60>
   123a0:	ldrb	r2, [r4]
   123a4:	add	r3, r3, #1
   123a8:	add	r2, r5, r2
   123ac:	ldrb	r2, [r2, #1140]	; 0x474
   123b0:	cmp	r2, #0
   123b4:	bne	12394 <ftello64@plt+0xd14>
   123b8:	b	121e0 <ftello64@plt+0xb60>
   123bc:	bne	12394 <ftello64@plt+0xd14>
   123c0:	ldr	r4, [sp, #16]
   123c4:	b	12068 <ftello64@plt+0x9e8>
   123c8:	mov	r3, r6
   123cc:	ldrb	r0, [r3], #1
   123d0:	cmp	r0, #10
   123d4:	movne	r6, r3
   123d8:	bne	12220 <ftello64@plt+0xba0>
   123dc:	ldrd	r0, [sp, #32]
   123e0:	mov	fp, r3
   123e4:	str	r3, [sp, #24]
   123e8:	adds	r0, r0, #1
   123ec:	adc	r1, r1, #0
   123f0:	strd	r0, [sp, #32]
   123f4:	ldr	r1, [sp, #28]
   123f8:	ldr	r1, [r1, #4]
   123fc:	cmp	fp, r1
   12400:	mov	r6, fp
   12404:	str	r1, [sp, #56]	; 0x38
   12408:	bcs	12440 <ftello64@plt+0xdc0>
   1240c:	str	r3, [sp, #52]	; 0x34
   12410:	str	r2, [sp, #40]	; 0x28
   12414:	bl	114c4 <__ctype_b_loc@plt>
   12418:	ldrb	ip, [fp]
   1241c:	add	lr, fp, #1
   12420:	ldr	r2, [sp, #40]	; 0x28
   12424:	ldr	r3, [sp, #52]	; 0x34
   12428:	lsl	ip, ip, #1
   1242c:	ldr	r1, [sp, #56]	; 0x38
   12430:	ldr	r0, [r0]
   12434:	ldrh	r0, [r0, ip]
   12438:	tst	r0, #8192	; 0x2000
   1243c:	beq	1244c <ftello64@plt+0xdcc>
   12440:	sub	fp, fp, r3
   12444:	mov	r1, r2
   12448:	b	12220 <ftello64@plt+0xba0>
   1244c:	mov	fp, lr
   12450:	b	123fc <ftello64@plt+0xd7c>
   12454:	ldrb	r0, [r6], #1
   12458:	cmp	r0, #10
   1245c:	bne	122d4 <ftello64@plt+0xc54>
   12460:	ldrd	r0, [sp, #32]
   12464:	mov	lr, r6
   12468:	str	r6, [sp, #24]
   1246c:	adds	r0, r0, #1
   12470:	adc	r1, r1, #0
   12474:	strd	r0, [sp, #32]
   12478:	ldr	r1, [sp, #28]
   1247c:	ldr	r1, [r1, #4]
   12480:	cmp	lr, r1
   12484:	mov	r6, lr
   12488:	str	r1, [sp, #60]	; 0x3c
   1248c:	bcs	124c4 <ftello64@plt+0xe44>
   12490:	str	r2, [sp, #56]	; 0x38
   12494:	str	r3, [sp, #52]	; 0x34
   12498:	bl	114c4 <__ctype_b_loc@plt>
   1249c:	ldrb	ip, [r6]
   124a0:	add	lr, r6, #1
   124a4:	ldr	r3, [sp, #52]	; 0x34
   124a8:	ldr	r2, [sp, #56]	; 0x38
   124ac:	lsl	ip, ip, #1
   124b0:	ldr	r1, [sp, #60]	; 0x3c
   124b4:	ldr	r0, [r0]
   124b8:	ldrh	r0, [r0, ip]
   124bc:	tst	r0, #8192	; 0x2000
   124c0:	beq	12480 <ftello64@plt+0xe00>
   124c4:	mov	r1, r2
   124c8:	b	122d4 <ftello64@plt+0xc54>
   124cc:	ldrb	r2, [r5, #528]	; 0x210
   124d0:	cmp	r2, #0
   124d4:	beq	122f4 <ftello64@plt+0xc74>
   124d8:	ldr	r2, [sp, #24]
   124dc:	sub	r0, r2, r7
   124e0:	ldr	r2, [r5, #1436]	; 0x59c
   124e4:	asr	r1, r0, #31
   124e8:	cmp	r2, fp
   124ec:	strd	r0, [r3, #16]
   124f0:	strlt	fp, [r5, #1436]	; 0x59c
   124f4:	b	122f4 <ftello64@plt+0xc74>
   124f8:	mov	r2, ip
   124fc:	cmp	r9, r2
   12500:	mov	sl, r2
   12504:	str	r2, [sp, #52]	; 0x34
   12508:	bls	12314 <ftello64@plt+0xc94>
   1250c:	str	r3, [sp, #32]
   12510:	bl	114c4 <__ctype_b_loc@plt>
   12514:	ldr	r2, [sp, #52]	; 0x34
   12518:	ldr	r3, [sp, #32]
   1251c:	add	ip, r2, #1
   12520:	ldrb	r1, [r2]
   12524:	lsl	r1, r1, #1
   12528:	ldr	r0, [r0]
   1252c:	ldrh	r1, [r0, r1]
   12530:	tst	r1, #8192	; 0x2000
   12534:	beq	124f8 <ftello64@plt+0xe78>
   12538:	cmp	r9, r2
   1253c:	mov	sl, r2
   12540:	bls	12314 <ftello64@plt+0xc94>
   12544:	ldrb	r1, [sl]
   12548:	add	r2, r2, #1
   1254c:	lsl	r1, r1, #1
   12550:	ldrh	r1, [r0, r1]
   12554:	tst	r1, #8192	; 0x2000
   12558:	bne	12538 <ftello64@plt+0xeb8>
   1255c:	b	12314 <ftello64@plt+0xc94>
   12560:	ldr	r1, [r4, #1128]	; 0x468
   12564:	lsl	r0, r5, #3
   12568:	ldrd	r2, [r1, r0]
   1256c:	adds	sl, r2, #1
   12570:	adc	fp, r3, #0
   12574:	cmp	r5, #0
   12578:	beq	1258c <ftello64@plt+0xf0c>
   1257c:	add	r1, r1, r0
   12580:	ldrd	r0, [r1, #-8]
   12584:	subs	sl, sl, r0
   12588:	sbc	fp, fp, r1
   1258c:	mov	r3, r7
   12590:	strd	sl, [sp]
   12594:	mov	r2, r8
   12598:	mov	r1, #1
   1259c:	add	r0, sp, #80	; 0x50
   125a0:	bl	11518 <__sprintf_chk@plt>
   125a4:	ldr	r3, [r4, #1124]	; 0x464
   125a8:	mov	r6, r0
   125ac:	ldr	r0, [r3, r5, lsl #2]
   125b0:	cmp	r0, #0
   125b4:	beq	125c0 <ftello64@plt+0xf40>
   125b8:	bl	114e8 <strlen@plt>
   125bc:	add	r6, r6, r0
   125c0:	ldr	r3, [r4, #1436]	; 0x59c
   125c4:	add	r5, r5, #1
   125c8:	cmp	r3, r6
   125cc:	strlt	r6, [r4, #1436]	; 0x59c
   125d0:	b	11e5c <ftello64@plt+0x7dc>
   125d4:	mov	r3, #0
   125d8:	str	r3, [r8, #12]
   125dc:	b	11f0c <ftello64@plt+0x88c>
   125e0:	add	r2, r4, r2
   125e4:	strb	r3, [r2, #257]	; 0x101
   125e8:	ldrb	r2, [r1], #1
   125ec:	cmp	r2, #0
   125f0:	bne	125e0 <ftello64@plt+0xf60>
   125f4:	b	11f98 <ftello64@plt+0x918>
   125f8:	andeq	r5, r2, r9, lsr #22
   125fc:	andeq	r6, r2, r0, asr #32
   12600:	muleq	r2, sp, pc	; <UNPREDICTABLE>
   12604:	andeq	r4, r1, ip, asr r2
   12608:	andeq	r5, r2, r0, lsl #14
   1260c:	andeq	r6, r2, r9, lsr #1
   12610:	andeq	r7, r3, r0, ror #3
   12614:	andeq	r7, r3, r0, lsl #4
   12618:	ldrdeq	r6, [r2], -r7
   1261c:	andeq	r5, r2, r8, lsr #22
   12620:	strdeq	r7, [r3], -r8
   12624:	andeq	r6, r2, lr, rrx
   12628:	andeq	r6, r2, r8, asr r0
   1262c:	andeq	r7, r3, ip, lsl #3
   12630:	andeq	r6, r2, r5, lsl #1
   12634:	andeq	r5, r2, r8, lsr r7
   12638:	andeq	r6, r2, lr, lsl #1
   1263c:	muleq	r2, pc, r0	; <UNPREDICTABLE>
   12640:	andeq	r7, r3, r8, lsl #3
   12644:	muleq	r2, r9, pc	; <UNPREDICTABLE>
   12648:	andeq	r5, r2, r6, asr #17
   1264c:	andeq	r6, r2, r3, asr #6
   12650:	andeq	r6, r2, r4, asr #1
   12654:	andeq	r6, r2, r1, ror #5
   12658:	andeq	r6, r2, r6, asr #1
   1265c:	andeq	r7, r3, r1, lsl #4
   12660:	andeq	r7, r3, ip, lsl r4
   12664:	andeq	r7, r3, r0, asr #10
   12668:	andeq	r7, r3, r4, ror r6
   1266c:	andeq	r7, r3, r0, ror r6
   12670:	andeq	r7, r3, r4, ror r7
   12674:	andeq	r7, r3, r0, lsl #15
   12678:	muleq	r3, r0, r7
   1267c:	strdeq	r3, [r1], -r4
   12680:	andeq	r6, r2, sl, lsr r1
   12684:	andeq	r7, r3, r1, lsl #6
   12688:	andeq	r6, r2, r0, lsr r1
   1268c:	strdeq	r6, [r2], -r7
   12690:			; <UNDEFINED> instruction: 0x000377b8
   12694:	andeq	r7, r3, r4, ror r1
   12698:	andeq	r5, r2, r9, lsr #22
   1269c:	andeq	r6, r2, r9, lsr r1
   126a0:	andeq	r7, r3, r4, asr #10
   126a4:	andeq	r6, r2, pc, lsr r1
   126a8:	ldrdeq	r7, [r3], -r8
   126ac:	strdeq	r7, [r3], -r0
   126b0:	andeq	r6, r2, r2, asr #2
   126b4:	andeq	r6, r2, r5, asr #2
   126b8:	ldrdeq	r7, [r3], -r0
   126bc:	strdeq	r7, [r3], -r4
   126c0:	andeq	r6, r2, sl, asr #2
   126c4:	andeq	r7, r3, r4, ror #15
   126c8:	andeq	r7, r3, r0, asr #15
   126cc:	ldr	r3, [r7, #-32]	; 0xffffffe0
   126d0:	ldr	r2, [r7, #-24]	; 0xffffffe8
   126d4:	ldr	r6, [r7, #-28]	; 0xffffffe4
   126d8:	add	r2, r3, r2
   126dc:	str	r2, [sp, #28]
   126e0:	ldr	r2, [r7, #-20]	; 0xffffffec
   126e4:	add	r6, r3, r6
   126e8:	add	fp, r3, r2
   126ec:	str	r3, [r5, #1520]	; 0x5f0
   126f0:	ldr	r2, [r7, #-8]
   126f4:	ldr	r3, [r5, #1132]	; 0x46c
   126f8:	mov	sl, #0
   126fc:	add	r1, r3, r2, lsl #3
   12700:	ldr	r3, [r3, r2, lsl #3]
   12704:	str	r6, [r5, #1524]	; 0x5f4
   12708:	str	r3, [sp, #32]
   1270c:	ldr	r3, [r1, #4]
   12710:	str	r3, [sp, #40]	; 0x28
   12714:	cmp	fp, r6
   12718:	bls	12730 <ftello64@plt+0x10b0>
   1271c:	ldr	r3, [r4, #1520]	; 0x5f0
   12720:	ldr	r2, [r4, #1488]	; 0x5d0
   12724:	add	r3, r3, r2
   12728:	cmp	r6, r3
   1272c:	bls	127e4 <ftello64@plt+0x1164>
   12730:	ldr	r3, [r4, #1520]	; 0x5f0
   12734:	ldr	r2, [r4, #1488]	; 0x5d0
   12738:	add	r2, r3, r2
   1273c:	cmp	r6, r2
   12740:	ldr	r2, [pc, #-180]	; 12694 <ftello64@plt+0x1014>
   12744:	strls	r6, [r4, #1524]	; 0x5f4
   12748:	ldr	r2, [r2, #12]
   1274c:	cmp	r2, #0
   12750:	beq	12764 <ftello64@plt+0x10e4>
   12754:	ldr	r2, [r4, #1524]	; 0x5f4
   12758:	cmp	fp, r2
   1275c:	movls	r2, #0
   12760:	movhi	r2, #1
   12764:	strb	r2, [r4, #1528]	; 0x5f8
   12768:	ldr	r2, [r4, #1524]	; 0x5f4
   1276c:	mov	r1, #0
   12770:	mov	r6, #1
   12774:	cmp	r3, r2
   12778:	mov	ip, r2
   1277c:	bcc	1287c <ftello64@plt+0x11fc>
   12780:	cmp	r1, #0
   12784:	strne	r2, [r5, #1524]	; 0x5f4
   12788:	ldr	r1, [r4, #1480]	; 0x5c8
   1278c:	ldr	r0, [r7, #-24]	; 0xffffffe8
   12790:	ldr	r2, [r4, #1432]	; 0x598
   12794:	add	r2, r1, r2
   12798:	rsb	r1, r0, #0
   1279c:	cmp	r1, r2
   127a0:	ble	12aa4 <ftello64@plt+0x1424>
   127a4:	ldr	r1, [r4, #832]	; 0x340
   127a8:	sub	r6, r3, r2
   127ac:	cmp	r1, #0
   127b0:	beq	128a0 <ftello64@plt+0x1220>
   127b4:	mov	r3, #0
   127b8:	str	r3, [sp]
   127bc:	mov	r1, r6
   127c0:	ldr	r0, [pc, #-296]	; 126a0 <ftello64@plt+0x1020>
   127c4:	bl	218f4 <ftello64@plt+0x10274>
   127c8:	cmn	r0, #2
   127cc:	beq	1214c <ftello64@plt+0xacc>
   127d0:	cmn	r0, #1
   127d4:	moveq	r0, #1
   127d8:	add	r3, r6, r0
   127dc:	str	r3, [sp, #16]
   127e0:	b	128dc <ftello64@plt+0x125c>
   127e4:	ldr	r3, [r4, #832]	; 0x340
   127e8:	str	r6, [r4, #1524]	; 0x5f4
   127ec:	cmp	r3, #0
   127f0:	beq	12824 <ftello64@plt+0x11a4>
   127f4:	str	sl, [sp]
   127f8:	mov	r3, #0
   127fc:	sub	r2, fp, r6
   12800:	mov	r1, r6
   12804:	ldr	r0, [pc, #-364]	; 126a0 <ftello64@plt+0x1020>
   12808:	bl	218f4 <ftello64@plt+0x10274>
   1280c:	cmn	r0, #2
   12810:	beq	1214c <ftello64@plt+0xacc>
   12814:	cmn	r0, #1
   12818:	moveq	r0, #1
   1281c:	add	r6, r6, r0
   12820:	b	12714 <ftello64@plt+0x1094>
   12824:	ldrb	r3, [r6]
   12828:	add	r3, r4, r3
   1282c:	ldrb	r3, [r3, #1140]	; 0x474
   12830:	cmp	r3, #0
   12834:	bne	1286c <ftello64@plt+0x11ec>
   12838:	add	r6, r6, #1
   1283c:	b	12714 <ftello64@plt+0x1094>
   12840:	cmp	r3, fp
   12844:	mov	r6, r3
   12848:	beq	12714 <ftello64@plt+0x1094>
   1284c:	mov	r6, r3
   12850:	add	r3, r3, #1
   12854:	ldrb	r2, [r6]
   12858:	add	r2, r4, r2
   1285c:	ldrb	r2, [r2, #1140]	; 0x474
   12860:	cmp	r2, #0
   12864:	bne	12840 <ftello64@plt+0x11c0>
   12868:	b	12714 <ftello64@plt+0x1094>
   1286c:	mov	r3, r6
   12870:	b	1284c <ftello64@plt+0x11cc>
   12874:	mov	r1, r6
   12878:	b	12774 <ftello64@plt+0x10f4>
   1287c:	ldrb	r0, [r2, #-1]!
   12880:	ldr	lr, [r9]
   12884:	lsl	r0, r0, #1
   12888:	ldrh	r0, [lr, r0]
   1288c:	tst	r0, #8192	; 0x2000
   12890:	bne	12874 <ftello64@plt+0x11f4>
   12894:	cmp	r1, #0
   12898:	strne	ip, [r5, #1524]	; 0x5f4
   1289c:	b	12788 <ftello64@plt+0x1108>
   128a0:	ldrb	r2, [r6]
   128a4:	add	r2, r4, r2
   128a8:	ldrb	r2, [r2, #1140]	; 0x474
   128ac:	cmp	r2, #0
   128b0:	beq	12a9c <ftello64@plt+0x141c>
   128b4:	cmp	r3, r6
   128b8:	str	r6, [sp, #16]
   128bc:	bls	128dc <ftello64@plt+0x125c>
   128c0:	ldr	r2, [sp, #16]
   128c4:	add	r6, r6, #1
   128c8:	ldrb	r2, [r2]
   128cc:	add	r2, r4, r2
   128d0:	ldrb	r2, [r2, #1140]	; 0x474
   128d4:	cmp	r2, #0
   128d8:	bne	128b4 <ftello64@plt+0x1234>
   128dc:	ldr	r3, [sp, #16]
   128e0:	mov	r1, #0
   128e4:	str	r3, [r4, #1532]	; 0x5fc
   128e8:	mov	ip, #1
   128ec:	ldr	r3, [r4, #1520]	; 0x5f0
   128f0:	str	r3, [r4, #1536]	; 0x600
   128f4:	ldr	r2, [sp, #16]
   128f8:	mov	r0, r3
   128fc:	cmp	r2, r3
   12900:	bcc	12ab4 <ftello64@plt+0x1434>
   12904:	cmp	r1, #0
   12908:	strne	r3, [r5, #1536]	; 0x600
   1290c:	ldr	r1, [r5, #1532]	; 0x5fc
   12910:	ldr	r3, [r5, #1484]	; 0x5cc
   12914:	ldr	r2, [r5, #1536]	; 0x600
   12918:	add	r0, r1, r3
   1291c:	cmp	r2, r0
   12920:	bhi	12ad8 <ftello64@plt+0x1458>
   12924:	ldr	r0, [pc, #-664]	; 12694 <ftello64@plt+0x1014>
   12928:	ldr	r0, [r0, #12]
   1292c:	cmp	r0, #0
   12930:	strbeq	r0, [r5, #1540]	; 0x604
   12934:	beq	12978 <ftello64@plt+0x12f8>
   12938:	mov	r0, r1
   1293c:	ldr	lr, [sp, #32]
   12940:	mov	ip, r0
   12944:	cmp	lr, r0
   12948:	bcs	12964 <ftello64@plt+0x12e4>
   1294c:	ldrb	lr, [r0, #-1]!
   12950:	ldr	r6, [r9]
   12954:	lsl	lr, lr, #1
   12958:	ldrh	lr, [r6, lr]
   1295c:	tst	lr, #8192	; 0x2000
   12960:	bne	1293c <ftello64@plt+0x12bc>
   12964:	ldr	r0, [sp, #28]
   12968:	cmp	r0, ip
   1296c:	movcs	ip, #0
   12970:	movcc	ip, #1
   12974:	strb	ip, [r5, #1540]	; 0x604
   12978:	mov	r0, #0
   1297c:	mov	sl, #1
   12980:	ldr	ip, [sp, #40]	; 0x28
   12984:	cmp	ip, r1
   12988:	bhi	12b7c <ftello64@plt+0x14fc>
   1298c:	cmp	r0, #0
   12990:	strne	r1, [r5, #1532]	; 0x5fc
   12994:	sub	r1, r2, r1
   12998:	sub	r1, r3, r1
   1299c:	ldr	r3, [pc, #-784]	; 12694 <ftello64@plt+0x1014>
   129a0:	ldr	sl, [r3, #4]
   129a4:	sub	sl, r1, sl
   129a8:	cmp	sl, #0
   129ac:	ble	12c84 <ftello64@plt+0x1604>
   129b0:	ldr	r3, [r5, #1524]	; 0x5f4
   129b4:	mov	r1, #0
   129b8:	mov	r2, r3
   129bc:	mov	r0, #1
   129c0:	str	r3, [r5, #1496]	; 0x5d8
   129c4:	ldr	r3, [sp, #40]	; 0x28
   129c8:	mov	r6, r2
   129cc:	cmp	r3, r2
   129d0:	bhi	12ba4 <ftello64@plt+0x1524>
   129d4:	cmp	r1, #0
   129d8:	strne	r6, [r5, #1496]	; 0x5d8
   129dc:	str	r6, [r5, #1500]	; 0x5dc
   129e0:	cmp	fp, r6
   129e4:	bls	129f8 <ftello64@plt+0x1378>
   129e8:	ldr	r3, [r4, #1496]	; 0x5d8
   129ec:	add	r3, r3, sl
   129f0:	cmp	r6, r3
   129f4:	bcc	12bc8 <ftello64@plt+0x1548>
   129f8:	ldr	r0, [r4, #1496]	; 0x5d8
   129fc:	mov	r2, #0
   12a00:	add	sl, r0, sl
   12a04:	cmp	r6, sl
   12a08:	strcc	r6, [r4, #1500]	; 0x5dc
   12a0c:	ldr	r3, [r5, #1500]	; 0x5dc
   12a10:	cmp	r0, r3
   12a14:	strbcs	r2, [r5, #1504]	; 0x5e0
   12a18:	bcs	12a54 <ftello64@plt+0x13d4>
   12a1c:	ldr	r1, [pc, #-912]	; 12694 <ftello64@plt+0x1014>
   12a20:	mov	r6, #1
   12a24:	strb	r2, [r5, #1528]	; 0x5f8
   12a28:	ldr	r1, [r1, #12]
   12a2c:	cmp	r1, r2
   12a30:	cmpne	fp, r3
   12a34:	movhi	r1, #1
   12a38:	movls	r1, #0
   12a3c:	strb	r1, [r5, #1504]	; 0x5e0
   12a40:	cmp	r0, r3
   12a44:	mov	ip, r3
   12a48:	bcc	12c60 <ftello64@plt+0x15e0>
   12a4c:	cmp	r2, #0
   12a50:	strne	r3, [r5, #1500]	; 0x5dc
   12a54:	ldr	sl, [r5, #1524]	; 0x5f4
   12a58:	ldr	r3, [r5, #1520]	; 0x5f0
   12a5c:	ldr	r6, [pc, #-976]	; 12694 <ftello64@plt+0x1014>
   12a60:	sub	r3, sl, r3
   12a64:	ldr	sl, [r5, #1488]	; 0x5d0
   12a68:	sub	sl, sl, r3
   12a6c:	ldr	r3, [r6, #4]
   12a70:	sub	sl, sl, r3
   12a74:	cmp	sl, #0
   12a78:	mov	r3, #0
   12a7c:	ldrgt	r2, [r5, #1532]	; 0x5fc
   12a80:	movgt	ip, #1
   12a84:	strgt	r2, [r5, #1512]	; 0x5e8
   12a88:	bgt	12c9c <ftello64@plt+0x161c>
   12a8c:	str	r3, [r5, #1508]	; 0x5e4
   12a90:	str	r3, [r5, #1512]	; 0x5e8
   12a94:	strb	r3, [r5, #1516]	; 0x5ec
   12a98:	b	12d18 <ftello64@plt+0x1698>
   12a9c:	add	r3, r6, #1
   12aa0:	b	127dc <ftello64@plt+0x115c>
   12aa4:	add	r3, r3, r0
   12aa8:	b	127dc <ftello64@plt+0x115c>
   12aac:	mov	r1, ip
   12ab0:	b	128f4 <ftello64@plt+0x1274>
   12ab4:	ldrb	r2, [r3, #-1]!
   12ab8:	ldr	lr, [r9]
   12abc:	lsl	r2, r2, #1
   12ac0:	ldrh	r2, [lr, r2]
   12ac4:	tst	r2, #8192	; 0x2000
   12ac8:	bne	12aac <ftello64@plt+0x142c>
   12acc:	cmp	r1, #0
   12ad0:	strne	r0, [r5, #1536]	; 0x600
   12ad4:	b	1290c <ftello64@plt+0x128c>
   12ad8:	ldr	r3, [r5, #832]	; 0x340
   12adc:	cmp	r3, #0
   12ae0:	beq	12b18 <ftello64@plt+0x1498>
   12ae4:	mov	r3, #0
   12ae8:	str	r3, [sp]
   12aec:	sub	r2, r2, r1
   12af0:	ldr	r0, [pc, #-1112]	; 126a0 <ftello64@plt+0x1020>
   12af4:	bl	218f4 <ftello64@plt+0x10274>
   12af8:	cmn	r0, #2
   12afc:	beq	1214c <ftello64@plt+0xacc>
   12b00:	ldr	r3, [r5, #1532]	; 0x5fc
   12b04:	cmn	r0, #1
   12b08:	moveq	r0, #1
   12b0c:	add	r0, r3, r0
   12b10:	str	r0, [r5, #1532]	; 0x5fc
   12b14:	b	1290c <ftello64@plt+0x128c>
   12b18:	ldrb	r0, [r1]
   12b1c:	add	r0, r5, r0
   12b20:	ldrb	r0, [r0, #1140]	; 0x474
   12b24:	cmp	r0, #0
   12b28:	movne	lr, #1
   12b2c:	bne	12b40 <ftello64@plt+0x14c0>
   12b30:	add	r1, r1, #1
   12b34:	str	r1, [r5, #1532]	; 0x5fc
   12b38:	b	1290c <ftello64@plt+0x128c>
   12b3c:	mov	r3, lr
   12b40:	cmp	r2, r1
   12b44:	mov	ip, r1
   12b48:	bhi	12b58 <ftello64@plt+0x14d8>
   12b4c:	cmp	r3, #0
   12b50:	strne	r1, [r4, #1532]	; 0x5fc
   12b54:	b	1290c <ftello64@plt+0x128c>
   12b58:	ldrb	r0, [ip]
   12b5c:	add	r1, r1, #1
   12b60:	add	r0, r5, r0
   12b64:	ldrb	r0, [r0, #1140]	; 0x474
   12b68:	cmp	r0, #0
   12b6c:	bne	12b3c <ftello64@plt+0x14bc>
   12b70:	cmp	r3, #0
   12b74:	strne	ip, [r4, #1532]	; 0x5fc
   12b78:	b	1290c <ftello64@plt+0x128c>
   12b7c:	ldrb	ip, [r1]
   12b80:	ldr	lr, [r9]
   12b84:	add	r6, r1, #1
   12b88:	lsl	ip, ip, #1
   12b8c:	ldrh	ip, [lr, ip]
   12b90:	tst	ip, #8192	; 0x2000
   12b94:	beq	1298c <ftello64@plt+0x130c>
   12b98:	mov	r1, r6
   12b9c:	mov	r0, sl
   12ba0:	b	12980 <ftello64@plt+0x1300>
   12ba4:	ldrb	r3, [r6]
   12ba8:	ldr	ip, [r9]
   12bac:	add	r2, r2, #1
   12bb0:	lsl	r3, r3, #1
   12bb4:	ldrh	r3, [ip, r3]
   12bb8:	tst	r3, #8192	; 0x2000
   12bbc:	beq	129d4 <ftello64@plt+0x1354>
   12bc0:	mov	r1, r0
   12bc4:	b	129c4 <ftello64@plt+0x1344>
   12bc8:	ldr	r3, [r4, #832]	; 0x340
   12bcc:	str	r6, [r4, #1500]	; 0x5dc
   12bd0:	cmp	r3, #0
   12bd4:	beq	12c08 <ftello64@plt+0x1588>
   12bd8:	mov	r3, #0
   12bdc:	str	r3, [sp]
   12be0:	sub	r2, fp, r6
   12be4:	mov	r1, r6
   12be8:	ldr	r0, [pc, #-1360]	; 126a0 <ftello64@plt+0x1020>
   12bec:	bl	218f4 <ftello64@plt+0x10274>
   12bf0:	cmn	r0, #2
   12bf4:	beq	1214c <ftello64@plt+0xacc>
   12bf8:	cmn	r0, #1
   12bfc:	moveq	r0, #1
   12c00:	add	r6, r6, r0
   12c04:	b	129e0 <ftello64@plt+0x1360>
   12c08:	ldrb	r3, [r6]
   12c0c:	add	r3, r4, r3
   12c10:	ldrb	r3, [r3, #1140]	; 0x474
   12c14:	cmp	r3, #0
   12c18:	bne	12c50 <ftello64@plt+0x15d0>
   12c1c:	add	r6, r6, #1
   12c20:	b	129e0 <ftello64@plt+0x1360>
   12c24:	cmp	fp, r3
   12c28:	mov	r6, r3
   12c2c:	beq	129e0 <ftello64@plt+0x1360>
   12c30:	mov	r6, r3
   12c34:	add	r3, r3, #1
   12c38:	ldrb	r2, [r6]
   12c3c:	add	r2, r5, r2
   12c40:	ldrb	r2, [r2, #1140]	; 0x474
   12c44:	cmp	r2, #0
   12c48:	bne	12c24 <ftello64@plt+0x15a4>
   12c4c:	b	129e0 <ftello64@plt+0x1360>
   12c50:	mov	r3, r6
   12c54:	b	12c30 <ftello64@plt+0x15b0>
   12c58:	mov	r2, r6
   12c5c:	b	12a40 <ftello64@plt+0x13c0>
   12c60:	ldrb	r1, [r3, #-1]!
   12c64:	ldr	lr, [r9]
   12c68:	lsl	r1, r1, #1
   12c6c:	ldrh	r1, [lr, r1]
   12c70:	tst	r1, #8192	; 0x2000
   12c74:	bne	12c58 <ftello64@plt+0x15d8>
   12c78:	cmp	r2, #0
   12c7c:	strne	ip, [r5, #1500]	; 0x5dc
   12c80:	b	12a54 <ftello64@plt+0x13d4>
   12c84:	mov	r3, #0
   12c88:	str	r3, [r5, #1496]	; 0x5d8
   12c8c:	str	r3, [r5, #1500]	; 0x5dc
   12c90:	strb	r3, [r5, #1504]	; 0x5e0
   12c94:	b	12a54 <ftello64@plt+0x13d4>
   12c98:	mov	r3, ip
   12c9c:	ldr	r1, [sp, #32]
   12ca0:	mov	r0, r2
   12ca4:	cmp	r1, r2
   12ca8:	bcc	12dbc <ftello64@plt+0x173c>
   12cac:	cmp	r3, #0
   12cb0:	strne	r2, [r5, #1512]	; 0x5e8
   12cb4:	ldr	r3, [sp, #16]
   12cb8:	str	r3, [r5, #1508]	; 0x5e4
   12cbc:	ldr	r1, [r4, #1508]	; 0x5e4
   12cc0:	ldr	r2, [r4, #1512]	; 0x5e8
   12cc4:	add	r3, r1, sl
   12cc8:	cmp	r2, r3
   12ccc:	bhi	12de0 <ftello64@plt+0x1760>
   12cd0:	cmp	r2, r1
   12cd4:	mov	r3, #0
   12cd8:	strbls	r3, [r4, #1516]	; 0x5ec
   12cdc:	bls	12d18 <ftello64@plt+0x1698>
   12ce0:	ldr	r0, [r6, #12]
   12ce4:	ldr	ip, [sp, #28]
   12ce8:	mov	sl, #1
   12cec:	cmp	r0, r3
   12cf0:	cmpne	ip, r1
   12cf4:	movcc	r0, #1
   12cf8:	movcs	r0, #0
   12cfc:	strb	r3, [r4, #1540]	; 0x604
   12d00:	strb	r0, [r4, #1516]	; 0x5ec
   12d04:	cmp	r2, r1
   12d08:	mov	ip, r1
   12d0c:	bhi	12e8c <ftello64@plt+0x180c>
   12d10:	cmp	r3, #0
   12d14:	strne	r1, [r5, #1508]	; 0x5e4
   12d18:	ldrb	r2, [r4, #529]	; 0x211
   12d1c:	cmp	r2, #0
   12d20:	beq	12eb4 <ftello64@plt+0x1834>
   12d24:	ldr	r0, [r7, #-8]
   12d28:	ldr	r3, [r4, #1124]	; 0x464
   12d2c:	ldr	ip, [r3, r0, lsl #2]
   12d30:	ldr	r3, [pc, #-1696]	; 12698 <ftello64@plt+0x1018>
   12d34:	cmp	ip, #0
   12d38:	moveq	ip, r3
   12d3c:	ldrd	r2, [r7, #-16]
   12d40:	adds	sl, r2, #1
   12d44:	adc	fp, r3, #0
   12d48:	cmp	r0, #0
   12d4c:	strd	sl, [sp, #16]
   12d50:	ble	12d6c <ftello64@plt+0x16ec>
   12d54:	ldr	r1, [r4, #1128]	; 0x468
   12d58:	add	r1, r1, r0, lsl #3
   12d5c:	ldrd	r0, [r1, #-8]
   12d60:	subs	r2, sl, r0
   12d64:	sbc	r3, fp, r1
   12d68:	strd	r2, [sp, #16]
   12d6c:	mov	r1, ip
   12d70:	ldr	r0, [r4, #1472]	; 0x5c0
   12d74:	bl	11398 <stpcpy@plt>
   12d78:	ldrd	r2, [sp, #16]
   12d7c:	mov	r1, #1
   12d80:	strd	r2, [sp]
   12d84:	ldr	r3, [pc, #-1776]	; 1269c <ftello64@plt+0x101c>
   12d88:	mvn	r2, #0
   12d8c:	mov	sl, r0
   12d90:	bl	11518 <__sprintf_chk@plt>
   12d94:	add	r0, sl, r0
   12d98:	str	r0, [r4, #1476]	; 0x5c4
   12d9c:	ldr	r3, [r5, #532]	; 0x214
   12da0:	cmp	r3, #3
   12da4:	ldrls	pc, [pc, r3, lsl #2]
   12da8:	b	13104 <ftello64@plt+0x1a84>
   12dac:	andeq	r2, r1, ip, lsl pc
   12db0:	andeq	r2, r1, ip, lsl pc
   12db4:			; <UNDEFINED> instruction: 0x000131b0
   12db8:	ldrdeq	r3, [r1], -r4
   12dbc:	ldrb	r1, [r2, #-1]!
   12dc0:	ldr	lr, [r9]
   12dc4:	lsl	r1, r1, #1
   12dc8:	ldrh	r1, [lr, r1]
   12dcc:	tst	r1, #8192	; 0x2000
   12dd0:	bne	12c98 <ftello64@plt+0x1618>
   12dd4:	cmp	r3, #0
   12dd8:	strne	r0, [r5, #1512]	; 0x5e8
   12ddc:	b	12cb4 <ftello64@plt+0x1634>
   12de0:	ldr	r3, [r4, #832]	; 0x340
   12de4:	cmp	r3, #0
   12de8:	beq	12e20 <ftello64@plt+0x17a0>
   12dec:	mov	r3, #0
   12df0:	str	r3, [sp]
   12df4:	sub	r2, r2, r1
   12df8:	ldr	r0, [pc, #-1888]	; 126a0 <ftello64@plt+0x1020>
   12dfc:	bl	218f4 <ftello64@plt+0x10274>
   12e00:	cmn	r0, #2
   12e04:	beq	1214c <ftello64@plt+0xacc>
   12e08:	ldr	r3, [r4, #1508]	; 0x5e4
   12e0c:	cmn	r0, #1
   12e10:	moveq	r0, #1
   12e14:	add	r0, r3, r0
   12e18:	str	r0, [r5, #1508]	; 0x5e4
   12e1c:	b	12cbc <ftello64@plt+0x163c>
   12e20:	ldrb	r0, [r1]
   12e24:	add	r0, r4, r0
   12e28:	ldrb	r0, [r0, #1140]	; 0x474
   12e2c:	cmp	r0, #0
   12e30:	movne	lr, #1
   12e34:	bne	12e48 <ftello64@plt+0x17c8>
   12e38:	add	r1, r1, #1
   12e3c:	str	r1, [r4, #1508]	; 0x5e4
   12e40:	b	12cbc <ftello64@plt+0x163c>
   12e44:	mov	r3, lr
   12e48:	cmp	r2, r1
   12e4c:	mov	ip, r1
   12e50:	bhi	12e60 <ftello64@plt+0x17e0>
   12e54:	cmp	r3, #0
   12e58:	strne	r1, [r5, #1508]	; 0x5e4
   12e5c:	b	12cbc <ftello64@plt+0x163c>
   12e60:	ldrb	r0, [ip]
   12e64:	add	r1, r1, #1
   12e68:	add	r0, r5, r0
   12e6c:	ldrb	r0, [r0, #1140]	; 0x474
   12e70:	cmp	r0, #0
   12e74:	bne	12e44 <ftello64@plt+0x17c4>
   12e78:	cmp	r3, #0
   12e7c:	strne	ip, [r4, #1508]	; 0x5e4
   12e80:	b	12cbc <ftello64@plt+0x163c>
   12e84:	mov	r3, sl
   12e88:	b	12d04 <ftello64@plt+0x1684>
   12e8c:	ldrb	r0, [ip]
   12e90:	ldr	lr, [r9]
   12e94:	add	r1, r1, #1
   12e98:	lsl	r0, r0, #1
   12e9c:	ldrh	r0, [lr, r0]
   12ea0:	tst	r0, #8192	; 0x2000
   12ea4:	bne	12e84 <ftello64@plt+0x1804>
   12ea8:	cmp	r3, #0
   12eac:	strne	ip, [r5, #1508]	; 0x5e4
   12eb0:	b	12d18 <ftello64@plt+0x1698>
   12eb4:	ldrb	r0, [r4, #528]	; 0x210
   12eb8:	cmp	r0, #0
   12ebc:	beq	12d9c <ftello64@plt+0x171c>
   12ec0:	ldr	r3, [r4, #1520]	; 0x5f0
   12ec4:	ldr	r1, [r7, #-16]
   12ec8:	add	r3, r3, r1
   12ecc:	str	r3, [r4, #1472]	; 0x5c0
   12ed0:	str	r3, [r4, #1476]	; 0x5c4
   12ed4:	cmp	fp, r3
   12ed8:	mov	ip, r3
   12edc:	bhi	12ef4 <ftello64@plt+0x1874>
   12ee0:	cmp	r2, #0
   12ee4:	strne	r3, [r5, #1476]	; 0x5c4
   12ee8:	b	12d9c <ftello64@plt+0x171c>
   12eec:	mov	r2, r0
   12ef0:	b	12ed4 <ftello64@plt+0x1854>
   12ef4:	ldrb	r1, [ip]
   12ef8:	ldr	lr, [r9]
   12efc:	add	r3, r3, #1
   12f00:	lsl	r1, r1, #1
   12f04:	ldrh	r1, [lr, r1]
   12f08:	tst	r1, #8192	; 0x2000
   12f0c:	beq	12eec <ftello64@plt+0x186c>
   12f10:	cmp	r2, #0
   12f14:	strne	ip, [r5, #1476]	; 0x5c4
   12f18:	b	12d9c <ftello64@plt+0x171c>
   12f1c:	ldrb	r3, [r4, #536]	; 0x218
   12f20:	cmp	r3, #0
   12f24:	bne	12f6c <ftello64@plt+0x18ec>
   12f28:	ldrb	r3, [r4, #529]	; 0x211
   12f2c:	cmp	r3, #0
   12f30:	ldr	r3, [pc, #-2160]	; 126c8 <ftello64@plt+0x1048>
   12f34:	ldm	r3, {r0, r1}
   12f38:	beq	13118 <ftello64@plt+0x1a98>
   12f3c:	bl	13b20 <ftello64@plt+0x24a0>
   12f40:	mov	r0, #58	; 0x3a
   12f44:	bl	1165c <putchar_unlocked@plt>
   12f48:	ldr	r3, [r6, #4]
   12f4c:	ldr	r0, [r4, #1436]	; 0x59c
   12f50:	ldr	r2, [r4, #1472]	; 0x5c0
   12f54:	add	r0, r0, r3
   12f58:	ldr	r3, [r4, #1476]	; 0x5c4
   12f5c:	sub	r3, r3, r2
   12f60:	sub	r0, r0, r3
   12f64:	sub	r0, r0, #1
   12f68:	bl	13af8 <ftello64@plt+0x2478>
   12f6c:	ldr	r2, [r4, #1496]	; 0x5d8
   12f70:	ldr	r3, [r4, #1500]	; 0x5dc
   12f74:	cmp	r2, r3
   12f78:	bcs	1313c <ftello64@plt+0x1abc>
   12f7c:	ldr	r3, [pc, #-2268]	; 126a8 <ftello64@plt+0x1028>
   12f80:	ldm	r3, {r0, r1}
   12f84:	bl	13b20 <ftello64@plt+0x24a0>
   12f88:	ldrb	r3, [r4, #1504]	; 0x5e0
   12f8c:	cmp	r3, #0
   12f90:	beq	12fa4 <ftello64@plt+0x1924>
   12f94:	ldr	r3, [pc, #-2272]	; 126bc <ftello64@plt+0x103c>
   12f98:	ldr	r0, [r6, #12]
   12f9c:	ldr	r1, [r3]
   12fa0:	bl	11290 <fputs_unlocked@plt>
   12fa4:	ldr	r0, [r6, #4]
   12fa8:	ldr	r3, [r4, #1480]	; 0x5c8
   12fac:	ldr	r2, [r4, #1532]	; 0x5fc
   12fb0:	sub	r3, r3, r0
   12fb4:	ldr	r0, [r4, #1536]	; 0x600
   12fb8:	sub	r0, r0, r2
   12fbc:	sub	r0, r3, r0
   12fc0:	ldrb	r3, [r4, #1540]	; 0x604
   12fc4:	ldr	r2, [r4, #1496]	; 0x5d8
   12fc8:	cmp	r3, #0
   12fcc:	ldrne	r3, [r4, #1492]	; 0x5d4
   12fd0:	sub	r3, r0, r3
   12fd4:	ldr	r0, [r4, #1500]	; 0x5dc
   12fd8:	sub	r0, r0, r2
   12fdc:	sub	r3, r3, r0
   12fe0:	ldrb	r0, [r4, #1504]	; 0x5e0
   12fe4:	cmp	r0, #0
   12fe8:	ldrne	r0, [r4, #1492]	; 0x5d4
   12fec:	sub	r0, r3, r0
   12ff0:	bl	13af8 <ftello64@plt+0x2478>
   12ff4:	ldrb	r3, [r4, #1540]	; 0x604
   12ff8:	cmp	r3, #0
   12ffc:	beq	13010 <ftello64@plt+0x1990>
   13000:	ldr	r3, [pc, #-2380]	; 126bc <ftello64@plt+0x103c>
   13004:	ldr	r0, [r6, #12]
   13008:	ldr	r1, [r3]
   1300c:	bl	11290 <fputs_unlocked@plt>
   13010:	ldr	sl, [pc, #-2412]	; 126ac <ftello64@plt+0x102c>
   13014:	add	r3, sl, #12
   13018:	ldm	r3, {r0, r1}
   1301c:	bl	13b20 <ftello64@plt+0x24a0>
   13020:	ldr	r0, [r6, #4]
   13024:	bl	13af8 <ftello64@plt+0x2478>
   13028:	ldm	sl, {r0, r1}
   1302c:	bl	13b20 <ftello64@plt+0x24a0>
   13030:	ldrb	r3, [r4, #1528]	; 0x5f8
   13034:	cmp	r3, #0
   13038:	beq	1304c <ftello64@plt+0x19cc>
   1303c:	ldr	r3, [pc, #-2440]	; 126bc <ftello64@plt+0x103c>
   13040:	ldr	r0, [r6, #12]
   13044:	ldr	r1, [r3]
   13048:	bl	11290 <fputs_unlocked@plt>
   1304c:	ldr	r1, [r4, #1508]	; 0x5e4
   13050:	ldr	r2, [r4, #1512]	; 0x5e8
   13054:	cmp	r1, r2
   13058:	bcs	13160 <ftello64@plt+0x1ae0>
   1305c:	ldr	r3, [r4, #1520]	; 0x5f0
   13060:	ldr	r0, [r4, #1524]	; 0x5f4
   13064:	sub	r0, r0, r3
   13068:	ldr	r3, [r4, #1480]	; 0x5c8
   1306c:	sub	r0, r3, r0
   13070:	ldrb	r3, [r4, #1528]	; 0x5f8
   13074:	cmp	r3, #0
   13078:	ldrne	r3, [r4, #1492]	; 0x5d4
   1307c:	sub	r3, r0, r3
   13080:	sub	r0, r2, r1
   13084:	sub	r3, r3, r0
   13088:	ldrb	r0, [r4, #1516]	; 0x5ec
   1308c:	cmp	r0, #0
   13090:	ldrne	r0, [r4, #1492]	; 0x5d4
   13094:	sub	r0, r3, r0
   13098:	bl	13af8 <ftello64@plt+0x2478>
   1309c:	ldrb	r3, [r4, #1516]	; 0x5ec
   130a0:	cmp	r3, #0
   130a4:	beq	130b8 <ftello64@plt+0x1a38>
   130a8:	ldr	r3, [pc, #-2548]	; 126bc <ftello64@plt+0x103c>
   130ac:	ldr	r0, [r6, #12]
   130b0:	ldr	r1, [r3]
   130b4:	bl	11290 <fputs_unlocked@plt>
   130b8:	ldr	r3, [pc, #-2556]	; 126c4 <ftello64@plt+0x1044>
   130bc:	ldm	r3, {r0, r1}
   130c0:	bl	13b20 <ftello64@plt+0x24a0>
   130c4:	ldrb	r3, [r4, #529]	; 0x211
   130c8:	cmp	r3, #0
   130cc:	bne	130dc <ftello64@plt+0x1a5c>
   130d0:	ldrb	r3, [r4, #528]	; 0x210
   130d4:	cmp	r3, #0
   130d8:	beq	130fc <ftello64@plt+0x1a7c>
   130dc:	ldrb	r3, [r4, #536]	; 0x218
   130e0:	cmp	r3, #0
   130e4:	beq	130fc <ftello64@plt+0x1a7c>
   130e8:	ldr	r0, [r6, #4]
   130ec:	bl	13af8 <ftello64@plt+0x2478>
   130f0:	ldr	r3, [pc, #-2608]	; 126c8 <ftello64@plt+0x1048>
   130f4:	ldm	r3, {r0, r1}
   130f8:	bl	13b20 <ftello64@plt+0x24a0>
   130fc:	mov	r0, #10
   13100:	bl	1165c <putchar_unlocked@plt>
   13104:	ldr	r3, [sp, #24]
   13108:	add	r7, r7, #32
   1310c:	add	r3, r3, #1
   13110:	str	r3, [sp, #24]
   13114:	b	11fc8 <ftello64@plt+0x948>
   13118:	bl	13b20 <ftello64@plt+0x24a0>
   1311c:	ldr	r3, [r6, #4]
   13120:	ldr	r0, [r4, #1436]	; 0x59c
   13124:	ldr	r2, [r4, #1472]	; 0x5c0
   13128:	add	r0, r0, r3
   1312c:	ldr	r3, [r4, #1476]	; 0x5c4
   13130:	sub	r3, r3, r2
   13134:	sub	r0, r0, r3
   13138:	b	12f68 <ftello64@plt+0x18e8>
   1313c:	ldr	r0, [r6, #4]
   13140:	ldr	r3, [r4, #1480]	; 0x5c8
   13144:	ldr	r2, [r4, #1532]	; 0x5fc
   13148:	sub	r3, r3, r0
   1314c:	ldr	r0, [r4, #1536]	; 0x600
   13150:	sub	r0, r0, r2
   13154:	sub	r3, r3, r0
   13158:	ldrb	r0, [r4, #1540]	; 0x604
   1315c:	b	12fe4 <ftello64@plt+0x1964>
   13160:	ldrb	r3, [r4, #529]	; 0x211
   13164:	cmp	r3, #0
   13168:	bne	13178 <ftello64@plt+0x1af8>
   1316c:	ldrb	r3, [r4, #528]	; 0x210
   13170:	cmp	r3, #0
   13174:	beq	130c4 <ftello64@plt+0x1a44>
   13178:	ldrb	r3, [r4, #536]	; 0x218
   1317c:	cmp	r3, #0
   13180:	beq	130c4 <ftello64@plt+0x1a44>
   13184:	ldr	r3, [r4, #1520]	; 0x5f0
   13188:	ldr	r0, [r4, #1524]	; 0x5f4
   1318c:	sub	r0, r0, r3
   13190:	ldr	r3, [r4, #1480]	; 0x5c8
   13194:	sub	r3, r3, r0
   13198:	ldrb	r0, [r4, #1528]	; 0x5f8
   1319c:	cmp	r0, #0
   131a0:	ldrne	r0, [r4, #1492]	; 0x5d4
   131a4:	sub	r0, r3, r0
   131a8:	bl	13af8 <ftello64@plt+0x2478>
   131ac:	b	130c4 <ftello64@plt+0x1a44>
   131b0:	ldr	r2, [r6, #16]
   131b4:	ldr	r1, [pc, #-2840]	; 126a4 <ftello64@plt+0x1024>
   131b8:	mov	r0, #1
   131bc:	bl	11554 <__printf_chk@plt>
   131c0:	ldr	r3, [pc, #-2848]	; 126a8 <ftello64@plt+0x1028>
   131c4:	ldr	sl, [pc, #-2832]	; 126bc <ftello64@plt+0x103c>
   131c8:	ldm	r3, {r0, r1}
   131cc:	bl	13b20 <ftello64@plt+0x24a0>
   131d0:	ldrb	r3, [r4, #1504]	; 0x5e0
   131d4:	cmp	r3, #0
   131d8:	beq	131e8 <ftello64@plt+0x1b68>
   131dc:	ldr	r1, [sl]
   131e0:	ldr	r0, [r6, #12]
   131e4:	bl	11290 <fputs_unlocked@plt>
   131e8:	mov	r0, #34	; 0x22
   131ec:	bl	1165c <putchar_unlocked@plt>
   131f0:	ldr	r1, [sl]
   131f4:	ldr	r0, [pc, #-2892]	; 126b0 <ftello64@plt+0x1030>
   131f8:	bl	11290 <fputs_unlocked@plt>
   131fc:	ldrb	r3, [r4, #1540]	; 0x604
   13200:	cmp	r3, #0
   13204:	beq	13214 <ftello64@plt+0x1b94>
   13208:	ldr	r1, [sl]
   1320c:	ldr	r0, [r6, #12]
   13210:	bl	11290 <fputs_unlocked@plt>
   13214:	ldr	fp, [pc, #-2928]	; 126ac <ftello64@plt+0x102c>
   13218:	add	r3, fp, #12
   1321c:	ldm	r3, {r0, r1}
   13220:	bl	13b20 <ftello64@plt+0x24a0>
   13224:	mov	r0, #34	; 0x22
   13228:	bl	1165c <putchar_unlocked@plt>
   1322c:	ldr	r1, [sl]
   13230:	ldr	r0, [pc, #-2952]	; 126b0 <ftello64@plt+0x1030>
   13234:	bl	11290 <fputs_unlocked@plt>
   13238:	ldm	fp, {r0, r1}
   1323c:	bl	13b20 <ftello64@plt+0x24a0>
   13240:	ldrb	r3, [r4, #1528]	; 0x5f8
   13244:	cmp	r3, #0
   13248:	beq	13258 <ftello64@plt+0x1bd8>
   1324c:	ldr	r1, [sl]
   13250:	ldr	r0, [r6, #12]
   13254:	bl	11290 <fputs_unlocked@plt>
   13258:	mov	r0, #34	; 0x22
   1325c:	bl	1165c <putchar_unlocked@plt>
   13260:	ldr	r1, [sl]
   13264:	ldr	r0, [pc, #-3004]	; 126b0 <ftello64@plt+0x1030>
   13268:	bl	11290 <fputs_unlocked@plt>
   1326c:	ldrb	r3, [r4, #1516]	; 0x5ec
   13270:	cmp	r3, #0
   13274:	beq	13284 <ftello64@plt+0x1c04>
   13278:	ldr	r1, [sl]
   1327c:	ldr	r0, [r6, #12]
   13280:	bl	11290 <fputs_unlocked@plt>
   13284:	ldr	r3, [pc, #-3016]	; 126c4 <ftello64@plt+0x1044>
   13288:	ldm	r3, {r0, r1}
   1328c:	bl	13b20 <ftello64@plt+0x24a0>
   13290:	mov	r0, #34	; 0x22
   13294:	bl	1165c <putchar_unlocked@plt>
   13298:	ldrb	r3, [r4, #529]	; 0x211
   1329c:	cmp	r3, #0
   132a0:	bne	132b0 <ftello64@plt+0x1c30>
   132a4:	ldrb	r3, [r4, #528]	; 0x210
   132a8:	cmp	r3, #0
   132ac:	beq	130fc <ftello64@plt+0x1a7c>
   132b0:	ldr	r1, [sl]
   132b4:	ldr	r0, [pc, #-3084]	; 126b0 <ftello64@plt+0x1030>
   132b8:	bl	11290 <fputs_unlocked@plt>
   132bc:	ldr	r3, [pc, #-3068]	; 126c8 <ftello64@plt+0x1048>
   132c0:	ldm	r3, {r0, r1}
   132c4:	bl	13b20 <ftello64@plt+0x24a0>
   132c8:	mov	r0, #34	; 0x22
   132cc:	bl	1165c <putchar_unlocked@plt>
   132d0:	b	130fc <ftello64@plt+0x1a7c>
   132d4:	ldr	r2, [r8, #16]
   132d8:	ldr	r1, [pc, #-3116]	; 126b4 <ftello64@plt+0x1034>
   132dc:	ldr	fp, [pc, #-3116]	; 126b8 <ftello64@plt+0x1038>
   132e0:	mov	r0, #1
   132e4:	bl	11554 <__printf_chk@plt>
   132e8:	mov	r0, #123	; 0x7b
   132ec:	bl	1165c <putchar_unlocked@plt>
   132f0:	ldr	sl, [pc, #-3132]	; 126bc <ftello64@plt+0x103c>
   132f4:	add	r3, fp, #8
   132f8:	ldm	r3, {r0, r1}
   132fc:	bl	13b20 <ftello64@plt+0x24a0>
   13300:	ldr	r1, [sl]
   13304:	ldr	r0, [pc, #-3148]	; 126c0 <ftello64@plt+0x1040>
   13308:	bl	11290 <fputs_unlocked@plt>
   1330c:	add	r3, fp, #44	; 0x2c
   13310:	ldm	r3, {r0, r1}
   13314:	bl	13b20 <ftello64@plt+0x24a0>
   13318:	ldr	r1, [sl]
   1331c:	ldr	r0, [pc, #-3172]	; 126c0 <ftello64@plt+0x1040>
   13320:	bl	11290 <fputs_unlocked@plt>
   13324:	ldr	r3, [r4, #832]	; 0x340
   13328:	ldr	r6, [r4, #1520]	; 0x5f0
   1332c:	ldr	r2, [r4, #1524]	; 0x5f4
   13330:	cmp	r3, #0
   13334:	str	r6, [sp, #72]	; 0x48
   13338:	str	r2, [sp, #84]	; 0x54
   1333c:	beq	133ec <ftello64@plt+0x1d6c>
   13340:	mov	r3, #0
   13344:	str	r3, [sp]
   13348:	sub	r2, r2, r6
   1334c:	mov	r1, r6
   13350:	sub	r0, fp, #652	; 0x28c
   13354:	bl	218f4 <ftello64@plt+0x10274>
   13358:	cmn	r0, #2
   1335c:	beq	1214c <ftello64@plt+0xacc>
   13360:	cmn	r0, #1
   13364:	moveq	r0, #1
   13368:	add	r0, r6, r0
   1336c:	add	r3, sp, #72	; 0x48
   13370:	str	r0, [sp, #76]	; 0x4c
   13374:	str	r0, [sp, #80]	; 0x50
   13378:	ldm	r3, {r0, r1}
   1337c:	bl	13b20 <ftello64@plt+0x24a0>
   13380:	ldr	r1, [sl]
   13384:	ldr	r0, [pc, #-3276]	; 126c0 <ftello64@plt+0x1040>
   13388:	bl	11290 <fputs_unlocked@plt>
   1338c:	add	r3, sp, #80	; 0x50
   13390:	ldm	r3, {r0, r1}
   13394:	bl	13b20 <ftello64@plt+0x24a0>
   13398:	ldr	r1, [sl]
   1339c:	ldr	r0, [pc, #-3300]	; 126c0 <ftello64@plt+0x1040>
   133a0:	bl	11290 <fputs_unlocked@plt>
   133a4:	ldr	r3, [pc, #-3304]	; 126c4 <ftello64@plt+0x1044>
   133a8:	ldm	r3, {r0, r1}
   133ac:	bl	13b20 <ftello64@plt+0x24a0>
   133b0:	mov	r0, #125	; 0x7d
   133b4:	bl	1165c <putchar_unlocked@plt>
   133b8:	ldrb	r3, [r4, #529]	; 0x211
   133bc:	cmp	r3, #0
   133c0:	bne	133d0 <ftello64@plt+0x1d50>
   133c4:	ldrb	r3, [r4, #528]	; 0x210
   133c8:	cmp	r3, #0
   133cc:	beq	130fc <ftello64@plt+0x1a7c>
   133d0:	mov	r0, #123	; 0x7b
   133d4:	bl	1165c <putchar_unlocked@plt>
   133d8:	ldr	r3, [pc, #-3352]	; 126c8 <ftello64@plt+0x1048>
   133dc:	ldm	r3, {r0, r1}
   133e0:	bl	13b20 <ftello64@plt+0x24a0>
   133e4:	mov	r0, #125	; 0x7d
   133e8:	b	132cc <ftello64@plt+0x1c4c>
   133ec:	ldrb	r3, [r6]
   133f0:	add	r3, r4, r3
   133f4:	ldrb	r3, [r3, #1140]	; 0x474
   133f8:	cmp	r3, #0
   133fc:	addeq	r0, r6, #1
   13400:	beq	1336c <ftello64@plt+0x1cec>
   13404:	cmp	r2, r6
   13408:	mov	r0, r6
   1340c:	bls	1336c <ftello64@plt+0x1cec>
   13410:	ldrb	r3, [r0]
   13414:	add	r6, r6, #1
   13418:	add	r3, r4, r3
   1341c:	ldrb	r3, [r3, #1140]	; 0x474
   13420:	cmp	r3, #0
   13424:	bne	13404 <ftello64@plt+0x1d84>
   13428:	b	1336c <ftello64@plt+0x1cec>
   1342c:	mov	fp, #0
   13430:	mov	lr, #0
   13434:	pop	{r1}		; (ldr r1, [sp], #4)
   13438:	mov	r2, sp
   1343c:	push	{r2}		; (str r2, [sp, #-4]!)
   13440:	push	{r0}		; (str r0, [sp, #-4]!)
   13444:	ldr	ip, [pc, #16]	; 1345c <ftello64@plt+0x1ddc>
   13448:	push	{ip}		; (str ip, [sp, #-4]!)
   1344c:	ldr	r0, [pc, #12]	; 13460 <ftello64@plt+0x1de0>
   13450:	ldr	r3, [pc, #12]	; 13464 <ftello64@plt+0x1de4>
   13454:	bl	11488 <__libc_start_main@plt>
   13458:	bl	11644 <abort@plt>
   1345c:	andeq	r5, r2, r8, asr #13
   13460:	andeq	r1, r1, ip, lsl #13
   13464:	andeq	r5, r2, r8, ror #12
   13468:	ldr	r3, [pc, #20]	; 13484 <ftello64@plt+0x1e04>
   1346c:	ldr	r2, [pc, #20]	; 13488 <ftello64@plt+0x1e08>
   13470:	add	r3, pc, r3
   13474:	ldr	r2, [r3, r2]
   13478:	cmp	r2, #0
   1347c:	bxeq	lr
   13480:	b	114a0 <__gmon_start__@plt>
   13484:	andeq	r3, r2, r8, lsl #23
   13488:	andeq	r0, r0, r8, ror #2
   1348c:	ldr	r3, [pc, #28]	; 134b0 <ftello64@plt+0x1e30>
   13490:	ldr	r0, [pc, #28]	; 134b4 <ftello64@plt+0x1e34>
   13494:	sub	r3, r3, r0
   13498:	cmp	r3, #6
   1349c:	bxls	lr
   134a0:	ldr	r3, [pc, #16]	; 134b8 <ftello64@plt+0x1e38>
   134a4:	cmp	r3, #0
   134a8:	bxeq	lr
   134ac:	bx	r3
   134b0:	ldrdeq	r7, [r3], -r7	; <UNPREDICTABLE>
   134b4:	ldrdeq	r7, [r3], -r4
   134b8:	andeq	r0, r0, r0
   134bc:	ldr	r1, [pc, #36]	; 134e8 <ftello64@plt+0x1e68>
   134c0:	ldr	r0, [pc, #36]	; 134ec <ftello64@plt+0x1e6c>
   134c4:	sub	r1, r1, r0
   134c8:	asr	r1, r1, #2
   134cc:	add	r1, r1, r1, lsr #31
   134d0:	asrs	r1, r1, #1
   134d4:	bxeq	lr
   134d8:	ldr	r3, [pc, #16]	; 134f0 <ftello64@plt+0x1e70>
   134dc:	cmp	r3, #0
   134e0:	bxeq	lr
   134e4:	bx	r3
   134e8:	ldrdeq	r7, [r3], -r4
   134ec:	ldrdeq	r7, [r3], -r4
   134f0:	andeq	r0, r0, r0
   134f4:	push	{r4, lr}
   134f8:	ldr	r4, [pc, #24]	; 13518 <ftello64@plt+0x1e98>
   134fc:	ldrb	r3, [r4]
   13500:	cmp	r3, #0
   13504:	popne	{r4, pc}
   13508:	bl	1348c <ftello64@plt+0x1e0c>
   1350c:	mov	r3, #1
   13510:	strb	r3, [r4]
   13514:	pop	{r4, pc}
   13518:	strdeq	r7, [r3], -ip
   1351c:	ldr	r0, [pc, #40]	; 1354c <ftello64@plt+0x1ecc>
   13520:	ldr	r3, [r0]
   13524:	cmp	r3, #0
   13528:	bne	13530 <ftello64@plt+0x1eb0>
   1352c:	b	134bc <ftello64@plt+0x1e3c>
   13530:	ldr	r3, [pc, #24]	; 13550 <ftello64@plt+0x1ed0>
   13534:	cmp	r3, #0
   13538:	beq	1352c <ftello64@plt+0x1eac>
   1353c:	push	{r4, lr}
   13540:	blx	r3
   13544:	pop	{r4, lr}
   13548:	b	134bc <ftello64@plt+0x1e3c>
   1354c:	andeq	r6, r3, r4, lsl pc
   13550:	andeq	r0, r0, r0
   13554:	ldr	ip, [pc, #156]	; 135f8 <ftello64@plt+0x1f78>
   13558:	push	{r4, r5, r6, lr}
   1355c:	ldrb	r2, [ip]
   13560:	ldr	r4, [r1, #4]
   13564:	ldr	lr, [r0, #4]
   13568:	cmp	r4, lr
   1356c:	movlt	r6, r4
   13570:	movge	r6, lr
   13574:	cmp	r2, #0
   13578:	movne	r2, #0
   1357c:	bne	135d4 <ftello64@plt+0x1f54>
   13580:	cmp	r2, r6
   13584:	bge	135dc <ftello64@plt+0x1f5c>
   13588:	ldr	r3, [r0]
   1358c:	ldr	ip, [r1]
   13590:	ldrb	r3, [r3, r2]
   13594:	ldrb	ip, [ip, r2]
   13598:	subs	r3, r3, ip
   1359c:	bne	135f0 <ftello64@plt+0x1f70>
   135a0:	add	r2, r2, #1
   135a4:	b	13580 <ftello64@plt+0x1f00>
   135a8:	ldr	r3, [r0]
   135ac:	ldr	r5, [r1]
   135b0:	ldrb	r3, [r3, r2]
   135b4:	ldrb	r5, [r5, r2]
   135b8:	add	r3, ip, r3
   135bc:	add	r5, ip, r5
   135c0:	ldrb	r3, [r3, #1]
   135c4:	ldrb	r5, [r5, #1]
   135c8:	subs	r3, r3, r5
   135cc:	bne	135f0 <ftello64@plt+0x1f70>
   135d0:	add	r2, r2, #1
   135d4:	cmp	r2, r6
   135d8:	blt	135a8 <ftello64@plt+0x1f28>
   135dc:	cmp	r4, lr
   135e0:	mvngt	r3, #0
   135e4:	bgt	135f0 <ftello64@plt+0x1f70>
   135e8:	movlt	r3, #1
   135ec:	movge	r3, #0
   135f0:	mov	r0, r3
   135f4:	pop	{r4, r5, r6, pc}
   135f8:	andeq	r7, r3, r0, lsl #4
   135fc:	push	{r4, r5, r6, r7, r8, lr}
   13600:	mov	r8, r0
   13604:	ldr	r5, [r1, #8]
   13608:	mov	r7, r1
   1360c:	sub	r5, r5, #1
   13610:	mov	r6, #0
   13614:	cmp	r6, r5
   13618:	ble	13624 <ftello64@plt+0x1fa4>
   1361c:	mov	r0, #0
   13620:	pop	{r4, r5, r6, r7, r8, pc}
   13624:	add	r4, r6, r5
   13628:	ldr	r1, [r7]
   1362c:	add	r4, r4, r4, lsr #31
   13630:	mov	r0, r8
   13634:	asr	r4, r4, #1
   13638:	add	r1, r1, r4, lsl #3
   1363c:	bl	13554 <ftello64@plt+0x1ed4>
   13640:	cmp	r0, #0
   13644:	sublt	r5, r4, #1
   13648:	blt	13614 <ftello64@plt+0x1f94>
   1364c:	addne	r6, r4, #1
   13650:	bne	13614 <ftello64@plt+0x1f94>
   13654:	mov	r0, #1
   13658:	pop	{r4, r5, r6, r7, r8, pc}
   1365c:	push	{r4, lr}
   13660:	bl	11500 <__errno_location@plt>
   13664:	mov	r2, #5
   13668:	ldr	r1, [pc, #24]	; 13688 <ftello64@plt+0x2008>
   1366c:	ldr	r4, [r0]
   13670:	mov	r0, #0
   13674:	bl	113b0 <dcgettext@plt>
   13678:	mov	r1, r4
   1367c:	mov	r2, r0
   13680:	mov	r0, #1
   13684:	bl	11458 <error@plt>
   13688:	andeq	r5, r2, ip, ror r8
   1368c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13690:	mov	r4, r0
   13694:	mov	r5, #92	; 0x5c
   13698:	mov	r6, #120	; 0x78
   1369c:	mov	r7, #10
   136a0:	mov	r8, #13
   136a4:	mov	r9, #7
   136a8:	mov	sl, #8
   136ac:	ldrb	r2, [r0]
   136b0:	cmp	r2, #0
   136b4:	bne	136c4 <ftello64@plt+0x2044>
   136b8:	strb	r2, [r4]
   136bc:	add	sp, sp, #12
   136c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   136c4:	add	r1, r0, #1
   136c8:	cmp	r2, #92	; 0x5c
   136cc:	mov	r3, r1
   136d0:	bne	1387c <ftello64@plt+0x21fc>
   136d4:	ldrb	r2, [r0, #1]
   136d8:	cmp	r2, #102	; 0x66
   136dc:	beq	13864 <ftello64@plt+0x21e4>
   136e0:	bhi	13750 <ftello64@plt+0x20d0>
   136e4:	cmp	r2, #97	; 0x61
   136e8:	beq	13850 <ftello64@plt+0x21d0>
   136ec:	bhi	13724 <ftello64@plt+0x20a4>
   136f0:	cmp	r2, #0
   136f4:	beq	13748 <ftello64@plt+0x20c8>
   136f8:	cmp	r2, #48	; 0x30
   136fc:	addeq	r2, r0, #2
   13700:	moveq	ip, #0
   13704:	addeq	r0, r0, #5
   13708:	beq	13830 <ftello64@plt+0x21b0>
   1370c:	mov	r2, r4
   13710:	add	r3, r0, #2
   13714:	strb	r5, [r2], #2
   13718:	ldrb	r1, [r0, #1]
   1371c:	strb	r1, [r4, #1]
   13720:	b	137d8 <ftello64@plt+0x2158>
   13724:	cmp	r2, #98	; 0x62
   13728:	beq	1385c <ftello64@plt+0x21dc>
   1372c:	cmp	r2, #99	; 0x63
   13730:	bne	1370c <ftello64@plt+0x208c>
   13734:	mov	r3, r1
   13738:	add	r1, r1, #1
   1373c:	ldrb	r2, [r3]
   13740:	cmp	r2, #0
   13744:	bne	13734 <ftello64@plt+0x20b4>
   13748:	mov	r0, r3
   1374c:	b	136ac <ftello64@plt+0x202c>
   13750:	cmp	r2, #116	; 0x74
   13754:	add	r3, r0, #2
   13758:	beq	13878 <ftello64@plt+0x21f8>
   1375c:	bhi	1377c <ftello64@plt+0x20fc>
   13760:	cmp	r2, #110	; 0x6e
   13764:	beq	13870 <ftello64@plt+0x21f0>
   13768:	cmp	r2, #114	; 0x72
   1376c:	strbeq	r8, [r4]
   13770:	bne	1370c <ftello64@plt+0x208c>
   13774:	add	r4, r4, #1
   13778:	b	13748 <ftello64@plt+0x20c8>
   1377c:	cmp	r2, #118	; 0x76
   13780:	beq	13884 <ftello64@plt+0x2204>
   13784:	cmp	r2, #120	; 0x78
   13788:	bne	1370c <ftello64@plt+0x208c>
   1378c:	str	r3, [sp, #4]
   13790:	bl	114c4 <__ctype_b_loc@plt>
   13794:	ldr	r3, [sp, #4]
   13798:	mov	ip, #0
   1379c:	mov	r1, r3
   137a0:	ldr	fp, [r0]
   137a4:	mov	r0, ip
   137a8:	ldrb	r2, [r1]
   137ac:	mov	r3, r1
   137b0:	add	r1, r1, #1
   137b4:	lsl	lr, r2, #1
   137b8:	ldrh	lr, [fp, lr]
   137bc:	tst	lr, #4096	; 0x1000
   137c0:	bne	137e0 <ftello64@plt+0x2160>
   137c4:	cmp	ip, #0
   137c8:	moveq	r2, r4
   137cc:	strbeq	r5, [r2], #2
   137d0:	strbeq	r6, [r4, #1]
   137d4:	bne	13818 <ftello64@plt+0x2198>
   137d8:	mov	r4, r2
   137dc:	b	13748 <ftello64@plt+0x20c8>
   137e0:	sub	r3, r2, #97	; 0x61
   137e4:	cmp	r3, #5
   137e8:	lsl	r0, r0, #4
   137ec:	subls	r2, r2, #87	; 0x57
   137f0:	bls	13804 <ftello64@plt+0x2184>
   137f4:	sub	r3, r2, #65	; 0x41
   137f8:	cmp	r3, #5
   137fc:	subls	r2, r2, #55	; 0x37
   13800:	subhi	r2, r2, #48	; 0x30
   13804:	add	ip, ip, #1
   13808:	cmp	ip, #3
   1380c:	add	r0, r2, r0
   13810:	mov	r3, r1
   13814:	bne	137a8 <ftello64@plt+0x2128>
   13818:	strb	r0, [r4]
   1381c:	b	13774 <ftello64@plt+0x20f4>
   13820:	cmp	r2, r0
   13824:	add	ip, r1, ip, lsl #3
   13828:	mov	r3, r2
   1382c:	beq	13848 <ftello64@plt+0x21c8>
   13830:	mov	r3, r2
   13834:	ldrb	r1, [r2], #1
   13838:	sub	r1, r1, #48	; 0x30
   1383c:	uxtb	lr, r1
   13840:	cmp	lr, #7
   13844:	bls	13820 <ftello64@plt+0x21a0>
   13848:	strb	ip, [r4]
   1384c:	b	13774 <ftello64@plt+0x20f4>
   13850:	strb	r9, [r4]
   13854:	add	r3, r0, #2
   13858:	b	13774 <ftello64@plt+0x20f4>
   1385c:	strb	sl, [r4]
   13860:	b	13854 <ftello64@plt+0x21d4>
   13864:	mov	r3, #12
   13868:	strb	r3, [r4]
   1386c:	b	13854 <ftello64@plt+0x21d4>
   13870:	strb	r7, [r4]
   13874:	b	13774 <ftello64@plt+0x20f4>
   13878:	mov	r2, #9
   1387c:	strb	r2, [r4]
   13880:	b	13774 <ftello64@plt+0x20f4>
   13884:	mov	r2, #11
   13888:	b	1387c <ftello64@plt+0x21fc>
   1388c:	add	r3, r0, #36	; 0x24
   13890:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   13894:	mov	r4, #0
   13898:	str	r3, [r0, #20]
   1389c:	ldr	r3, [pc, #128]	; 13924 <ftello64@plt+0x22a4>
   138a0:	ldr	r5, [r0]
   138a4:	add	r6, r0, #4
   138a8:	ldrb	r2, [r3], #1
   138ac:	str	r4, [r0, #4]
   138b0:	str	r4, [r0, #8]
   138b4:	cmp	r2, r4
   138b8:	moveq	r3, r4
   138bc:	str	r3, [r0, #24]
   138c0:	mov	r0, r5
   138c4:	bl	114e8 <strlen@plt>
   138c8:	mov	r2, r6
   138cc:	mov	r1, r0
   138d0:	mov	r0, r5
   138d4:	bl	210d8 <ftello64@plt+0xfa58>
   138d8:	subs	r7, r0, #0
   138dc:	beq	13914 <ftello64@plt+0x2294>
   138e0:	mov	r2, #5
   138e4:	ldr	r1, [pc, #60]	; 13928 <ftello64@plt+0x22a8>
   138e8:	mov	r0, r4
   138ec:	bl	113b0 <dcgettext@plt>
   138f0:	mov	r6, r0
   138f4:	mov	r0, r5
   138f8:	bl	165f0 <ftello64@plt+0x4f70>
   138fc:	mov	r3, r7
   13900:	mov	r2, r6
   13904:	mov	r1, r4
   13908:	str	r0, [sp]
   1390c:	mov	r0, #1
   13910:	bl	11458 <error@plt>
   13914:	mov	r0, r6
   13918:	add	sp, sp, #12
   1391c:	pop	{r4, r5, r6, r7, lr}
   13920:	b	21160 <ftello64@plt+0xfae0>
   13924:	andeq	r7, r3, r0, lsl #4
   13928:	andeq	r5, r2, r0, lsr #17
   1392c:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   13930:	subs	r6, r0, #0
   13934:	mov	r4, r1
   13938:	beq	13958 <ftello64@plt+0x22d8>
   1393c:	ldrb	r3, [r6]
   13940:	cmp	r3, #0
   13944:	beq	13958 <ftello64@plt+0x22d8>
   13948:	ldr	r1, [pc, #172]	; 139fc <ftello64@plt+0x237c>
   1394c:	bl	112e4 <strcmp@plt>
   13950:	cmp	r0, #0
   13954:	bne	139b4 <ftello64@plt+0x2334>
   13958:	ldr	r3, [pc, #160]	; 13a00 <ftello64@plt+0x2380>
   1395c:	add	r2, sp, #4
   13960:	mov	r1, #0
   13964:	ldr	r0, [r3]
   13968:	bl	165fc <ftello64@plt+0x4f7c>
   1396c:	mov	r5, #1
   13970:	str	r0, [r4]
   13974:	ldr	r7, [r4]
   13978:	cmp	r7, #0
   1397c:	bne	139d0 <ftello64@plt+0x2350>
   13980:	bl	11500 <__errno_location@plt>
   13984:	cmp	r5, #0
   13988:	ldr	r2, [pc, #108]	; 139fc <ftello64@plt+0x237c>
   1398c:	mov	r1, #3
   13990:	moveq	r2, r6
   13994:	ldr	r4, [r0]
   13998:	mov	r0, r7
   1399c:	bl	164b0 <ftello64@plt+0x4e30>
   139a0:	ldr	r2, [pc, #92]	; 13a04 <ftello64@plt+0x2384>
   139a4:	mov	r1, r4
   139a8:	mov	r3, r0
   139ac:	mov	r0, #1
   139b0:	bl	11458 <error@plt>
   139b4:	add	r2, sp, #4
   139b8:	mov	r1, #0
   139bc:	mov	r0, r6
   139c0:	bl	16844 <ftello64@plt+0x51c4>
   139c4:	mov	r5, #0
   139c8:	str	r0, [r4]
   139cc:	b	13974 <ftello64@plt+0x22f4>
   139d0:	cmp	r5, #0
   139d4:	beq	139e4 <ftello64@plt+0x2364>
   139d8:	ldr	r3, [pc, #32]	; 13a00 <ftello64@plt+0x2380>
   139dc:	ldr	r0, [r3]
   139e0:	bl	115f0 <clearerr_unlocked@plt>
   139e4:	ldr	r3, [r4]
   139e8:	ldr	r2, [sp, #4]
   139ec:	add	r3, r3, r2
   139f0:	str	r3, [r4, #4]
   139f4:	add	sp, sp, #12
   139f8:	pop	{r4, r5, r6, r7, pc}
   139fc:	andeq	r6, r2, r3, asr #6
   13a00:	strdeq	r7, [r3], -r0
   13a04:	andeq	r6, r2, r1, ror #5
   13a08:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   13a0c:	mov	r4, r1
   13a10:	mov	r1, sp
   13a14:	bl	1392c <ftello64@plt+0x22ac>
   13a18:	ldr	r6, [sp]
   13a1c:	add	r7, r4, #4
   13a20:	mov	r8, #8
   13a24:	mov	r3, #0
   13a28:	str	r3, [r4]
   13a2c:	str	r3, [r4, #4]
   13a30:	str	r3, [r4, #8]
   13a34:	ldr	r2, [sp, #4]
   13a38:	cmp	r6, r2
   13a3c:	bcs	13acc <ftello64@plt+0x244c>
   13a40:	mov	r3, r6
   13a44:	b	13a54 <ftello64@plt+0x23d4>
   13a48:	cmp	r2, r3
   13a4c:	mov	r5, r3
   13a50:	beq	13ae8 <ftello64@plt+0x2468>
   13a54:	mov	r5, r3
   13a58:	add	r3, r3, #1
   13a5c:	ldrb	r1, [r5]
   13a60:	cmp	r1, #10
   13a64:	bne	13a48 <ftello64@plt+0x23c8>
   13a68:	cmp	r6, r5
   13a6c:	bcs	13ac0 <ftello64@plt+0x2440>
   13a70:	ldr	r2, [r4, #8]
   13a74:	ldr	r3, [r4, #4]
   13a78:	cmp	r2, r3
   13a7c:	bne	13a94 <ftello64@plt+0x2414>
   13a80:	mov	r2, r8
   13a84:	mov	r1, r7
   13a88:	ldr	r0, [r4]
   13a8c:	bl	224c4 <ftello64@plt+0x10e44>
   13a90:	str	r0, [r4]
   13a94:	ldr	r3, [r4, #8]
   13a98:	ldr	r2, [r4]
   13a9c:	add	r1, r2, r3, lsl #3
   13aa0:	str	r6, [r2, r3, lsl #3]
   13aa4:	add	r3, r3, #1
   13aa8:	sub	r6, r5, r6
   13aac:	str	r6, [r1, #4]
   13ab0:	str	r3, [r4, #8]
   13ab4:	ldr	r3, [sp, #4]
   13ab8:	cmp	r3, r5
   13abc:	bls	13ac4 <ftello64@plt+0x2444>
   13ac0:	add	r5, r5, #1
   13ac4:	mov	r6, r5
   13ac8:	b	13a34 <ftello64@plt+0x23b4>
   13acc:	ldr	r3, [pc, #32]	; 13af4 <ftello64@plt+0x2474>
   13ad0:	mov	r2, #8
   13ad4:	ldr	r1, [r4, #8]
   13ad8:	ldr	r0, [r4]
   13adc:	bl	11608 <qsort@plt>
   13ae0:	add	sp, sp, #8
   13ae4:	pop	{r4, r5, r6, r7, r8, pc}
   13ae8:	cmp	r6, r3
   13aec:	bcs	13ac4 <ftello64@plt+0x2444>
   13af0:	b	13a70 <ftello64@plt+0x23f0>
   13af4:	andeq	r3, r1, r4, asr r5
   13af8:	push	{r4, r5, r6, lr}
   13afc:	mov	r4, r0
   13b00:	mov	r5, #32
   13b04:	cmp	r4, #0
   13b08:	bgt	13b10 <ftello64@plt+0x2490>
   13b0c:	pop	{r4, r5, r6, pc}
   13b10:	mov	r0, r5
   13b14:	bl	1165c <putchar_unlocked@plt>
   13b18:	sub	r4, r4, #1
   13b1c:	b	13b04 <ftello64@plt+0x2484>
   13b20:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   13b24:	add	r3, sp, #8
   13b28:	ldr	r6, [pc, #180]	; 13be4 <ftello64@plt+0x2564>
   13b2c:	stmdb	r3, {r0, r1}
   13b30:	ldr	r7, [pc, #176]	; 13be8 <ftello64@plt+0x2568>
   13b34:	ldr	r5, [sp]
   13b38:	ldr	r8, [pc, #172]	; 13bec <ftello64@plt+0x256c>
   13b3c:	ldr	r3, [sp, #4]
   13b40:	cmp	r5, r3
   13b44:	bcc	13b50 <ftello64@plt+0x24d0>
   13b48:	add	sp, sp, #8
   13b4c:	pop	{r4, r5, r6, r7, r8, pc}
   13b50:	ldrb	r4, [r5], #1
   13b54:	add	r3, r6, r4
   13b58:	ldrb	r3, [r3, #257]	; 0x101
   13b5c:	cmp	r3, #0
   13b60:	beq	13bb8 <ftello64@plt+0x2538>
   13b64:	cmp	r4, #92	; 0x5c
   13b68:	beq	13bd4 <ftello64@plt+0x2554>
   13b6c:	bhi	13b90 <ftello64@plt+0x2510>
   13b70:	cmp	r4, #34	; 0x22
   13b74:	beq	13bb0 <ftello64@plt+0x2530>
   13b78:	bcc	13b84 <ftello64@plt+0x2504>
   13b7c:	cmp	r4, #38	; 0x26
   13b80:	bls	13ba8 <ftello64@plt+0x2528>
   13b84:	mov	r0, #32
   13b88:	bl	1165c <putchar_unlocked@plt>
   13b8c:	b	13b3c <ftello64@plt+0x24bc>
   13b90:	cmp	r4, #123	; 0x7b
   13b94:	beq	13bc0 <ftello64@plt+0x2540>
   13b98:	cmp	r4, #125	; 0x7d
   13b9c:	beq	13bc0 <ftello64@plt+0x2540>
   13ba0:	cmp	r4, #95	; 0x5f
   13ba4:	bne	13b84 <ftello64@plt+0x2504>
   13ba8:	mov	r0, #92	; 0x5c
   13bac:	b	13bb4 <ftello64@plt+0x2534>
   13bb0:	mov	r0, r4
   13bb4:	bl	1165c <putchar_unlocked@plt>
   13bb8:	mov	r0, r4
   13bbc:	b	13b88 <ftello64@plt+0x2508>
   13bc0:	mov	r2, r4
   13bc4:	ldr	r1, [pc, #36]	; 13bf0 <ftello64@plt+0x2570>
   13bc8:	mov	r0, #1
   13bcc:	bl	11554 <__printf_chk@plt>
   13bd0:	b	13b3c <ftello64@plt+0x24bc>
   13bd4:	ldr	r1, [r7]
   13bd8:	mov	r0, r8
   13bdc:	bl	11290 <fputs_unlocked@plt>
   13be0:	b	13b3c <ftello64@plt+0x24bc>
   13be4:	andeq	r7, r3, r0, lsl #4
   13be8:	strdeq	r7, [r3], -r4
   13bec:			; <UNDEFINED> instruction: 0x000258b9
   13bf0:			; <UNDEFINED> instruction: 0x000258b3
   13bf4:	push	{r4, r5, r6, lr}
   13bf8:	mov	r5, r0
   13bfc:	bl	13554 <ftello64@plt+0x1ed4>
   13c00:	cmp	r0, #0
   13c04:	popne	{r4, r5, r6, pc}
   13c08:	ldr	r2, [r5]
   13c0c:	ldr	r3, [r1]
   13c10:	mov	r4, r1
   13c14:	cmp	r2, r3
   13c18:	bcc	13c28 <ftello64@plt+0x25a8>
   13c1c:	movhi	r0, #1
   13c20:	movls	r0, #0
   13c24:	pop	{r4, r5, r6, pc}
   13c28:	mvn	r0, #0
   13c2c:	pop	{r4, r5, r6, pc}
   13c30:	subs	r5, r0, #0
   13c34:	push	{r7, lr}
   13c38:	sub	sp, sp, #56	; 0x38
   13c3c:	ldr	r4, [pc, #624]	; 13eb4 <ftello64@plt+0x2834>
   13c40:	beq	13c78 <ftello64@plt+0x25f8>
   13c44:	ldr	r3, [pc, #620]	; 13eb8 <ftello64@plt+0x2838>
   13c48:	mov	r2, #5
   13c4c:	ldr	r1, [pc, #616]	; 13ebc <ftello64@plt+0x283c>
   13c50:	mov	r0, #0
   13c54:	ldr	r6, [r3]
   13c58:	bl	113b0 <dcgettext@plt>
   13c5c:	ldr	r3, [r4]
   13c60:	mov	r1, #1
   13c64:	mov	r2, r0
   13c68:	mov	r0, r6
   13c6c:	bl	1156c <__fprintf_chk@plt>
   13c70:	mov	r0, r5
   13c74:	bl	114d0 <exit@plt>
   13c78:	mov	r2, #5
   13c7c:	ldr	r1, [pc, #572]	; 13ec0 <ftello64@plt+0x2840>
   13c80:	bl	113b0 <dcgettext@plt>
   13c84:	ldr	r3, [r4]
   13c88:	ldr	r4, [pc, #564]	; 13ec4 <ftello64@plt+0x2844>
   13c8c:	mov	r2, r3
   13c90:	ldr	r8, [pc, #560]	; 13ec8 <ftello64@plt+0x2848>
   13c94:	mov	r6, r5
   13c98:	mov	r1, r0
   13c9c:	mov	r0, #1
   13ca0:	bl	11554 <__printf_chk@plt>
   13ca4:	mov	r2, #5
   13ca8:	ldr	r1, [pc, #540]	; 13ecc <ftello64@plt+0x284c>
   13cac:	mov	r0, r5
   13cb0:	bl	113b0 <dcgettext@plt>
   13cb4:	ldr	r1, [r4]
   13cb8:	bl	11290 <fputs_unlocked@plt>
   13cbc:	mov	r2, #5
   13cc0:	ldr	r1, [pc, #520]	; 13ed0 <ftello64@plt+0x2850>
   13cc4:	mov	r0, r5
   13cc8:	bl	113b0 <dcgettext@plt>
   13ccc:	ldr	r1, [r4]
   13cd0:	bl	11290 <fputs_unlocked@plt>
   13cd4:	mov	r2, #5
   13cd8:	ldr	r1, [pc, #500]	; 13ed4 <ftello64@plt+0x2854>
   13cdc:	mov	r0, r5
   13ce0:	bl	113b0 <dcgettext@plt>
   13ce4:	ldr	r1, [r4]
   13ce8:	bl	11290 <fputs_unlocked@plt>
   13cec:	mov	r2, #5
   13cf0:	ldr	r1, [pc, #480]	; 13ed8 <ftello64@plt+0x2858>
   13cf4:	mov	r0, r5
   13cf8:	bl	113b0 <dcgettext@plt>
   13cfc:	ldr	r1, [r4]
   13d00:	bl	11290 <fputs_unlocked@plt>
   13d04:	mov	r2, #5
   13d08:	ldr	r1, [pc, #460]	; 13edc <ftello64@plt+0x285c>
   13d0c:	mov	r0, r5
   13d10:	bl	113b0 <dcgettext@plt>
   13d14:	ldr	r1, [r4]
   13d18:	bl	11290 <fputs_unlocked@plt>
   13d1c:	mov	r2, #5
   13d20:	ldr	r1, [pc, #440]	; 13ee0 <ftello64@plt+0x2860>
   13d24:	mov	r0, r5
   13d28:	bl	113b0 <dcgettext@plt>
   13d2c:	ldr	r1, [r4]
   13d30:	bl	11290 <fputs_unlocked@plt>
   13d34:	mov	r2, #5
   13d38:	ldr	r1, [pc, #420]	; 13ee4 <ftello64@plt+0x2864>
   13d3c:	mov	r0, r5
   13d40:	bl	113b0 <dcgettext@plt>
   13d44:	ldr	r1, [r4]
   13d48:	bl	11290 <fputs_unlocked@plt>
   13d4c:	mov	r2, #5
   13d50:	ldr	r1, [pc, #400]	; 13ee8 <ftello64@plt+0x2868>
   13d54:	mov	r0, r5
   13d58:	bl	113b0 <dcgettext@plt>
   13d5c:	ldr	r1, [r4]
   13d60:	bl	11290 <fputs_unlocked@plt>
   13d64:	mov	r2, #5
   13d68:	ldr	r1, [pc, #380]	; 13eec <ftello64@plt+0x286c>
   13d6c:	mov	r0, r5
   13d70:	bl	113b0 <dcgettext@plt>
   13d74:	ldr	r1, [r4]
   13d78:	bl	11290 <fputs_unlocked@plt>
   13d7c:	mov	r2, #5
   13d80:	ldr	r1, [pc, #360]	; 13ef0 <ftello64@plt+0x2870>
   13d84:	mov	r0, r5
   13d88:	bl	113b0 <dcgettext@plt>
   13d8c:	ldr	r1, [r4]
   13d90:	bl	11290 <fputs_unlocked@plt>
   13d94:	ldr	lr, [pc, #344]	; 13ef4 <ftello64@plt+0x2874>
   13d98:	mov	ip, sp
   13d9c:	ldm	lr!, {r0, r1, r2, r3}
   13da0:	stmia	ip!, {r0, r1, r2, r3}
   13da4:	ldm	lr!, {r0, r1, r2, r3}
   13da8:	stmia	ip!, {r0, r1, r2, r3}
   13dac:	ldm	lr!, {r0, r1, r2, r3}
   13db0:	stmia	ip!, {r0, r1, r2, r3}
   13db4:	ldm	lr, {r0, r1}
   13db8:	stm	ip, {r0, r1}
   13dbc:	ldr	r1, [sp, r6]
   13dc0:	add	r7, sp, r6
   13dc4:	cmp	r1, #0
   13dc8:	bne	13e6c <ftello64@plt+0x27ec>
   13dcc:	ldr	r6, [r7, #4]
   13dd0:	ldr	r7, [pc, #240]	; 13ec8 <ftello64@plt+0x2848>
   13dd4:	cmp	r6, #0
   13dd8:	mov	r2, #5
   13ddc:	ldr	r1, [pc, #276]	; 13ef8 <ftello64@plt+0x2878>
   13de0:	mov	r0, #0
   13de4:	moveq	r6, r7
   13de8:	bl	113b0 <dcgettext@plt>
   13dec:	ldr	r3, [pc, #264]	; 13efc <ftello64@plt+0x287c>
   13df0:	ldr	r2, [pc, #264]	; 13f00 <ftello64@plt+0x2880>
   13df4:	mov	r1, r0
   13df8:	mov	r0, #1
   13dfc:	bl	11554 <__printf_chk@plt>
   13e00:	mov	r1, #0
   13e04:	mov	r0, #5
   13e08:	bl	115b4 <setlocale@plt>
   13e0c:	cmp	r0, #0
   13e10:	bne	13e84 <ftello64@plt+0x2804>
   13e14:	mov	r2, #5
   13e18:	ldr	r1, [pc, #228]	; 13f04 <ftello64@plt+0x2884>
   13e1c:	mov	r0, #0
   13e20:	bl	113b0 <dcgettext@plt>
   13e24:	ldr	r3, [pc, #156]	; 13ec8 <ftello64@plt+0x2848>
   13e28:	ldr	r2, [pc, #204]	; 13efc <ftello64@plt+0x287c>
   13e2c:	mov	r1, r0
   13e30:	mov	r0, #1
   13e34:	bl	11554 <__printf_chk@plt>
   13e38:	mov	r2, #5
   13e3c:	ldr	r1, [pc, #196]	; 13f08 <ftello64@plt+0x2888>
   13e40:	mov	r0, #0
   13e44:	bl	113b0 <dcgettext@plt>
   13e48:	ldr	r2, [pc, #188]	; 13f0c <ftello64@plt+0x288c>
   13e4c:	cmp	r6, r7
   13e50:	ldr	r3, [pc, #184]	; 13f10 <ftello64@plt+0x2890>
   13e54:	moveq	r3, r2
   13e58:	mov	r2, r6
   13e5c:	mov	r1, r0
   13e60:	mov	r0, #1
   13e64:	bl	11554 <__printf_chk@plt>
   13e68:	b	13c70 <ftello64@plt+0x25f0>
   13e6c:	mov	r0, r8
   13e70:	bl	112e4 <strcmp@plt>
   13e74:	add	r6, r6, #8
   13e78:	cmp	r0, #0
   13e7c:	bne	13dbc <ftello64@plt+0x273c>
   13e80:	b	13dcc <ftello64@plt+0x274c>
   13e84:	mov	r2, #3
   13e88:	ldr	r1, [pc, #132]	; 13f14 <ftello64@plt+0x2894>
   13e8c:	bl	11638 <strncmp@plt>
   13e90:	cmp	r0, #0
   13e94:	beq	13e14 <ftello64@plt+0x2794>
   13e98:	mov	r2, #5
   13e9c:	ldr	r1, [pc, #116]	; 13f18 <ftello64@plt+0x2898>
   13ea0:	mov	r0, #0
   13ea4:	bl	113b0 <dcgettext@plt>
   13ea8:	ldr	r1, [r4]
   13eac:	bl	11290 <fputs_unlocked@plt>
   13eb0:	b	13e14 <ftello64@plt+0x2794>
   13eb4:	andeq	r7, r3, r0, lsl r8
   13eb8:	andeq	r7, r3, r8, ror #3
   13ebc:	andeq	r5, r2, sl, asr #17
   13ec0:	strdeq	r5, [r2], -r1
   13ec4:	strdeq	r7, [r3], -r4
   13ec8:	andeq	r5, r2, r6, asr #17
   13ecc:	andeq	r5, r2, ip, asr #18
   13ed0:	muleq	r2, sl, r9
   13ed4:	ldrdeq	r5, [r2], -r2
   13ed8:	andeq	r5, r2, sp, lsl sl
   13edc:	andeq	r5, r2, sl, lsr #21
   13ee0:	andeq	r5, r2, sl, lsr #22
   13ee4:	andeq	r5, r2, r7, lsl #25
   13ee8:	andeq	r5, r2, r9, lsr #28
   13eec:	strdeq	r5, [r2], -r7
   13ef0:	andeq	r5, r2, r4, lsr #30
   13ef4:	andeq	r5, r2, r0, lsl #14
   13ef8:	andeq	r5, r2, sl, asr pc
   13efc:	andeq	r5, r2, r1, ror pc
   13f00:	muleq	r2, r9, pc	; <UNPREDICTABLE>
   13f04:	strdeq	r5, [r2], -r2
   13f08:	andeq	r6, r2, sp
   13f0c:	andeq	r6, r2, r9, ror #2
   13f10:	andeq	r5, r2, r9, lsr #22
   13f14:	andeq	r5, r2, r7, lsr #31
   13f18:	andeq	r5, r2, fp, lsr #31
   13f1c:	mov	r0, #1
   13f20:	b	13c30 <ftello64@plt+0x25b0>
   13f24:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f28:	mov	r8, r2
   13f2c:	str	r0, [sp]
   13f30:	mov	fp, r1
   13f34:	mov	r9, r3
   13f38:	bl	114e8 <strlen@plt>
   13f3c:	mov	r5, #0
   13f40:	mov	r7, r8
   13f44:	mvn	r4, #0
   13f48:	mov	r6, r5
   13f4c:	mov	sl, r0
   13f50:	ldr	r3, [fp, r6, lsl #2]
   13f54:	cmp	r3, #0
   13f58:	bne	13f68 <ftello64@plt+0x28e8>
   13f5c:	cmp	r5, #0
   13f60:	mvnne	r4, #1
   13f64:	b	13f9c <ftello64@plt+0x291c>
   13f68:	mov	r2, sl
   13f6c:	ldr	r1, [sp]
   13f70:	mov	r0, r3
   13f74:	str	r3, [sp, #4]
   13f78:	bl	11638 <strncmp@plt>
   13f7c:	cmp	r0, #0
   13f80:	bne	13fd8 <ftello64@plt+0x2958>
   13f84:	ldr	r3, [sp, #4]
   13f88:	mov	r0, r3
   13f8c:	bl	114e8 <strlen@plt>
   13f90:	cmp	sl, r0
   13f94:	bne	13fa8 <ftello64@plt+0x2928>
   13f98:	mov	r4, r6
   13f9c:	mov	r0, r4
   13fa0:	add	sp, sp, #12
   13fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fa8:	cmn	r4, #1
   13fac:	moveq	r4, r6
   13fb0:	beq	13fd8 <ftello64@plt+0x2958>
   13fb4:	cmp	r8, #0
   13fb8:	moveq	r5, #1
   13fbc:	beq	13fd8 <ftello64@plt+0x2958>
   13fc0:	mov	r2, r9
   13fc4:	mov	r1, r7
   13fc8:	mla	r0, r9, r4, r8
   13fcc:	bl	1138c <memcmp@plt>
   13fd0:	cmp	r0, #0
   13fd4:	movne	r5, #1
   13fd8:	add	r6, r6, #1
   13fdc:	add	r7, r7, r9
   13fe0:	b	13f50 <ftello64@plt+0x28d0>
   13fe4:	push	{r4, r5, r6, lr}
   13fe8:	mov	r6, r0
   13fec:	mov	r5, r1
   13ff0:	mov	r4, #0
   13ff4:	ldr	r0, [r5, r4, lsl #2]
   13ff8:	cmp	r0, #0
   13ffc:	bne	14008 <ftello64@plt+0x2988>
   14000:	mvn	r0, #0
   14004:	pop	{r4, r5, r6, pc}
   14008:	mov	r1, r6
   1400c:	bl	112e4 <strcmp@plt>
   14010:	cmp	r0, #0
   14014:	bne	14020 <ftello64@plt+0x29a0>
   14018:	mov	r0, r4
   1401c:	pop	{r4, r5, r6, pc}
   14020:	add	r4, r4, #1
   14024:	b	13ff4 <ftello64@plt+0x2974>
   14028:	cmn	r2, #1
   1402c:	push	{r0, r1, r4, r5, r6, lr}
   14030:	mov	r2, #5
   14034:	mov	r5, r1
   14038:	mov	r6, r0
   1403c:	ldreq	r1, [pc, #76]	; 14090 <ftello64@plt+0x2a10>
   14040:	ldrne	r1, [pc, #76]	; 14094 <ftello64@plt+0x2a14>
   14044:	mov	r0, #0
   14048:	bl	113b0 <dcgettext@plt>
   1404c:	mov	r2, r5
   14050:	mov	r1, #8
   14054:	mov	r4, r0
   14058:	mov	r0, #0
   1405c:	bl	163a0 <ftello64@plt+0x4d20>
   14060:	mov	r1, r6
   14064:	mov	r5, r0
   14068:	mov	r0, #1
   1406c:	bl	165e8 <ftello64@plt+0x4f68>
   14070:	mov	r1, #0
   14074:	mov	r3, r5
   14078:	mov	r2, r4
   1407c:	str	r0, [sp]
   14080:	mov	r0, r1
   14084:	bl	11458 <error@plt>
   14088:	add	sp, sp, #8
   1408c:	pop	{r4, r5, r6, pc}
   14090:	andeq	r6, r2, sl, lsl #5
   14094:	andeq	r6, r2, r5, lsr #5
   14098:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1409c:	mov	sl, r0
   140a0:	ldr	r4, [pc, #196]	; 1416c <ftello64@plt+0x2aec>
   140a4:	mov	r5, r1
   140a8:	mov	r8, r2
   140ac:	ldr	r1, [pc, #188]	; 14170 <ftello64@plt+0x2af0>
   140b0:	mov	r2, #5
   140b4:	mov	r0, #0
   140b8:	bl	113b0 <dcgettext@plt>
   140bc:	ldr	r1, [r4]
   140c0:	bl	11290 <fputs_unlocked@plt>
   140c4:	mov	r7, #0
   140c8:	mov	r6, r7
   140cc:	mov	r9, #1
   140d0:	ldr	r3, [sl, r6, lsl #2]
   140d4:	cmp	r3, #0
   140d8:	bne	140f0 <ftello64@plt+0x2a70>
   140dc:	ldr	r1, [r4]
   140e0:	mov	r0, #10
   140e4:	add	sp, sp, #12
   140e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140ec:	b	11674 <putc_unlocked@plt>
   140f0:	cmp	r6, #0
   140f4:	beq	14118 <ftello64@plt+0x2a98>
   140f8:	mov	r2, r8
   140fc:	mov	r1, r5
   14100:	mov	r0, r7
   14104:	str	r3, [sp, #4]
   14108:	bl	1138c <memcmp@plt>
   1410c:	ldr	r3, [sp, #4]
   14110:	cmp	r0, #0
   14114:	beq	14148 <ftello64@plt+0x2ac8>
   14118:	mov	r0, r3
   1411c:	ldr	r7, [r4]
   14120:	bl	165f0 <ftello64@plt+0x4f70>
   14124:	ldr	r2, [pc, #72]	; 14174 <ftello64@plt+0x2af4>
   14128:	mov	r1, r9
   1412c:	mov	r3, r0
   14130:	mov	r0, r7
   14134:	bl	1156c <__fprintf_chk@plt>
   14138:	mov	r7, r5
   1413c:	add	r6, r6, #1
   14140:	add	r5, r5, r8
   14144:	b	140d0 <ftello64@plt+0x2a50>
   14148:	mov	r0, r3
   1414c:	ldr	fp, [r4]
   14150:	bl	165f0 <ftello64@plt+0x4f70>
   14154:	ldr	r2, [pc, #28]	; 14178 <ftello64@plt+0x2af8>
   14158:	mov	r1, r9
   1415c:	mov	r3, r0
   14160:	mov	r0, fp
   14164:	bl	1156c <__fprintf_chk@plt>
   14168:	b	1413c <ftello64@plt+0x2abc>
   1416c:	andeq	r7, r3, r8, ror #3
   14170:	andeq	r6, r2, r2, asr #5
   14174:	ldrdeq	r6, [r2], -r7
   14178:	ldrdeq	r6, [r2], -pc	; <UNPREDICTABLE>
   1417c:	push	{r4, r5, r6, r7, r8, lr}
   14180:	mov	r6, r3
   14184:	ldrb	r3, [sp, #32]
   14188:	mov	r7, r0
   1418c:	mov	r5, r1
   14190:	cmp	r3, #0
   14194:	mov	r4, r2
   14198:	beq	141e8 <ftello64@plt+0x2b68>
   1419c:	ldr	r3, [sp, #24]
   141a0:	mov	r2, r6
   141a4:	mov	r1, r4
   141a8:	mov	r0, r5
   141ac:	bl	13f24 <ftello64@plt+0x28a4>
   141b0:	cmp	r0, #0
   141b4:	popge	{r4, r5, r6, r7, r8, pc}
   141b8:	mov	r2, r0
   141bc:	mov	r1, r5
   141c0:	mov	r0, r7
   141c4:	bl	14028 <ftello64@plt+0x29a8>
   141c8:	mov	r0, r4
   141cc:	ldr	r2, [sp, #24]
   141d0:	mov	r1, r6
   141d4:	bl	14098 <ftello64@plt+0x2a18>
   141d8:	ldr	r3, [sp, #28]
   141dc:	blx	r3
   141e0:	mvn	r0, #0
   141e4:	pop	{r4, r5, r6, r7, r8, pc}
   141e8:	mov	r1, r2
   141ec:	mov	r0, r5
   141f0:	bl	13fe4 <ftello64@plt+0x2964>
   141f4:	b	141b0 <ftello64@plt+0x2b30>
   141f8:	push	{r4, r5, r6, r7, r8, lr}
   141fc:	mov	r8, r0
   14200:	mov	r7, r3
   14204:	sub	r6, r1, #4
   14208:	mov	r4, r2
   1420c:	ldr	r5, [r6, #4]!
   14210:	cmp	r5, #0
   14214:	beq	14234 <ftello64@plt+0x2bb4>
   14218:	mov	r1, r4
   1421c:	mov	r2, r7
   14220:	mov	r0, r8
   14224:	bl	1138c <memcmp@plt>
   14228:	add	r4, r4, r7
   1422c:	cmp	r0, #0
   14230:	bne	1420c <ftello64@plt+0x2b8c>
   14234:	mov	r0, r5
   14238:	pop	{r4, r5, r6, r7, r8, pc}
   1423c:	ldr	r3, [pc, #4]	; 14248 <ftello64@plt+0x2bc8>
   14240:	str	r0, [r3]
   14244:	bx	lr
   14248:	andeq	r7, r3, r8, lsl #16
   1424c:	ldr	r3, [pc, #4]	; 14258 <ftello64@plt+0x2bd8>
   14250:	strb	r0, [r3, #4]
   14254:	bx	lr
   14258:	andeq	r7, r3, r8, lsl #16
   1425c:	ldr	r3, [pc, #192]	; 14324 <ftello64@plt+0x2ca4>
   14260:	push	{r0, r1, r4, r5, r6, lr}
   14264:	ldr	r0, [r3]
   14268:	bl	22ed4 <ftello64@plt+0x11854>
   1426c:	cmp	r0, #0
   14270:	beq	14308 <ftello64@plt+0x2c88>
   14274:	ldr	r3, [pc, #172]	; 14328 <ftello64@plt+0x2ca8>
   14278:	mov	r4, r3
   1427c:	ldrb	r2, [r3, #4]
   14280:	cmp	r2, #0
   14284:	beq	14298 <ftello64@plt+0x2c18>
   14288:	bl	11500 <__errno_location@plt>
   1428c:	ldr	r3, [r0]
   14290:	cmp	r3, #32
   14294:	beq	14308 <ftello64@plt+0x2c88>
   14298:	mov	r2, #5
   1429c:	ldr	r1, [pc, #136]	; 1432c <ftello64@plt+0x2cac>
   142a0:	mov	r0, #0
   142a4:	bl	113b0 <dcgettext@plt>
   142a8:	ldr	r4, [r4]
   142ac:	cmp	r4, #0
   142b0:	mov	r5, r0
   142b4:	beq	142ec <ftello64@plt+0x2c6c>
   142b8:	bl	11500 <__errno_location@plt>
   142bc:	ldr	r6, [r0]
   142c0:	mov	r0, r4
   142c4:	bl	164a0 <ftello64@plt+0x4e20>
   142c8:	str	r5, [sp]
   142cc:	ldr	r2, [pc, #92]	; 14330 <ftello64@plt+0x2cb0>
   142d0:	mov	r1, r6
   142d4:	mov	r3, r0
   142d8:	mov	r0, #0
   142dc:	bl	11458 <error@plt>
   142e0:	ldr	r3, [pc, #76]	; 14334 <ftello64@plt+0x2cb4>
   142e4:	ldr	r0, [r3]
   142e8:	bl	11344 <_exit@plt>
   142ec:	bl	11500 <__errno_location@plt>
   142f0:	mov	r3, r5
   142f4:	ldr	r2, [pc, #60]	; 14338 <ftello64@plt+0x2cb8>
   142f8:	ldr	r1, [r0]
   142fc:	mov	r0, r4
   14300:	bl	11458 <error@plt>
   14304:	b	142e0 <ftello64@plt+0x2c60>
   14308:	ldr	r3, [pc, #44]	; 1433c <ftello64@plt+0x2cbc>
   1430c:	ldr	r0, [r3]
   14310:	bl	22ed4 <ftello64@plt+0x11854>
   14314:	cmp	r0, #0
   14318:	bne	142e0 <ftello64@plt+0x2c60>
   1431c:	add	sp, sp, #8
   14320:	pop	{r4, r5, r6, pc}
   14324:	strdeq	r7, [r3], -r4
   14328:	andeq	r7, r3, r8, lsl #16
   1432c:	andeq	r6, r2, r4, ror #5
   14330:	strdeq	r6, [r2], -r0
   14334:	muleq	r3, r0, r1
   14338:	andeq	r6, r2, r1, ror #5
   1433c:	andeq	r7, r3, r8, ror #3
   14340:	push	{r0, r1, r2, r4, r5, lr}
   14344:	mov	r5, r0
   14348:	bl	11500 <__errno_location@plt>
   1434c:	ldr	r3, [r0]
   14350:	mov	r4, r0
   14354:	str	r3, [sp]
   14358:	str	r3, [sp, #4]
   1435c:	mov	r3, #0
   14360:	str	r3, [r0]
   14364:	mov	r0, r5
   14368:	bl	11320 <free@plt>
   1436c:	ldr	r3, [r4]
   14370:	add	r2, sp, #8
   14374:	cmp	r3, #0
   14378:	moveq	r3, #4
   1437c:	movne	r3, #0
   14380:	add	r3, r2, r3
   14384:	ldr	r3, [r3, #-8]
   14388:	str	r3, [r4]
   1438c:	add	sp, sp, #12
   14390:	pop	{r4, r5, pc}
   14394:	push	{r4, lr}
   14398:	mov	r1, #0
   1439c:	mov	r4, r0
   143a0:	ldr	r0, [pc, #48]	; 143d8 <ftello64@plt+0x2d58>
   143a4:	bl	11464 <open64@plt>
   143a8:	cmp	r4, r0
   143ac:	beq	143d0 <ftello64@plt+0x2d50>
   143b0:	cmp	r0, #0
   143b4:	blt	143c8 <ftello64@plt+0x2d48>
   143b8:	bl	11650 <close@plt>
   143bc:	bl	11500 <__errno_location@plt>
   143c0:	mov	r3, #9
   143c4:	str	r3, [r0]
   143c8:	mov	r0, #0
   143cc:	pop	{r4, pc}
   143d0:	mov	r0, #1
   143d4:	pop	{r4, pc}
   143d8:	strdeq	r6, [r2], -r7
   143dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   143e0:	mov	r9, r0
   143e4:	mov	r0, r2
   143e8:	mov	sl, r1
   143ec:	mov	r8, r2
   143f0:	bl	11560 <fileno@plt>
   143f4:	cmp	r0, #1
   143f8:	beq	144b4 <ftello64@plt+0x2e34>
   143fc:	cmp	r0, #2
   14400:	beq	144ac <ftello64@plt+0x2e2c>
   14404:	cmp	r0, #0
   14408:	beq	144c0 <ftello64@plt+0x2e40>
   1440c:	mov	r1, #2
   14410:	mov	r0, r1
   14414:	bl	113c8 <dup2@plt>
   14418:	subs	r4, r0, #2
   1441c:	movne	r4, #1
   14420:	mov	r1, #1
   14424:	mov	r0, r1
   14428:	bl	113c8 <dup2@plt>
   1442c:	subs	r7, r0, #1
   14430:	movne	r7, #1
   14434:	mov	r1, #0
   14438:	mov	r0, r1
   1443c:	bl	113c8 <dup2@plt>
   14440:	subs	r6, r0, #0
   14444:	bne	14500 <ftello64@plt+0x2e80>
   14448:	cmp	r7, #0
   1444c:	beq	144e4 <ftello64@plt+0x2e64>
   14450:	mov	r0, #1
   14454:	bl	14394 <ftello64@plt+0x2d14>
   14458:	subs	r5, r0, #0
   1445c:	bne	144e4 <ftello64@plt+0x2e64>
   14460:	bl	11500 <__errno_location@plt>
   14464:	cmp	r4, #0
   14468:	mov	r8, r0
   1446c:	ldr	r9, [r0]
   14470:	beq	1447c <ftello64@plt+0x2dfc>
   14474:	mov	r0, #2
   14478:	bl	11650 <close@plt>
   1447c:	cmp	r7, #0
   14480:	beq	1448c <ftello64@plt+0x2e0c>
   14484:	mov	r0, #1
   14488:	bl	11650 <close@plt>
   1448c:	cmp	r6, #0
   14490:	beq	1449c <ftello64@plt+0x2e1c>
   14494:	mov	r0, #0
   14498:	bl	11650 <close@plt>
   1449c:	cmp	r5, #0
   144a0:	streq	r9, [r8]
   144a4:	mov	r0, r5
   144a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   144ac:	mov	r4, #0
   144b0:	b	14420 <ftello64@plt+0x2da0>
   144b4:	mov	r4, #0
   144b8:	mov	r7, r4
   144bc:	b	14434 <ftello64@plt+0x2db4>
   144c0:	mov	r4, r0
   144c4:	mov	r7, r0
   144c8:	mov	r6, r0
   144cc:	mov	r2, r8
   144d0:	mov	r1, sl
   144d4:	mov	r0, r9
   144d8:	bl	114ac <freopen64@plt>
   144dc:	mov	r5, r0
   144e0:	b	14460 <ftello64@plt+0x2de0>
   144e4:	cmp	r4, #0
   144e8:	beq	144cc <ftello64@plt+0x2e4c>
   144ec:	mov	r0, #2
   144f0:	bl	14394 <ftello64@plt+0x2d14>
   144f4:	subs	r5, r0, #0
   144f8:	bne	144cc <ftello64@plt+0x2e4c>
   144fc:	b	14460 <ftello64@plt+0x2de0>
   14500:	mov	r0, #0
   14504:	bl	14394 <ftello64@plt+0x2d14>
   14508:	subs	r5, r0, #0
   1450c:	mov	r6, r0
   14510:	moveq	r6, #1
   14514:	bne	14448 <ftello64@plt+0x2dc8>
   14518:	b	14460 <ftello64@plt+0x2de0>
   1451c:	push	{r4, r5, r6, lr}
   14520:	subs	r5, r0, #0
   14524:	bne	1453c <ftello64@plt+0x2ebc>
   14528:	ldr	r3, [pc, #124]	; 145ac <ftello64@plt+0x2f2c>
   1452c:	ldr	r0, [pc, #124]	; 145b0 <ftello64@plt+0x2f30>
   14530:	ldr	r1, [r3]
   14534:	bl	1162c <fputs@plt>
   14538:	bl	11644 <abort@plt>
   1453c:	mov	r1, #47	; 0x2f
   14540:	bl	115d8 <strrchr@plt>
   14544:	cmp	r0, #0
   14548:	addne	r4, r0, #1
   1454c:	moveq	r4, r5
   14550:	sub	r3, r4, r5
   14554:	cmp	r3, #6
   14558:	ble	14598 <ftello64@plt+0x2f18>
   1455c:	mov	r2, #7
   14560:	ldr	r1, [pc, #76]	; 145b4 <ftello64@plt+0x2f34>
   14564:	sub	r0, r4, #7
   14568:	bl	11638 <strncmp@plt>
   1456c:	cmp	r0, #0
   14570:	bne	14598 <ftello64@plt+0x2f18>
   14574:	mov	r2, #3
   14578:	ldr	r1, [pc, #56]	; 145b8 <ftello64@plt+0x2f38>
   1457c:	mov	r0, r4
   14580:	bl	11638 <strncmp@plt>
   14584:	cmp	r0, #0
   14588:	movne	r5, r4
   1458c:	ldreq	r3, [pc, #40]	; 145bc <ftello64@plt+0x2f3c>
   14590:	addeq	r5, r4, #3
   14594:	streq	r5, [r3]
   14598:	ldr	r3, [pc, #32]	; 145c0 <ftello64@plt+0x2f40>
   1459c:	str	r5, [r3]
   145a0:	ldr	r3, [pc, #28]	; 145c4 <ftello64@plt+0x2f44>
   145a4:	str	r5, [r3]
   145a8:	pop	{r4, r5, r6, pc}
   145ac:	andeq	r7, r3, r8, ror #3
   145b0:	andeq	r6, r2, r1, lsl #6
   145b4:	andeq	r6, r2, r9, lsr r3
   145b8:	andeq	r6, r2, r1, asr #6
   145bc:	ldrdeq	r7, [r3], -r8
   145c0:	andeq	r7, r3, r0, lsl r8
   145c4:	ldrdeq	r7, [r3], -ip
   145c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145cc:	mov	r4, r0
   145d0:	sub	sp, sp, #124	; 0x7c
   145d4:	mov	r0, r1
   145d8:	mov	r1, #2
   145dc:	bl	21a28 <ftello64@plt+0x103a8>
   145e0:	add	r5, sp, #12
   145e4:	mov	r7, r0
   145e8:	ldrb	r3, [r4]
   145ec:	cmp	r3, #0
   145f0:	beq	14608 <ftello64@plt+0x2f88>
   145f4:	mov	r1, r7
   145f8:	mov	r0, r4
   145fc:	bl	23c08 <ftello64@plt+0x12588>
   14600:	subs	r6, r0, #0
   14604:	bne	14620 <ftello64@plt+0x2fa0>
   14608:	mov	r4, #0
   1460c:	mov	r0, r7
   14610:	bl	14340 <ftello64@plt+0x2cc0>
   14614:	mov	r0, r4
   14618:	add	sp, sp, #124	; 0x7c
   1461c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14620:	bl	1141c <__ctype_get_mb_cur_max@plt>
   14624:	cmp	r0, #1
   14628:	bls	14c24 <ftello64@plt+0x35a4>
   1462c:	cmp	r4, r6
   14630:	mov	r3, #0
   14634:	str	r4, [sp, #24]
   14638:	strb	r3, [sp, #8]
   1463c:	str	r3, [sp, #12]
   14640:	str	r3, [sp, #16]
   14644:	strb	r3, [sp, #20]
   14648:	ldrcc	r8, [pc, #1832]	; 14d78 <ftello64@plt+0x36f8>
   1464c:	movcc	r4, #1
   14650:	bcc	14854 <ftello64@plt+0x31d4>
   14654:	mov	sl, #1
   14658:	add	r9, sp, #120	; 0x78
   1465c:	mov	r2, #0
   14660:	ldr	fp, [pc, #1808]	; 14d78 <ftello64@plt+0x36f8>
   14664:	strb	r2, [r9, #-56]!	; 0xffffffc8
   14668:	add	r8, r9, #4
   1466c:	add	r9, r9, #28
   14670:	str	r2, [r5, #4]
   14674:	str	r2, [sp, #68]	; 0x44
   14678:	str	r6, [sp, #24]
   1467c:	str	r2, [r8, #4]
   14680:	strb	r2, [sp, #8]
   14684:	str	r2, [r5]
   14688:	strb	r2, [sp, #20]
   1468c:	str	r7, [sp, #80]	; 0x50
   14690:	strb	r2, [sp, #76]	; 0x4c
   14694:	ldrb	r3, [sp, #64]	; 0x40
   14698:	ldr	r4, [sp, #80]	; 0x50
   1469c:	cmp	r3, #0
   146a0:	bne	14a6c <ftello64@plt+0x33ec>
   146a4:	ldrb	r3, [r4]
   146a8:	lsr	r2, r3, #5
   146ac:	and	r3, r3, #31
   146b0:	ldr	r2, [fp, r2, lsl #2]
   146b4:	lsr	r3, r2, r3
   146b8:	tst	r3, #1
   146bc:	beq	14a54 <ftello64@plt+0x33d4>
   146c0:	mov	r3, #1
   146c4:	str	r3, [sp, #84]	; 0x54
   146c8:	ldrb	r2, [r4]
   146cc:	str	r2, [sp, #92]	; 0x5c
   146d0:	strb	r3, [sp, #88]	; 0x58
   146d4:	ldrb	r4, [sp, #88]	; 0x58
   146d8:	mov	r3, #1
   146dc:	strb	r3, [sp, #76]	; 0x4c
   146e0:	cmp	r4, #0
   146e4:	ldrb	r2, [sp, #20]
   146e8:	beq	14ce0 <ftello64@plt+0x3660>
   146ec:	ldr	r1, [sp, #92]	; 0x5c
   146f0:	cmp	r1, #0
   146f4:	bne	14ce0 <ftello64@plt+0x3660>
   146f8:	cmp	r2, #0
   146fc:	bne	147a0 <ftello64@plt+0x3120>
   14700:	ldrb	r2, [sp, #8]
   14704:	ldr	r8, [sp, #24]
   14708:	cmp	r2, #0
   1470c:	bne	14758 <ftello64@plt+0x30d8>
   14710:	ldrb	r2, [r8]
   14714:	ldr	r1, [pc, #1628]	; 14d78 <ftello64@plt+0x36f8>
   14718:	lsr	r0, r2, #5
   1471c:	and	r2, r2, #31
   14720:	ldr	r1, [r1, r0, lsl #2]
   14724:	lsr	r2, r1, r2
   14728:	tst	r2, #1
   1472c:	strne	r3, [sp, #28]
   14730:	ldrbne	r2, [r8]
   14734:	strne	r2, [sp, #36]	; 0x24
   14738:	bne	14794 <ftello64@plt+0x3114>
   1473c:	mov	r0, r5
   14740:	str	r3, [sp, #4]
   14744:	bl	11380 <mbsinit@plt>
   14748:	cmp	r0, #0
   1474c:	beq	148c0 <ftello64@plt+0x3240>
   14750:	ldr	r3, [sp, #4]
   14754:	strb	r3, [sp, #8]
   14758:	bl	1141c <__ctype_get_mb_cur_max@plt>
   1475c:	mov	r1, r0
   14760:	mov	r0, r8
   14764:	bl	219fc <ftello64@plt+0x1037c>
   14768:	mov	r3, r5
   1476c:	mov	r1, r8
   14770:	mov	r2, r0
   14774:	add	r0, sp, #36	; 0x24
   14778:	bl	23258 <ftello64@plt+0x11bd8>
   1477c:	cmn	r0, #1
   14780:	str	r0, [sp, #28]
   14784:	bne	14b10 <ftello64@plt+0x3490>
   14788:	mov	r3, #1
   1478c:	str	r3, [sp, #28]
   14790:	mov	r3, #0
   14794:	strb	r3, [sp, #32]
   14798:	mov	r3, #1
   1479c:	strb	r3, [sp, #20]
   147a0:	ldrb	r3, [sp, #32]
   147a4:	cmp	r3, #0
   147a8:	beq	147bc <ftello64@plt+0x313c>
   147ac:	ldr	r2, [sp, #36]	; 0x24
   147b0:	cmp	r2, #0
   147b4:	moveq	r4, r3
   147b8:	beq	147d8 <ftello64@plt+0x3158>
   147bc:	ldrb	r3, [sp, #32]
   147c0:	cmp	r3, #0
   147c4:	beq	147d8 <ftello64@plt+0x3158>
   147c8:	ldr	r0, [sp, #36]	; 0x24
   147cc:	bl	1150c <iswalnum@plt>
   147d0:	clz	r4, r0
   147d4:	lsr	r4, r4, #5
   147d8:	ands	r4, sl, r4
   147dc:	bne	1460c <ftello64@plt+0x2f8c>
   147e0:	str	r4, [r5, #4]
   147e4:	str	r6, [sp, #24]
   147e8:	strb	r4, [sp, #8]
   147ec:	str	r4, [r5]
   147f0:	strb	r4, [sp, #20]
   147f4:	ldrb	r3, [r6]
   147f8:	ldr	r2, [pc, #1400]	; 14d78 <ftello64@plt+0x36f8>
   147fc:	lsr	r1, r3, #5
   14800:	and	r3, r3, #31
   14804:	ldr	r2, [r2, r1, lsl #2]
   14808:	lsr	r3, r2, r3
   1480c:	tst	r3, #1
   14810:	beq	14b74 <ftello64@plt+0x34f4>
   14814:	mov	r3, #1
   14818:	str	r3, [sp, #28]
   1481c:	ldrb	r2, [r6]
   14820:	strb	r3, [sp, #32]
   14824:	str	r2, [sp, #36]	; 0x24
   14828:	mov	r3, #1
   1482c:	strb	r3, [sp, #20]
   14830:	ldrb	r3, [sp, #32]
   14834:	cmp	r3, #0
   14838:	beq	14848 <ftello64@plt+0x31c8>
   1483c:	ldr	r3, [sp, #36]	; 0x24
   14840:	cmp	r3, #0
   14844:	beq	1460c <ftello64@plt+0x2f8c>
   14848:	ldr	r4, [sp, #28]
   1484c:	add	r4, r6, r4
   14850:	b	145e8 <ftello64@plt+0x2f68>
   14854:	ldrb	r3, [sp, #8]
   14858:	ldr	r9, [sp, #24]
   1485c:	cmp	r3, #0
   14860:	bne	148d8 <ftello64@plt+0x3258>
   14864:	ldrb	r3, [r9]
   14868:	lsr	r2, r3, #5
   1486c:	and	r3, r3, #31
   14870:	ldr	r2, [r8, r2, lsl #2]
   14874:	lsr	r3, r2, r3
   14878:	tst	r3, #1
   1487c:	beq	148b0 <ftello64@plt+0x3230>
   14880:	str	r4, [sp, #28]
   14884:	ldrb	r3, [r9]
   14888:	strb	r4, [sp, #32]
   1488c:	str	r3, [sp, #36]	; 0x24
   14890:	ldrb	r3, [sp, #32]
   14894:	strb	r4, [sp, #20]
   14898:	cmp	r3, #0
   1489c:	beq	14ca0 <ftello64@plt+0x3620>
   148a0:	ldr	r3, [sp, #36]	; 0x24
   148a4:	cmp	r3, #0
   148a8:	bne	14ca0 <ftello64@plt+0x3620>
   148ac:	bl	11644 <abort@plt>
   148b0:	mov	r0, r5
   148b4:	bl	11380 <mbsinit@plt>
   148b8:	cmp	r0, #0
   148bc:	bne	148d4 <ftello64@plt+0x3254>
   148c0:	ldr	r3, [pc, #1204]	; 14d7c <ftello64@plt+0x36fc>
   148c4:	ldr	r1, [pc, #1204]	; 14d80 <ftello64@plt+0x3700>
   148c8:	ldr	r0, [pc, #1204]	; 14d84 <ftello64@plt+0x3704>
   148cc:	mov	r2, #143	; 0x8f
   148d0:	bl	11668 <__assert_fail@plt>
   148d4:	strb	r4, [sp, #8]
   148d8:	bl	1141c <__ctype_get_mb_cur_max@plt>
   148dc:	mov	r1, r0
   148e0:	mov	r0, r9
   148e4:	bl	219fc <ftello64@plt+0x1037c>
   148e8:	mov	r3, r5
   148ec:	mov	r1, r9
   148f0:	mov	r2, r0
   148f4:	add	r0, sp, #36	; 0x24
   148f8:	bl	23258 <ftello64@plt+0x11bd8>
   148fc:	cmn	r0, #1
   14900:	str	r0, [sp, #28]
   14904:	streq	r4, [sp, #28]
   14908:	beq	14920 <ftello64@plt+0x32a0>
   1490c:	cmn	r0, #2
   14910:	bne	1492c <ftello64@plt+0x32ac>
   14914:	ldr	r0, [sp, #24]
   14918:	bl	114e8 <strlen@plt>
   1491c:	str	r0, [sp, #28]
   14920:	mov	r3, #0
   14924:	strb	r3, [sp, #32]
   14928:	b	14890 <ftello64@plt+0x3210>
   1492c:	cmp	r0, #0
   14930:	bne	1497c <ftello64@plt+0x32fc>
   14934:	ldr	r3, [sp, #24]
   14938:	str	r4, [sp, #28]
   1493c:	ldrb	r3, [r3]
   14940:	cmp	r3, #0
   14944:	beq	1495c <ftello64@plt+0x32dc>
   14948:	ldr	r3, [pc, #1068]	; 14d7c <ftello64@plt+0x36fc>
   1494c:	mov	r2, #171	; 0xab
   14950:	ldr	r1, [pc, #1064]	; 14d80 <ftello64@plt+0x3700>
   14954:	ldr	r0, [pc, #1068]	; 14d88 <ftello64@plt+0x3708>
   14958:	b	148d0 <ftello64@plt+0x3250>
   1495c:	ldr	r3, [sp, #36]	; 0x24
   14960:	cmp	r3, #0
   14964:	beq	1497c <ftello64@plt+0x32fc>
   14968:	ldr	r3, [pc, #1036]	; 14d7c <ftello64@plt+0x36fc>
   1496c:	mov	r2, #172	; 0xac
   14970:	ldr	r1, [pc, #1032]	; 14d80 <ftello64@plt+0x3700>
   14974:	ldr	r0, [pc, #1040]	; 14d8c <ftello64@plt+0x370c>
   14978:	b	148d0 <ftello64@plt+0x3250>
   1497c:	mov	r0, r5
   14980:	strb	r4, [sp, #32]
   14984:	bl	11380 <mbsinit@plt>
   14988:	cmp	r0, #0
   1498c:	movne	r3, #0
   14990:	strbne	r3, [sp, #8]
   14994:	b	14890 <ftello64@plt+0x3210>
   14998:	mov	r0, r5
   1499c:	bl	11380 <mbsinit@plt>
   149a0:	cmp	r0, #0
   149a4:	beq	148c0 <ftello64@plt+0x3240>
   149a8:	mov	r3, #1
   149ac:	strb	r3, [sp, #8]
   149b0:	bl	1141c <__ctype_get_mb_cur_max@plt>
   149b4:	mov	r1, r0
   149b8:	mov	r0, r4
   149bc:	bl	219fc <ftello64@plt+0x1037c>
   149c0:	mov	r3, r5
   149c4:	mov	r1, r4
   149c8:	mov	r2, r0
   149cc:	add	r0, sp, #36	; 0x24
   149d0:	bl	23258 <ftello64@plt+0x11bd8>
   149d4:	cmn	r0, #1
   149d8:	str	r0, [sp, #28]
   149dc:	bne	149f0 <ftello64@plt+0x3370>
   149e0:	mov	r3, #1
   149e4:	str	r3, [sp, #28]
   149e8:	mov	r3, #0
   149ec:	b	14d24 <ftello64@plt+0x36a4>
   149f0:	cmn	r0, #2
   149f4:	bne	14a08 <ftello64@plt+0x3388>
   149f8:	ldr	r0, [sp, #24]
   149fc:	bl	114e8 <strlen@plt>
   14a00:	str	r0, [sp, #28]
   14a04:	b	149e8 <ftello64@plt+0x3368>
   14a08:	cmp	r0, #0
   14a0c:	bne	14a34 <ftello64@plt+0x33b4>
   14a10:	mov	r3, #1
   14a14:	str	r3, [sp, #28]
   14a18:	ldr	r3, [sp, #24]
   14a1c:	ldrb	r3, [r3]
   14a20:	cmp	r3, #0
   14a24:	bne	14948 <ftello64@plt+0x32c8>
   14a28:	ldr	r3, [sp, #36]	; 0x24
   14a2c:	cmp	r3, #0
   14a30:	bne	14968 <ftello64@plt+0x32e8>
   14a34:	mov	r3, #1
   14a38:	mov	r0, r5
   14a3c:	strb	r3, [sp, #32]
   14a40:	bl	11380 <mbsinit@plt>
   14a44:	cmp	r0, #0
   14a48:	movne	r3, #0
   14a4c:	strbne	r3, [sp, #8]
   14a50:	b	14d28 <ftello64@plt+0x36a8>
   14a54:	mov	r0, r8
   14a58:	bl	11380 <mbsinit@plt>
   14a5c:	cmp	r0, #0
   14a60:	beq	148c0 <ftello64@plt+0x3240>
   14a64:	mov	r3, #1
   14a68:	strb	r3, [sp, #64]	; 0x40
   14a6c:	bl	1141c <__ctype_get_mb_cur_max@plt>
   14a70:	mov	r1, r0
   14a74:	mov	r0, r4
   14a78:	bl	219fc <ftello64@plt+0x1037c>
   14a7c:	mov	r3, r8
   14a80:	mov	r1, r4
   14a84:	mov	r2, r0
   14a88:	mov	r0, r9
   14a8c:	bl	23258 <ftello64@plt+0x11bd8>
   14a90:	cmn	r0, #1
   14a94:	str	r0, [sp, #84]	; 0x54
   14a98:	bne	14aac <ftello64@plt+0x342c>
   14a9c:	mov	r3, #1
   14aa0:	str	r3, [sp, #84]	; 0x54
   14aa4:	mov	r3, #0
   14aa8:	b	146d0 <ftello64@plt+0x3050>
   14aac:	cmn	r0, #2
   14ab0:	bne	14ac4 <ftello64@plt+0x3444>
   14ab4:	ldr	r0, [sp, #80]	; 0x50
   14ab8:	bl	114e8 <strlen@plt>
   14abc:	str	r0, [sp, #84]	; 0x54
   14ac0:	b	14aa4 <ftello64@plt+0x3424>
   14ac4:	cmp	r0, #0
   14ac8:	bne	14af0 <ftello64@plt+0x3470>
   14acc:	mov	r3, #1
   14ad0:	str	r3, [sp, #84]	; 0x54
   14ad4:	ldr	r3, [sp, #80]	; 0x50
   14ad8:	ldrb	r3, [r3]
   14adc:	cmp	r3, #0
   14ae0:	bne	14948 <ftello64@plt+0x32c8>
   14ae4:	ldr	r3, [sp, #92]	; 0x5c
   14ae8:	cmp	r3, #0
   14aec:	bne	14968 <ftello64@plt+0x32e8>
   14af0:	mov	r3, #1
   14af4:	mov	r0, r8
   14af8:	strb	r3, [sp, #88]	; 0x58
   14afc:	bl	11380 <mbsinit@plt>
   14b00:	cmp	r0, #0
   14b04:	movne	r3, #0
   14b08:	strbne	r3, [sp, #64]	; 0x40
   14b0c:	b	146d4 <ftello64@plt+0x3054>
   14b10:	cmn	r0, #2
   14b14:	bne	14b28 <ftello64@plt+0x34a8>
   14b18:	ldr	r0, [sp, #24]
   14b1c:	bl	114e8 <strlen@plt>
   14b20:	str	r0, [sp, #28]
   14b24:	b	14790 <ftello64@plt+0x3110>
   14b28:	cmp	r0, #0
   14b2c:	bne	14b54 <ftello64@plt+0x34d4>
   14b30:	mov	r3, #1
   14b34:	str	r3, [sp, #28]
   14b38:	ldr	r3, [sp, #24]
   14b3c:	ldrb	r3, [r3]
   14b40:	cmp	r3, #0
   14b44:	bne	14948 <ftello64@plt+0x32c8>
   14b48:	ldr	r3, [sp, #36]	; 0x24
   14b4c:	cmp	r3, #0
   14b50:	bne	14968 <ftello64@plt+0x32e8>
   14b54:	mov	r3, #1
   14b58:	mov	r0, r5
   14b5c:	strb	r3, [sp, #32]
   14b60:	bl	11380 <mbsinit@plt>
   14b64:	cmp	r0, #0
   14b68:	movne	r3, #0
   14b6c:	strbne	r3, [sp, #8]
   14b70:	b	14798 <ftello64@plt+0x3118>
   14b74:	mov	r0, r5
   14b78:	bl	11380 <mbsinit@plt>
   14b7c:	cmp	r0, #0
   14b80:	beq	148c0 <ftello64@plt+0x3240>
   14b84:	mov	r8, #1
   14b88:	strb	r8, [sp, #8]
   14b8c:	bl	1141c <__ctype_get_mb_cur_max@plt>
   14b90:	mov	r1, r0
   14b94:	mov	r0, r6
   14b98:	bl	219fc <ftello64@plt+0x1037c>
   14b9c:	mov	r3, r5
   14ba0:	mov	r1, r6
   14ba4:	mov	r2, r0
   14ba8:	add	r0, sp, #36	; 0x24
   14bac:	bl	23258 <ftello64@plt+0x11bd8>
   14bb0:	cmn	r0, #1
   14bb4:	str	r0, [sp, #28]
   14bb8:	streq	r8, [sp, #28]
   14bbc:	beq	14bd4 <ftello64@plt+0x3554>
   14bc0:	cmn	r0, #2
   14bc4:	bne	14bdc <ftello64@plt+0x355c>
   14bc8:	ldr	r0, [sp, #24]
   14bcc:	bl	114e8 <strlen@plt>
   14bd0:	str	r0, [sp, #28]
   14bd4:	strb	r4, [sp, #32]
   14bd8:	b	14828 <ftello64@plt+0x31a8>
   14bdc:	cmp	r0, #0
   14be0:	bne	14c04 <ftello64@plt+0x3584>
   14be4:	ldr	r3, [sp, #24]
   14be8:	str	r8, [sp, #28]
   14bec:	ldrb	r3, [r3]
   14bf0:	cmp	r3, #0
   14bf4:	bne	14948 <ftello64@plt+0x32c8>
   14bf8:	ldr	r3, [sp, #36]	; 0x24
   14bfc:	cmp	r3, #0
   14c00:	bne	14968 <ftello64@plt+0x32e8>
   14c04:	mov	r3, #1
   14c08:	mov	r0, r5
   14c0c:	strb	r3, [sp, #32]
   14c10:	bl	11380 <mbsinit@plt>
   14c14:	cmp	r0, #0
   14c18:	movne	r3, #0
   14c1c:	strbne	r3, [sp, #8]
   14c20:	b	14828 <ftello64@plt+0x31a8>
   14c24:	cmp	r4, r6
   14c28:	movcs	r8, #1
   14c2c:	bcs	14c50 <ftello64@plt+0x35d0>
   14c30:	bl	114c4 <__ctype_b_loc@plt>
   14c34:	ldrb	r3, [r6, #-1]
   14c38:	lsl	r3, r3, #1
   14c3c:	ldr	r2, [r0]
   14c40:	ldrh	r4, [r2, r3]
   14c44:	lsr	r4, r4, #3
   14c48:	eor	r4, r4, #1
   14c4c:	and	r8, r4, #1
   14c50:	mov	r0, r7
   14c54:	bl	114e8 <strlen@plt>
   14c58:	ldrb	r4, [r6, r0]
   14c5c:	cmp	r4, #0
   14c60:	moveq	r4, #1
   14c64:	beq	14c84 <ftello64@plt+0x3604>
   14c68:	bl	114c4 <__ctype_b_loc@plt>
   14c6c:	lsl	r4, r4, #1
   14c70:	ldr	r3, [r0]
   14c74:	ldrh	r4, [r3, r4]
   14c78:	lsr	r4, r4, #3
   14c7c:	eor	r4, r4, #1
   14c80:	and	r4, r4, #1
   14c84:	ands	r4, r8, r4
   14c88:	bne	1460c <ftello64@plt+0x2f8c>
   14c8c:	ldrb	r3, [r6]
   14c90:	cmp	r3, #0
   14c94:	beq	14608 <ftello64@plt+0x2f88>
   14c98:	add	r4, r6, #1
   14c9c:	b	145e8 <ftello64@plt+0x2f68>
   14ca0:	ldr	r1, [sp, #28]
   14ca4:	ldr	r3, [sp, #24]
   14ca8:	ldrb	r2, [sp, #32]
   14cac:	add	r3, r3, r1
   14cb0:	cmp	r6, r3
   14cb4:	mov	r1, #0
   14cb8:	ldr	r0, [sp, #36]	; 0x24
   14cbc:	str	r3, [sp, #24]
   14cc0:	strb	r1, [sp, #20]
   14cc4:	bhi	14854 <ftello64@plt+0x31d4>
   14cc8:	cmp	r2, #0
   14ccc:	beq	14654 <ftello64@plt+0x2fd4>
   14cd0:	bl	1150c <iswalnum@plt>
   14cd4:	clz	sl, r0
   14cd8:	lsr	sl, sl, #5
   14cdc:	b	14658 <ftello64@plt+0x2fd8>
   14ce0:	cmp	r2, #0
   14ce4:	bne	14d30 <ftello64@plt+0x36b0>
   14ce8:	ldrb	r3, [sp, #8]
   14cec:	ldr	r4, [sp, #24]
   14cf0:	cmp	r3, #0
   14cf4:	bne	149b0 <ftello64@plt+0x3330>
   14cf8:	ldrb	r3, [r4]
   14cfc:	lsr	r2, r3, #5
   14d00:	and	r3, r3, #31
   14d04:	ldr	r2, [fp, r2, lsl #2]
   14d08:	lsr	r3, r2, r3
   14d0c:	tst	r3, #1
   14d10:	beq	14998 <ftello64@plt+0x3318>
   14d14:	mov	r3, #1
   14d18:	str	r3, [sp, #28]
   14d1c:	ldrb	r2, [r4]
   14d20:	str	r2, [sp, #36]	; 0x24
   14d24:	strb	r3, [sp, #32]
   14d28:	mov	r3, #1
   14d2c:	strb	r3, [sp, #20]
   14d30:	ldrb	r3, [sp, #32]
   14d34:	cmp	r3, #0
   14d38:	beq	14d48 <ftello64@plt+0x36c8>
   14d3c:	ldr	r3, [sp, #36]	; 0x24
   14d40:	cmp	r3, #0
   14d44:	beq	148ac <ftello64@plt+0x322c>
   14d48:	ldr	r2, [sp, #28]
   14d4c:	ldr	r3, [sp, #24]
   14d50:	ldr	r1, [sp, #84]	; 0x54
   14d54:	add	r3, r3, r2
   14d58:	str	r3, [sp, #24]
   14d5c:	ldr	r3, [sp, #80]	; 0x50
   14d60:	mov	r2, #0
   14d64:	add	r3, r3, r1
   14d68:	strb	r2, [sp, #20]
   14d6c:	str	r3, [sp, #80]	; 0x50
   14d70:	strb	r2, [sp, #76]	; 0x4c
   14d74:	b	14694 <ftello64@plt+0x3014>
   14d78:	andeq	r6, r2, r4, lsr #20
   14d7c:	andeq	r6, r2, r5, asr #6
   14d80:	andeq	r6, r2, r8, asr r3
   14d84:	andeq	r6, r2, r6, ror #6
   14d88:	andeq	r6, r2, sp, ror r3
   14d8c:	muleq	r2, r4, r3
   14d90:	push	{r0, r1, r4, r5, r6, lr}
   14d94:	mov	r2, #5
   14d98:	mov	r5, r0
   14d9c:	mov	r1, r0
   14da0:	mov	r0, #0
   14da4:	bl	113b0 <dcgettext@plt>
   14da8:	cmp	r5, r0
   14dac:	mov	r4, r0
   14db0:	beq	14e00 <ftello64@plt+0x3780>
   14db4:	mov	r1, r5
   14db8:	bl	145c8 <ftello64@plt+0x2f48>
   14dbc:	cmp	r0, #0
   14dc0:	bne	14e00 <ftello64@plt+0x3780>
   14dc4:	mov	r0, r4
   14dc8:	bl	114e8 <strlen@plt>
   14dcc:	mov	r6, r0
   14dd0:	mov	r0, r5
   14dd4:	bl	114e8 <strlen@plt>
   14dd8:	add	r0, r6, r0
   14ddc:	add	r0, r0, #4
   14de0:	bl	223cc <ftello64@plt+0x10d4c>
   14de4:	stm	sp, {r4, r5}
   14de8:	ldr	r3, [pc, #28]	; 14e0c <ftello64@plt+0x378c>
   14dec:	mvn	r2, #0
   14df0:	mov	r1, #1
   14df4:	mov	r6, r0
   14df8:	bl	11518 <__sprintf_chk@plt>
   14dfc:	mov	r4, r6
   14e00:	mov	r0, r4
   14e04:	add	sp, sp, #8
   14e08:	pop	{r4, r5, r6, pc}
   14e0c:	andeq	r6, r2, r6, lsr #7
   14e10:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   14e14:	mov	r2, #5
   14e18:	mov	sl, r0
   14e1c:	mov	r7, r1
   14e20:	mov	r1, r0
   14e24:	mov	r0, #0
   14e28:	bl	113b0 <dcgettext@plt>
   14e2c:	mov	r9, r0
   14e30:	bl	23188 <ftello64@plt+0x11b08>
   14e34:	ldr	r1, [pc, #548]	; 15060 <ftello64@plt+0x39e0>
   14e38:	mov	r8, r0
   14e3c:	bl	22e78 <ftello64@plt+0x117f8>
   14e40:	subs	r4, r0, #0
   14e44:	beq	14f08 <ftello64@plt+0x3888>
   14e48:	mov	r2, r8
   14e4c:	ldr	r1, [pc, #524]	; 15060 <ftello64@plt+0x39e0>
   14e50:	mov	r0, r7
   14e54:	bl	22904 <ftello64@plt+0x11284>
   14e58:	mov	r5, r0
   14e5c:	mov	r0, r8
   14e60:	bl	114e8 <strlen@plt>
   14e64:	mov	r4, r0
   14e68:	add	r0, r0, #11
   14e6c:	bl	223cc <ftello64@plt+0x10d4c>
   14e70:	mov	r2, r4
   14e74:	mov	r1, r8
   14e78:	mov	r6, r0
   14e7c:	bl	11350 <memcpy@plt>
   14e80:	ldr	r3, [pc, #476]	; 15064 <ftello64@plt+0x39e4>
   14e84:	add	r2, r6, r4
   14e88:	mov	r0, r7
   14e8c:	ldr	r1, [r3]
   14e90:	str	r1, [r6, r4]
   14e94:	ldr	r1, [r3, #4]
   14e98:	str	r1, [r2, #4]
   14e9c:	ldrh	r1, [r3, #8]
   14ea0:	ldrb	r3, [r3, #10]
   14ea4:	strh	r1, [r2, #8]
   14ea8:	strb	r3, [r2, #10]
   14eac:	ldr	r1, [pc, #428]	; 15060 <ftello64@plt+0x39e0>
   14eb0:	mov	r2, r6
   14eb4:	bl	22904 <ftello64@plt+0x11284>
   14eb8:	mov	r4, r0
   14ebc:	mov	r0, r6
   14ec0:	bl	14340 <ftello64@plt+0x2cc0>
   14ec4:	cmp	r4, #0
   14ec8:	beq	14ee8 <ftello64@plt+0x3868>
   14ecc:	mov	r1, #63	; 0x3f
   14ed0:	mov	r0, r4
   14ed4:	bl	114f4 <strchr@plt>
   14ed8:	cmp	r0, #0
   14edc:	beq	1504c <ftello64@plt+0x39cc>
   14ee0:	mov	r0, r4
   14ee4:	bl	14340 <ftello64@plt+0x2cc0>
   14ee8:	subs	r7, r5, #0
   14eec:	movne	r8, #0
   14ef0:	movne	r6, r5
   14ef4:	movne	r4, r8
   14ef8:	moveq	r6, sl
   14efc:	moveq	r8, r5
   14f00:	moveq	r4, r5
   14f04:	b	14f20 <ftello64@plt+0x38a0>
   14f08:	subs	r8, r7, #0
   14f0c:	movne	r6, r7
   14f10:	movne	r5, r4
   14f14:	moveq	r6, sl
   14f18:	moveq	r4, r7
   14f1c:	moveq	r5, r7
   14f20:	mov	r1, sl
   14f24:	mov	r0, r9
   14f28:	bl	112e4 <strcmp@plt>
   14f2c:	cmp	r0, #0
   14f30:	beq	15018 <ftello64@plt+0x3998>
   14f34:	mov	r1, sl
   14f38:	mov	r0, r9
   14f3c:	bl	145c8 <ftello64@plt+0x2f48>
   14f40:	cmp	r0, #0
   14f44:	beq	14f68 <ftello64@plt+0x38e8>
   14f48:	cmp	r5, #0
   14f4c:	bne	1500c <ftello64@plt+0x398c>
   14f50:	cmp	r4, #0
   14f54:	beq	14f60 <ftello64@plt+0x38e0>
   14f58:	mov	r0, r4
   14f5c:	bl	14340 <ftello64@plt+0x2cc0>
   14f60:	mov	r6, r9
   14f64:	b	15040 <ftello64@plt+0x39c0>
   14f68:	cmp	r7, #0
   14f6c:	bne	14fdc <ftello64@plt+0x395c>
   14f70:	cmp	r8, #0
   14f74:	bne	14ff4 <ftello64@plt+0x3974>
   14f78:	mov	r0, r9
   14f7c:	bl	114e8 <strlen@plt>
   14f80:	mov	r7, r0
   14f84:	mov	r0, r6
   14f88:	bl	114e8 <strlen@plt>
   14f8c:	add	r0, r7, r0
   14f90:	add	r0, r0, #4
   14f94:	bl	223cc <ftello64@plt+0x10d4c>
   14f98:	str	r6, [sp, #4]
   14f9c:	str	r9, [sp]
   14fa0:	ldr	r3, [pc, #192]	; 15068 <ftello64@plt+0x39e8>
   14fa4:	mvn	r2, #0
   14fa8:	mov	r1, #1
   14fac:	mov	r7, r0
   14fb0:	bl	11518 <__sprintf_chk@plt>
   14fb4:	cmp	r5, #0
   14fb8:	beq	14fc4 <ftello64@plt+0x3944>
   14fbc:	mov	r0, r5
   14fc0:	bl	14340 <ftello64@plt+0x2cc0>
   14fc4:	cmp	r4, #0
   14fc8:	beq	14fd4 <ftello64@plt+0x3954>
   14fcc:	mov	r0, r4
   14fd0:	bl	14340 <ftello64@plt+0x2cc0>
   14fd4:	mov	r6, r7
   14fd8:	b	15040 <ftello64@plt+0x39c0>
   14fdc:	mov	r1, r7
   14fe0:	mov	r0, r9
   14fe4:	bl	145c8 <ftello64@plt+0x2f48>
   14fe8:	cmp	r0, #0
   14fec:	bne	14f48 <ftello64@plt+0x38c8>
   14ff0:	b	14f70 <ftello64@plt+0x38f0>
   14ff4:	mov	r1, r8
   14ff8:	mov	r0, r9
   14ffc:	bl	145c8 <ftello64@plt+0x2f48>
   15000:	cmp	r0, #0
   15004:	bne	14f48 <ftello64@plt+0x38c8>
   15008:	b	14f78 <ftello64@plt+0x38f8>
   1500c:	mov	r0, r5
   15010:	bl	14340 <ftello64@plt+0x2cc0>
   15014:	b	14f50 <ftello64@plt+0x38d0>
   15018:	cmp	r5, #0
   1501c:	cmpne	r6, r5
   15020:	beq	1502c <ftello64@plt+0x39ac>
   15024:	mov	r0, r5
   15028:	bl	14340 <ftello64@plt+0x2cc0>
   1502c:	cmp	r4, #0
   15030:	cmpne	r6, r4
   15034:	beq	15040 <ftello64@plt+0x39c0>
   15038:	mov	r0, r4
   1503c:	bl	14340 <ftello64@plt+0x2cc0>
   15040:	mov	r0, r6
   15044:	add	sp, sp, #8
   15048:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1504c:	subs	r7, r5, #0
   15050:	mov	r8, r4
   15054:	movne	r6, r5
   15058:	moveq	r6, r4
   1505c:	b	14f20 <ftello64@plt+0x38a0>
   15060:	andeq	r6, r2, lr, lsr #7
   15064:			; <UNDEFINED> instruction: 0x000263b4
   15068:	andeq	r6, r2, r6, lsr #7
   1506c:	push	{r4, r5, r6, lr}
   15070:	mov	r2, #48	; 0x30
   15074:	mov	r5, r1
   15078:	mov	r1, #0
   1507c:	mov	r4, r0
   15080:	bl	1153c <memset@plt>
   15084:	cmp	r5, #10
   15088:	bne	15090 <ftello64@plt+0x3a10>
   1508c:	bl	11644 <abort@plt>
   15090:	str	r5, [r4]
   15094:	mov	r0, r4
   15098:	pop	{r4, r5, r6, pc}
   1509c:	push	{r4, r5, r6, lr}
   150a0:	mov	r4, r0
   150a4:	mov	r5, r1
   150a8:	bl	23188 <ftello64@plt+0x11b08>
   150ac:	ldrb	r3, [r0]
   150b0:	bic	r3, r3, #32
   150b4:	cmp	r3, #85	; 0x55
   150b8:	bne	15128 <ftello64@plt+0x3aa8>
   150bc:	ldrb	r3, [r0, #1]
   150c0:	bic	r3, r3, #32
   150c4:	cmp	r3, #84	; 0x54
   150c8:	bne	15100 <ftello64@plt+0x3a80>
   150cc:	ldrb	r3, [r0, #2]
   150d0:	bic	r3, r3, #32
   150d4:	cmp	r3, #70	; 0x46
   150d8:	bne	15100 <ftello64@plt+0x3a80>
   150dc:	ldrb	r3, [r0, #3]
   150e0:	cmp	r3, #45	; 0x2d
   150e4:	bne	15100 <ftello64@plt+0x3a80>
   150e8:	ldrb	r3, [r0, #4]
   150ec:	cmp	r3, #56	; 0x38
   150f0:	bne	15100 <ftello64@plt+0x3a80>
   150f4:	ldrb	r3, [r0, #5]
   150f8:	cmp	r3, #0
   150fc:	beq	15114 <ftello64@plt+0x3a94>
   15100:	ldr	r1, [pc, #144]	; 15198 <ftello64@plt+0x3b18>
   15104:	ldr	r0, [pc, #144]	; 1519c <ftello64@plt+0x3b1c>
   15108:	cmp	r5, #9
   1510c:	movne	r0, r1
   15110:	pop	{r4, r5, r6, pc}
   15114:	ldrb	r3, [r4]
   15118:	ldr	r1, [pc, #128]	; 151a0 <ftello64@plt+0x3b20>
   1511c:	ldr	r0, [pc, #128]	; 151a4 <ftello64@plt+0x3b24>
   15120:	cmp	r3, #96	; 0x60
   15124:	b	1510c <ftello64@plt+0x3a8c>
   15128:	cmp	r3, #71	; 0x47
   1512c:	bne	15100 <ftello64@plt+0x3a80>
   15130:	ldrb	r3, [r0, #1]
   15134:	bic	r3, r3, #32
   15138:	cmp	r3, #66	; 0x42
   1513c:	bne	15100 <ftello64@plt+0x3a80>
   15140:	ldrb	r3, [r0, #2]
   15144:	cmp	r3, #49	; 0x31
   15148:	bne	15100 <ftello64@plt+0x3a80>
   1514c:	ldrb	r3, [r0, #3]
   15150:	cmp	r3, #56	; 0x38
   15154:	bne	15100 <ftello64@plt+0x3a80>
   15158:	ldrb	r3, [r0, #4]
   1515c:	cmp	r3, #48	; 0x30
   15160:	bne	15100 <ftello64@plt+0x3a80>
   15164:	ldrb	r3, [r0, #5]
   15168:	cmp	r3, #51	; 0x33
   1516c:	bne	15100 <ftello64@plt+0x3a80>
   15170:	ldrb	r3, [r0, #6]
   15174:	cmp	r3, #48	; 0x30
   15178:	bne	15100 <ftello64@plt+0x3a80>
   1517c:	ldrb	r3, [r0, #7]
   15180:	cmp	r3, #0
   15184:	bne	15100 <ftello64@plt+0x3a80>
   15188:	ldrb	r3, [r4]
   1518c:	ldr	r1, [pc, #20]	; 151a8 <ftello64@plt+0x3b28>
   15190:	ldr	r0, [pc, #20]	; 151ac <ftello64@plt+0x3b2c>
   15194:	b	15120 <ftello64@plt+0x3aa0>
   15198:	muleq	r2, r2, r3
   1519c:	andeq	r6, r2, r3, asr #2
   151a0:	andeq	r6, r2, r8, lsl r4
   151a4:	andeq	r6, r2, r4, lsl r4
   151a8:	andeq	r6, r2, r0, lsr #8
   151ac:	andeq	r6, r2, ip, lsl r4
   151b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151b4:	sub	sp, sp, #108	; 0x6c
   151b8:	mov	r8, r0
   151bc:	str	r3, [sp, #36]	; 0x24
   151c0:	mov	r5, r1
   151c4:	str	r2, [sp, #44]	; 0x2c
   151c8:	ldr	sl, [sp, #144]	; 0x90
   151cc:	bl	1141c <__ctype_get_mb_cur_max@plt>
   151d0:	ldr	r3, [sp, #148]	; 0x94
   151d4:	mov	r7, #0
   151d8:	str	r7, [sp, #48]	; 0x30
   151dc:	lsr	r6, r3, #1
   151e0:	and	r6, r6, #1
   151e4:	mov	r3, #1
   151e8:	str	r3, [sp, #72]	; 0x48
   151ec:	str	r7, [sp, #24]
   151f0:	str	r7, [sp, #32]
   151f4:	str	r7, [sp, #40]	; 0x28
   151f8:	str	r7, [sp, #60]	; 0x3c
   151fc:	str	r0, [sp, #76]	; 0x4c
   15200:	cmp	sl, #10
   15204:	ldrls	pc, [pc, sl, lsl #2]
   15208:	b	15444 <ftello64@plt+0x3dc4>
   1520c:	andeq	r5, r1, r8, lsr r2
   15210:	andeq	r5, r1, ip, asr #29
   15214:	andeq	r5, r1, r0, lsl r4
   15218:	andeq	r5, r1, ip, asr r4
   1521c:	andeq	r5, r1, ip, ror #7
   15220:	andeq	r5, r1, r4, asr #4
   15224:	andeq	r5, r1, ip, lsr #29
   15228:	andeq	r5, r1, r8, asr #8
   1522c:	andeq	r5, r1, ip, lsr r3
   15230:	andeq	r5, r1, ip, lsr r3
   15234:	andeq	r5, r1, ip, lsr r3
   15238:	mov	r6, #0
   1523c:	mov	r4, #0
   15240:	b	15270 <ftello64@plt+0x3bf0>
   15244:	cmp	r6, #0
   15248:	bne	1546c <ftello64@plt+0x3dec>
   1524c:	cmp	r5, #0
   15250:	movne	r3, #34	; 0x22
   15254:	strbne	r3, [r8]
   15258:	mov	r3, #1
   1525c:	str	r3, [sp, #24]
   15260:	str	r3, [sp, #32]
   15264:	mov	r4, #1
   15268:	ldr	r3, [pc, #3172]	; 15ed4 <ftello64@plt+0x4854>
   1526c:	str	r3, [sp, #40]	; 0x28
   15270:	mov	r9, r5
   15274:	mov	r3, #0
   15278:	str	r7, [sp, #68]	; 0x44
   1527c:	str	r3, [sp, #28]
   15280:	ldr	r3, [sp, #36]	; 0x24
   15284:	cmn	r3, #1
   15288:	bne	15e18 <ftello64@plt+0x4798>
   1528c:	ldr	r3, [sp, #44]	; 0x2c
   15290:	ldr	r2, [sp, #28]
   15294:	ldrb	r3, [r3, r2]
   15298:	adds	r3, r3, #0
   1529c:	movne	r3, #1
   152a0:	str	r3, [sp, #52]	; 0x34
   152a4:	ldr	r3, [sp, #52]	; 0x34
   152a8:	cmp	r3, #0
   152ac:	bne	15494 <ftello64@plt+0x3e14>
   152b0:	sub	r2, sl, #2
   152b4:	clz	r2, r2
   152b8:	lsr	r2, r2, #5
   152bc:	and	r3, r6, r2
   152c0:	cmp	r4, #0
   152c4:	movne	r3, #0
   152c8:	andeq	r3, r3, #1
   152cc:	cmp	r3, #0
   152d0:	bne	1565c <ftello64@plt+0x3fdc>
   152d4:	eor	r3, r6, #1
   152d8:	ands	r2, r2, r3
   152dc:	beq	15e50 <ftello64@plt+0x47d0>
   152e0:	ldr	r3, [sp, #68]	; 0x44
   152e4:	cmp	r3, #0
   152e8:	beq	15e88 <ftello64@plt+0x4808>
   152ec:	ldr	r3, [sp, #72]	; 0x48
   152f0:	cmp	r3, #0
   152f4:	beq	15e2c <ftello64@plt+0x47ac>
   152f8:	ldr	r3, [sp, #160]	; 0xa0
   152fc:	ldr	r2, [sp, #44]	; 0x2c
   15300:	str	r3, [sp, #16]
   15304:	ldr	r3, [sp, #156]	; 0x9c
   15308:	ldr	r1, [sp, #60]	; 0x3c
   1530c:	str	r3, [sp, #12]
   15310:	ldr	r3, [sp, #152]	; 0x98
   15314:	str	r3, [sp, #8]
   15318:	ldr	r3, [sp, #148]	; 0x94
   1531c:	str	r3, [sp, #4]
   15320:	mov	r3, #5
   15324:	str	r3, [sp]
   15328:	ldr	r3, [sp, #36]	; 0x24
   1532c:	mov	r0, r8
   15330:	bl	151b0 <ftello64@plt+0x3b30>
   15334:	mov	r4, r0
   15338:	b	15e7c <ftello64@plt+0x47fc>
   1533c:	cmp	sl, #10
   15340:	beq	1539c <ftello64@plt+0x3d1c>
   15344:	ldr	r4, [pc, #2956]	; 15ed8 <ftello64@plt+0x4858>
   15348:	mov	r2, #5
   1534c:	mov	r1, r4
   15350:	mov	r0, #0
   15354:	bl	113b0 <dcgettext@plt>
   15358:	cmp	r0, r4
   1535c:	str	r0, [sp, #156]	; 0x9c
   15360:	bne	15370 <ftello64@plt+0x3cf0>
   15364:	mov	r1, sl
   15368:	bl	1509c <ftello64@plt+0x3a1c>
   1536c:	str	r0, [sp, #156]	; 0x9c
   15370:	ldr	r4, [pc, #2916]	; 15edc <ftello64@plt+0x485c>
   15374:	mov	r2, #5
   15378:	mov	r1, r4
   1537c:	mov	r0, #0
   15380:	bl	113b0 <dcgettext@plt>
   15384:	cmp	r0, r4
   15388:	str	r0, [sp, #160]	; 0xa0
   1538c:	bne	1539c <ftello64@plt+0x3d1c>
   15390:	mov	r1, sl
   15394:	bl	1509c <ftello64@plt+0x3a1c>
   15398:	str	r0, [sp, #160]	; 0xa0
   1539c:	cmp	r6, #0
   153a0:	moveq	r4, r6
   153a4:	beq	153bc <ftello64@plt+0x3d3c>
   153a8:	mov	r4, #0
   153ac:	b	153cc <ftello64@plt+0x3d4c>
   153b0:	cmp	r5, r4
   153b4:	strbhi	r3, [r8, r4]
   153b8:	add	r4, r4, #1
   153bc:	ldr	r3, [sp, #156]	; 0x9c
   153c0:	ldrb	r3, [r3, r4]
   153c4:	cmp	r3, #0
   153c8:	bne	153b0 <ftello64@plt+0x3d30>
   153cc:	ldr	r0, [sp, #160]	; 0xa0
   153d0:	bl	114e8 <strlen@plt>
   153d4:	ldr	r3, [sp, #160]	; 0xa0
   153d8:	str	r3, [sp, #40]	; 0x28
   153dc:	mov	r3, #1
   153e0:	str	r3, [sp, #24]
   153e4:	str	r0, [sp, #32]
   153e8:	b	15270 <ftello64@plt+0x3bf0>
   153ec:	mov	r3, #1
   153f0:	cmp	r6, #0
   153f4:	streq	r3, [sp, #24]
   153f8:	beq	15418 <ftello64@plt+0x3d98>
   153fc:	str	r3, [sp, #32]
   15400:	ldr	r3, [pc, #2772]	; 15edc <ftello64@plt+0x485c>
   15404:	mov	r4, #0
   15408:	str	r3, [sp, #40]	; 0x28
   1540c:	b	1543c <ftello64@plt+0x3dbc>
   15410:	cmp	r6, #0
   15414:	bne	15484 <ftello64@plt+0x3e04>
   15418:	cmp	r5, #0
   1541c:	movne	r3, #39	; 0x27
   15420:	strbne	r3, [r8]
   15424:	mov	r3, #1
   15428:	str	r3, [sp, #32]
   1542c:	mov	r6, #0
   15430:	ldr	r3, [pc, #2724]	; 15edc <ftello64@plt+0x485c>
   15434:	mov	r4, #1
   15438:	str	r3, [sp, #40]	; 0x28
   1543c:	mov	sl, #2
   15440:	b	15270 <ftello64@plt+0x3bf0>
   15444:	bl	11644 <abort@plt>
   15448:	mov	r6, #0
   1544c:	mov	r3, #1
   15450:	str	r3, [sp, #24]
   15454:	mov	r4, r6
   15458:	b	15270 <ftello64@plt+0x3bf0>
   1545c:	mov	r6, #1
   15460:	str	r6, [sp, #24]
   15464:	str	r6, [sp, #32]
   15468:	b	15400 <ftello64@plt+0x3d80>
   1546c:	mov	r3, #1
   15470:	str	r3, [sp, #32]
   15474:	ldr	r3, [pc, #2648]	; 15ed4 <ftello64@plt+0x4854>
   15478:	str	r6, [sp, #24]
   1547c:	str	r3, [sp, #40]	; 0x28
   15480:	b	1523c <ftello64@plt+0x3bbc>
   15484:	mov	r3, #1
   15488:	str	r3, [sp, #32]
   1548c:	ldr	r3, [pc, #2632]	; 15edc <ftello64@plt+0x485c>
   15490:	b	1547c <ftello64@plt+0x3dfc>
   15494:	ldr	r3, [sp, #32]
   15498:	ldr	fp, [sp, #24]
   1549c:	cmp	sl, #2
   154a0:	moveq	fp, #0
   154a4:	andne	fp, fp, #1
   154a8:	adds	r5, r3, #0
   154ac:	movne	r5, #1
   154b0:	ands	r3, r5, fp
   154b4:	str	r3, [sp, #64]	; 0x40
   154b8:	beq	15588 <ftello64@plt+0x3f08>
   154bc:	ldr	r2, [sp, #32]
   154c0:	ldr	r3, [sp, #28]
   154c4:	add	r7, r3, r2
   154c8:	mov	r3, r2
   154cc:	ldr	r2, [sp, #36]	; 0x24
   154d0:	cmp	r3, #1
   154d4:	movls	r3, #0
   154d8:	movhi	r3, #1
   154dc:	cmn	r2, #1
   154e0:	movne	r3, #0
   154e4:	cmp	r3, #0
   154e8:	beq	154f8 <ftello64@plt+0x3e78>
   154ec:	ldr	r0, [sp, #44]	; 0x2c
   154f0:	bl	114e8 <strlen@plt>
   154f4:	str	r0, [sp, #36]	; 0x24
   154f8:	ldr	r3, [sp, #36]	; 0x24
   154fc:	cmp	r3, r7
   15500:	bcc	15580 <ftello64@plt+0x3f00>
   15504:	ldr	r3, [sp, #44]	; 0x2c
   15508:	ldr	r0, [sp, #28]
   1550c:	ldr	r2, [sp, #32]
   15510:	ldr	r1, [sp, #40]	; 0x28
   15514:	add	r0, r3, r0
   15518:	bl	1138c <memcmp@plt>
   1551c:	cmp	r0, #0
   15520:	bne	15580 <ftello64@plt+0x3f00>
   15524:	cmp	r6, #0
   15528:	beq	15588 <ftello64@plt+0x3f08>
   1552c:	str	r6, [sp, #24]
   15530:	ldr	r3, [sp, #24]
   15534:	ldr	r2, [sp, #44]	; 0x2c
   15538:	cmp	sl, #2
   1553c:	movne	r3, #0
   15540:	andeq	r3, r3, #1
   15544:	cmp	r3, #0
   15548:	ldr	r3, [sp, #160]	; 0xa0
   1554c:	movne	sl, #4
   15550:	str	r3, [sp, #16]
   15554:	ldr	r3, [sp, #156]	; 0x9c
   15558:	str	sl, [sp]
   1555c:	str	r3, [sp, #12]
   15560:	mov	r3, #0
   15564:	str	r3, [sp, #8]
   15568:	ldr	r3, [sp, #148]	; 0x94
   1556c:	mov	r1, r9
   15570:	bic	r3, r3, #2
   15574:	str	r3, [sp, #4]
   15578:	ldr	r3, [sp, #36]	; 0x24
   1557c:	b	1532c <ftello64@plt+0x3cac>
   15580:	mov	r3, #0
   15584:	str	r3, [sp, #64]	; 0x40
   15588:	ldr	r2, [sp, #28]
   1558c:	ldr	r3, [sp, #44]	; 0x2c
   15590:	add	r3, r3, r2
   15594:	str	r3, [sp, #80]	; 0x50
   15598:	ldr	r3, [sp, #44]	; 0x2c
   1559c:	ldrb	r7, [r3, r2]
   155a0:	cmp	r7, #58	; 0x3a
   155a4:	bhi	1570c <ftello64@plt+0x408c>
   155a8:	cmp	r7, #43	; 0x2b
   155ac:	bcs	15760 <ftello64@plt+0x40e0>
   155b0:	cmp	r7, #32
   155b4:	beq	157b8 <ftello64@plt+0x4138>
   155b8:	bhi	15664 <ftello64@plt+0x3fe4>
   155bc:	cmp	r7, #9
   155c0:	beq	15a6c <ftello64@plt+0x43ec>
   155c4:	bhi	15628 <ftello64@plt+0x3fa8>
   155c8:	cmp	r7, #7
   155cc:	beq	15b18 <ftello64@plt+0x4498>
   155d0:	bhi	157d4 <ftello64@plt+0x4154>
   155d4:	cmp	r7, #0
   155d8:	beq	157f0 <ftello64@plt+0x4170>
   155dc:	ldr	r3, [sp, #76]	; 0x4c
   155e0:	cmp	r3, #1
   155e4:	bne	15b5c <ftello64@plt+0x44dc>
   155e8:	bl	114c4 <__ctype_b_loc@plt>
   155ec:	sxth	r3, r7
   155f0:	lsl	r3, r3, #1
   155f4:	ldr	r2, [r0]
   155f8:	ldrh	r5, [r2, r3]
   155fc:	ldr	r3, [sp, #76]	; 0x4c
   15600:	str	r3, [sp, #56]	; 0x38
   15604:	lsr	r5, r5, #14
   15608:	and	r5, r5, #1
   1560c:	ldr	r3, [sp, #24]
   15610:	eor	fp, r5, #1
   15614:	and	fp, fp, r3
   15618:	ands	fp, fp, #255	; 0xff
   1561c:	beq	159a4 <ftello64@plt+0x4324>
   15620:	mov	r5, #0
   15624:	b	15c08 <ftello64@plt+0x4588>
   15628:	cmp	r7, #11
   1562c:	beq	15a74 <ftello64@plt+0x43f4>
   15630:	bcc	15b10 <ftello64@plt+0x4490>
   15634:	cmp	r7, #12
   15638:	beq	15b20 <ftello64@plt+0x44a0>
   1563c:	cmp	r7, #13
   15640:	moveq	r3, #114	; 0x72
   15644:	bne	155dc <ftello64@plt+0x3f5c>
   15648:	cmp	sl, #2
   1564c:	movne	r2, #0
   15650:	andeq	r2, r6, #1
   15654:	cmp	r2, #0
   15658:	beq	157d8 <ftello64@plt+0x4158>
   1565c:	mov	sl, #2
   15660:	b	15530 <ftello64@plt+0x3eb0>
   15664:	cmp	r7, #37	; 0x25
   15668:	beq	15760 <ftello64@plt+0x40e0>
   1566c:	bhi	15680 <ftello64@plt+0x4000>
   15670:	cmp	r7, #35	; 0x23
   15674:	beq	157ac <ftello64@plt+0x412c>
   15678:	mov	r5, #0
   1567c:	b	157bc <ftello64@plt+0x413c>
   15680:	cmp	r7, #39	; 0x27
   15684:	bne	15678 <ftello64@plt+0x3ff8>
   15688:	cmp	sl, #2
   1568c:	ldrne	r5, [sp, #52]	; 0x34
   15690:	movne	r3, r5
   15694:	strne	r3, [sp, #68]	; 0x44
   15698:	bne	15764 <ftello64@plt+0x40e4>
   1569c:	cmp	r6, #0
   156a0:	bne	15530 <ftello64@plt+0x3eb0>
   156a4:	ldr	r2, [sp, #60]	; 0x3c
   156a8:	adds	r3, r9, #0
   156ac:	movne	r3, #1
   156b0:	cmp	r2, #0
   156b4:	movne	r3, #0
   156b8:	cmp	r3, #0
   156bc:	strne	r9, [sp, #60]	; 0x3c
   156c0:	movne	r9, #0
   156c4:	bne	156d4 <ftello64@plt+0x4054>
   156c8:	cmp	r9, r4
   156cc:	movhi	r3, #39	; 0x27
   156d0:	strbhi	r3, [r8, r4]
   156d4:	add	r3, r4, #1
   156d8:	cmp	r3, r9
   156dc:	movcc	r2, #92	; 0x5c
   156e0:	strbcc	r2, [r8, r3]
   156e4:	add	r3, r4, #2
   156e8:	cmp	r3, r9
   156ec:	ldr	r5, [sp, #52]	; 0x34
   156f0:	movcc	r2, #39	; 0x27
   156f4:	strbcc	r2, [r8, r3]
   156f8:	add	r4, r4, #3
   156fc:	mov	fp, r6
   15700:	str	r5, [sp, #68]	; 0x44
   15704:	str	r6, [sp, #48]	; 0x30
   15708:	b	159a4 <ftello64@plt+0x4324>
   1570c:	cmp	r7, #94	; 0x5e
   15710:	beq	15678 <ftello64@plt+0x3ff8>
   15714:	bhi	1576c <ftello64@plt+0x40ec>
   15718:	cmp	r7, #90	; 0x5a
   1571c:	bhi	15754 <ftello64@plt+0x40d4>
   15720:	cmp	r7, #65	; 0x41
   15724:	bcs	15760 <ftello64@plt+0x40e0>
   15728:	cmp	r7, #62	; 0x3e
   1572c:	bls	15678 <ftello64@plt+0x3ff8>
   15730:	cmp	r7, #63	; 0x3f
   15734:	bne	155dc <ftello64@plt+0x3f5c>
   15738:	cmp	sl, #2
   1573c:	beq	158e0 <ftello64@plt+0x4260>
   15740:	cmp	sl, #5
   15744:	beq	158f0 <ftello64@plt+0x4270>
   15748:	mov	fp, #0
   1574c:	mov	r5, fp
   15750:	b	159a4 <ftello64@plt+0x4324>
   15754:	cmp	r7, #92	; 0x5c
   15758:	beq	15a7c <ftello64@plt+0x43fc>
   1575c:	bls	15678 <ftello64@plt+0x3ff8>
   15760:	ldr	r5, [sp, #52]	; 0x34
   15764:	mov	fp, #0
   15768:	b	159a4 <ftello64@plt+0x4324>
   1576c:	cmp	r7, #122	; 0x7a
   15770:	bhi	15790 <ftello64@plt+0x4110>
   15774:	cmp	r7, #97	; 0x61
   15778:	bcs	15760 <ftello64@plt+0x40e0>
   1577c:	cmp	r7, #95	; 0x5f
   15780:	beq	15760 <ftello64@plt+0x40e0>
   15784:	cmp	r7, #96	; 0x60
   15788:	bne	155dc <ftello64@plt+0x3f5c>
   1578c:	b	15678 <ftello64@plt+0x3ff8>
   15790:	cmp	r7, #124	; 0x7c
   15794:	beq	15678 <ftello64@plt+0x3ff8>
   15798:	bcc	15b28 <ftello64@plt+0x44a8>
   1579c:	cmp	r7, #125	; 0x7d
   157a0:	beq	15b28 <ftello64@plt+0x44a8>
   157a4:	cmp	r7, #126	; 0x7e
   157a8:	bne	155dc <ftello64@plt+0x3f5c>
   157ac:	ldr	r3, [sp, #28]
   157b0:	cmp	r3, #0
   157b4:	bne	158e8 <ftello64@plt+0x4268>
   157b8:	ldr	r5, [sp, #52]	; 0x34
   157bc:	cmp	sl, #2
   157c0:	movne	fp, #0
   157c4:	andeq	fp, r6, #1
   157c8:	cmp	fp, #0
   157cc:	beq	159a4 <ftello64@plt+0x4324>
   157d0:	b	1565c <ftello64@plt+0x3fdc>
   157d4:	mov	r3, #98	; 0x62
   157d8:	ldr	r2, [sp, #24]
   157dc:	cmp	r2, #0
   157e0:	beq	158e8 <ftello64@plt+0x4268>
   157e4:	mov	r7, r3
   157e8:	mov	r5, #0
   157ec:	b	159fc <ftello64@plt+0x437c>
   157f0:	ldr	r3, [sp, #24]
   157f4:	cmp	r3, #0
   157f8:	beq	158c4 <ftello64@plt+0x4244>
   157fc:	cmp	r6, #0
   15800:	bne	1552c <ftello64@plt+0x3eac>
   15804:	ldr	r3, [sp, #48]	; 0x30
   15808:	eor	r2, r3, #1
   1580c:	cmp	sl, #2
   15810:	movne	r2, #0
   15814:	andeq	r2, r2, #1
   15818:	cmp	r2, #0
   1581c:	moveq	r3, r4
   15820:	beq	15858 <ftello64@plt+0x41d8>
   15824:	cmp	r9, r4
   15828:	movhi	r3, #39	; 0x27
   1582c:	strbhi	r3, [r8, r4]
   15830:	add	r3, r4, #1
   15834:	cmp	r9, r3
   15838:	movhi	r1, #36	; 0x24
   1583c:	strbhi	r1, [r8, r3]
   15840:	add	r3, r4, #2
   15844:	cmp	r9, r3
   15848:	movhi	r1, #39	; 0x27
   1584c:	strbhi	r1, [r8, r3]
   15850:	add	r3, r4, #3
   15854:	str	r2, [sp, #48]	; 0x30
   15858:	cmp	r9, r3
   1585c:	movhi	r2, #92	; 0x5c
   15860:	strbhi	r2, [r8, r3]
   15864:	cmp	fp, #0
   15868:	add	r4, r3, #1
   1586c:	beq	15dfc <ftello64@plt+0x477c>
   15870:	ldr	r2, [sp, #28]
   15874:	ldr	r1, [sp, #36]	; 0x24
   15878:	add	r2, r2, #1
   1587c:	cmp	r1, r2
   15880:	bls	158bc <ftello64@plt+0x423c>
   15884:	ldr	r1, [sp, #44]	; 0x2c
   15888:	mov	r7, #48	; 0x30
   1588c:	ldrb	r2, [r1, r2]
   15890:	sub	r2, r2, #48	; 0x30
   15894:	cmp	r2, #9
   15898:	movhi	r5, r6
   1589c:	bhi	159a4 <ftello64@plt+0x4324>
   158a0:	cmp	r9, r4
   158a4:	add	r2, r3, #2
   158a8:	strbhi	r7, [r8, r4]
   158ac:	cmp	r9, r2
   158b0:	add	r4, r3, #3
   158b4:	movhi	r1, #48	; 0x30
   158b8:	strbhi	r1, [r8, r2]
   158bc:	mov	r5, r6
   158c0:	b	15e04 <ftello64@plt+0x4784>
   158c4:	ldr	r3, [sp, #148]	; 0x94
   158c8:	tst	r3, #1
   158cc:	ldreq	r5, [sp, #24]
   158d0:	beq	15e10 <ftello64@plt+0x4790>
   158d4:	ldr	r3, [sp, #28]
   158d8:	add	r3, r3, #1
   158dc:	b	1527c <ftello64@plt+0x3bfc>
   158e0:	cmp	r6, #0
   158e4:	bne	15530 <ftello64@plt+0x3eb0>
   158e8:	mov	r5, #0
   158ec:	b	15764 <ftello64@plt+0x40e4>
   158f0:	ldr	r3, [sp, #148]	; 0x94
   158f4:	tst	r3, #4
   158f8:	beq	158e8 <ftello64@plt+0x4268>
   158fc:	ldr	r3, [sp, #28]
   15900:	add	r2, r3, #2
   15904:	ldr	r3, [sp, #36]	; 0x24
   15908:	cmp	r3, r2
   1590c:	bls	158e8 <ftello64@plt+0x4268>
   15910:	ldr	r3, [sp, #44]	; 0x2c
   15914:	ldr	r1, [sp, #28]
   15918:	add	r3, r3, r1
   1591c:	ldrb	r0, [r3, #1]
   15920:	cmp	r0, #63	; 0x3f
   15924:	bne	158e8 <ftello64@plt+0x4268>
   15928:	ldr	r3, [sp, #44]	; 0x2c
   1592c:	ldrb	r1, [r3, r2]
   15930:	sub	r3, r1, #33	; 0x21
   15934:	uxtb	r3, r3
   15938:	cmp	r3, #29
   1593c:	bhi	15e0c <ftello64@plt+0x478c>
   15940:	mov	ip, #1
   15944:	ldr	r5, [pc, #1428]	; 15ee0 <ftello64@plt+0x4860>
   15948:	ands	r5, r5, ip, lsl r3
   1594c:	beq	15764 <ftello64@plt+0x40e4>
   15950:	cmp	r6, #0
   15954:	bne	15530 <ftello64@plt+0x3eb0>
   15958:	add	r3, r4, #1
   1595c:	cmp	r9, r4
   15960:	strbhi	r0, [r8, r4]
   15964:	cmp	r9, r3
   15968:	movhi	r0, #34	; 0x22
   1596c:	strbhi	r0, [r8, r3]
   15970:	add	r3, r4, #2
   15974:	cmp	r9, r3
   15978:	movhi	r0, #34	; 0x22
   1597c:	strbhi	r0, [r8, r3]
   15980:	add	r3, r4, #3
   15984:	cmp	r9, r3
   15988:	add	r4, r4, #4
   1598c:	mov	r5, r6
   15990:	mov	fp, r6
   15994:	mov	r7, r1
   15998:	movhi	r0, #63	; 0x3f
   1599c:	strbhi	r0, [r8, r3]
   159a0:	str	r2, [sp, #28]
   159a4:	ldr	r3, [sp, #24]
   159a8:	eor	r3, r3, #1
   159ac:	cmp	sl, #2
   159b0:	orreq	r3, r3, #1
   159b4:	eor	r3, r3, #1
   159b8:	orr	r3, r6, r3
   159bc:	tst	r3, #255	; 0xff
   159c0:	beq	159f0 <ftello64@plt+0x4370>
   159c4:	ldr	r3, [sp, #152]	; 0x98
   159c8:	cmp	r3, #0
   159cc:	beq	159f0 <ftello64@plt+0x4370>
   159d0:	lsr	r2, r7, #5
   159d4:	ldr	r1, [sp, #152]	; 0x98
   159d8:	uxtb	r2, r2
   159dc:	and	r3, r7, #31
   159e0:	ldr	r2, [r1, r2, lsl #2]
   159e4:	lsr	r3, r2, r3
   159e8:	tst	r3, #1
   159ec:	bne	159fc <ftello64@plt+0x437c>
   159f0:	ldr	r3, [sp, #64]	; 0x40
   159f4:	cmp	r3, #0
   159f8:	beq	15a94 <ftello64@plt+0x4414>
   159fc:	cmp	r6, #0
   15a00:	bne	15530 <ftello64@plt+0x3eb0>
   15a04:	ldr	r3, [sp, #48]	; 0x30
   15a08:	eor	r3, r3, #1
   15a0c:	cmp	sl, #2
   15a10:	movne	r3, #0
   15a14:	andeq	r3, r3, #1
   15a18:	cmp	r3, #0
   15a1c:	beq	15a54 <ftello64@plt+0x43d4>
   15a20:	cmp	r9, r4
   15a24:	movhi	r2, #39	; 0x27
   15a28:	strbhi	r2, [r8, r4]
   15a2c:	add	r2, r4, #1
   15a30:	cmp	r9, r2
   15a34:	movhi	r1, #36	; 0x24
   15a38:	strbhi	r1, [r8, r2]
   15a3c:	add	r2, r4, #2
   15a40:	cmp	r9, r2
   15a44:	add	r4, r4, #3
   15a48:	movhi	r1, #39	; 0x27
   15a4c:	strbhi	r1, [r8, r2]
   15a50:	str	r3, [sp, #48]	; 0x30
   15a54:	cmp	r9, r4
   15a58:	movhi	r3, #92	; 0x5c
   15a5c:	strbhi	r3, [r8, r4]
   15a60:	ldr	fp, [sp, #52]	; 0x34
   15a64:	add	r4, r4, #1
   15a68:	b	15a94 <ftello64@plt+0x4414>
   15a6c:	mov	r3, #116	; 0x74
   15a70:	b	15648 <ftello64@plt+0x3fc8>
   15a74:	mov	r3, #118	; 0x76
   15a78:	b	157d8 <ftello64@plt+0x4158>
   15a7c:	cmp	sl, #2
   15a80:	bne	15af0 <ftello64@plt+0x4470>
   15a84:	cmp	r6, #0
   15a88:	bne	15530 <ftello64@plt+0x3eb0>
   15a8c:	mov	r5, r6
   15a90:	mov	fp, r6
   15a94:	ldr	r3, [sp, #48]	; 0x30
   15a98:	eor	fp, fp, #1
   15a9c:	and	fp, fp, r3
   15aa0:	tst	fp, #255	; 0xff
   15aa4:	beq	15ad0 <ftello64@plt+0x4450>
   15aa8:	cmp	r9, r4
   15aac:	movhi	r3, #39	; 0x27
   15ab0:	strbhi	r3, [r8, r4]
   15ab4:	add	r3, r4, #1
   15ab8:	cmp	r9, r3
   15abc:	movhi	r2, #39	; 0x27
   15ac0:	add	r4, r4, #2
   15ac4:	strbhi	r2, [r8, r3]
   15ac8:	mov	r3, #0
   15acc:	str	r3, [sp, #48]	; 0x30
   15ad0:	cmp	r9, r4
   15ad4:	strbhi	r7, [r8, r4]
   15ad8:	ldr	r3, [sp, #72]	; 0x48
   15adc:	cmp	r5, #0
   15ae0:	moveq	r3, #0
   15ae4:	add	r4, r4, #1
   15ae8:	str	r3, [sp, #72]	; 0x48
   15aec:	b	158d4 <ftello64@plt+0x4254>
   15af0:	ldr	r3, [sp, #24]
   15af4:	and	r3, r3, r6
   15af8:	tst	r5, r3
   15afc:	moveq	r3, r7
   15b00:	beq	15648 <ftello64@plt+0x3fc8>
   15b04:	mov	fp, #0
   15b08:	mov	r5, fp
   15b0c:	b	15a94 <ftello64@plt+0x4414>
   15b10:	mov	r3, #110	; 0x6e
   15b14:	b	15648 <ftello64@plt+0x3fc8>
   15b18:	mov	r3, #97	; 0x61
   15b1c:	b	157d8 <ftello64@plt+0x4158>
   15b20:	mov	r3, #102	; 0x66
   15b24:	b	157d8 <ftello64@plt+0x4158>
   15b28:	ldr	r3, [sp, #36]	; 0x24
   15b2c:	cmn	r3, #1
   15b30:	bne	15b50 <ftello64@plt+0x44d0>
   15b34:	ldr	r3, [sp, #44]	; 0x2c
   15b38:	ldrb	r3, [r3, #1]
   15b3c:	adds	r3, r3, #0
   15b40:	movne	r3, #1
   15b44:	cmp	r3, #0
   15b48:	bne	158e8 <ftello64@plt+0x4268>
   15b4c:	b	157ac <ftello64@plt+0x412c>
   15b50:	ldr	r3, [sp, #36]	; 0x24
   15b54:	subs	r3, r3, #1
   15b58:	b	15b40 <ftello64@plt+0x44c0>
   15b5c:	mov	r3, #0
   15b60:	str	r3, [sp, #96]	; 0x60
   15b64:	str	r3, [sp, #100]	; 0x64
   15b68:	ldr	r3, [sp, #36]	; 0x24
   15b6c:	cmn	r3, #1
   15b70:	bne	15b80 <ftello64@plt+0x4500>
   15b74:	ldr	r0, [sp, #44]	; 0x2c
   15b78:	bl	114e8 <strlen@plt>
   15b7c:	str	r0, [sp, #36]	; 0x24
   15b80:	ldr	r5, [sp, #52]	; 0x34
   15b84:	mov	r3, #0
   15b88:	str	r3, [sp, #56]	; 0x38
   15b8c:	ldr	r3, [sp, #28]
   15b90:	ldr	r2, [sp, #56]	; 0x38
   15b94:	ldr	r1, [sp, #36]	; 0x24
   15b98:	add	r2, r3, r2
   15b9c:	ldr	r3, [sp, #44]	; 0x2c
   15ba0:	add	r0, sp, #92	; 0x5c
   15ba4:	add	fp, r3, r2
   15ba8:	sub	r2, r1, r2
   15bac:	add	r3, sp, #96	; 0x60
   15bb0:	mov	r1, fp
   15bb4:	bl	23258 <ftello64@plt+0x11bd8>
   15bb8:	subs	r2, r0, #0
   15bbc:	beq	15bfc <ftello64@plt+0x457c>
   15bc0:	cmn	r2, #1
   15bc4:	beq	15dd4 <ftello64@plt+0x4754>
   15bc8:	cmn	r2, #2
   15bcc:	bne	15d44 <ftello64@plt+0x46c4>
   15bd0:	ldr	r2, [sp, #56]	; 0x38
   15bd4:	ldr	r3, [sp, #28]
   15bd8:	add	r3, r3, r2
   15bdc:	ldr	r2, [sp, #36]	; 0x24
   15be0:	cmp	r2, r3
   15be4:	bls	15dd4 <ftello64@plt+0x4754>
   15be8:	ldr	r3, [sp, #80]	; 0x50
   15bec:	ldr	r2, [sp, #56]	; 0x38
   15bf0:	ldrb	r5, [r3, r2]
   15bf4:	cmp	r5, #0
   15bf8:	bne	15d34 <ftello64@plt+0x46b4>
   15bfc:	ldr	r3, [sp, #56]	; 0x38
   15c00:	cmp	r3, #1
   15c04:	bls	1560c <ftello64@plt+0x3f8c>
   15c08:	ldr	r2, [sp, #56]	; 0x38
   15c0c:	ldr	r3, [sp, #28]
   15c10:	mov	fp, #0
   15c14:	add	r3, r3, r2
   15c18:	ldr	r2, [sp, #24]
   15c1c:	str	r3, [sp, #52]	; 0x34
   15c20:	eor	r3, r5, #1
   15c24:	and	r3, r3, r2
   15c28:	mov	ip, #92	; 0x5c
   15c2c:	uxtb	r3, r3
   15c30:	mov	r2, #39	; 0x27
   15c34:	cmp	r3, #0
   15c38:	beq	15ddc <ftello64@plt+0x475c>
   15c3c:	cmp	r6, #0
   15c40:	bne	1552c <ftello64@plt+0x3eac>
   15c44:	ldr	r1, [sp, #48]	; 0x30
   15c48:	eor	r1, r1, #1
   15c4c:	cmp	sl, #2
   15c50:	movne	r1, #0
   15c54:	andeq	r1, r1, #1
   15c58:	cmp	r1, #0
   15c5c:	beq	15c8c <ftello64@plt+0x460c>
   15c60:	add	r0, r4, #1
   15c64:	cmp	r9, r4
   15c68:	strbhi	r2, [r8, r4]
   15c6c:	cmp	r9, r0
   15c70:	movhi	lr, #36	; 0x24
   15c74:	strbhi	lr, [r8, r0]
   15c78:	add	r0, r4, #2
   15c7c:	add	r4, r4, #3
   15c80:	cmp	r9, r0
   15c84:	strbhi	r2, [r8, r0]
   15c88:	str	r1, [sp, #48]	; 0x30
   15c8c:	add	r0, r4, #1
   15c90:	cmp	r9, r4
   15c94:	strbhi	ip, [r8, r4]
   15c98:	cmp	r9, r0
   15c9c:	lsrhi	r1, r7, #6
   15ca0:	addhi	r1, r1, #48	; 0x30
   15ca4:	strbhi	r1, [r8, r0]
   15ca8:	add	r0, r4, #2
   15cac:	cmp	r9, r0
   15cb0:	lsrhi	r1, r7, #3
   15cb4:	and	r7, r7, #7
   15cb8:	andhi	r1, r1, #7
   15cbc:	add	r4, r4, #3
   15cc0:	add	r7, r7, #48	; 0x30
   15cc4:	mov	fp, r3
   15cc8:	addhi	r1, r1, #48	; 0x30
   15ccc:	strbhi	r1, [r8, r0]
   15cd0:	ldr	r1, [sp, #28]
   15cd4:	ldr	r0, [sp, #52]	; 0x34
   15cd8:	add	r1, r1, #1
   15cdc:	cmp	r0, r1
   15ce0:	bls	15a94 <ftello64@plt+0x4414>
   15ce4:	ldr	lr, [sp, #48]	; 0x30
   15ce8:	eor	r0, fp, #1
   15cec:	and	r0, r0, lr
   15cf0:	tst	r0, #255	; 0xff
   15cf4:	beq	15d18 <ftello64@plt+0x4698>
   15cf8:	add	r0, r4, #1
   15cfc:	cmp	r9, r4
   15d00:	strbhi	r2, [r8, r4]
   15d04:	cmp	r9, r0
   15d08:	add	r4, r4, #2
   15d0c:	strbhi	r2, [r8, r0]
   15d10:	mov	r0, #0
   15d14:	str	r0, [sp, #48]	; 0x30
   15d18:	ldr	r0, [sp, #44]	; 0x2c
   15d1c:	cmp	r9, r4
   15d20:	strbhi	r7, [r8, r4]
   15d24:	str	r1, [sp, #28]
   15d28:	add	r4, r4, #1
   15d2c:	ldrb	r7, [r0, r1]
   15d30:	b	15c34 <ftello64@plt+0x45b4>
   15d34:	ldr	r3, [sp, #56]	; 0x38
   15d38:	add	r3, r3, #1
   15d3c:	str	r3, [sp, #56]	; 0x38
   15d40:	b	15bd0 <ftello64@plt+0x4550>
   15d44:	cmp	sl, #2
   15d48:	movne	r3, #0
   15d4c:	andeq	r3, r6, #1
   15d50:	cmp	r3, #0
   15d54:	movne	r1, #1
   15d58:	bne	15db4 <ftello64@plt+0x4734>
   15d5c:	ldr	r0, [sp, #92]	; 0x5c
   15d60:	str	r2, [sp, #84]	; 0x54
   15d64:	bl	113f8 <iswprint@plt>
   15d68:	ldr	r3, [sp, #56]	; 0x38
   15d6c:	ldr	r2, [sp, #84]	; 0x54
   15d70:	add	r3, r3, r2
   15d74:	str	r3, [sp, #56]	; 0x38
   15d78:	cmp	r0, #0
   15d7c:	add	r0, sp, #96	; 0x60
   15d80:	moveq	r5, #0
   15d84:	bl	11380 <mbsinit@plt>
   15d88:	cmp	r0, #0
   15d8c:	beq	15b8c <ftello64@plt+0x450c>
   15d90:	b	15bfc <ftello64@plt+0x457c>
   15d94:	ldrb	r3, [fp, r1]
   15d98:	cmp	r3, #94	; 0x5e
   15d9c:	beq	1565c <ftello64@plt+0x3fdc>
   15da0:	bhi	15dc0 <ftello64@plt+0x4740>
   15da4:	sub	r3, r3, #91	; 0x5b
   15da8:	cmp	r3, #1
   15dac:	bls	1565c <ftello64@plt+0x3fdc>
   15db0:	add	r1, r1, #1
   15db4:	cmp	r1, r2
   15db8:	bne	15d94 <ftello64@plt+0x4714>
   15dbc:	b	15d5c <ftello64@plt+0x46dc>
   15dc0:	cmp	r3, #96	; 0x60
   15dc4:	beq	1565c <ftello64@plt+0x3fdc>
   15dc8:	cmp	r3, #124	; 0x7c
   15dcc:	bne	15db0 <ftello64@plt+0x4730>
   15dd0:	b	1565c <ftello64@plt+0x3fdc>
   15dd4:	mov	r5, #0
   15dd8:	b	15bfc <ftello64@plt+0x457c>
   15ddc:	ldr	r1, [sp, #64]	; 0x40
   15de0:	cmp	r1, #0
   15de4:	beq	15cd0 <ftello64@plt+0x4650>
   15de8:	cmp	r9, r4
   15dec:	strbhi	ip, [r8, r4]
   15df0:	str	r3, [sp, #64]	; 0x40
   15df4:	add	r4, r4, #1
   15df8:	b	15cd0 <ftello64@plt+0x4650>
   15dfc:	mov	r5, fp
   15e00:	ldr	fp, [sp, #24]
   15e04:	mov	r7, #48	; 0x30
   15e08:	b	159a4 <ftello64@plt+0x4324>
   15e0c:	mov	r5, #0
   15e10:	mov	fp, r5
   15e14:	b	159a4 <ftello64@plt+0x4324>
   15e18:	ldr	r3, [sp, #36]	; 0x24
   15e1c:	ldr	r2, [sp, #28]
   15e20:	subs	r3, r3, r2
   15e24:	movne	r3, #1
   15e28:	b	152a0 <ftello64@plt+0x3c20>
   15e2c:	ldr	r3, [sp, #60]	; 0x3c
   15e30:	clz	r7, r9
   15e34:	cmp	r3, #0
   15e38:	lsr	r7, r7, #5
   15e3c:	moveq	r7, #0
   15e40:	cmp	r7, #0
   15e44:	mov	r5, r3
   15e48:	bne	15200 <ftello64@plt+0x3b80>
   15e4c:	ldr	r3, [sp, #68]	; 0x44
   15e50:	ldr	r2, [sp, #40]	; 0x28
   15e54:	cmp	r2, #0
   15e58:	moveq	r3, #0
   15e5c:	andne	r3, r3, #1
   15e60:	cmp	r3, #0
   15e64:	movne	r3, r2
   15e68:	subne	r2, r3, #1
   15e6c:	bne	15e9c <ftello64@plt+0x481c>
   15e70:	cmp	r9, r4
   15e74:	movhi	r3, #0
   15e78:	strbhi	r3, [r8, r4]
   15e7c:	mov	r0, r4
   15e80:	add	sp, sp, #108	; 0x6c
   15e84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e88:	mov	r3, r2
   15e8c:	b	15e50 <ftello64@plt+0x47d0>
   15e90:	cmp	r9, r4
   15e94:	strbhi	r3, [r8, r4]
   15e98:	add	r4, r4, #1
   15e9c:	ldrb	r3, [r2, #1]!
   15ea0:	cmp	r3, #0
   15ea4:	bne	15e90 <ftello64@plt+0x4810>
   15ea8:	b	15e70 <ftello64@plt+0x47f0>
   15eac:	ldr	r3, [pc, #32]	; 15ed4 <ftello64@plt+0x4854>
   15eb0:	mov	r6, #1
   15eb4:	str	r6, [sp, #24]
   15eb8:	str	r6, [sp, #32]
   15ebc:	str	r3, [sp, #40]	; 0x28
   15ec0:	mov	r4, #0
   15ec4:	mov	sl, #5
   15ec8:	b	15270 <ftello64@plt+0x3bf0>
   15ecc:	mov	r6, #1
   15ed0:	b	15464 <ftello64@plt+0x3de4>
   15ed4:	andeq	r6, r2, r3, asr #2
   15ed8:	andeq	r6, r2, r3, lsr #8
   15edc:	muleq	r2, r2, r3
   15ee0:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   15ee4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ee8:	sub	sp, sp, #52	; 0x34
   15eec:	mov	r6, r0
   15ef0:	mov	r5, r3
   15ef4:	mov	r8, r1
   15ef8:	mov	r9, r2
   15efc:	bl	11500 <__errno_location@plt>
   15f00:	ldr	r7, [pc, #380]	; 16084 <ftello64@plt+0x4a04>
   15f04:	cmn	r6, #-2147483647	; 0x80000001
   15f08:	ldr	r4, [r7]
   15f0c:	ldr	r3, [r0]
   15f10:	str	r0, [sp, #24]
   15f14:	str	r3, [sp, #32]
   15f18:	movne	r3, #0
   15f1c:	moveq	r3, #1
   15f20:	orrs	r3, r3, r6, lsr #31
   15f24:	beq	15f2c <ftello64@plt+0x48ac>
   15f28:	bl	11644 <abort@plt>
   15f2c:	ldr	r2, [r7, #4]
   15f30:	cmp	r6, r2
   15f34:	blt	15fa4 <ftello64@plt+0x4924>
   15f38:	add	r1, sp, #48	; 0x30
   15f3c:	add	sl, r7, #8
   15f40:	str	r2, [r1, #-4]!
   15f44:	cmp	r4, sl
   15f48:	mov	r3, #8
   15f4c:	sub	r2, r6, r2
   15f50:	movne	r0, r4
   15f54:	str	r3, [sp]
   15f58:	add	r2, r2, #1
   15f5c:	mvn	r3, #-2147483648	; 0x80000000
   15f60:	moveq	r0, #0
   15f64:	bl	2253c <ftello64@plt+0x10ebc>
   15f68:	cmp	r4, sl
   15f6c:	ldr	r2, [sp, #44]	; 0x2c
   15f70:	mov	fp, r0
   15f74:	str	r0, [r7]
   15f78:	ldmeq	r4, {r0, r1}
   15f7c:	mov	r4, fp
   15f80:	stmeq	fp, {r0, r1}
   15f84:	ldr	r0, [r7, #4]
   15f88:	mov	r1, #0
   15f8c:	sub	r2, r2, r0
   15f90:	add	r0, fp, r0, lsl #3
   15f94:	lsl	r2, r2, #3
   15f98:	bl	1153c <memset@plt>
   15f9c:	ldr	r3, [sp, #44]	; 0x2c
   15fa0:	str	r3, [r7, #4]
   15fa4:	ldr	r3, [r5, #4]
   15fa8:	add	sl, r4, r6, lsl #3
   15fac:	orr	r3, r3, #1
   15fb0:	str	r3, [sp, #28]
   15fb4:	add	r3, r5, #8
   15fb8:	str	r3, [sp, #36]	; 0x24
   15fbc:	ldr	r3, [r5, #44]	; 0x2c
   15fc0:	ldr	fp, [r4, r6, lsl #3]
   15fc4:	ldr	r7, [sl, #4]
   15fc8:	str	r3, [sp, #16]
   15fcc:	ldr	r3, [r5, #40]	; 0x28
   15fd0:	mov	r2, r8
   15fd4:	str	r3, [sp, #12]
   15fd8:	add	r3, r5, #8
   15fdc:	str	r3, [sp, #8]
   15fe0:	ldr	r3, [sp, #28]
   15fe4:	mov	r1, fp
   15fe8:	str	r3, [sp, #4]
   15fec:	ldr	r3, [r5]
   15ff0:	mov	r0, r7
   15ff4:	str	r3, [sp]
   15ff8:	mov	r3, r9
   15ffc:	bl	151b0 <ftello64@plt+0x3b30>
   16000:	cmp	fp, r0
   16004:	bhi	1606c <ftello64@plt+0x49ec>
   16008:	ldr	r3, [pc, #120]	; 16088 <ftello64@plt+0x4a08>
   1600c:	add	fp, r0, #1
   16010:	cmp	r7, r3
   16014:	str	fp, [r4, r6, lsl #3]
   16018:	beq	16024 <ftello64@plt+0x49a4>
   1601c:	mov	r0, r7
   16020:	bl	14340 <ftello64@plt+0x2cc0>
   16024:	mov	r0, fp
   16028:	bl	223f4 <ftello64@plt+0x10d74>
   1602c:	ldr	r3, [r5, #44]	; 0x2c
   16030:	mov	r2, r8
   16034:	mov	r1, fp
   16038:	str	r0, [sl, #4]
   1603c:	str	r3, [sp, #16]
   16040:	ldr	r3, [r5, #40]	; 0x28
   16044:	mov	r7, r0
   16048:	str	r3, [sp, #12]
   1604c:	add	r3, r5, #8
   16050:	str	r3, [sp, #8]
   16054:	ldr	r3, [sp, #28]
   16058:	str	r3, [sp, #4]
   1605c:	ldr	r3, [r5]
   16060:	str	r3, [sp]
   16064:	mov	r3, r9
   16068:	bl	151b0 <ftello64@plt+0x3b30>
   1606c:	ldr	r3, [sp, #24]
   16070:	ldr	r2, [sp, #32]
   16074:	mov	r0, r7
   16078:	str	r2, [r3]
   1607c:	add	sp, sp, #52	; 0x34
   16080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16084:	muleq	r3, r4, r1
   16088:	andeq	r7, r3, r4, lsl r8
   1608c:	push	{r4, r5, r6, lr}
   16090:	mov	r5, r0
   16094:	bl	11500 <__errno_location@plt>
   16098:	cmp	r5, #0
   1609c:	mov	r1, #48	; 0x30
   160a0:	ldr	r6, [r0]
   160a4:	mov	r4, r0
   160a8:	ldr	r0, [pc, #12]	; 160bc <ftello64@plt+0x4a3c>
   160ac:	movne	r0, r5
   160b0:	bl	227d0 <ftello64@plt+0x11150>
   160b4:	str	r6, [r4]
   160b8:	pop	{r4, r5, r6, pc}
   160bc:	andeq	r7, r3, r4, lsl r9
   160c0:	ldr	r3, [pc, #12]	; 160d4 <ftello64@plt+0x4a54>
   160c4:	cmp	r0, #0
   160c8:	moveq	r0, r3
   160cc:	ldr	r0, [r0]
   160d0:	bx	lr
   160d4:	andeq	r7, r3, r4, lsl r9
   160d8:	ldr	r3, [pc, #12]	; 160ec <ftello64@plt+0x4a6c>
   160dc:	cmp	r0, #0
   160e0:	moveq	r0, r3
   160e4:	str	r1, [r0]
   160e8:	bx	lr
   160ec:	andeq	r7, r3, r4, lsl r9
   160f0:	ldr	r3, [pc, #52]	; 1612c <ftello64@plt+0x4aac>
   160f4:	cmp	r0, #0
   160f8:	moveq	r0, r3
   160fc:	add	r3, r0, #8
   16100:	push	{lr}		; (str lr, [sp, #-4]!)
   16104:	lsr	lr, r1, #5
   16108:	and	r1, r1, #31
   1610c:	ldr	ip, [r3, lr, lsl #2]
   16110:	lsr	r0, ip, r1
   16114:	eor	r2, r2, r0
   16118:	and	r2, r2, #1
   1611c:	and	r0, r0, #1
   16120:	eor	r1, ip, r2, lsl r1
   16124:	str	r1, [r3, lr, lsl #2]
   16128:	pop	{pc}		; (ldr pc, [sp], #4)
   1612c:	andeq	r7, r3, r4, lsl r9
   16130:	ldr	r3, [pc, #16]	; 16148 <ftello64@plt+0x4ac8>
   16134:	cmp	r0, #0
   16138:	movne	r3, r0
   1613c:	ldr	r0, [r3, #4]
   16140:	str	r1, [r3, #4]
   16144:	bx	lr
   16148:	andeq	r7, r3, r4, lsl r9
   1614c:	ldr	r3, [pc, #44]	; 16180 <ftello64@plt+0x4b00>
   16150:	cmp	r0, #0
   16154:	moveq	r0, r3
   16158:	mov	r3, #10
   1615c:	cmp	r2, #0
   16160:	cmpne	r1, #0
   16164:	str	r3, [r0]
   16168:	bne	16174 <ftello64@plt+0x4af4>
   1616c:	push	{r4, lr}
   16170:	bl	11644 <abort@plt>
   16174:	str	r1, [r0, #40]	; 0x28
   16178:	str	r2, [r0, #44]	; 0x2c
   1617c:	bx	lr
   16180:	andeq	r7, r3, r4, lsl r9
   16184:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16188:	sub	sp, sp, #24
   1618c:	mov	sl, r3
   16190:	ldr	r4, [sp, #56]	; 0x38
   16194:	ldr	r3, [pc, #100]	; 16200 <ftello64@plt+0x4b80>
   16198:	cmp	r4, #0
   1619c:	moveq	r4, r3
   161a0:	mov	r7, r0
   161a4:	mov	r8, r1
   161a8:	mov	r9, r2
   161ac:	bl	11500 <__errno_location@plt>
   161b0:	ldr	r3, [r4, #44]	; 0x2c
   161b4:	mov	r2, r9
   161b8:	mov	r1, r8
   161bc:	ldr	r6, [r0]
   161c0:	str	r3, [sp, #16]
   161c4:	ldr	r3, [r4, #40]	; 0x28
   161c8:	mov	r5, r0
   161cc:	str	r3, [sp, #12]
   161d0:	add	r3, r4, #8
   161d4:	str	r3, [sp, #8]
   161d8:	ldr	r3, [r4, #4]
   161dc:	mov	r0, r7
   161e0:	str	r3, [sp, #4]
   161e4:	ldr	r3, [r4]
   161e8:	str	r3, [sp]
   161ec:	mov	r3, sl
   161f0:	bl	151b0 <ftello64@plt+0x3b30>
   161f4:	str	r6, [r5]
   161f8:	add	sp, sp, #24
   161fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16200:	andeq	r7, r3, r4, lsl r9
   16204:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16208:	cmp	r3, #0
   1620c:	sub	sp, sp, #44	; 0x2c
   16210:	ldr	r4, [pc, #188]	; 162d4 <ftello64@plt+0x4c54>
   16214:	mov	r6, r2
   16218:	movne	r4, r3
   1621c:	mov	sl, r1
   16220:	mov	r9, r0
   16224:	bl	11500 <__errno_location@plt>
   16228:	ldr	r5, [r4, #4]
   1622c:	add	fp, r4, #8
   16230:	cmp	r6, #0
   16234:	orreq	r5, r5, #1
   16238:	mov	r1, #0
   1623c:	mov	r2, r9
   16240:	ldr	r3, [r0]
   16244:	mov	r8, r0
   16248:	str	r3, [sp, #28]
   1624c:	ldr	r3, [r4, #44]	; 0x2c
   16250:	mov	r0, r1
   16254:	str	r3, [sp, #16]
   16258:	ldr	r3, [r4, #40]	; 0x28
   1625c:	stmib	sp, {r5, fp}
   16260:	str	r3, [sp, #12]
   16264:	ldr	r3, [r4]
   16268:	str	r3, [sp]
   1626c:	mov	r3, sl
   16270:	bl	151b0 <ftello64@plt+0x3b30>
   16274:	add	r1, r0, #1
   16278:	mov	r7, r0
   1627c:	mov	r0, r1
   16280:	str	r1, [sp, #36]	; 0x24
   16284:	bl	223f4 <ftello64@plt+0x10d74>
   16288:	ldr	r3, [r4, #44]	; 0x2c
   1628c:	mov	r2, r9
   16290:	str	r3, [sp, #16]
   16294:	ldr	r3, [r4, #40]	; 0x28
   16298:	stmib	sp, {r5, fp}
   1629c:	str	r3, [sp, #12]
   162a0:	ldr	r3, [r4]
   162a4:	ldr	r1, [sp, #36]	; 0x24
   162a8:	str	r3, [sp]
   162ac:	mov	r3, sl
   162b0:	str	r0, [sp, #32]
   162b4:	bl	151b0 <ftello64@plt+0x3b30>
   162b8:	ldr	r3, [sp, #28]
   162bc:	cmp	r6, #0
   162c0:	str	r3, [r8]
   162c4:	ldr	r0, [sp, #32]
   162c8:	strne	r7, [r6]
   162cc:	add	sp, sp, #44	; 0x2c
   162d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162d4:	andeq	r7, r3, r4, lsl r9
   162d8:	mov	r3, r2
   162dc:	mov	r2, #0
   162e0:	b	16204 <ftello64@plt+0x4b84>
   162e4:	push	{r4, r5, r6, r7, r8, lr}
   162e8:	mov	r6, #1
   162ec:	ldr	r4, [pc, #104]	; 1635c <ftello64@plt+0x4cdc>
   162f0:	ldr	r5, [r4]
   162f4:	add	r7, r5, #12
   162f8:	ldr	r3, [r4, #4]
   162fc:	add	r7, r7, #8
   16300:	cmp	r6, r3
   16304:	blt	1634c <ftello64@plt+0x4ccc>
   16308:	ldr	r0, [r5, #4]
   1630c:	ldr	r6, [pc, #76]	; 16360 <ftello64@plt+0x4ce0>
   16310:	cmp	r0, r6
   16314:	beq	16328 <ftello64@plt+0x4ca8>
   16318:	bl	14340 <ftello64@plt+0x2cc0>
   1631c:	mov	r3, #256	; 0x100
   16320:	str	r3, [r4, #8]
   16324:	str	r6, [r4, #12]
   16328:	ldr	r6, [pc, #52]	; 16364 <ftello64@plt+0x4ce4>
   1632c:	cmp	r5, r6
   16330:	beq	16340 <ftello64@plt+0x4cc0>
   16334:	mov	r0, r5
   16338:	bl	14340 <ftello64@plt+0x2cc0>
   1633c:	str	r6, [r4]
   16340:	mov	r3, #1
   16344:	str	r3, [r4, #4]
   16348:	pop	{r4, r5, r6, r7, r8, pc}
   1634c:	ldr	r0, [r7, #-8]
   16350:	bl	14340 <ftello64@plt+0x2cc0>
   16354:	add	r6, r6, #1
   16358:	b	162f8 <ftello64@plt+0x4c78>
   1635c:	muleq	r3, r4, r1
   16360:	andeq	r7, r3, r4, lsl r8
   16364:	muleq	r3, ip, r1
   16368:	ldr	r3, [pc, #4]	; 16374 <ftello64@plt+0x4cf4>
   1636c:	mvn	r2, #0
   16370:	b	15ee4 <ftello64@plt+0x4864>
   16374:	andeq	r7, r3, r4, lsl r9
   16378:	ldr	r3, [pc]	; 16380 <ftello64@plt+0x4d00>
   1637c:	b	15ee4 <ftello64@plt+0x4864>
   16380:	andeq	r7, r3, r4, lsl r9
   16384:	mov	r1, r0
   16388:	mov	r0, #0
   1638c:	b	16368 <ftello64@plt+0x4ce8>
   16390:	mov	r2, r1
   16394:	mov	r1, r0
   16398:	mov	r0, #0
   1639c:	b	16378 <ftello64@plt+0x4cf8>
   163a0:	push	{r4, r5, lr}
   163a4:	sub	sp, sp, #52	; 0x34
   163a8:	mov	r5, r2
   163ac:	mov	r4, r0
   163b0:	mov	r0, sp
   163b4:	bl	1506c <ftello64@plt+0x39ec>
   163b8:	mov	r3, sp
   163bc:	mvn	r2, #0
   163c0:	mov	r1, r5
   163c4:	mov	r0, r4
   163c8:	bl	15ee4 <ftello64@plt+0x4864>
   163cc:	add	sp, sp, #52	; 0x34
   163d0:	pop	{r4, r5, pc}
   163d4:	push	{r4, r5, r6, lr}
   163d8:	sub	sp, sp, #48	; 0x30
   163dc:	mov	r5, r2
   163e0:	mov	r6, r3
   163e4:	mov	r4, r0
   163e8:	mov	r0, sp
   163ec:	bl	1506c <ftello64@plt+0x39ec>
   163f0:	mov	r3, sp
   163f4:	mov	r2, r6
   163f8:	mov	r1, r5
   163fc:	mov	r0, r4
   16400:	bl	15ee4 <ftello64@plt+0x4864>
   16404:	add	sp, sp, #48	; 0x30
   16408:	pop	{r4, r5, r6, pc}
   1640c:	mov	r2, r1
   16410:	mov	r1, r0
   16414:	mov	r0, #0
   16418:	b	163a0 <ftello64@plt+0x4d20>
   1641c:	mov	r3, r2
   16420:	mov	r2, r1
   16424:	mov	r1, r0
   16428:	mov	r0, #0
   1642c:	b	163d4 <ftello64@plt+0x4d54>
   16430:	push	{r4, r5, r6, lr}
   16434:	mov	r4, r0
   16438:	ldr	lr, [pc, #80]	; 16490 <ftello64@plt+0x4e10>
   1643c:	mov	r5, r1
   16440:	mov	r6, r2
   16444:	ldm	lr!, {r0, r1, r2, r3}
   16448:	sub	sp, sp, #48	; 0x30
   1644c:	mov	ip, sp
   16450:	stmia	ip!, {r0, r1, r2, r3}
   16454:	ldm	lr!, {r0, r1, r2, r3}
   16458:	stmia	ip!, {r0, r1, r2, r3}
   1645c:	ldm	lr, {r0, r1, r2, r3}
   16460:	stm	ip, {r0, r1, r2, r3}
   16464:	mov	r1, r6
   16468:	mov	r2, #1
   1646c:	mov	r0, sp
   16470:	bl	160f0 <ftello64@plt+0x4a70>
   16474:	mov	r3, sp
   16478:	mov	r2, r5
   1647c:	mov	r1, r4
   16480:	mov	r0, #0
   16484:	bl	15ee4 <ftello64@plt+0x4864>
   16488:	add	sp, sp, #48	; 0x30
   1648c:	pop	{r4, r5, r6, pc}
   16490:	andeq	r7, r3, r4, lsl r9
   16494:	mov	r2, r1
   16498:	mvn	r1, #0
   1649c:	b	16430 <ftello64@plt+0x4db0>
   164a0:	mov	r1, #58	; 0x3a
   164a4:	b	16494 <ftello64@plt+0x4e14>
   164a8:	mov	r2, #58	; 0x3a
   164ac:	b	16430 <ftello64@plt+0x4db0>
   164b0:	push	{r4, r5, lr}
   164b4:	sub	sp, sp, #100	; 0x64
   164b8:	mov	r4, r0
   164bc:	mov	r0, sp
   164c0:	mov	r5, r2
   164c4:	bl	1506c <ftello64@plt+0x39ec>
   164c8:	mov	ip, sp
   164cc:	add	lr, sp, #48	; 0x30
   164d0:	ldm	ip!, {r0, r1, r2, r3}
   164d4:	stmia	lr!, {r0, r1, r2, r3}
   164d8:	ldm	ip!, {r0, r1, r2, r3}
   164dc:	stmia	lr!, {r0, r1, r2, r3}
   164e0:	ldm	ip, {r0, r1, r2, r3}
   164e4:	stm	lr, {r0, r1, r2, r3}
   164e8:	mov	r2, #1
   164ec:	mov	r1, #58	; 0x3a
   164f0:	add	r0, sp, #48	; 0x30
   164f4:	bl	160f0 <ftello64@plt+0x4a70>
   164f8:	add	r3, sp, #48	; 0x30
   164fc:	mvn	r2, #0
   16500:	mov	r1, r5
   16504:	mov	r0, r4
   16508:	bl	15ee4 <ftello64@plt+0x4864>
   1650c:	add	sp, sp, #100	; 0x64
   16510:	pop	{r4, r5, pc}
   16514:	push	{r4, r5, r6, r7, lr}
   16518:	mov	r4, r0
   1651c:	ldr	lr, [pc, #84]	; 16578 <ftello64@plt+0x4ef8>
   16520:	mov	r6, r1
   16524:	mov	r7, r2
   16528:	mov	r5, r3
   1652c:	ldm	lr!, {r0, r1, r2, r3}
   16530:	sub	sp, sp, #52	; 0x34
   16534:	mov	ip, sp
   16538:	stmia	ip!, {r0, r1, r2, r3}
   1653c:	ldm	lr!, {r0, r1, r2, r3}
   16540:	stmia	ip!, {r0, r1, r2, r3}
   16544:	ldm	lr, {r0, r1, r2, r3}
   16548:	stm	ip, {r0, r1, r2, r3}
   1654c:	mov	r2, r7
   16550:	mov	r1, r6
   16554:	mov	r0, sp
   16558:	bl	1614c <ftello64@plt+0x4acc>
   1655c:	mov	r3, sp
   16560:	ldr	r2, [sp, #72]	; 0x48
   16564:	mov	r1, r5
   16568:	mov	r0, r4
   1656c:	bl	15ee4 <ftello64@plt+0x4864>
   16570:	add	sp, sp, #52	; 0x34
   16574:	pop	{r4, r5, r6, r7, pc}
   16578:	andeq	r7, r3, r4, lsl r9
   1657c:	mvn	ip, #0
   16580:	push	{r0, r1, r2, lr}
   16584:	str	ip, [sp]
   16588:	bl	16514 <ftello64@plt+0x4e94>
   1658c:	add	sp, sp, #12
   16590:	pop	{pc}		; (ldr pc, [sp], #4)
   16594:	mov	r3, r2
   16598:	mov	r2, r1
   1659c:	mov	r1, r0
   165a0:	mov	r0, #0
   165a4:	b	1657c <ftello64@plt+0x4efc>
   165a8:	push	{r0, r1, r2, lr}
   165ac:	str	r3, [sp]
   165b0:	mov	r3, r2
   165b4:	mov	r2, r1
   165b8:	mov	r1, r0
   165bc:	mov	r0, #0
   165c0:	bl	16514 <ftello64@plt+0x4e94>
   165c4:	add	sp, sp, #12
   165c8:	pop	{pc}		; (ldr pc, [sp], #4)
   165cc:	ldr	r3, [pc]	; 165d4 <ftello64@plt+0x4f54>
   165d0:	b	15ee4 <ftello64@plt+0x4864>
   165d4:	andeq	r7, r3, r4, lsr #3
   165d8:	mov	r2, r1
   165dc:	mov	r1, r0
   165e0:	mov	r0, #0
   165e4:	b	165cc <ftello64@plt+0x4f4c>
   165e8:	mvn	r2, #0
   165ec:	b	165cc <ftello64@plt+0x4f4c>
   165f0:	mov	r1, r0
   165f4:	mov	r0, #0
   165f8:	b	165e8 <ftello64@plt+0x4f68>
   165fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16600:	sub	sp, sp, #116	; 0x74
   16604:	mov	r8, r1
   16608:	mov	fp, r2
   1660c:	mov	r9, r0
   16610:	bl	11560 <fileno@plt>
   16614:	add	r1, sp, #8
   16618:	bl	256e4 <ftello64@plt+0x14064>
   1661c:	cmp	r0, #0
   16620:	bge	166d4 <ftello64@plt+0x5054>
   16624:	mov	r4, #8192	; 0x2000
   16628:	mov	r0, r4
   1662c:	bl	22ddc <ftello64@plt+0x1175c>
   16630:	subs	r5, r0, #0
   16634:	beq	166c8 <ftello64@plt+0x5048>
   16638:	mov	r6, #0
   1663c:	mvn	sl, #-2147483648	; 0x80000000
   16640:	and	r3, r8, #2
   16644:	str	r3, [sp]
   16648:	sub	r7, r4, r6
   1664c:	add	r0, r5, r6
   16650:	mov	r3, r9
   16654:	mov	r2, r7
   16658:	mov	r1, #1
   1665c:	bl	11428 <fread@plt>
   16660:	cmp	r7, r0
   16664:	add	r6, r6, r0
   16668:	beq	1677c <ftello64@plt+0x50fc>
   1666c:	bl	11500 <__errno_location@plt>
   16670:	ldr	sl, [r0]
   16674:	mov	r0, r9
   16678:	bl	11338 <ferror@plt>
   1667c:	cmp	r0, #0
   16680:	bne	167c0 <ftello64@plt+0x5140>
   16684:	sub	r3, r4, #1
   16688:	cmp	r6, r3
   1668c:	bcs	166bc <ftello64@plt+0x503c>
   16690:	tst	r8, #2
   16694:	add	r1, r6, #1
   16698:	beq	16768 <ftello64@plt+0x50e8>
   1669c:	mov	r0, r1
   166a0:	bl	22ddc <ftello64@plt+0x1175c>
   166a4:	subs	r7, r0, #0
   166a8:	bne	1673c <ftello64@plt+0x50bc>
   166ac:	mvn	r2, #0
   166b0:	sub	r1, r4, r6
   166b4:	add	r0, r5, r6
   166b8:	bl	115cc <__explicit_bzero_chk@plt>
   166bc:	mov	r3, #0
   166c0:	strb	r3, [r5, r6]
   166c4:	str	r6, [fp]
   166c8:	mov	r0, r5
   166cc:	add	sp, sp, #116	; 0x74
   166d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166d4:	ldr	r3, [sp, #24]
   166d8:	and	r3, r3, #61440	; 0xf000
   166dc:	cmp	r3, #32768	; 0x8000
   166e0:	bne	16624 <ftello64@plt+0x4fa4>
   166e4:	mov	r0, r9
   166e8:	bl	11680 <ftello64@plt>
   166ec:	cmp	r0, #0
   166f0:	sbcs	r3, r1, #0
   166f4:	blt	16624 <ftello64@plt+0x4fa4>
   166f8:	ldrd	r4, [sp, #56]	; 0x38
   166fc:	cmp	r0, r4
   16700:	sbcs	r3, r1, r5
   16704:	bge	16624 <ftello64@plt+0x4fa4>
   16708:	subs	r4, r4, r0
   1670c:	mvn	r2, #-2147483647	; 0x80000001
   16710:	sbc	r5, r5, r1
   16714:	mov	r3, #0
   16718:	cmp	r2, r4
   1671c:	sbcs	r3, r3, r5
   16720:	addge	r4, r4, #1
   16724:	bge	16628 <ftello64@plt+0x4fa8>
   16728:	bl	11500 <__errno_location@plt>
   1672c:	mov	r3, #12
   16730:	str	r3, [r0]
   16734:	mov	r5, #0
   16738:	b	166c8 <ftello64@plt+0x5048>
   1673c:	mov	r1, r5
   16740:	mov	r2, r6
   16744:	bl	11350 <memcpy@plt>
   16748:	mov	r0, r5
   1674c:	mvn	r2, #0
   16750:	mov	r1, r4
   16754:	bl	115cc <__explicit_bzero_chk@plt>
   16758:	mov	r0, r5
   1675c:	bl	14340 <ftello64@plt+0x2cc0>
   16760:	mov	r5, r7
   16764:	b	166bc <ftello64@plt+0x503c>
   16768:	mov	r0, r5
   1676c:	bl	22e1c <ftello64@plt+0x1179c>
   16770:	cmp	r0, #0
   16774:	movne	r5, r0
   16778:	b	166bc <ftello64@plt+0x503c>
   1677c:	cmn	r4, #-2147483647	; 0x80000001
   16780:	beq	1683c <ftello64@plt+0x51bc>
   16784:	lsr	r7, r4, #1
   16788:	sub	r3, sl, r7
   1678c:	cmp	r4, r3
   16790:	ldr	r3, [sp]
   16794:	addcc	r7, r4, r7
   16798:	movcs	r7, sl
   1679c:	cmp	r3, #0
   167a0:	beq	16824 <ftello64@plt+0x51a4>
   167a4:	mov	r0, r7
   167a8:	bl	22ddc <ftello64@plt+0x1175c>
   167ac:	subs	r3, r0, #0
   167b0:	bne	167ec <ftello64@plt+0x516c>
   167b4:	bl	11500 <__errno_location@plt>
   167b8:	mov	r4, r7
   167bc:	ldr	sl, [r0]
   167c0:	tst	r8, #2
   167c4:	beq	167d8 <ftello64@plt+0x5158>
   167c8:	mvn	r2, #0
   167cc:	mov	r1, r4
   167d0:	mov	r0, r5
   167d4:	bl	115cc <__explicit_bzero_chk@plt>
   167d8:	mov	r0, r5
   167dc:	bl	14340 <ftello64@plt+0x2cc0>
   167e0:	bl	11500 <__errno_location@plt>
   167e4:	str	sl, [r0]
   167e8:	b	16734 <ftello64@plt+0x50b4>
   167ec:	mov	r2, r4
   167f0:	mov	r1, r5
   167f4:	str	r3, [sp, #4]
   167f8:	bl	11350 <memcpy@plt>
   167fc:	mvn	r2, #0
   16800:	mov	r1, r4
   16804:	mov	r0, r5
   16808:	bl	115cc <__explicit_bzero_chk@plt>
   1680c:	mov	r0, r5
   16810:	bl	14340 <ftello64@plt+0x2cc0>
   16814:	ldr	r3, [sp, #4]
   16818:	mov	r4, r7
   1681c:	mov	r5, r3
   16820:	b	16648 <ftello64@plt+0x4fc8>
   16824:	mov	r1, r7
   16828:	mov	r0, r5
   1682c:	bl	22e1c <ftello64@plt+0x1179c>
   16830:	subs	r3, r0, #0
   16834:	bne	16818 <ftello64@plt+0x5198>
   16838:	b	167b4 <ftello64@plt+0x5134>
   1683c:	mov	sl, #12
   16840:	b	167c0 <ftello64@plt+0x5140>
   16844:	ldr	r3, [pc, #148]	; 168e0 <ftello64@plt+0x5260>
   16848:	tst	r1, #1
   1684c:	push	{r4, r5, r6, r7, r8, lr}
   16850:	mov	r4, r1
   16854:	ldr	r1, [pc, #136]	; 168e4 <ftello64@plt+0x5264>
   16858:	moveq	r1, r3
   1685c:	mov	r5, r2
   16860:	bl	115fc <fopen64@plt>
   16864:	subs	r6, r0, #0
   16868:	bne	16878 <ftello64@plt+0x51f8>
   1686c:	mov	r4, #0
   16870:	mov	r0, r4
   16874:	pop	{r4, r5, r6, r7, r8, pc}
   16878:	ands	r7, r4, #2
   1687c:	beq	16890 <ftello64@plt+0x5210>
   16880:	mov	r3, #0
   16884:	mov	r2, #2
   16888:	mov	r1, r3
   1688c:	bl	11530 <setvbuf@plt>
   16890:	mov	r1, r4
   16894:	mov	r2, r5
   16898:	mov	r0, r6
   1689c:	bl	165fc <ftello64@plt+0x4f7c>
   168a0:	mov	r4, r0
   168a4:	mov	r0, r6
   168a8:	bl	22ffc <ftello64@plt+0x1197c>
   168ac:	cmp	r0, #0
   168b0:	beq	16870 <ftello64@plt+0x51f0>
   168b4:	cmp	r4, #0
   168b8:	beq	1686c <ftello64@plt+0x51ec>
   168bc:	cmp	r7, #0
   168c0:	beq	168d4 <ftello64@plt+0x5254>
   168c4:	mvn	r2, #0
   168c8:	ldr	r1, [r5]
   168cc:	mov	r0, r4
   168d0:	bl	115cc <__explicit_bzero_chk@plt>
   168d4:	mov	r0, r4
   168d8:	bl	14340 <ftello64@plt+0x2cc0>
   168dc:	b	1686c <ftello64@plt+0x51ec>
   168e0:	andeq	r6, r2, r5, ror r4
   168e4:	andeq	r6, r2, r1, ror r4
   168e8:	cmp	r1, #0
   168ec:	add	r3, r1, #31
   168f0:	movge	r3, r1
   168f4:	rsbs	r2, r1, #0
   168f8:	asr	r3, r3, #5
   168fc:	and	r2, r2, #31
   16900:	and	r1, r1, #31
   16904:	mov	ip, #1
   16908:	rsbpl	r1, r2, #0
   1690c:	ldr	r2, [r0, r3, lsl #2]
   16910:	orr	r1, r2, ip, lsl r1
   16914:	str	r1, [r0, r3, lsl #2]
   16918:	bx	lr
   1691c:	cmp	r1, #0
   16920:	add	r3, r1, #31
   16924:	movge	r3, r1
   16928:	rsbs	r2, r1, #0
   1692c:	asr	r3, r3, #5
   16930:	and	r2, r2, #31
   16934:	ldr	r0, [r0, r3, lsl #2]
   16938:	and	r1, r1, #31
   1693c:	rsbpl	r1, r2, #0
   16940:	lsr	r0, r0, r1
   16944:	and	r0, r0, #1
   16948:	bx	lr
   1694c:	sub	r3, r0, #4
   16950:	add	r0, r0, #28
   16954:	ldr	r2, [r3, #4]
   16958:	mvn	r2, r2
   1695c:	str	r2, [r3, #4]!
   16960:	cmp	r3, r0
   16964:	bne	16954 <ftello64@plt+0x52d4>
   16968:	bx	lr
   1696c:	sub	r3, r0, #4
   16970:	sub	r1, r1, #4
   16974:	add	r0, r0, #28
   16978:	ldr	r2, [r3, #4]
   1697c:	ldr	ip, [r1, #4]!
   16980:	orr	r2, r2, ip
   16984:	str	r2, [r3, #4]!
   16988:	cmp	r3, r0
   1698c:	bne	16978 <ftello64@plt+0x52f8>
   16990:	bx	lr
   16994:	sub	r3, r0, #4
   16998:	sub	r1, r1, #4
   1699c:	add	r0, r0, #28
   169a0:	ldr	r2, [r3, #4]
   169a4:	ldr	ip, [r1, #4]!
   169a8:	and	r2, r2, ip
   169ac:	str	r2, [r3, #4]!
   169b0:	cmp	r3, r0
   169b4:	bne	169a0 <ftello64@plt+0x5320>
   169b8:	bx	lr
   169bc:	ldr	r3, [r0, #80]	; 0x50
   169c0:	cmp	r3, #1
   169c4:	movne	r2, r0
   169c8:	movne	r0, #1
   169cc:	ldrne	ip, [r2, #28]
   169d0:	bne	169dc <ftello64@plt+0x535c>
   169d4:	mov	r0, r3
   169d8:	bx	lr
   169dc:	add	r3, r0, r1
   169e0:	cmp	ip, r3
   169e4:	bgt	169ec <ftello64@plt+0x536c>
   169e8:	bx	lr
   169ec:	push	{lr}		; (str lr, [sp, #-4]!)
   169f0:	ldr	lr, [r2, #8]
   169f4:	ldr	r3, [lr, r3, lsl #2]
   169f8:	cmn	r3, #1
   169fc:	popne	{pc}		; (ldrne pc, [sp], #4)
   16a00:	add	r0, r0, #1
   16a04:	add	r3, r0, r1
   16a08:	cmp	ip, r3
   16a0c:	bgt	169f0 <ftello64@plt+0x5370>
   16a10:	pop	{pc}		; (ldr pc, [sp], #4)
   16a14:	ldr	r3, [r0, #80]	; 0x50
   16a18:	cmp	r3, #1
   16a1c:	ldreq	r3, [r0, #4]
   16a20:	ldrne	r3, [r0, #8]
   16a24:	ldrbeq	r0, [r3, r1]
   16a28:	ldrne	r0, [r3, r1, lsl #2]
   16a2c:	bx	lr
   16a30:	ldr	r3, [r0, #36]	; 0x24
   16a34:	ldr	r2, [r0, #48]	; 0x30
   16a38:	cmp	r3, r2
   16a3c:	movlt	r2, r3
   16a40:	ldr	r3, [r0, #28]
   16a44:	cmp	r3, r2
   16a48:	blt	16a58 <ftello64@plt+0x53d8>
   16a4c:	str	r3, [r0, #28]
   16a50:	str	r3, [r0, #32]
   16a54:	bx	lr
   16a58:	ldr	r1, [r0]
   16a5c:	ldr	ip, [r0, #24]
   16a60:	add	r1, r1, r3
   16a64:	ldrb	r1, [r1, ip]
   16a68:	ldr	ip, [r0, #64]	; 0x40
   16a6c:	ldrb	ip, [ip, r1]
   16a70:	ldr	r1, [r0, #4]
   16a74:	strb	ip, [r1, r3]
   16a78:	add	r3, r3, #1
   16a7c:	b	16a44 <ftello64@plt+0x53c4>
   16a80:	ldr	r2, [r0, #4]
   16a84:	cmp	r2, #0
   16a88:	ble	16ad4 <ftello64@plt+0x5454>
   16a8c:	sub	r2, r2, #1
   16a90:	mov	r3, #0
   16a94:	push	{lr}		; (str lr, [sp, #-4]!)
   16a98:	cmp	r2, r3
   16a9c:	ldr	lr, [r0, #8]
   16aa0:	bhi	16ab8 <ftello64@plt+0x5438>
   16aa4:	ldr	r2, [lr, r3, lsl #2]
   16aa8:	cmp	r1, r2
   16aac:	bne	16adc <ftello64@plt+0x545c>
   16ab0:	add	r0, r3, #1
   16ab4:	pop	{pc}		; (ldr pc, [sp], #4)
   16ab8:	add	ip, r2, r3
   16abc:	lsr	ip, ip, #1
   16ac0:	ldr	lr, [lr, ip, lsl #2]
   16ac4:	cmp	lr, r1
   16ac8:	addlt	r3, ip, #1
   16acc:	movge	r2, ip
   16ad0:	b	16a98 <ftello64@plt+0x5418>
   16ad4:	mov	r0, #0
   16ad8:	bx	lr
   16adc:	mov	r0, #0
   16ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   16ae4:	ldr	r3, [r1, #40]	; 0x28
   16ae8:	ldr	ip, [r1, #56]	; 0x38
   16aec:	cmp	ip, r3
   16af0:	movle	r3, #2
   16af4:	strble	r3, [r0, #4]
   16af8:	movle	r3, #0
   16afc:	ble	16c20 <ftello64@plt+0x55a0>
   16b00:	push	{r4, lr}
   16b04:	ldr	lr, [r1, #4]
   16b08:	ldrb	ip, [lr, r3]
   16b0c:	strb	ip, [r0]
   16b10:	ldr	r4, [r1, #80]	; 0x50
   16b14:	cmp	r4, #1
   16b18:	ble	16b44 <ftello64@plt+0x54c4>
   16b1c:	ldr	r4, [r1, #28]
   16b20:	cmp	r3, r4
   16b24:	beq	16b44 <ftello64@plt+0x54c4>
   16b28:	ldr	r4, [r1, #8]
   16b2c:	ldr	r4, [r4, r3, lsl #2]
   16b30:	cmn	r4, #1
   16b34:	bne	16b44 <ftello64@plt+0x54c4>
   16b38:	mov	r3, #1
   16b3c:	strb	r3, [r0, #4]
   16b40:	b	16bd0 <ftello64@plt+0x5550>
   16b44:	cmp	ip, #92	; 0x5c
   16b48:	bne	16b70 <ftello64@plt+0x54f0>
   16b4c:	tst	r2, #1
   16b50:	beq	16b38 <ftello64@plt+0x54b8>
   16b54:	ldr	r2, [r1, #48]	; 0x30
   16b58:	add	r3, r3, #1
   16b5c:	cmp	r3, r2
   16b60:	strlt	r3, [r1, #40]	; 0x28
   16b64:	ldrblt	r3, [lr, r3]
   16b68:	strblt	r3, [r0]
   16b6c:	b	16b38 <ftello64@plt+0x54b8>
   16b70:	cmp	ip, #91	; 0x5b
   16b74:	bne	16be8 <ftello64@plt+0x5568>
   16b78:	ldr	r4, [r1, #48]	; 0x30
   16b7c:	add	ip, r3, #1
   16b80:	cmp	ip, r4
   16b84:	addlt	r3, lr, r3
   16b88:	movge	r3, #0
   16b8c:	ldrblt	r3, [r3, #1]
   16b90:	cmp	r3, #58	; 0x3a
   16b94:	strb	r3, [r0]
   16b98:	beq	16bd8 <ftello64@plt+0x5558>
   16b9c:	cmp	r3, #61	; 0x3d
   16ba0:	beq	16bc4 <ftello64@plt+0x5544>
   16ba4:	cmp	r3, #46	; 0x2e
   16ba8:	moveq	r3, #26
   16bac:	beq	16bc8 <ftello64@plt+0x5548>
   16bb0:	mov	r3, #1
   16bb4:	mov	r2, #91	; 0x5b
   16bb8:	strb	r3, [r0, #4]
   16bbc:	strb	r2, [r0]
   16bc0:	b	16bd0 <ftello64@plt+0x5550>
   16bc4:	mov	r3, #28
   16bc8:	strb	r3, [r0, #4]
   16bcc:	mov	r3, #2
   16bd0:	mov	r0, r3
   16bd4:	pop	{r4, pc}
   16bd8:	tst	r2, #4
   16bdc:	beq	16bb0 <ftello64@plt+0x5530>
   16be0:	mov	r3, #30
   16be4:	b	16bc8 <ftello64@plt+0x5548>
   16be8:	cmp	ip, #93	; 0x5d
   16bec:	beq	16c10 <ftello64@plt+0x5590>
   16bf0:	cmp	ip, #94	; 0x5e
   16bf4:	beq	16c18 <ftello64@plt+0x5598>
   16bf8:	cmp	ip, #45	; 0x2d
   16bfc:	moveq	r3, #22
   16c00:	bne	16b38 <ftello64@plt+0x54b8>
   16c04:	strb	r3, [r0, #4]
   16c08:	mov	r3, #1
   16c0c:	b	16bd0 <ftello64@plt+0x5550>
   16c10:	mov	r3, #21
   16c14:	b	16c04 <ftello64@plt+0x5584>
   16c18:	mov	r3, #25
   16c1c:	b	16c04 <ftello64@plt+0x5584>
   16c20:	mov	r0, r3
   16c24:	bx	lr
   16c28:	ldrb	r3, [r1, #24]
   16c2c:	cmp	r3, #17
   16c30:	bne	16c48 <ftello64@plt+0x55c8>
   16c34:	ldr	r3, [r1, #20]
   16c38:	cmp	r0, r3
   16c3c:	ldrbeq	r3, [r1, #26]
   16c40:	orreq	r3, r3, #8
   16c44:	strbeq	r3, [r1, #26]
   16c48:	mov	r0, #0
   16c4c:	bx	lr
   16c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c54:	sub	sp, sp, #44	; 0x2c
   16c58:	ldr	sl, [r0, #84]	; 0x54
   16c5c:	str	r3, [sp, #16]
   16c60:	mov	r6, r2
   16c64:	ldr	r2, [sp, #16]
   16c68:	ldr	r3, [sl, #24]
   16c6c:	mov	r9, #12
   16c70:	mov	fp, r0
   16c74:	mla	r9, r9, r2, r3
   16c78:	ldr	r2, [sp, #80]	; 0x50
   16c7c:	mov	r3, #24
   16c80:	mov	r4, r1
   16c84:	mul	r3, r3, r2
   16c88:	mov	r8, #0
   16c8c:	str	r3, [sp, #24]
   16c90:	mov	r3, #1
   16c94:	lsl	r3, r3, r6
   16c98:	str	r3, [sp, #12]
   16c9c:	mvn	r3, r3
   16ca0:	str	r3, [sp, #32]
   16ca4:	and	r3, r1, #1
   16ca8:	str	r3, [sp, #36]	; 0x24
   16cac:	and	r3, r1, #2
   16cb0:	str	r3, [sp, #20]
   16cb4:	ldr	r3, [r9, #4]
   16cb8:	cmp	r8, r3
   16cbc:	lsrge	r4, r4, #1
   16cc0:	andge	r0, r4, #1
   16cc4:	bge	16d68 <ftello64@plt+0x56e8>
   16cc8:	ldr	r3, [r9, #8]
   16ccc:	ldr	r7, [r3, r8, lsl #2]
   16cd0:	ldr	r3, [sl]
   16cd4:	add	r2, r3, r7, lsl #3
   16cd8:	ldrb	r2, [r2, #4]
   16cdc:	cmp	r2, #8
   16ce0:	beq	16de0 <ftello64@plt+0x5760>
   16ce4:	cmp	r2, #9
   16ce8:	beq	16dfc <ftello64@plt+0x577c>
   16cec:	cmp	r2, #4
   16cf0:	bne	16dd8 <ftello64@plt+0x5758>
   16cf4:	ldr	r3, [sp, #80]	; 0x50
   16cf8:	cmn	r3, #1
   16cfc:	beq	16dd8 <ftello64@plt+0x5758>
   16d00:	mov	r3, #12
   16d04:	mul	r3, r3, r7
   16d08:	str	r3, [sp, #28]
   16d0c:	ldr	r3, [sp, #24]
   16d10:	add	r5, r3, #24
   16d14:	ldr	r3, [fp, #116]	; 0x74
   16d18:	add	r5, r3, r5
   16d1c:	ldr	r3, [r5, #-24]	; 0xffffffe8
   16d20:	cmp	r7, r3
   16d24:	bne	16dc8 <ftello64@plt+0x5748>
   16d28:	cmp	r6, #31
   16d2c:	bgt	16d40 <ftello64@plt+0x56c0>
   16d30:	ldr	r3, [r5, #-8]
   16d34:	ldr	r2, [sp, #12]
   16d38:	tst	r2, r3
   16d3c:	beq	16dc8 <ftello64@plt+0x5748>
   16d40:	ldr	r2, [sp, #28]
   16d44:	ldr	r3, [sl, #20]
   16d48:	add	r3, r3, r2
   16d4c:	ldr	r2, [sp, #16]
   16d50:	ldr	r3, [r3, #8]
   16d54:	ldr	r3, [r3]
   16d58:	cmp	r2, r3
   16d5c:	bne	16d70 <ftello64@plt+0x56f0>
   16d60:	ands	r0, r4, #1
   16d64:	mvnne	r0, #0
   16d68:	add	sp, sp, #44	; 0x2c
   16d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d70:	ldr	r2, [sp, #80]	; 0x50
   16d74:	mov	r1, r4
   16d78:	str	r2, [sp]
   16d7c:	mov	r0, fp
   16d80:	mov	r2, r6
   16d84:	bl	16c50 <ftello64@plt+0x55d0>
   16d88:	cmn	r0, #1
   16d8c:	bne	16d98 <ftello64@plt+0x5718>
   16d90:	mvn	r0, #0
   16d94:	b	16d68 <ftello64@plt+0x56e8>
   16d98:	cmp	r0, #0
   16d9c:	bne	16db4 <ftello64@plt+0x5734>
   16da0:	ldr	r3, [sp, #20]
   16da4:	cmp	r3, #0
   16da8:	beq	16db4 <ftello64@plt+0x5734>
   16dac:	mov	r0, #0
   16db0:	b	16d68 <ftello64@plt+0x56e8>
   16db4:	cmp	r6, #31
   16db8:	ldrle	r3, [r5, #-8]
   16dbc:	ldrle	r2, [sp, #32]
   16dc0:	andle	r3, r3, r2
   16dc4:	strle	r3, [r5, #-8]
   16dc8:	add	r5, r5, #24
   16dcc:	ldrb	r3, [r5, #-28]	; 0xffffffe4
   16dd0:	cmp	r3, #0
   16dd4:	bne	16d1c <ftello64@plt+0x569c>
   16dd8:	add	r8, r8, #1
   16ddc:	b	16cb4 <ftello64@plt+0x5634>
   16de0:	ldr	r2, [sp, #36]	; 0x24
   16de4:	cmp	r2, #0
   16de8:	beq	16dd8 <ftello64@plt+0x5758>
   16dec:	ldr	r3, [r3, r7, lsl #3]
   16df0:	cmp	r3, r6
   16df4:	bne	16dd8 <ftello64@plt+0x5758>
   16df8:	b	16d90 <ftello64@plt+0x5710>
   16dfc:	ldr	r2, [sp, #20]
   16e00:	cmp	r2, #0
   16e04:	beq	16dd8 <ftello64@plt+0x5758>
   16e08:	ldr	r3, [r3, r7, lsl #3]
   16e0c:	cmp	r6, r3
   16e10:	bne	16dd8 <ftello64@plt+0x5758>
   16e14:	b	16dac <ftello64@plt+0x572c>
   16e18:	push	{r4, r5, lr}
   16e1c:	mov	lr, #24
   16e20:	ldr	r5, [r0, #116]	; 0x74
   16e24:	ldr	ip, [sp, #12]
   16e28:	mla	r1, lr, r1, r5
   16e2c:	ldr	r4, [sp, #16]
   16e30:	ldr	lr, [r1, #8]
   16e34:	cmp	lr, ip
   16e38:	bgt	16e70 <ftello64@plt+0x57f0>
   16e3c:	ldr	r1, [r1, #12]
   16e40:	cmp	ip, r1
   16e44:	bgt	16e7c <ftello64@plt+0x57fc>
   16e48:	cmp	ip, r1
   16e4c:	moveq	r1, #2
   16e50:	movne	r1, #0
   16e54:	cmp	lr, ip
   16e58:	orreq	r1, r1, #1
   16e5c:	cmp	r1, #0
   16e60:	beq	16e74 <ftello64@plt+0x57f4>
   16e64:	str	r4, [sp, #12]
   16e68:	pop	{r4, r5, lr}
   16e6c:	b	16c50 <ftello64@plt+0x55d0>
   16e70:	mvn	r1, #0
   16e74:	mov	r0, r1
   16e78:	pop	{r4, r5, pc}
   16e7c:	mov	r1, #1
   16e80:	b	16e74 <ftello64@plt+0x57f4>
   16e84:	push	{r4, r5, lr}
   16e88:	mov	r3, #0
   16e8c:	ldr	r4, [r0, #108]	; 0x6c
   16e90:	mov	r5, #24
   16e94:	mov	ip, r4
   16e98:	cmp	ip, r3
   16e9c:	bgt	16ecc <ftello64@plt+0x584c>
   16ea0:	cmp	r4, r3
   16ea4:	mvnle	r3, #0
   16ea8:	ble	16ec4 <ftello64@plt+0x5844>
   16eac:	ldr	r0, [r0, #116]	; 0x74
   16eb0:	mov	r2, #24
   16eb4:	mla	r2, r2, r3, r0
   16eb8:	ldr	r2, [r2, #4]
   16ebc:	cmp	r1, r2
   16ec0:	mvnne	r3, #0
   16ec4:	mov	r0, r3
   16ec8:	pop	{r4, r5, pc}
   16ecc:	add	r2, ip, r3
   16ed0:	ldr	lr, [r0, #116]	; 0x74
   16ed4:	add	r2, r2, r2, lsr #31
   16ed8:	asr	r2, r2, #1
   16edc:	mla	lr, r5, r2, lr
   16ee0:	ldr	lr, [lr, #4]
   16ee4:	cmp	lr, r1
   16ee8:	addlt	r3, r2, #1
   16eec:	movge	ip, r2
   16ef0:	b	16e98 <ftello64@plt+0x5818>
   16ef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16ef8:	mov	r6, r1
   16efc:	sub	sp, sp, #20
   16f00:	mov	r1, r3
   16f04:	mov	r5, r0
   16f08:	mov	sl, r2
   16f0c:	mov	r7, r3
   16f10:	ldr	r9, [r0, #84]	; 0x54
   16f14:	bl	16e84 <ftello64@plt+0x5804>
   16f18:	ldr	r1, [sp, #60]	; 0x3c
   16f1c:	mov	r4, #0
   16f20:	str	r0, [sp, #8]
   16f24:	mov	r0, r5
   16f28:	bl	16e84 <ftello64@plt+0x5804>
   16f2c:	str	r0, [sp, #12]
   16f30:	ldr	r3, [r6, #4]
   16f34:	cmp	r4, r3
   16f38:	blt	16f48 <ftello64@plt+0x58c8>
   16f3c:	mov	r0, #0
   16f40:	add	sp, sp, #20
   16f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f48:	ldr	r3, [r6, #8]
   16f4c:	ldr	r2, [r5, #116]	; 0x74
   16f50:	mov	r0, r5
   16f54:	ldr	r1, [r3, r4, lsl #2]
   16f58:	mov	r3, #24
   16f5c:	mul	r3, r3, r1
   16f60:	ldr	r2, [r2, r3]
   16f64:	ldr	r3, [r9]
   16f68:	ldr	r8, [r3, r2, lsl #3]
   16f6c:	ldr	r3, [sp, #8]
   16f70:	mov	r2, r8
   16f74:	str	r3, [sp, #4]
   16f78:	str	r7, [sp]
   16f7c:	mov	r3, sl
   16f80:	bl	16e18 <ftello64@plt+0x5798>
   16f84:	ldr	r3, [sp, #12]
   16f88:	ldr	r1, [r6, #8]
   16f8c:	str	r3, [sp, #4]
   16f90:	ldr	r3, [sp, #60]	; 0x3c
   16f94:	mov	r2, r8
   16f98:	str	r3, [sp]
   16f9c:	ldr	r3, [sp, #56]	; 0x38
   16fa0:	ldr	r1, [r1, r4, lsl #2]
   16fa4:	mov	fp, r0
   16fa8:	mov	r0, r5
   16fac:	bl	16e18 <ftello64@plt+0x5798>
   16fb0:	cmp	fp, r0
   16fb4:	addeq	r4, r4, #1
   16fb8:	beq	16f30 <ftello64@plt+0x58b0>
   16fbc:	mov	r0, #1
   16fc0:	b	16f40 <ftello64@plt+0x58c0>
   16fc4:	push	{r4, r5, r6, lr}
   16fc8:	mov	r4, r0
   16fcc:	mov	r5, r1
   16fd0:	mov	r6, r2
   16fd4:	ldr	r3, [r4, #4]
   16fd8:	cmp	r3, #0
   16fdc:	bne	1702c <ftello64@plt+0x59ac>
   16fe0:	ldr	r3, [r4, #8]
   16fe4:	cmp	r3, #0
   16fe8:	bne	1702c <ftello64@plt+0x59ac>
   16fec:	mov	r1, r4
   16ff0:	mov	r0, r6
   16ff4:	blx	r5
   16ff8:	cmp	r0, #0
   16ffc:	popne	{r4, r5, r6, pc}
   17000:	ldr	r1, [r4]
   17004:	cmp	r1, #0
   17008:	popeq	{r4, r5, r6, pc}
   1700c:	ldr	r3, [r1, #8]
   17010:	cmp	r4, r3
   17014:	cmpne	r3, #0
   17018:	moveq	r2, #1
   1701c:	movne	r2, #0
   17020:	cmp	r2, #0
   17024:	mov	r4, r1
   17028:	bne	16fec <ftello64@plt+0x596c>
   1702c:	mov	r4, r3
   17030:	b	16fd4 <ftello64@plt+0x5954>
   17034:	push	{r4, r5, r6, r7, r8, lr}
   17038:	mov	r4, r0
   1703c:	mov	r5, r1
   17040:	mov	r6, r2
   17044:	mov	r7, #0
   17048:	mov	r1, r4
   1704c:	mov	r0, r6
   17050:	blx	r5
   17054:	cmp	r0, #0
   17058:	popne	{r4, r5, r6, r7, r8, pc}
   1705c:	ldr	r3, [r4, #4]
   17060:	cmp	r3, #0
   17064:	moveq	r1, r7
   17068:	beq	17088 <ftello64@plt+0x5a08>
   1706c:	mov	r4, r3
   17070:	b	17048 <ftello64@plt+0x59c8>
   17074:	ldr	r3, [r4]
   17078:	mov	r1, r4
   1707c:	cmp	r3, #0
   17080:	popeq	{r4, r5, r6, r7, r8, pc}
   17084:	mov	r4, r3
   17088:	ldr	r3, [r4, #8]
   1708c:	cmp	r3, #0
   17090:	cmpne	r1, r3
   17094:	beq	17074 <ftello64@plt+0x59f4>
   17098:	b	1706c <ftello64@plt+0x59ec>
   1709c:	ldr	r3, [r0, #80]	; 0x50
   170a0:	push	{r4, r5, r6, lr}
   170a4:	cmp	r3, #1
   170a8:	mov	r4, r0
   170ac:	mov	r5, r1
   170b0:	ble	17100 <ftello64@plt+0x5a80>
   170b4:	cmn	r1, #-1073741823	; 0xc0000001
   170b8:	bls	170c4 <ftello64@plt+0x5a44>
   170bc:	mov	r0, #12
   170c0:	pop	{r4, r5, r6, pc}
   170c4:	lsl	r6, r1, #2
   170c8:	mov	r1, r6
   170cc:	ldr	r0, [r0, #8]
   170d0:	bl	22e1c <ftello64@plt+0x1179c>
   170d4:	cmp	r0, #0
   170d8:	beq	170bc <ftello64@plt+0x5a3c>
   170dc:	str	r0, [r4, #8]
   170e0:	ldr	r0, [r4, #12]
   170e4:	cmp	r0, #0
   170e8:	beq	17100 <ftello64@plt+0x5a80>
   170ec:	mov	r1, r6
   170f0:	bl	22e1c <ftello64@plt+0x1179c>
   170f4:	cmp	r0, #0
   170f8:	beq	170bc <ftello64@plt+0x5a3c>
   170fc:	str	r0, [r4, #12]
   17100:	ldrb	r3, [r4, #75]	; 0x4b
   17104:	cmp	r3, #0
   17108:	beq	17124 <ftello64@plt+0x5aa4>
   1710c:	mov	r1, r5
   17110:	ldr	r0, [r4, #4]
   17114:	bl	22e1c <ftello64@plt+0x1179c>
   17118:	cmp	r0, #0
   1711c:	beq	170bc <ftello64@plt+0x5a3c>
   17120:	str	r0, [r4, #4]
   17124:	str	r5, [r4, #36]	; 0x24
   17128:	mov	r0, #0
   1712c:	pop	{r4, r5, r6, pc}
   17130:	push	{r4, r5, r6, lr}
   17134:	mov	r5, r1
   17138:	ldm	r0, {r1, r3}
   1713c:	mov	r4, r0
   17140:	cmp	r1, r3
   17144:	bne	1716c <ftello64@plt+0x5aec>
   17148:	add	r1, r1, #1
   1714c:	lsl	r3, r1, #1
   17150:	str	r3, [r0]
   17154:	lsl	r1, r1, #3
   17158:	ldr	r0, [r0, #8]
   1715c:	bl	22e1c <ftello64@plt+0x1179c>
   17160:	cmp	r0, #0
   17164:	popeq	{r4, r5, r6, pc}
   17168:	str	r0, [r4, #8]
   1716c:	ldr	r3, [r4, #4]
   17170:	ldr	r2, [r4, #8]
   17174:	add	r1, r3, #1
   17178:	str	r1, [r4, #4]
   1717c:	mov	r0, #1
   17180:	str	r5, [r2, r3, lsl #2]
   17184:	pop	{r4, r5, r6, pc}
   17188:	push	{r4, r5, r6, r7, r8, lr}
   1718c:	mov	r7, r3
   17190:	ldr	r3, [r0, #64]	; 0x40
   17194:	mov	r4, r0
   17198:	cmp	r3, #31
   1719c:	mov	r5, r1
   171a0:	mov	r6, r2
   171a4:	bne	171cc <ftello64@plt+0x5b4c>
   171a8:	mov	r0, #996	; 0x3e4
   171ac:	bl	22ddc <ftello64@plt+0x1175c>
   171b0:	subs	lr, r0, #0
   171b4:	beq	1722c <ftello64@plt+0x5bac>
   171b8:	ldr	r3, [r4, #56]	; 0x38
   171bc:	str	lr, [r4, #56]	; 0x38
   171c0:	str	r3, [lr]
   171c4:	mov	r3, #0
   171c8:	str	r3, [r4, #64]	; 0x40
   171cc:	ldr	r1, [r4, #64]	; 0x40
   171d0:	ldr	ip, [r4, #56]	; 0x38
   171d4:	add	r3, r1, #1
   171d8:	lsl	r1, r1, #5
   171dc:	add	lr, r1, #4
   171e0:	str	r3, [r4, #64]	; 0x40
   171e4:	add	lr, ip, lr
   171e8:	mov	r3, #0
   171ec:	add	ip, ip, r1
   171f0:	add	r2, ip, #24
   171f4:	stmib	ip, {r3, r5, r6}
   171f8:	cmp	r5, #0
   171fc:	ldm	r7, {r0, r1}
   17200:	stm	r2, {r0, r1}
   17204:	ldrb	r2, [ip, #30]
   17208:	str	r3, [ip, #16]
   1720c:	str	r3, [ip, #20]
   17210:	and	r2, r2, #243	; 0xf3
   17214:	mvn	r3, #0
   17218:	strb	r2, [ip, #30]
   1721c:	str	r3, [ip, #32]
   17220:	strne	lr, [r5]
   17224:	cmp	r6, #0
   17228:	strne	lr, [r6]
   1722c:	mov	r0, lr
   17230:	pop	{r4, r5, r6, r7, r8, pc}
   17234:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   17238:	mov	r4, r0
   1723c:	ldr	r5, [r0]
   17240:	mov	r8, r1
   17244:	add	r6, sp, #4
   17248:	mov	r7, #0
   1724c:	add	r3, r4, #20
   17250:	mov	r2, r7
   17254:	mov	r1, #0
   17258:	mov	r0, r8
   1725c:	bl	17188 <ftello64@plt+0x5b08>
   17260:	cmp	r0, #0
   17264:	str	r0, [r6]
   17268:	beq	172c8 <ftello64@plt+0x5c48>
   1726c:	str	r5, [r0]
   17270:	ldr	r5, [r6]
   17274:	ldrb	r3, [r5, #26]
   17278:	orr	r3, r3, #4
   1727c:	strb	r3, [r5, #26]
   17280:	ldr	r3, [r4, #4]
   17284:	cmp	r3, #0
   17288:	addne	r6, r5, #4
   1728c:	bne	172a8 <ftello64@plt+0x5c28>
   17290:	mov	r2, r7
   17294:	ldr	r3, [r4, #8]
   17298:	cmp	r3, #0
   1729c:	cmpne	r2, r3
   172a0:	beq	172b0 <ftello64@plt+0x5c30>
   172a4:	add	r6, r5, #8
   172a8:	mov	r4, r3
   172ac:	b	1724c <ftello64@plt+0x5bcc>
   172b0:	ldr	r3, [r4]
   172b4:	ldr	r5, [r5]
   172b8:	cmp	r3, #0
   172bc:	mov	r2, r4
   172c0:	bne	172d0 <ftello64@plt+0x5c50>
   172c4:	ldr	r0, [sp, #4]
   172c8:	add	sp, sp, #8
   172cc:	pop	{r4, r5, r6, r7, r8, pc}
   172d0:	mov	r4, r3
   172d4:	b	17294 <ftello64@plt+0x5c14>
   172d8:	mov	ip, #0
   172dc:	push	{r0, r1, r2, lr}
   172e0:	str	ip, [sp, #4]
   172e4:	strb	r3, [sp, #4]
   172e8:	mov	r3, sp
   172ec:	str	ip, [sp]
   172f0:	bl	17188 <ftello64@plt+0x5b08>
   172f4:	add	sp, sp, #12
   172f8:	pop	{pc}		; (ldr pc, [sp], #4)
   172fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17300:	ldr	r9, [r1]
   17304:	ldr	r4, [r2, #4]
   17308:	ldrb	r1, [r1, #28]
   1730c:	adds	r3, r4, #0
   17310:	movne	r3, #1
   17314:	ands	r3, r3, r1, lsr #4
   17318:	beq	17338 <ftello64@plt+0x5cb8>
   1731c:	ldr	r1, [r2, #20]
   17320:	cmp	r1, #31
   17324:	bgt	173d0 <ftello64@plt+0x5d50>
   17328:	ldr	r3, [r9, #80]	; 0x50
   1732c:	lsr	r3, r3, r1
   17330:	tst	r3, #1
   17334:	beq	173d0 <ftello64@plt+0x5d50>
   17338:	mov	sl, r2
   1733c:	mov	r2, #0
   17340:	mov	r1, r2
   17344:	mov	r3, #8
   17348:	mov	r7, r0
   1734c:	mov	r0, r9
   17350:	bl	172d8 <ftello64@plt+0x5c58>
   17354:	mov	r2, #0
   17358:	mov	r3, #9
   1735c:	mov	r1, r2
   17360:	mov	r6, r0
   17364:	mov	r0, r9
   17368:	bl	172d8 <ftello64@plt+0x5c58>
   1736c:	cmp	r4, #0
   17370:	mov	r5, r0
   17374:	moveq	r8, r0
   17378:	beq	17394 <ftello64@plt+0x5d14>
   1737c:	mov	r2, r0
   17380:	mov	r3, #16
   17384:	mov	r1, r4
   17388:	mov	r0, r9
   1738c:	bl	172d8 <ftello64@plt+0x5c58>
   17390:	mov	r8, r0
   17394:	mov	r3, #16
   17398:	mov	r2, r8
   1739c:	mov	r1, r6
   173a0:	mov	r0, r9
   173a4:	bl	172d8 <ftello64@plt+0x5c58>
   173a8:	cmp	r8, #0
   173ac:	cmpne	r0, #0
   173b0:	mov	r4, r0
   173b4:	beq	173c4 <ftello64@plt+0x5d44>
   173b8:	cmp	r5, #0
   173bc:	cmpne	r6, #0
   173c0:	bne	173d8 <ftello64@plt+0x5d58>
   173c4:	mov	r4, #0
   173c8:	mov	r3, #12
   173cc:	str	r3, [r7]
   173d0:	mov	r0, r4
   173d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   173d8:	ldr	r3, [sl, #20]
   173dc:	str	r3, [r5, #20]
   173e0:	str	r3, [r6, #20]
   173e4:	ldrb	r3, [sl, #26]
   173e8:	ldrb	r2, [r5, #26]
   173ec:	and	r3, r3, #8
   173f0:	bic	r2, r2, #8
   173f4:	orr	r2, r3, r2
   173f8:	strb	r2, [r5, #26]
   173fc:	ldrb	r2, [r6, #26]
   17400:	bic	r2, r2, #8
   17404:	orr	r3, r3, r2
   17408:	strb	r3, [r6, #26]
   1740c:	b	173d0 <ftello64@plt+0x5d50>
   17410:	push	{r0, r1, r2, r4, r5, lr}
   17414:	mov	r3, #0
   17418:	ldr	r2, [r1, #4]
   1741c:	mov	r5, r0
   17420:	cmp	r2, r3
   17424:	mov	r4, r1
   17428:	str	r3, [sp, #4]
   1742c:	beq	17454 <ftello64@plt+0x5dd4>
   17430:	ldrb	r3, [r2, #24]
   17434:	cmp	r3, #17
   17438:	bne	17454 <ftello64@plt+0x5dd4>
   1743c:	mov	r1, r0
   17440:	add	r0, sp, #4
   17444:	bl	172fc <ftello64@plt+0x5c7c>
   17448:	cmp	r0, #0
   1744c:	str	r0, [r4, #4]
   17450:	strne	r4, [r0]
   17454:	ldr	r2, [r4, #8]
   17458:	cmp	r2, #0
   1745c:	beq	17484 <ftello64@plt+0x5e04>
   17460:	ldrb	r3, [r2, #24]
   17464:	cmp	r3, #17
   17468:	bne	17484 <ftello64@plt+0x5e04>
   1746c:	mov	r1, r5
   17470:	add	r0, sp, #4
   17474:	bl	172fc <ftello64@plt+0x5c7c>
   17478:	cmp	r0, #0
   1747c:	str	r0, [r4, #8]
   17480:	strne	r4, [r0]
   17484:	ldr	r0, [sp, #4]
   17488:	add	sp, sp, #12
   1748c:	pop	{r4, r5, pc}
   17490:	mov	r3, #1
   17494:	push	{r4, r5, r6, lr}
   17498:	mov	r4, r0
   1749c:	str	r3, [r0]
   174a0:	str	r3, [r0, #4]
   174a4:	mov	r0, #4
   174a8:	mov	r5, r1
   174ac:	bl	22ddc <ftello64@plt+0x1175c>
   174b0:	cmp	r0, #0
   174b4:	str	r0, [r4, #8]
   174b8:	streq	r0, [r4, #4]
   174bc:	streq	r0, [r4]
   174c0:	strne	r5, [r0]
   174c4:	moveq	r0, #12
   174c8:	movne	r0, #0
   174cc:	pop	{r4, r5, r6, pc}
   174d0:	mov	r3, #0
   174d4:	push	{r4, lr}
   174d8:	mov	r4, r0
   174dc:	str	r1, [r0]
   174e0:	str	r3, [r0, #4]
   174e4:	lsl	r0, r1, #2
   174e8:	bl	22ddc <ftello64@plt+0x1175c>
   174ec:	cmp	r0, #0
   174f0:	str	r0, [r4, #8]
   174f4:	moveq	r0, #12
   174f8:	movne	r0, #0
   174fc:	pop	{r4, pc}
   17500:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17504:	mov	r7, r1
   17508:	mov	r9, r0
   1750c:	str	r2, [r7], #16
   17510:	mov	r5, r1
   17514:	mov	r0, r7
   17518:	ldr	r1, [r1, #8]
   1751c:	mov	r4, r2
   17520:	bl	174d0 <ftello64@plt+0x5e50>
   17524:	subs	r8, r0, #0
   17528:	moveq	r6, r8
   1752c:	beq	1755c <ftello64@plt+0x5edc>
   17530:	mov	r8, #12
   17534:	mov	r0, r8
   17538:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1753c:	ldr	r3, [r5, #12]
   17540:	ldr	r1, [r3, r6, lsl #2]
   17544:	ldr	r3, [r9]
   17548:	add	r3, r3, r1, lsl #3
   1754c:	ldrb	r3, [r3, #4]
   17550:	tst	r3, #8
   17554:	beq	175cc <ftello64@plt+0x5f4c>
   17558:	add	r6, r6, #1
   1755c:	ldr	r3, [r5, #8]
   17560:	cmp	r6, r3
   17564:	blt	1753c <ftello64@plt+0x5ebc>
   17568:	ldr	r3, [r9, #68]	; 0x44
   1756c:	ldr	r7, [r9, #32]
   17570:	and	r4, r4, r3
   17574:	mov	r3, #12
   17578:	mul	r4, r3, r4
   1757c:	add	r6, r7, r4
   17580:	ldr	r1, [r7, r4]
   17584:	ldr	r3, [r6, #4]
   17588:	cmp	r3, r1
   1758c:	bgt	175b4 <ftello64@plt+0x5f34>
   17590:	add	r1, r1, #1
   17594:	ldr	r0, [r6, #8]
   17598:	lsl	r9, r1, #1
   1759c:	lsl	r1, r1, #3
   175a0:	bl	22e1c <ftello64@plt+0x1179c>
   175a4:	cmp	r0, #0
   175a8:	beq	17530 <ftello64@plt+0x5eb0>
   175ac:	str	r0, [r6, #8]
   175b0:	str	r9, [r6, #4]
   175b4:	ldr	r3, [r7, r4]
   175b8:	ldr	r2, [r6, #8]
   175bc:	add	r1, r3, #1
   175c0:	str	r1, [r7, r4]
   175c4:	str	r5, [r2, r3, lsl #2]
   175c8:	b	17534 <ftello64@plt+0x5eb4>
   175cc:	mov	r0, r7
   175d0:	bl	17130 <ftello64@plt+0x5ab0>
   175d4:	cmp	r0, #0
   175d8:	bne	17558 <ftello64@plt+0x5ed8>
   175dc:	b	17530 <ftello64@plt+0x5eb0>
   175e0:	mov	r2, #32
   175e4:	mov	r1, #0
   175e8:	b	1153c <memset@plt>
   175ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   175f0:	sub	sp, sp, #84	; 0x54
   175f4:	ldr	r8, [r0, #36]	; 0x24
   175f8:	ldr	r3, [r0, #48]	; 0x30
   175fc:	ldr	r5, [r0, #28]
   17600:	cmp	r8, r3
   17604:	mov	r4, r0
   17608:	movge	r8, r3
   1760c:	add	r7, sp, #8
   17610:	add	r9, sp, #16
   17614:	cmp	r5, r8
   17618:	bge	17730 <ftello64@plt+0x60b0>
   1761c:	add	r6, r4, #16
   17620:	ldr	r3, [r4, #64]	; 0x40
   17624:	ldm	r6, {r0, r1}
   17628:	cmp	r3, #0
   1762c:	sub	r2, r8, r5
   17630:	stm	r7, {r0, r1}
   17634:	movne	r3, #0
   17638:	bne	17680 <ftello64@plt+0x6000>
   1763c:	ldr	r1, [r4, #24]
   17640:	add	r3, r5, r1
   17644:	ldr	r1, [r4]
   17648:	add	r1, r1, r3
   1764c:	b	17698 <ftello64@plt+0x6018>
   17650:	ldr	r1, [r4]
   17654:	ldr	r0, [r4, #24]
   17658:	add	r1, r1, r5
   1765c:	add	r1, r1, r3
   17660:	ldrb	r1, [r1, r0]
   17664:	ldr	r0, [r4, #64]	; 0x40
   17668:	ldrb	r0, [r0, r1]
   1766c:	ldr	r1, [r4, #4]
   17670:	add	r1, r1, r5
   17674:	strb	r0, [r1, r3]
   17678:	strb	r0, [r9, r3]
   1767c:	add	r3, r3, #1
   17680:	ldr	r1, [r4, #80]	; 0x50
   17684:	cmp	r2, r1
   17688:	movlt	r1, r2
   1768c:	cmp	r3, r1
   17690:	blt	17650 <ftello64@plt+0x5fd0>
   17694:	mov	r1, r9
   17698:	mov	r3, r6
   1769c:	add	r0, sp, #4
   176a0:	bl	23258 <ftello64@plt+0x11bd8>
   176a4:	sub	r3, r0, #1
   176a8:	cmn	r3, #3
   176ac:	bhi	176c8 <ftello64@plt+0x6048>
   176b0:	cmn	r0, #2
   176b4:	bne	176f8 <ftello64@plt+0x6078>
   176b8:	ldr	r2, [r4, #36]	; 0x24
   176bc:	ldr	r3, [r4, #48]	; 0x30
   176c0:	cmp	r2, r3
   176c4:	blt	17728 <ftello64@plt+0x60a8>
   176c8:	ldr	r3, [r4]
   176cc:	ldr	r2, [r4, #24]
   176d0:	add	r3, r3, r5
   176d4:	ldm	r7, {r0, r1}
   176d8:	ldrb	r3, [r3, r2]
   176dc:	ldr	r2, [r4, #64]	; 0x40
   176e0:	cmp	r2, #0
   176e4:	str	r3, [sp, #4]
   176e8:	ldrbne	r3, [r2, r3]
   176ec:	stm	r6, {r0, r1}
   176f0:	mov	r0, #1
   176f4:	strne	r3, [sp, #4]
   176f8:	ldr	r2, [r4, #8]
   176fc:	ldr	r3, [sp, #4]
   17700:	add	r0, r5, r0
   17704:	str	r3, [r2, r5, lsl #2]
   17708:	mvn	r1, #0
   1770c:	add	r3, r5, #1
   17710:	cmp	r3, r0
   17714:	mov	r5, r3
   17718:	bge	17614 <ftello64@plt+0x5f94>
   1771c:	str	r1, [r2, r3, lsl #2]
   17720:	add	r3, r3, #1
   17724:	b	17710 <ftello64@plt+0x6090>
   17728:	ldm	r7, {r0, r1}
   1772c:	stm	r6, {r0, r1}
   17730:	str	r5, [r4, #28]
   17734:	str	r5, [r4, #32]
   17738:	add	sp, sp, #84	; 0x54
   1773c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17744:	mov	r4, r0
   17748:	ldr	r3, [r0, #48]	; 0x30
   1774c:	ldr	r7, [r0, #36]	; 0x24
   17750:	sub	sp, sp, #100	; 0x64
   17754:	cmp	r7, r3
   17758:	movge	r7, r3
   1775c:	ldrb	r3, [r0, #74]	; 0x4a
   17760:	ldr	r6, [r0, #28]
   17764:	cmp	r3, #0
   17768:	bne	1778c <ftello64@plt+0x610c>
   1776c:	ldr	r3, [r0, #64]	; 0x40
   17770:	cmp	r3, #0
   17774:	bne	1778c <ftello64@plt+0x610c>
   17778:	ldrb	r3, [r0, #76]	; 0x4c
   1777c:	cmp	r3, #0
   17780:	moveq	r5, r6
   17784:	addeq	r8, sp, #24
   17788:	beq	177ec <ftello64@plt+0x616c>
   1778c:	ldr	r5, [r4, #32]
   17790:	cmp	r6, r7
   17794:	blt	178a0 <ftello64@plt+0x6220>
   17798:	b	17970 <ftello64@plt+0x62f0>
   1779c:	ldr	fp, [r4]
   177a0:	ldr	sl, [r4, #24]
   177a4:	add	r3, fp, r5
   177a8:	add	r6, r4, #16
   177ac:	ldrb	r9, [r3, sl]
   177b0:	tst	r9, #128	; 0x80
   177b4:	bne	177f8 <ftello64@plt+0x6178>
   177b8:	mov	r0, r6
   177bc:	bl	11380 <mbsinit@plt>
   177c0:	cmp	r0, #0
   177c4:	beq	177f8 <ftello64@plt+0x6178>
   177c8:	mov	r0, r9
   177cc:	bl	11620 <towupper@plt>
   177d0:	bics	r3, r0, #127	; 0x7f
   177d4:	bne	177f8 <ftello64@plt+0x6178>
   177d8:	ldr	r3, [r4, #4]
   177dc:	strb	r0, [r3, r5]
   177e0:	ldr	r3, [r4, #8]
   177e4:	str	r0, [r3, r5, lsl #2]
   177e8:	add	r5, r5, #1
   177ec:	cmp	r5, r7
   177f0:	blt	1779c <ftello64@plt+0x611c>
   177f4:	b	179dc <ftello64@plt+0x635c>
   177f8:	ldm	r6, {r0, r1}
   177fc:	mov	r3, r6
   17800:	sub	r2, r7, r5
   17804:	stm	r8, {r0, r1}
   17808:	add	r1, sl, r5
   1780c:	add	r1, fp, r1
   17810:	add	r0, sp, #20
   17814:	str	r5, [sp, #4]
   17818:	bl	23258 <ftello64@plt+0x11bd8>
   1781c:	sub	r3, r0, #1
   17820:	cmn	r3, #4
   17824:	mov	sl, r0
   17828:	bhi	17994 <ftello64@plt+0x6314>
   1782c:	ldr	r9, [sp, #20]
   17830:	mov	r0, r9
   17834:	bl	11620 <towupper@plt>
   17838:	cmp	r9, r0
   1783c:	mov	r6, r0
   17840:	beq	17978 <ftello64@plt+0x62f8>
   17844:	mov	r1, r0
   17848:	mov	r2, r8
   1784c:	add	r0, sp, #32
   17850:	bl	112b4 <wcrtomb@plt>
   17854:	cmp	sl, r0
   17858:	bne	1789c <ftello64@plt+0x621c>
   1785c:	ldr	r0, [r4, #4]
   17860:	mov	r2, sl
   17864:	add	r1, sp, #32
   17868:	add	r0, r0, r5
   1786c:	bl	11350 <memcpy@plt>
   17870:	ldr	r2, [r4, #8]
   17874:	add	sl, r5, sl
   17878:	add	r3, r5, #1
   1787c:	mvn	r1, #0
   17880:	str	r6, [r2, r5, lsl #2]
   17884:	cmp	r3, sl
   17888:	mov	r5, r3
   1788c:	bge	177ec <ftello64@plt+0x616c>
   17890:	str	r1, [r2, r3, lsl #2]
   17894:	add	r3, r3, #1
   17898:	b	17884 <ftello64@plt+0x6204>
   1789c:	mov	r6, r5
   178a0:	add	r3, r4, #16
   178a4:	ldr	ip, [r4, #64]	; 0x40
   178a8:	ldm	r3, {r0, r1}
   178ac:	add	sl, sp, #24
   178b0:	cmp	ip, #0
   178b4:	sub	r2, r7, r6
   178b8:	str	r3, [sp, #4]
   178bc:	stm	sl, {r0, r1}
   178c0:	beq	17a14 <ftello64@plt+0x6394>
   178c4:	ldr	r0, [r4, #80]	; 0x50
   178c8:	mov	r3, #0
   178cc:	cmp	r2, r0
   178d0:	movlt	r0, r2
   178d4:	add	r9, sp, #32
   178d8:	cmp	r3, r0
   178dc:	blt	179f0 <ftello64@plt+0x6370>
   178e0:	ldr	r3, [sp, #4]
   178e4:	mov	r1, r9
   178e8:	add	r0, sp, #20
   178ec:	bl	23258 <ftello64@plt+0x11bd8>
   178f0:	sub	r3, r0, #1
   178f4:	cmn	r3, #4
   178f8:	mov	r8, r0
   178fc:	str	r3, [sp, #8]
   17900:	bhi	17b98 <ftello64@plt+0x6518>
   17904:	ldr	r3, [sp, #20]
   17908:	mov	r0, r3
   1790c:	str	r3, [sp, #12]
   17910:	bl	11620 <towupper@plt>
   17914:	ldr	r3, [sp, #12]
   17918:	cmp	r3, r0
   1791c:	mov	fp, r0
   17920:	beq	17b24 <ftello64@plt+0x64a4>
   17924:	mov	r1, r0
   17928:	mov	r2, sl
   1792c:	add	r0, sp, #32
   17930:	bl	112b4 <wcrtomb@plt>
   17934:	cmp	r8, r0
   17938:	mov	r3, r0
   1793c:	moveq	r2, r8
   17940:	ldreq	r0, [r4, #4]
   17944:	addeq	r1, sp, #32
   17948:	beq	17b30 <ftello64@plt+0x64b0>
   1794c:	cmn	r3, #1
   17950:	beq	17b24 <ftello64@plt+0x64a4>
   17954:	ldr	r0, [r4, #36]	; 0x24
   17958:	add	r9, r6, r3
   1795c:	cmp	r9, r0
   17960:	bls	17a28 <ftello64@plt+0x63a8>
   17964:	ldm	sl, {r0, r1}
   17968:	ldr	r3, [sp, #4]
   1796c:	stm	r3, {r0, r1}
   17970:	str	r6, [r4, #28]
   17974:	b	179e0 <ftello64@plt+0x6360>
   17978:	ldr	r3, [r4, #24]
   1797c:	ldr	r1, [r4]
   17980:	add	r3, r5, r3
   17984:	ldr	r0, [r4, #4]
   17988:	mov	r2, sl
   1798c:	add	r1, r1, r3
   17990:	b	17868 <ftello64@plt+0x61e8>
   17994:	cmn	r3, #3
   17998:	bne	179ac <ftello64@plt+0x632c>
   1799c:	ldr	r2, [r4, #36]	; 0x24
   179a0:	ldr	r3, [r4, #48]	; 0x30
   179a4:	cmp	r2, r3
   179a8:	blt	179d4 <ftello64@plt+0x6354>
   179ac:	ldr	r3, [r4, #4]
   179b0:	ldr	r2, [sp, #4]
   179b4:	cmn	sl, #1
   179b8:	strb	r9, [r3, r5]
   179bc:	ldr	r3, [r4, #8]
   179c0:	add	r5, r5, #1
   179c4:	str	r9, [r3, r2, lsl #2]
   179c8:	ldmeq	r8, {r0, r1}
   179cc:	stmeq	r6, {r0, r1}
   179d0:	b	177ec <ftello64@plt+0x616c>
   179d4:	ldm	r8, {r0, r1}
   179d8:	stm	r6, {r0, r1}
   179dc:	str	r5, [r4, #28]
   179e0:	mov	r0, #0
   179e4:	str	r5, [r4, #32]
   179e8:	add	sp, sp, #100	; 0x64
   179ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   179f0:	ldr	r1, [r4]
   179f4:	ldr	lr, [r4, #24]
   179f8:	add	r1, r1, r5
   179fc:	add	r1, r1, r3
   17a00:	ldrb	r1, [r1, lr]
   17a04:	ldrb	r1, [ip, r1]
   17a08:	strb	r1, [r9, r3]
   17a0c:	add	r3, r3, #1
   17a10:	b	178d8 <ftello64@plt+0x6258>
   17a14:	ldr	r9, [r4, #24]
   17a18:	add	r3, r5, r9
   17a1c:	ldr	r9, [r4]
   17a20:	add	r9, r9, r3
   17a24:	b	178e0 <ftello64@plt+0x6260>
   17a28:	ldr	r2, [r4, #12]
   17a2c:	cmp	r2, #0
   17a30:	bne	17a54 <ftello64@plt+0x63d4>
   17a34:	lsl	r0, r0, #2
   17a38:	str	r3, [sp, #4]
   17a3c:	bl	22ddc <ftello64@plt+0x1175c>
   17a40:	ldr	r3, [sp, #4]
   17a44:	cmp	r0, #0
   17a48:	str	r0, [r4, #12]
   17a4c:	moveq	r0, #12
   17a50:	beq	179e8 <ftello64@plt+0x6368>
   17a54:	ldrb	r2, [r4, #76]	; 0x4c
   17a58:	cmp	r2, #0
   17a5c:	beq	17af0 <ftello64@plt+0x6470>
   17a60:	ldr	r0, [r4, #4]
   17a64:	mov	r2, r3
   17a68:	add	r1, sp, #32
   17a6c:	add	r0, r0, r6
   17a70:	str	r3, [sp, #4]
   17a74:	bl	11350 <memcpy@plt>
   17a78:	ldr	r1, [r4, #8]
   17a7c:	ldr	r0, [r4, #12]
   17a80:	lsl	r2, r6, #2
   17a84:	ldr	r3, [sp, #4]
   17a88:	add	ip, r1, r2
   17a8c:	str	fp, [r1, r6, lsl #2]
   17a90:	mvn	lr, #0
   17a94:	add	r1, r0, r2
   17a98:	mov	r2, #1
   17a9c:	str	r5, [r0, r6, lsl #2]
   17aa0:	cmp	r2, r3
   17aa4:	bcc	17b04 <ftello64@plt+0x6484>
   17aa8:	ldr	r2, [r4, #52]	; 0x34
   17aac:	ldr	r7, [r4, #48]	; 0x30
   17ab0:	cmp	r5, r2
   17ab4:	sub	r3, r3, r8
   17ab8:	ldrlt	r2, [r4, #56]	; 0x38
   17abc:	add	r7, r3, r7
   17ac0:	addlt	r3, r2, r3
   17ac4:	strlt	r3, [r4, #56]	; 0x38
   17ac8:	ldr	r3, [r4, #36]	; 0x24
   17acc:	str	r7, [r4, #48]	; 0x30
   17ad0:	cmp	r7, r3
   17ad4:	movge	r7, r3
   17ad8:	mov	r6, r9
   17adc:	add	r5, r5, r8
   17ae0:	b	17790 <ftello64@plt+0x6110>
   17ae4:	ldr	r1, [r4, #12]
   17ae8:	str	r2, [r1, r2, lsl #2]
   17aec:	add	r2, r2, #1
   17af0:	cmp	r2, r6
   17af4:	bne	17ae4 <ftello64@plt+0x6464>
   17af8:	mov	r2, #1
   17afc:	strb	r2, [r4, #76]	; 0x4c
   17b00:	b	17a60 <ftello64@plt+0x63e0>
   17b04:	ldr	r0, [sp, #8]
   17b08:	cmp	r2, r8
   17b0c:	movcc	r0, r2
   17b10:	add	r0, r5, r0
   17b14:	str	r0, [r1, r2, lsl #2]
   17b18:	str	lr, [ip, r2, lsl #2]
   17b1c:	add	r2, r2, #1
   17b20:	b	17aa0 <ftello64@plt+0x6420>
   17b24:	ldr	r0, [r4, #4]
   17b28:	mov	r2, r8
   17b2c:	mov	r1, r9
   17b30:	add	r0, r0, r6
   17b34:	bl	11350 <memcpy@plt>
   17b38:	ldrb	r3, [r4, #76]	; 0x4c
   17b3c:	cmp	r3, #0
   17b40:	bne	17b74 <ftello64@plt+0x64f4>
   17b44:	ldr	r2, [r4, #8]
   17b48:	add	r5, r5, r8
   17b4c:	add	r3, r6, #1
   17b50:	add	r8, r6, r8
   17b54:	mvn	r1, #0
   17b58:	str	fp, [r2, r6, lsl #2]
   17b5c:	cmp	r3, r8
   17b60:	mov	r6, r3
   17b64:	bge	17790 <ftello64@plt+0x6110>
   17b68:	str	r1, [r2, r3, lsl #2]
   17b6c:	add	r3, r3, #1
   17b70:	b	17b5c <ftello64@plt+0x64dc>
   17b74:	ldr	r2, [r4, #12]
   17b78:	mov	r3, #0
   17b7c:	add	r2, r2, r6, lsl #2
   17b80:	add	r1, r5, r3
   17b84:	str	r1, [r2, r3, lsl #2]
   17b88:	add	r3, r3, #1
   17b8c:	cmp	r8, r3
   17b90:	bne	17b80 <ftello64@plt+0x6500>
   17b94:	b	17b44 <ftello64@plt+0x64c4>
   17b98:	sub	r3, r0, #1
   17b9c:	cmn	r3, #3
   17ba0:	bne	17bb4 <ftello64@plt+0x6534>
   17ba4:	ldr	r2, [r4, #36]	; 0x24
   17ba8:	ldr	r3, [r4, #48]	; 0x30
   17bac:	cmp	r2, r3
   17bb0:	blt	17964 <ftello64@plt+0x62e4>
   17bb4:	ldr	r3, [r4]
   17bb8:	ldr	r2, [r4, #24]
   17bbc:	add	r3, r3, r5
   17bc0:	mov	r1, r6
   17bc4:	ldrb	r3, [r3, r2]
   17bc8:	ldr	r2, [r4, #64]	; 0x40
   17bcc:	cmp	r2, #0
   17bd0:	ldrbne	r3, [r2, r3]
   17bd4:	ldr	r2, [r4, #4]
   17bd8:	strb	r3, [r2, r6]
   17bdc:	ldrb	r2, [r4, #76]	; 0x4c
   17be0:	cmp	r2, #0
   17be4:	ldrne	r2, [r4, #12]
   17be8:	strne	r5, [r2, r6, lsl #2]
   17bec:	ldr	r2, [r4, #8]
   17bf0:	cmn	r8, #1
   17bf4:	add	r5, r5, #1
   17bf8:	str	r3, [r2, r1, lsl #2]
   17bfc:	ldreq	r3, [sp, #4]
   17c00:	ldmeq	sl, {r0, r1}
   17c04:	add	r6, r6, #1
   17c08:	stmeq	r3, {r0, r1}
   17c0c:	b	17790 <ftello64@plt+0x6110>
   17c10:	push	{r4, r5, r6, lr}
   17c14:	mov	r4, r0
   17c18:	ldr	r3, [r0, #36]	; 0x24
   17c1c:	ldr	r6, [r0, #48]	; 0x30
   17c20:	ldr	r5, [r0, #28]
   17c24:	cmp	r3, r6
   17c28:	movlt	r6, r3
   17c2c:	cmp	r5, r6
   17c30:	blt	17c40 <ftello64@plt+0x65c0>
   17c34:	str	r5, [r4, #28]
   17c38:	str	r5, [r4, #32]
   17c3c:	pop	{r4, r5, r6, pc}
   17c40:	ldr	r3, [r4]
   17c44:	ldr	r2, [r4, #24]
   17c48:	add	r3, r3, r5
   17c4c:	ldrb	r0, [r3, r2]
   17c50:	ldr	r3, [r4, #64]	; 0x40
   17c54:	cmp	r3, #0
   17c58:	ldrbne	r0, [r3, r0]
   17c5c:	bl	115c0 <toupper@plt>
   17c60:	ldr	r3, [r4, #4]
   17c64:	strb	r0, [r3, r5]
   17c68:	add	r5, r5, #1
   17c6c:	b	17c2c <ftello64@plt+0x65ac>
   17c70:	ldr	r3, [r0, #36]	; 0x24
   17c74:	push	{r4, r5, r6, lr}
   17c78:	cmn	r3, #-536870910	; 0xe0000002
   17c7c:	bls	17c8c <ftello64@plt+0x660c>
   17c80:	mov	r5, #12
   17c84:	mov	r0, r5
   17c88:	pop	{r4, r5, r6, pc}
   17c8c:	ldr	r2, [r0, #48]	; 0x30
   17c90:	lsl	r3, r3, #1
   17c94:	cmp	r3, r2
   17c98:	movge	r3, r2
   17c9c:	cmp	r3, r1
   17ca0:	movge	r1, r3
   17ca4:	mov	r4, r0
   17ca8:	bl	1709c <ftello64@plt+0x5a1c>
   17cac:	subs	r5, r0, #0
   17cb0:	bne	17c84 <ftello64@plt+0x6604>
   17cb4:	ldr	r0, [r4, #100]	; 0x64
   17cb8:	cmp	r0, #0
   17cbc:	beq	17cdc <ftello64@plt+0x665c>
   17cc0:	ldr	r1, [r4, #36]	; 0x24
   17cc4:	add	r1, r1, #1
   17cc8:	lsl	r1, r1, #2
   17ccc:	bl	22e1c <ftello64@plt+0x1179c>
   17cd0:	cmp	r0, #0
   17cd4:	beq	17c80 <ftello64@plt+0x6600>
   17cd8:	str	r0, [r4, #100]	; 0x64
   17cdc:	ldrb	r3, [r4, #72]	; 0x48
   17ce0:	cmp	r3, #0
   17ce4:	ldr	r3, [r4, #80]	; 0x50
   17ce8:	beq	17d08 <ftello64@plt+0x6688>
   17cec:	cmp	r3, #1
   17cf0:	mov	r0, r4
   17cf4:	ble	17d00 <ftello64@plt+0x6680>
   17cf8:	pop	{r4, r5, r6, lr}
   17cfc:	b	17740 <ftello64@plt+0x60c0>
   17d00:	bl	17c10 <ftello64@plt+0x6590>
   17d04:	b	17c84 <ftello64@plt+0x6604>
   17d08:	cmp	r3, #1
   17d0c:	ble	17d1c <ftello64@plt+0x669c>
   17d10:	mov	r0, r4
   17d14:	bl	175ec <ftello64@plt+0x5f6c>
   17d18:	b	17c84 <ftello64@plt+0x6604>
   17d1c:	ldr	r3, [r4, #64]	; 0x40
   17d20:	cmp	r3, #0
   17d24:	beq	17c84 <ftello64@plt+0x6604>
   17d28:	mov	r0, r4
   17d2c:	bl	16a30 <ftello64@plt+0x53b0>
   17d30:	b	17c84 <ftello64@plt+0x6604>
   17d34:	push	{r4, lr}
   17d38:	mov	r4, r0
   17d3c:	ldr	r0, [r0]
   17d40:	bl	14340 <ftello64@plt+0x2cc0>
   17d44:	ldr	r0, [r4, #4]
   17d48:	bl	14340 <ftello64@plt+0x2cc0>
   17d4c:	ldr	r0, [r4, #8]
   17d50:	bl	14340 <ftello64@plt+0x2cc0>
   17d54:	ldr	r0, [r4, #12]
   17d58:	bl	14340 <ftello64@plt+0x2cc0>
   17d5c:	mov	r0, r4
   17d60:	pop	{r4, lr}
   17d64:	b	14340 <ftello64@plt+0x2cc0>
   17d68:	ldr	r2, [r0, #4]
   17d6c:	ldr	r3, [pc, #32]	; 17d94 <ftello64@plt+0x6714>
   17d70:	and	r3, r3, r2
   17d74:	cmp	r3, #6
   17d78:	bne	17d84 <ftello64@plt+0x6704>
   17d7c:	ldr	r0, [r0]
   17d80:	b	17d34 <ftello64@plt+0x66b4>
   17d84:	cmp	r3, #3
   17d88:	bxne	lr
   17d8c:	ldr	r0, [r0]
   17d90:	b	14340 <ftello64@plt+0x2cc0>
   17d94:	strdeq	r0, [r4], -pc	; <UNPREDICTABLE>
   17d98:	add	r0, r1, #20
   17d9c:	push	{r4, lr}
   17da0:	bl	17d68 <ftello64@plt+0x66e8>
   17da4:	mov	r0, #0
   17da8:	pop	{r4, pc}
   17dac:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17db0:	mov	r4, r0
   17db4:	ldr	r6, [r0, #4]
   17db8:	ldr	r3, [r0, #8]
   17dbc:	stm	sp, {r1, r2}
   17dc0:	cmp	r3, r6
   17dc4:	mov	r7, sp
   17dc8:	ldrb	r5, [sp, #4]
   17dcc:	bcc	17ea0 <ftello64@plt+0x6820>
   17dd0:	ldr	r3, [pc, #376]	; 17f50 <ftello64@plt+0x68d0>
   17dd4:	lsl	r8, r6, #1
   17dd8:	cmp	r8, r3
   17ddc:	bls	17dec <ftello64@plt+0x676c>
   17de0:	mvn	r0, #0
   17de4:	add	sp, sp, #12
   17de8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17dec:	lsl	r1, r6, #4
   17df0:	ldr	r0, [r0]
   17df4:	bl	22e1c <ftello64@plt+0x1179c>
   17df8:	cmp	r0, #0
   17dfc:	beq	17de0 <ftello64@plt+0x6760>
   17e00:	lsl	r6, r6, #3
   17e04:	mov	r1, r6
   17e08:	str	r0, [r4]
   17e0c:	ldr	r0, [r4, #12]
   17e10:	bl	22e1c <ftello64@plt+0x1179c>
   17e14:	mov	r1, r6
   17e18:	mov	r6, #12
   17e1c:	mul	r6, r6, r8
   17e20:	mov	sl, r0
   17e24:	ldr	r0, [r4, #16]
   17e28:	bl	22e1c <ftello64@plt+0x1179c>
   17e2c:	mov	r1, r6
   17e30:	mov	fp, r0
   17e34:	ldr	r0, [r4, #20]
   17e38:	bl	22e1c <ftello64@plt+0x1179c>
   17e3c:	mov	r1, r6
   17e40:	mov	r9, r0
   17e44:	ldr	r0, [r4, #24]
   17e48:	bl	22e1c <ftello64@plt+0x1179c>
   17e4c:	cmp	fp, #0
   17e50:	cmpne	sl, #0
   17e54:	mov	r6, r0
   17e58:	beq	17e68 <ftello64@plt+0x67e8>
   17e5c:	cmp	r0, #0
   17e60:	cmpne	r9, #0
   17e64:	bne	17e8c <ftello64@plt+0x680c>
   17e68:	mov	r0, sl
   17e6c:	bl	14340 <ftello64@plt+0x2cc0>
   17e70:	mov	r0, fp
   17e74:	bl	14340 <ftello64@plt+0x2cc0>
   17e78:	mov	r0, r9
   17e7c:	bl	14340 <ftello64@plt+0x2cc0>
   17e80:	mov	r0, r6
   17e84:	bl	14340 <ftello64@plt+0x2cc0>
   17e88:	b	17de0 <ftello64@plt+0x6760>
   17e8c:	str	sl, [r4, #12]
   17e90:	str	fp, [r4, #16]
   17e94:	str	r9, [r4, #20]
   17e98:	str	r0, [r4, #24]
   17e9c:	str	r8, [r4, #4]
   17ea0:	ldr	ip, [r4, #8]
   17ea4:	ldr	r3, [r4]
   17ea8:	ldm	r7, {r0, r1}
   17eac:	add	r3, r3, ip, lsl #3
   17eb0:	cmp	r5, #5
   17eb4:	stm	r3, {r0, r1}
   17eb8:	subne	r5, r5, #6
   17ebc:	bic	r1, r1, #261120	; 0x3fc00
   17ec0:	bic	r1, r1, #768	; 0x300
   17ec4:	clzne	r5, r5
   17ec8:	str	r1, [r3, #4]
   17ecc:	lsrne	r5, r5, #5
   17ed0:	bne	17ee4 <ftello64@plt+0x6864>
   17ed4:	ldr	r5, [r4, #92]	; 0x5c
   17ed8:	cmp	r5, #1
   17edc:	movle	r5, #0
   17ee0:	movgt	r5, #1
   17ee4:	ldrb	r2, [r3, #6]
   17ee8:	bic	r2, r2, #16
   17eec:	orr	r5, r2, r5, lsl #4
   17ef0:	strb	r5, [r3, #6]
   17ef4:	ldr	r3, [r4, #12]
   17ef8:	mvn	r2, #0
   17efc:	str	r2, [r3, ip, lsl #2]
   17f00:	ldr	r1, [r4, #8]
   17f04:	mov	r2, #12
   17f08:	ldr	ip, [r4, #20]
   17f0c:	mul	r1, r2, r1
   17f10:	mov	r3, #0
   17f14:	add	r0, ip, r1
   17f18:	str	r3, [ip, r1]
   17f1c:	str	r3, [r0, #4]
   17f20:	str	r3, [r0, #8]
   17f24:	ldr	r1, [r4, #8]
   17f28:	ldr	r0, [r4, #24]
   17f2c:	mul	r2, r2, r1
   17f30:	add	r1, r0, r2
   17f34:	str	r3, [r0, r2]
   17f38:	str	r3, [r1, #4]
   17f3c:	str	r3, [r1, #8]
   17f40:	ldr	r0, [r4, #8]
   17f44:	add	r3, r0, #1
   17f48:	str	r3, [r4, #8]
   17f4c:	b	17de4 <ftello64@plt+0x6764>
   17f50:	ldrbne	r5, [r5, #-1365]	; 0xfffffaab
   17f54:	ldr	r3, [r0]
   17f58:	push	{r4, r5, r6, r7, r8, lr}
   17f5c:	lsl	r7, r1, #3
   17f60:	add	r3, r3, r7
   17f64:	mov	r6, r1
   17f68:	mov	r4, r2
   17f6c:	ldm	r3, {r1, r2}
   17f70:	mov	r5, r0
   17f74:	bl	17dac <ftello64@plt+0x672c>
   17f78:	cmn	r0, #1
   17f7c:	popeq	{r4, r5, r6, r7, r8, pc}
   17f80:	ldr	lr, [r5]
   17f84:	ldr	ip, [pc, #80]	; 17fdc <ftello64@plt+0x695c>
   17f88:	add	r1, lr, r0, lsl #3
   17f8c:	and	r2, r4, ip
   17f90:	ldr	r3, [r1, #4]
   17f94:	ldr	r4, [pc, #68]	; 17fe0 <ftello64@plt+0x6960>
   17f98:	add	r7, lr, r7
   17f9c:	bic	r3, r3, r4
   17fa0:	orr	r3, r3, r2, lsl #8
   17fa4:	str	r3, [r1, #4]
   17fa8:	ldr	lr, [r7, #4]
   17fac:	bic	r3, r3, r4
   17fb0:	and	ip, ip, lr, lsr #8
   17fb4:	orr	r2, r2, ip
   17fb8:	orr	r3, r3, r2, lsl #8
   17fbc:	str	r3, [r1, #4]
   17fc0:	lsr	r2, r3, #16
   17fc4:	uxtb	r3, r2
   17fc8:	orr	r3, r3, #4
   17fcc:	strb	r3, [r1, #6]
   17fd0:	ldr	r3, [r5, #16]
   17fd4:	str	r6, [r3, r0, lsl #2]
   17fd8:	pop	{r4, r5, r6, r7, r8, pc}
   17fdc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   17fe0:	andeq	pc, r3, r0, lsl #30
   17fe4:	push	{r4, lr}
   17fe8:	mov	r4, r0
   17fec:	ldr	r0, [r0, #24]
   17ff0:	bl	14340 <ftello64@plt+0x2cc0>
   17ff4:	ldr	r0, [r4, #36]	; 0x24
   17ff8:	bl	14340 <ftello64@plt+0x2cc0>
   17ffc:	ldr	r3, [r4, #40]	; 0x28
   18000:	add	r2, r4, #4
   18004:	cmp	r3, r2
   18008:	beq	1801c <ftello64@plt+0x699c>
   1800c:	ldr	r0, [r3, #8]
   18010:	bl	14340 <ftello64@plt+0x2cc0>
   18014:	ldr	r0, [r4, #40]	; 0x28
   18018:	bl	14340 <ftello64@plt+0x2cc0>
   1801c:	ldr	r0, [r4, #12]
   18020:	bl	14340 <ftello64@plt+0x2cc0>
   18024:	ldr	r0, [r4, #48]	; 0x30
   18028:	bl	14340 <ftello64@plt+0x2cc0>
   1802c:	ldr	r0, [r4, #44]	; 0x2c
   18030:	bl	14340 <ftello64@plt+0x2cc0>
   18034:	mov	r0, r4
   18038:	pop	{r4, lr}
   1803c:	b	14340 <ftello64@plt+0x2cc0>
   18040:	push	{r4, lr}
   18044:	mov	r4, r0
   18048:	ldr	r0, [r0, #8]
   1804c:	bl	14340 <ftello64@plt+0x2cc0>
   18050:	ldr	r0, [r4, #12]
   18054:	bl	14340 <ftello64@plt+0x2cc0>
   18058:	ldrb	r3, [r4, #75]	; 0x4b
   1805c:	cmp	r3, #0
   18060:	popeq	{r4, pc}
   18064:	ldr	r0, [r4, #4]
   18068:	pop	{r4, lr}
   1806c:	b	14340 <ftello64@plt+0x2cc0>
   18070:	ldr	r3, [r0]
   18074:	push	{r4, r5, r6, r7, r8, lr}
   18078:	cmp	r3, #0
   1807c:	mov	r4, r0
   18080:	movne	r5, #0
   18084:	bne	18114 <ftello64@plt+0x6a94>
   18088:	ldr	r0, [r4, #12]
   1808c:	bl	14340 <ftello64@plt+0x2cc0>
   18090:	mov	r5, #0
   18094:	mov	r6, r5
   18098:	ldr	r3, [r4, #8]
   1809c:	cmp	r3, r6
   180a0:	bhi	18124 <ftello64@plt+0x6aa4>
   180a4:	ldr	r0, [r4, #20]
   180a8:	bl	14340 <ftello64@plt+0x2cc0>
   180ac:	ldr	r0, [r4, #24]
   180b0:	bl	14340 <ftello64@plt+0x2cc0>
   180b4:	ldr	r0, [r4, #28]
   180b8:	bl	14340 <ftello64@plt+0x2cc0>
   180bc:	ldr	r0, [r4]
   180c0:	bl	14340 <ftello64@plt+0x2cc0>
   180c4:	ldr	r3, [r4, #32]
   180c8:	cmp	r3, #0
   180cc:	movne	r6, #0
   180d0:	movne	r8, #12
   180d4:	bne	1819c <ftello64@plt+0x6b1c>
   180d8:	ldr	r0, [r4, #32]
   180dc:	bl	14340 <ftello64@plt+0x2cc0>
   180e0:	ldr	r0, [r4, #60]	; 0x3c
   180e4:	ldr	r3, [pc, #220]	; 181c8 <ftello64@plt+0x6b48>
   180e8:	cmp	r0, r3
   180ec:	bne	181c0 <ftello64@plt+0x6b40>
   180f0:	ldr	r0, [r4, #132]	; 0x84
   180f4:	bl	14340 <ftello64@plt+0x2cc0>
   180f8:	mov	r0, r4
   180fc:	pop	{r4, r5, r6, r7, r8, lr}
   18100:	b	14340 <ftello64@plt+0x2cc0>
   18104:	ldr	r0, [r4]
   18108:	add	r0, r0, r5, lsl #3
   1810c:	bl	17d68 <ftello64@plt+0x66e8>
   18110:	add	r5, r5, #1
   18114:	ldr	r3, [r4, #8]
   18118:	cmp	r3, r5
   1811c:	bhi	18104 <ftello64@plt+0x6a84>
   18120:	b	18088 <ftello64@plt+0x6a08>
   18124:	ldr	r3, [r4, #24]
   18128:	cmp	r3, #0
   1812c:	beq	1813c <ftello64@plt+0x6abc>
   18130:	add	r3, r3, r5
   18134:	ldr	r0, [r3, #8]
   18138:	bl	14340 <ftello64@plt+0x2cc0>
   1813c:	ldr	r3, [r4, #28]
   18140:	cmp	r3, #0
   18144:	beq	18154 <ftello64@plt+0x6ad4>
   18148:	add	r3, r3, r5
   1814c:	ldr	r0, [r3, #8]
   18150:	bl	14340 <ftello64@plt+0x2cc0>
   18154:	ldr	r3, [r4, #20]
   18158:	cmp	r3, #0
   1815c:	beq	1816c <ftello64@plt+0x6aec>
   18160:	add	r3, r3, r5
   18164:	ldr	r0, [r3, #8]
   18168:	bl	14340 <ftello64@plt+0x2cc0>
   1816c:	add	r6, r6, #1
   18170:	add	r5, r5, #12
   18174:	b	18098 <ftello64@plt+0x6a18>
   18178:	ldr	r5, [r4, #32]
   1817c:	mov	r7, #0
   18180:	mla	r5, r8, r6, r5
   18184:	ldr	r3, [r5]
   18188:	cmp	r7, r3
   1818c:	blt	181ac <ftello64@plt+0x6b2c>
   18190:	ldr	r0, [r5, #8]
   18194:	bl	14340 <ftello64@plt+0x2cc0>
   18198:	add	r6, r6, #1
   1819c:	ldr	r3, [r4, #68]	; 0x44
   181a0:	cmp	r3, r6
   181a4:	bcs	18178 <ftello64@plt+0x6af8>
   181a8:	b	180d8 <ftello64@plt+0x6a58>
   181ac:	ldr	r3, [r5, #8]
   181b0:	ldr	r0, [r3, r7, lsl #2]
   181b4:	bl	17fe4 <ftello64@plt+0x6964>
   181b8:	add	r7, r7, #1
   181bc:	b	18184 <ftello64@plt+0x6b04>
   181c0:	bl	14340 <ftello64@plt+0x2cc0>
   181c4:	b	180f0 <ftello64@plt+0x6a70>
   181c8:	andeq	r6, r2, r8, ror r4
   181cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   181d0:	mov	r5, #0
   181d4:	mov	r6, r0
   181d8:	mov	r8, r5
   181dc:	ldr	r3, [r6, #124]	; 0x7c
   181e0:	cmp	r5, r3
   181e4:	blt	181f4 <ftello64@plt+0x6b74>
   181e8:	str	r8, [r6, #124]	; 0x7c
   181ec:	str	r8, [r6, #108]	; 0x6c
   181f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   181f4:	ldr	r3, [r6, #132]	; 0x84
   181f8:	mov	r7, #0
   181fc:	ldr	r4, [r3, r5, lsl #2]
   18200:	ldr	r3, [r4, #16]
   18204:	cmp	r7, r3
   18208:	blt	18240 <ftello64@plt+0x6bc0>
   1820c:	ldr	r0, [r4, #20]
   18210:	bl	14340 <ftello64@plt+0x2cc0>
   18214:	ldr	r3, [r4, #8]
   18218:	cmp	r3, #0
   1821c:	beq	18230 <ftello64@plt+0x6bb0>
   18220:	ldr	r0, [r3, #8]
   18224:	bl	14340 <ftello64@plt+0x2cc0>
   18228:	ldr	r0, [r4, #8]
   1822c:	bl	14340 <ftello64@plt+0x2cc0>
   18230:	mov	r0, r4
   18234:	bl	14340 <ftello64@plt+0x2cc0>
   18238:	add	r5, r5, #1
   1823c:	b	181dc <ftello64@plt+0x6b5c>
   18240:	ldr	r3, [r4, #20]
   18244:	ldr	r9, [r3, r7, lsl #2]
   18248:	add	r7, r7, #1
   1824c:	ldr	r0, [r9, #16]
   18250:	bl	14340 <ftello64@plt+0x2cc0>
   18254:	mov	r0, r9
   18258:	bl	14340 <ftello64@plt+0x2cc0>
   1825c:	b	18200 <ftello64@plt+0x6b80>
   18260:	push	{r4, r5, r6, lr}
   18264:	mov	r4, r0
   18268:	ldr	r0, [r0, #8]
   1826c:	add	r5, r4, #12
   18270:	cmp	r0, r5
   18274:	beq	1827c <ftello64@plt+0x6bfc>
   18278:	bl	14340 <ftello64@plt+0x2cc0>
   1827c:	mov	r2, #0
   18280:	mov	r3, #16
   18284:	str	r5, [r4, #8]
   18288:	stm	r4, {r2, r3}
   1828c:	pop	{r4, r5, r6, pc}
   18290:	push	{r4, r5, r6, r7, r8, lr}
   18294:	subs	r4, r0, #0
   18298:	movne	r5, #0
   1829c:	movne	r7, #24
   182a0:	bne	182d4 <ftello64@plt+0x6c54>
   182a4:	mov	r0, #0
   182a8:	pop	{r4, r5, r6, r7, r8, pc}
   182ac:	mul	r6, r7, r5
   182b0:	ldr	r2, [r4, #8]
   182b4:	add	r5, r5, #1
   182b8:	add	r2, r2, r6
   182bc:	ldr	r0, [r2, #20]
   182c0:	bl	14340 <ftello64@plt+0x2cc0>
   182c4:	ldr	r3, [r4, #8]
   182c8:	add	r3, r3, r6
   182cc:	ldr	r0, [r3, #8]
   182d0:	bl	14340 <ftello64@plt+0x2cc0>
   182d4:	ldr	r3, [r4]
   182d8:	cmp	r5, r3
   182dc:	blt	182ac <ftello64@plt+0x6c2c>
   182e0:	ldr	r0, [r4, #8]
   182e4:	bl	14340 <ftello64@plt+0x2cc0>
   182e8:	b	182a4 <ftello64@plt+0x6c24>
   182ec:	mov	r3, r1
   182f0:	ldr	r2, [r1, #28]
   182f4:	ldrb	r1, [r1, #24]
   182f8:	sub	r1, r1, #2
   182fc:	cmp	r1, #14
   18300:	ldrls	pc, [pc, r1, lsl #2]
   18304:	b	18410 <ftello64@plt+0x6d90>
   18308:	andeq	r8, r1, r0, lsr #8
   1830c:	andeq	r8, r1, r0, lsl r4
   18310:	andeq	r8, r1, ip, ror #7
   18314:	andeq	r8, r1, r0, lsl r4
   18318:	andeq	r8, r1, r0, lsl r4
   1831c:	andeq	r8, r1, r0, lsl r4
   18320:	ldrdeq	r8, [r1], -r4
   18324:	ldrdeq	r8, [r1], -r4
   18328:	andeq	r8, r1, r4, asr #6
   1832c:	andeq	r8, r1, r4, asr #6
   18330:	ldrdeq	r8, [r1], -r4
   18334:	andeq	r8, r1, r0, lsl r4
   18338:	andeq	r8, r1, r0, lsl r4
   1833c:	andeq	r8, r1, r0, lsl r4
   18340:	andeq	r8, r1, r0, lsr #8
   18344:	ldrb	r1, [r0, #88]	; 0x58
   18348:	push	{r4, r5, r6, r7, r8, lr}
   1834c:	mov	r4, #12
   18350:	orr	r1, r1, #1
   18354:	strb	r1, [r0, #88]	; 0x58
   18358:	ldr	r1, [r3, #4]
   1835c:	mul	r2, r4, r2
   18360:	cmp	r1, #0
   18364:	mov	r7, #2
   18368:	ldreq	r1, [r3, #16]
   1836c:	ldrne	r1, [r1, #12]
   18370:	ldr	r8, [r1, #28]
   18374:	ldr	r1, [r3, #8]
   18378:	cmp	r1, #0
   1837c:	ldrne	r3, [r1, #12]
   18380:	ldreq	r3, [r3, #16]
   18384:	ldr	r5, [r3, #28]
   18388:	ldr	r3, [r0, #20]
   1838c:	mov	r0, #8
   18390:	add	r6, r3, r2
   18394:	str	r7, [r3, r2]
   18398:	bl	22ddc <ftello64@plt+0x1175c>
   1839c:	cmp	r0, #0
   183a0:	str	r0, [r6, #8]
   183a4:	beq	18428 <ftello64@plt+0x6da8>
   183a8:	cmp	r8, r5
   183ac:	moveq	r3, #1
   183b0:	streq	r3, [r6, #4]
   183b4:	streq	r8, [r0]
   183b8:	beq	183cc <ftello64@plt+0x6d4c>
   183bc:	str	r7, [r6, #4]
   183c0:	strlt	r8, [r0]
   183c4:	strlt	r5, [r0, #4]
   183c8:	stmge	r0, {r5, r8}
   183cc:	mov	r0, #0
   183d0:	pop	{r4, r5, r6, r7, r8, pc}
   183d4:	ldr	r1, [r3, #16]
   183d8:	ldr	r3, [r0, #20]
   183dc:	ldr	r1, [r1, #28]
   183e0:	mov	r0, #12
   183e4:	mla	r0, r0, r2, r3
   183e8:	b	17490 <ftello64@plt+0x5e10>
   183ec:	ldr	r1, [r3, #16]
   183f0:	ldr	ip, [r0, #12]
   183f4:	ldr	r1, [r1, #28]
   183f8:	str	r1, [ip, r2, lsl #2]
   183fc:	ldrb	r3, [r3, #24]
   18400:	cmp	r3, #4
   18404:	bne	18420 <ftello64@plt+0x6da0>
   18408:	ldr	r3, [r0, #20]
   1840c:	b	183e0 <ftello64@plt+0x6d60>
   18410:	ldr	r3, [r3, #16]
   18414:	ldr	r1, [r3, #28]
   18418:	ldr	r3, [r0, #12]
   1841c:	str	r1, [r3, r2, lsl #2]
   18420:	mov	r0, #0
   18424:	bx	lr
   18428:	mov	r0, r4
   1842c:	pop	{r4, r5, r6, r7, r8, pc}
   18430:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18434:	mov	r4, r0
   18438:	ldr	sl, [r0, #84]	; 0x54
   1843c:	mov	r9, r1
   18440:	mov	r6, r2
   18444:	mov	r5, #0
   18448:	mov	r7, #24
   1844c:	mov	r8, #1
   18450:	ldr	r3, [r9, #4]
   18454:	cmp	r5, r3
   18458:	blt	18468 <ftello64@plt+0x6de8>
   1845c:	mov	r0, #0
   18460:	add	sp, sp, #12
   18464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18468:	ldr	r3, [r9, #8]
   1846c:	ldr	fp, [r3, r5, lsl #2]
   18470:	ldr	r3, [sl]
   18474:	add	r2, r3, fp, lsl #3
   18478:	ldrb	r2, [r2, #4]
   1847c:	cmp	r2, #8
   18480:	bne	18524 <ftello64@plt+0x6ea4>
   18484:	ldr	r2, [r3, fp, lsl #3]
   18488:	cmp	r2, #31
   1848c:	bgt	18524 <ftello64@plt+0x6ea4>
   18490:	ldr	r3, [sl, #80]	; 0x50
   18494:	lsr	r3, r3, r2
   18498:	tst	r3, #1
   1849c:	beq	18524 <ftello64@plt+0x6ea4>
   184a0:	ldr	r1, [r4, #128]	; 0x80
   184a4:	ldr	r3, [r4, #124]	; 0x7c
   184a8:	ldr	r0, [r4, #132]	; 0x84
   184ac:	cmp	r1, r3
   184b0:	bne	184d8 <ftello64@plt+0x6e58>
   184b4:	lsl	r3, r1, #1
   184b8:	lsl	r1, r1, #3
   184bc:	str	r3, [sp]
   184c0:	bl	22e1c <ftello64@plt+0x1179c>
   184c4:	cmp	r0, #0
   184c8:	beq	1852c <ftello64@plt+0x6eac>
   184cc:	ldr	r3, [sp]
   184d0:	str	r0, [r4, #132]	; 0x84
   184d4:	str	r3, [r4, #128]	; 0x80
   184d8:	ldr	r2, [r4, #124]	; 0x7c
   184dc:	ldr	r3, [r4, #132]	; 0x84
   184e0:	mov	r1, r7
   184e4:	mov	r0, r8
   184e8:	str	r2, [sp, #4]
   184ec:	str	r3, [sp]
   184f0:	bl	22d94 <ftello64@plt+0x11714>
   184f4:	ldr	r3, [sp]
   184f8:	ldr	r2, [sp, #4]
   184fc:	str	r0, [r3, r2, lsl #2]
   18500:	ldr	r3, [r4, #124]	; 0x7c
   18504:	ldr	r2, [r4, #132]	; 0x84
   18508:	ldr	r2, [r2, r3, lsl #2]
   1850c:	cmp	r2, #0
   18510:	beq	1852c <ftello64@plt+0x6eac>
   18514:	add	r3, r3, #1
   18518:	str	fp, [r2, #4]
   1851c:	str	r3, [r4, #124]	; 0x7c
   18520:	str	r6, [r2]
   18524:	add	r5, r5, #1
   18528:	b	18450 <ftello64@plt+0x6dd0>
   1852c:	mov	r0, #12
   18530:	b	18460 <ftello64@plt+0x6de0>
   18534:	ldr	r3, [r0, #36]	; 0x24
   18538:	push	{r4, r5, r6, lr}
   1853c:	cmp	r3, r1
   18540:	mov	r4, r0
   18544:	mov	r5, r1
   18548:	ldr	r6, [r0, #104]	; 0x68
   1854c:	bgt	1855c <ftello64@plt+0x6edc>
   18550:	ldr	r2, [r0, #48]	; 0x30
   18554:	cmp	r3, r2
   18558:	blt	18584 <ftello64@plt+0x6f04>
   1855c:	ldr	r3, [r4, #28]
   18560:	cmp	r5, r3
   18564:	bge	18578 <ftello64@plt+0x6ef8>
   18568:	cmp	r6, r5
   1856c:	blt	1859c <ftello64@plt+0x6f1c>
   18570:	mov	r0, #0
   18574:	pop	{r4, r5, r6, pc}
   18578:	ldr	r2, [r4, #48]	; 0x30
   1857c:	cmp	r3, r2
   18580:	bge	18568 <ftello64@plt+0x6ee8>
   18584:	add	r1, r5, #1
   18588:	mov	r0, r4
   1858c:	bl	17c70 <ftello64@plt+0x65f0>
   18590:	cmp	r0, #0
   18594:	beq	18568 <ftello64@plt+0x6ee8>
   18598:	pop	{r4, r5, r6, pc}
   1859c:	sub	r2, r5, r6
   185a0:	ldr	r0, [r4, #100]	; 0x64
   185a4:	add	r6, r6, #1
   185a8:	lsl	r2, r2, #2
   185ac:	mov	r1, #0
   185b0:	add	r0, r0, r6, lsl #2
   185b4:	bl	1153c <memset@plt>
   185b8:	str	r5, [r4, #104]	; 0x68
   185bc:	b	18570 <ftello64@plt+0x6ef0>
   185c0:	push	{r4, r5, r6, r7, r8, lr}
   185c4:	subs	r4, r0, #0
   185c8:	ldr	r7, [sp, #28]
   185cc:	beq	18660 <ftello64@plt+0x6fe0>
   185d0:	ldr	r5, [r4]
   185d4:	cmp	r5, #0
   185d8:	beq	18660 <ftello64@plt+0x6fe0>
   185dc:	sub	ip, r5, #1
   185e0:	mov	r5, #24
   185e4:	mov	r0, r3
   185e8:	mul	r5, r5, ip
   185ec:	ldr	r3, [r4, #8]
   185f0:	str	ip, [r4]
   185f4:	add	ip, r3, r5
   185f8:	ldr	r3, [r3, r5]
   185fc:	lsl	r6, r2, #3
   18600:	str	r3, [r1]
   18604:	mov	r2, r6
   18608:	ldr	r1, [ip, #8]
   1860c:	bl	11350 <memcpy@plt>
   18610:	ldr	r3, [r4, #8]
   18614:	mov	r2, r6
   18618:	add	r3, r3, r5
   1861c:	ldr	r0, [sp, #24]
   18620:	ldr	r1, [r3, #8]
   18624:	add	r1, r1, r6
   18628:	bl	11350 <memcpy@plt>
   1862c:	ldr	r0, [r7, #8]
   18630:	bl	14340 <ftello64@plt+0x2cc0>
   18634:	ldr	r3, [r4, #8]
   18638:	add	r3, r3, r5
   1863c:	ldr	r0, [r3, #8]
   18640:	bl	14340 <ftello64@plt+0x2cc0>
   18644:	ldr	r3, [r4, #8]
   18648:	add	r5, r3, r5
   1864c:	add	r3, r5, #12
   18650:	ldm	r3, {r0, r1, r2}
   18654:	stm	r7, {r0, r1, r2}
   18658:	ldr	r0, [r5, #4]
   1865c:	pop	{r4, r5, r6, r7, r8, pc}
   18660:	mvn	r0, #0
   18664:	pop	{r4, r5, r6, r7, r8, pc}
   18668:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1866c:	mov	r9, r3
   18670:	ldr	r3, [sp, #36]	; 0x24
   18674:	mov	r5, r0
   18678:	tst	r3, #4194304	; 0x400000
   1867c:	mov	r4, r1
   18680:	mov	r8, r2
   18684:	ldr	r6, [sp, #32]
   18688:	beq	186bc <ftello64@plt+0x703c>
   1868c:	mov	r0, r6
   18690:	ldr	r1, [pc, #1816]	; 18db0 <ftello64@plt+0x7730>
   18694:	bl	112e4 <strcmp@plt>
   18698:	cmp	r0, #0
   1869c:	ldreq	r6, [pc, #1808]	; 18db4 <ftello64@plt+0x7734>
   186a0:	beq	186bc <ftello64@plt+0x703c>
   186a4:	mov	r0, r6
   186a8:	ldr	r1, [pc, #1800]	; 18db8 <ftello64@plt+0x7738>
   186ac:	bl	112e4 <strcmp@plt>
   186b0:	ldr	r3, [pc, #1788]	; 18db4 <ftello64@plt+0x7734>
   186b4:	cmp	r0, #0
   186b8:	moveq	r6, r3
   186bc:	ldr	r7, [r9]
   186c0:	ldr	r3, [r8, #36]	; 0x24
   186c4:	cmp	r7, r3
   186c8:	bne	186f0 <ftello64@plt+0x7070>
   186cc:	lsl	r7, r7, #1
   186d0:	add	r7, r7, #1
   186d4:	ldr	r0, [r8, #12]
   186d8:	lsl	r1, r7, #2
   186dc:	bl	22e1c <ftello64@plt+0x1179c>
   186e0:	cmp	r0, #0
   186e4:	beq	18da0 <ftello64@plt+0x7720>
   186e8:	str	r0, [r8, #12]
   186ec:	str	r7, [r9]
   186f0:	ldr	r7, [r8, #36]	; 0x24
   186f4:	mov	r0, r6
   186f8:	add	r3, r7, #1
   186fc:	str	r3, [r8, #36]	; 0x24
   18700:	ldr	r9, [r8, #12]
   18704:	bl	1129c <wctype@plt>
   18708:	ldr	r1, [pc, #1708]	; 18dbc <ftello64@plt+0x773c>
   1870c:	str	r0, [r9, r7, lsl #2]
   18710:	mov	r0, r6
   18714:	bl	112e4 <strcmp@plt>
   18718:	subs	r7, r0, #0
   1871c:	bne	1879c <ftello64@plt+0x711c>
   18720:	cmp	r5, #0
   18724:	beq	18764 <ftello64@plt+0x70e4>
   18728:	bl	114c4 <__ctype_b_loc@plt>
   1872c:	mov	r6, r0
   18730:	ldr	r2, [r6]
   18734:	lsl	r3, r7, #1
   18738:	ldrh	r3, [r2, r3]
   1873c:	tst	r3, #8
   18740:	beq	18750 <ftello64@plt+0x70d0>
   18744:	ldrb	r1, [r5, r7]
   18748:	mov	r0, r4
   1874c:	bl	168e8 <ftello64@plt+0x5268>
   18750:	add	r7, r7, #1
   18754:	cmp	r7, #256	; 0x100
   18758:	bne	18730 <ftello64@plt+0x70b0>
   1875c:	mov	r0, #0
   18760:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18764:	bl	114c4 <__ctype_b_loc@plt>
   18768:	mov	r5, r0
   1876c:	ldr	r2, [r5]
   18770:	lsl	r3, r7, #1
   18774:	ldrh	r3, [r2, r3]
   18778:	tst	r3, #8
   1877c:	beq	1878c <ftello64@plt+0x710c>
   18780:	mov	r1, r7
   18784:	mov	r0, r4
   18788:	bl	168e8 <ftello64@plt+0x5268>
   1878c:	add	r7, r7, #1
   18790:	cmp	r7, #256	; 0x100
   18794:	bne	1876c <ftello64@plt+0x70ec>
   18798:	b	1875c <ftello64@plt+0x70dc>
   1879c:	ldr	r1, [pc, #1564]	; 18dc0 <ftello64@plt+0x7740>
   187a0:	mov	r0, r6
   187a4:	bl	112e4 <strcmp@plt>
   187a8:	subs	r7, r0, #0
   187ac:	bne	18828 <ftello64@plt+0x71a8>
   187b0:	cmp	r5, #0
   187b4:	beq	187f0 <ftello64@plt+0x7170>
   187b8:	bl	114c4 <__ctype_b_loc@plt>
   187bc:	mov	r6, r0
   187c0:	ldr	r2, [r6]
   187c4:	lsl	r3, r7, #1
   187c8:	ldrh	r3, [r2, r3]
   187cc:	tst	r3, #2
   187d0:	beq	187e0 <ftello64@plt+0x7160>
   187d4:	ldrb	r1, [r5, r7]
   187d8:	mov	r0, r4
   187dc:	bl	168e8 <ftello64@plt+0x5268>
   187e0:	add	r7, r7, #1
   187e4:	cmp	r7, #256	; 0x100
   187e8:	bne	187c0 <ftello64@plt+0x7140>
   187ec:	b	1875c <ftello64@plt+0x70dc>
   187f0:	bl	114c4 <__ctype_b_loc@plt>
   187f4:	mov	r5, r0
   187f8:	ldr	r2, [r5]
   187fc:	lsl	r3, r7, #1
   18800:	ldrh	r3, [r2, r3]
   18804:	tst	r3, #2
   18808:	beq	18818 <ftello64@plt+0x7198>
   1880c:	mov	r1, r7
   18810:	mov	r0, r4
   18814:	bl	168e8 <ftello64@plt+0x5268>
   18818:	add	r7, r7, #1
   1881c:	cmp	r7, #256	; 0x100
   18820:	bne	187f8 <ftello64@plt+0x7178>
   18824:	b	1875c <ftello64@plt+0x70dc>
   18828:	ldr	r1, [pc, #1416]	; 18db8 <ftello64@plt+0x7738>
   1882c:	mov	r0, r6
   18830:	bl	112e4 <strcmp@plt>
   18834:	subs	r7, r0, #0
   18838:	bne	188b4 <ftello64@plt+0x7234>
   1883c:	cmp	r5, #0
   18840:	beq	1887c <ftello64@plt+0x71fc>
   18844:	bl	114c4 <__ctype_b_loc@plt>
   18848:	mov	r6, r0
   1884c:	ldr	r2, [r6]
   18850:	lsl	r3, r7, #1
   18854:	ldrh	r3, [r2, r3]
   18858:	tst	r3, #512	; 0x200
   1885c:	beq	1886c <ftello64@plt+0x71ec>
   18860:	ldrb	r1, [r5, r7]
   18864:	mov	r0, r4
   18868:	bl	168e8 <ftello64@plt+0x5268>
   1886c:	add	r7, r7, #1
   18870:	cmp	r7, #256	; 0x100
   18874:	bne	1884c <ftello64@plt+0x71cc>
   18878:	b	1875c <ftello64@plt+0x70dc>
   1887c:	bl	114c4 <__ctype_b_loc@plt>
   18880:	mov	r5, r0
   18884:	ldr	r2, [r5]
   18888:	lsl	r3, r7, #1
   1888c:	ldrh	r3, [r2, r3]
   18890:	tst	r3, #512	; 0x200
   18894:	beq	188a4 <ftello64@plt+0x7224>
   18898:	mov	r1, r7
   1889c:	mov	r0, r4
   188a0:	bl	168e8 <ftello64@plt+0x5268>
   188a4:	add	r7, r7, #1
   188a8:	cmp	r7, #256	; 0x100
   188ac:	bne	18884 <ftello64@plt+0x7204>
   188b0:	b	1875c <ftello64@plt+0x70dc>
   188b4:	ldr	r1, [pc, #1288]	; 18dc4 <ftello64@plt+0x7744>
   188b8:	mov	r0, r6
   188bc:	bl	112e4 <strcmp@plt>
   188c0:	subs	r7, r0, #0
   188c4:	bne	18940 <ftello64@plt+0x72c0>
   188c8:	cmp	r5, #0
   188cc:	beq	18908 <ftello64@plt+0x7288>
   188d0:	bl	114c4 <__ctype_b_loc@plt>
   188d4:	mov	r6, r0
   188d8:	ldr	r2, [r6]
   188dc:	lsl	r3, r7, #1
   188e0:	ldrh	r3, [r2, r3]
   188e4:	tst	r3, #8192	; 0x2000
   188e8:	beq	188f8 <ftello64@plt+0x7278>
   188ec:	ldrb	r1, [r5, r7]
   188f0:	mov	r0, r4
   188f4:	bl	168e8 <ftello64@plt+0x5268>
   188f8:	add	r7, r7, #1
   188fc:	cmp	r7, #256	; 0x100
   18900:	bne	188d8 <ftello64@plt+0x7258>
   18904:	b	1875c <ftello64@plt+0x70dc>
   18908:	bl	114c4 <__ctype_b_loc@plt>
   1890c:	mov	r5, r0
   18910:	ldr	r2, [r5]
   18914:	lsl	r3, r7, #1
   18918:	ldrh	r3, [r2, r3]
   1891c:	tst	r3, #8192	; 0x2000
   18920:	beq	18930 <ftello64@plt+0x72b0>
   18924:	mov	r1, r7
   18928:	mov	r0, r4
   1892c:	bl	168e8 <ftello64@plt+0x5268>
   18930:	add	r7, r7, #1
   18934:	cmp	r7, #256	; 0x100
   18938:	bne	18910 <ftello64@plt+0x7290>
   1893c:	b	1875c <ftello64@plt+0x70dc>
   18940:	ldr	r1, [pc, #1132]	; 18db4 <ftello64@plt+0x7734>
   18944:	mov	r0, r6
   18948:	bl	112e4 <strcmp@plt>
   1894c:	subs	r7, r0, #0
   18950:	bne	189cc <ftello64@plt+0x734c>
   18954:	cmp	r5, #0
   18958:	beq	18994 <ftello64@plt+0x7314>
   1895c:	bl	114c4 <__ctype_b_loc@plt>
   18960:	mov	r6, r0
   18964:	ldr	r2, [r6]
   18968:	lsl	r3, r7, #1
   1896c:	ldrh	r3, [r2, r3]
   18970:	tst	r3, #1024	; 0x400
   18974:	beq	18984 <ftello64@plt+0x7304>
   18978:	ldrb	r1, [r5, r7]
   1897c:	mov	r0, r4
   18980:	bl	168e8 <ftello64@plt+0x5268>
   18984:	add	r7, r7, #1
   18988:	cmp	r7, #256	; 0x100
   1898c:	bne	18964 <ftello64@plt+0x72e4>
   18990:	b	1875c <ftello64@plt+0x70dc>
   18994:	bl	114c4 <__ctype_b_loc@plt>
   18998:	mov	r5, r0
   1899c:	ldr	r2, [r5]
   189a0:	lsl	r3, r7, #1
   189a4:	ldrh	r3, [r2, r3]
   189a8:	tst	r3, #1024	; 0x400
   189ac:	beq	189bc <ftello64@plt+0x733c>
   189b0:	mov	r1, r7
   189b4:	mov	r0, r4
   189b8:	bl	168e8 <ftello64@plt+0x5268>
   189bc:	add	r7, r7, #1
   189c0:	cmp	r7, #256	; 0x100
   189c4:	bne	1899c <ftello64@plt+0x731c>
   189c8:	b	1875c <ftello64@plt+0x70dc>
   189cc:	ldr	r1, [pc, #1012]	; 18dc8 <ftello64@plt+0x7748>
   189d0:	mov	r0, r6
   189d4:	bl	112e4 <strcmp@plt>
   189d8:	subs	r7, r0, #0
   189dc:	bne	18a58 <ftello64@plt+0x73d8>
   189e0:	cmp	r5, #0
   189e4:	beq	18a20 <ftello64@plt+0x73a0>
   189e8:	bl	114c4 <__ctype_b_loc@plt>
   189ec:	mov	r6, r0
   189f0:	ldr	r2, [r6]
   189f4:	lsl	r3, r7, #1
   189f8:	ldrh	r3, [r2, r3]
   189fc:	tst	r3, #2048	; 0x800
   18a00:	beq	18a10 <ftello64@plt+0x7390>
   18a04:	ldrb	r1, [r5, r7]
   18a08:	mov	r0, r4
   18a0c:	bl	168e8 <ftello64@plt+0x5268>
   18a10:	add	r7, r7, #1
   18a14:	cmp	r7, #256	; 0x100
   18a18:	bne	189f0 <ftello64@plt+0x7370>
   18a1c:	b	1875c <ftello64@plt+0x70dc>
   18a20:	bl	114c4 <__ctype_b_loc@plt>
   18a24:	mov	r5, r0
   18a28:	ldr	r2, [r5]
   18a2c:	lsl	r3, r7, #1
   18a30:	ldrh	r3, [r2, r3]
   18a34:	tst	r3, #2048	; 0x800
   18a38:	beq	18a48 <ftello64@plt+0x73c8>
   18a3c:	mov	r1, r7
   18a40:	mov	r0, r4
   18a44:	bl	168e8 <ftello64@plt+0x5268>
   18a48:	add	r7, r7, #1
   18a4c:	cmp	r7, #256	; 0x100
   18a50:	bne	18a28 <ftello64@plt+0x73a8>
   18a54:	b	1875c <ftello64@plt+0x70dc>
   18a58:	ldr	r1, [pc, #876]	; 18dcc <ftello64@plt+0x774c>
   18a5c:	mov	r0, r6
   18a60:	bl	112e4 <strcmp@plt>
   18a64:	subs	r7, r0, #0
   18a68:	bne	18ae4 <ftello64@plt+0x7464>
   18a6c:	cmp	r5, #0
   18a70:	beq	18aac <ftello64@plt+0x742c>
   18a74:	bl	114c4 <__ctype_b_loc@plt>
   18a78:	mov	r6, r0
   18a7c:	ldr	r2, [r6]
   18a80:	lsl	r3, r7, #1
   18a84:	ldrh	r3, [r2, r3]
   18a88:	tst	r3, #16384	; 0x4000
   18a8c:	beq	18a9c <ftello64@plt+0x741c>
   18a90:	ldrb	r1, [r5, r7]
   18a94:	mov	r0, r4
   18a98:	bl	168e8 <ftello64@plt+0x5268>
   18a9c:	add	r7, r7, #1
   18aa0:	cmp	r7, #256	; 0x100
   18aa4:	bne	18a7c <ftello64@plt+0x73fc>
   18aa8:	b	1875c <ftello64@plt+0x70dc>
   18aac:	bl	114c4 <__ctype_b_loc@plt>
   18ab0:	mov	r5, r0
   18ab4:	ldr	r2, [r5]
   18ab8:	lsl	r3, r7, #1
   18abc:	ldrh	r3, [r2, r3]
   18ac0:	tst	r3, #16384	; 0x4000
   18ac4:	beq	18ad4 <ftello64@plt+0x7454>
   18ac8:	mov	r1, r7
   18acc:	mov	r0, r4
   18ad0:	bl	168e8 <ftello64@plt+0x5268>
   18ad4:	add	r7, r7, #1
   18ad8:	cmp	r7, #256	; 0x100
   18adc:	bne	18ab4 <ftello64@plt+0x7434>
   18ae0:	b	1875c <ftello64@plt+0x70dc>
   18ae4:	ldr	r1, [pc, #708]	; 18db0 <ftello64@plt+0x7730>
   18ae8:	mov	r0, r6
   18aec:	bl	112e4 <strcmp@plt>
   18af0:	subs	r7, r0, #0
   18af4:	bne	18b70 <ftello64@plt+0x74f0>
   18af8:	cmp	r5, #0
   18afc:	beq	18b38 <ftello64@plt+0x74b8>
   18b00:	bl	114c4 <__ctype_b_loc@plt>
   18b04:	mov	r6, r0
   18b08:	ldr	r2, [r6]
   18b0c:	lsl	r3, r7, #1
   18b10:	ldrh	r3, [r2, r3]
   18b14:	tst	r3, #256	; 0x100
   18b18:	beq	18b28 <ftello64@plt+0x74a8>
   18b1c:	ldrb	r1, [r5, r7]
   18b20:	mov	r0, r4
   18b24:	bl	168e8 <ftello64@plt+0x5268>
   18b28:	add	r7, r7, #1
   18b2c:	cmp	r7, #256	; 0x100
   18b30:	bne	18b08 <ftello64@plt+0x7488>
   18b34:	b	1875c <ftello64@plt+0x70dc>
   18b38:	bl	114c4 <__ctype_b_loc@plt>
   18b3c:	mov	r5, r0
   18b40:	ldr	r2, [r5]
   18b44:	lsl	r3, r7, #1
   18b48:	ldrh	r3, [r2, r3]
   18b4c:	tst	r3, #256	; 0x100
   18b50:	beq	18b60 <ftello64@plt+0x74e0>
   18b54:	mov	r1, r7
   18b58:	mov	r0, r4
   18b5c:	bl	168e8 <ftello64@plt+0x5268>
   18b60:	add	r7, r7, #1
   18b64:	cmp	r7, #256	; 0x100
   18b68:	bne	18b40 <ftello64@plt+0x74c0>
   18b6c:	b	1875c <ftello64@plt+0x70dc>
   18b70:	ldr	r1, [pc, #600]	; 18dd0 <ftello64@plt+0x7750>
   18b74:	mov	r0, r6
   18b78:	bl	112e4 <strcmp@plt>
   18b7c:	subs	r7, r0, #0
   18b80:	bne	18bfc <ftello64@plt+0x757c>
   18b84:	cmp	r5, #0
   18b88:	beq	18bc4 <ftello64@plt+0x7544>
   18b8c:	bl	114c4 <__ctype_b_loc@plt>
   18b90:	mov	r6, r0
   18b94:	ldr	r2, [r6]
   18b98:	lsl	r3, r7, #1
   18b9c:	ldrh	r3, [r2, r3]
   18ba0:	tst	r3, #1
   18ba4:	beq	18bb4 <ftello64@plt+0x7534>
   18ba8:	ldrb	r1, [r5, r7]
   18bac:	mov	r0, r4
   18bb0:	bl	168e8 <ftello64@plt+0x5268>
   18bb4:	add	r7, r7, #1
   18bb8:	cmp	r7, #256	; 0x100
   18bbc:	bne	18b94 <ftello64@plt+0x7514>
   18bc0:	b	1875c <ftello64@plt+0x70dc>
   18bc4:	bl	114c4 <__ctype_b_loc@plt>
   18bc8:	mov	r5, r0
   18bcc:	ldr	r2, [r5]
   18bd0:	lsl	r3, r7, #1
   18bd4:	ldrh	r3, [r2, r3]
   18bd8:	tst	r3, #1
   18bdc:	beq	18bec <ftello64@plt+0x756c>
   18be0:	mov	r1, r7
   18be4:	mov	r0, r4
   18be8:	bl	168e8 <ftello64@plt+0x5268>
   18bec:	add	r7, r7, #1
   18bf0:	cmp	r7, #256	; 0x100
   18bf4:	bne	18bcc <ftello64@plt+0x754c>
   18bf8:	b	1875c <ftello64@plt+0x70dc>
   18bfc:	ldr	r1, [pc, #464]	; 18dd4 <ftello64@plt+0x7754>
   18c00:	mov	r0, r6
   18c04:	bl	112e4 <strcmp@plt>
   18c08:	subs	r7, r0, #0
   18c0c:	bne	18c88 <ftello64@plt+0x7608>
   18c10:	cmp	r5, #0
   18c14:	beq	18c50 <ftello64@plt+0x75d0>
   18c18:	bl	114c4 <__ctype_b_loc@plt>
   18c1c:	mov	r6, r0
   18c20:	ldr	r2, [r6]
   18c24:	lsl	r3, r7, #1
   18c28:	ldrsh	r3, [r2, r3]
   18c2c:	cmp	r3, #0
   18c30:	bge	18c40 <ftello64@plt+0x75c0>
   18c34:	ldrb	r1, [r5, r7]
   18c38:	mov	r0, r4
   18c3c:	bl	168e8 <ftello64@plt+0x5268>
   18c40:	add	r7, r7, #1
   18c44:	cmp	r7, #256	; 0x100
   18c48:	bne	18c20 <ftello64@plt+0x75a0>
   18c4c:	b	1875c <ftello64@plt+0x70dc>
   18c50:	bl	114c4 <__ctype_b_loc@plt>
   18c54:	mov	r5, r0
   18c58:	ldr	r2, [r5]
   18c5c:	lsl	r3, r7, #1
   18c60:	ldrsh	r3, [r2, r3]
   18c64:	cmp	r3, #0
   18c68:	bge	18c78 <ftello64@plt+0x75f8>
   18c6c:	mov	r1, r7
   18c70:	mov	r0, r4
   18c74:	bl	168e8 <ftello64@plt+0x5268>
   18c78:	add	r7, r7, #1
   18c7c:	cmp	r7, #256	; 0x100
   18c80:	bne	18c58 <ftello64@plt+0x75d8>
   18c84:	b	1875c <ftello64@plt+0x70dc>
   18c88:	ldr	r1, [pc, #328]	; 18dd8 <ftello64@plt+0x7758>
   18c8c:	mov	r0, r6
   18c90:	bl	112e4 <strcmp@plt>
   18c94:	subs	r7, r0, #0
   18c98:	bne	18d14 <ftello64@plt+0x7694>
   18c9c:	cmp	r5, #0
   18ca0:	beq	18cdc <ftello64@plt+0x765c>
   18ca4:	bl	114c4 <__ctype_b_loc@plt>
   18ca8:	mov	r6, r0
   18cac:	ldr	r2, [r6]
   18cb0:	lsl	r3, r7, #1
   18cb4:	ldrh	r3, [r2, r3]
   18cb8:	tst	r3, #4
   18cbc:	beq	18ccc <ftello64@plt+0x764c>
   18cc0:	ldrb	r1, [r5, r7]
   18cc4:	mov	r0, r4
   18cc8:	bl	168e8 <ftello64@plt+0x5268>
   18ccc:	add	r7, r7, #1
   18cd0:	cmp	r7, #256	; 0x100
   18cd4:	bne	18cac <ftello64@plt+0x762c>
   18cd8:	b	1875c <ftello64@plt+0x70dc>
   18cdc:	bl	114c4 <__ctype_b_loc@plt>
   18ce0:	mov	r5, r0
   18ce4:	ldr	r2, [r5]
   18ce8:	lsl	r3, r7, #1
   18cec:	ldrh	r3, [r2, r3]
   18cf0:	tst	r3, #4
   18cf4:	beq	18d04 <ftello64@plt+0x7684>
   18cf8:	mov	r1, r7
   18cfc:	mov	r0, r4
   18d00:	bl	168e8 <ftello64@plt+0x5268>
   18d04:	add	r7, r7, #1
   18d08:	cmp	r7, #256	; 0x100
   18d0c:	bne	18ce4 <ftello64@plt+0x7664>
   18d10:	b	1875c <ftello64@plt+0x70dc>
   18d14:	mov	r0, r6
   18d18:	ldr	r1, [pc, #188]	; 18ddc <ftello64@plt+0x775c>
   18d1c:	bl	112e4 <strcmp@plt>
   18d20:	subs	r6, r0, #0
   18d24:	bne	18da8 <ftello64@plt+0x7728>
   18d28:	cmp	r5, #0
   18d2c:	beq	18d68 <ftello64@plt+0x76e8>
   18d30:	bl	114c4 <__ctype_b_loc@plt>
   18d34:	mov	r7, r0
   18d38:	ldr	r2, [r7]
   18d3c:	lsl	r3, r6, #1
   18d40:	ldrh	r3, [r2, r3]
   18d44:	tst	r3, #4096	; 0x1000
   18d48:	beq	18d58 <ftello64@plt+0x76d8>
   18d4c:	ldrb	r1, [r5, r6]
   18d50:	mov	r0, r4
   18d54:	bl	168e8 <ftello64@plt+0x5268>
   18d58:	add	r6, r6, #1
   18d5c:	cmp	r6, #256	; 0x100
   18d60:	bne	18d38 <ftello64@plt+0x76b8>
   18d64:	b	1875c <ftello64@plt+0x70dc>
   18d68:	bl	114c4 <__ctype_b_loc@plt>
   18d6c:	mov	r5, r0
   18d70:	ldr	r2, [r5]
   18d74:	lsl	r3, r6, #1
   18d78:	ldrh	r3, [r2, r3]
   18d7c:	tst	r3, #4096	; 0x1000
   18d80:	beq	18d90 <ftello64@plt+0x7710>
   18d84:	mov	r1, r6
   18d88:	mov	r0, r4
   18d8c:	bl	168e8 <ftello64@plt+0x5268>
   18d90:	add	r6, r6, #1
   18d94:	cmp	r6, #256	; 0x100
   18d98:	bne	18d70 <ftello64@plt+0x76f0>
   18d9c:	b	1875c <ftello64@plt+0x70dc>
   18da0:	mov	r0, #12
   18da4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18da8:	mov	r0, #4
   18dac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18db0:	andeq	r6, r2, r2, ror #12
   18db4:	andeq	r6, r2, ip, asr r6
   18db8:	andeq	r6, r2, r8, ror #12
   18dbc:	andeq	r6, r2, lr, ror #12
   18dc0:	andeq	r6, r2, r4, ror r6
   18dc4:	andeq	r6, r2, sl, ror r6
   18dc8:	muleq	r2, r9, r6
   18dcc:	andeq	r6, r2, r0, lsl #13
   18dd0:	andeq	r6, r2, r6, lsl #13
   18dd4:	andeq	r6, r2, ip, lsl #13
   18dd8:	muleq	r2, r2, r6
   18ddc:	muleq	r2, r8, r6
   18de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18de4:	sub	sp, sp, #36	; 0x24
   18de8:	mov	r7, r0
   18dec:	mov	fp, r1
   18df0:	mov	r4, #0
   18df4:	mov	r1, #1
   18df8:	mov	r0, #32
   18dfc:	str	r2, [sp, #12]
   18e00:	mov	r9, r3
   18e04:	ldrb	sl, [sp, #72]	; 0x48
   18e08:	ldr	r8, [sp, #76]	; 0x4c
   18e0c:	str	r4, [sp, #20]
   18e10:	bl	22d94 <ftello64@plt+0x11714>
   18e14:	subs	r5, r0, #0
   18e18:	bne	18e2c <ftello64@plt+0x77ac>
   18e1c:	mov	r3, #12
   18e20:	str	r3, [r8]
   18e24:	mov	r4, #0
   18e28:	b	18ea0 <ftello64@plt+0x7820>
   18e2c:	mov	r1, #1
   18e30:	mov	r0, #40	; 0x28
   18e34:	bl	22d94 <ftello64@plt+0x11714>
   18e38:	subs	r6, r0, #0
   18e3c:	bne	18e4c <ftello64@plt+0x77cc>
   18e40:	mov	r0, r5
   18e44:	bl	14340 <ftello64@plt+0x2cc0>
   18e48:	b	18e1c <ftello64@plt+0x779c>
   18e4c:	ldrb	r2, [r6, #16]
   18e50:	and	r3, sl, #1
   18e54:	mov	r0, fp
   18e58:	bic	r2, r2, #1
   18e5c:	orr	r3, r3, r2
   18e60:	strb	r3, [r6, #16]
   18e64:	ldr	r3, [sp, #12]
   18e68:	str	r4, [sp, #4]
   18e6c:	str	r3, [sp]
   18e70:	mov	r2, r6
   18e74:	add	r3, sp, #20
   18e78:	mov	r1, r5
   18e7c:	bl	18668 <ftello64@plt+0x6fe8>
   18e80:	subs	fp, r0, #0
   18e84:	subeq	r9, r9, #1
   18e88:	beq	18eb4 <ftello64@plt+0x7834>
   18e8c:	mov	r0, r5
   18e90:	bl	14340 <ftello64@plt+0x2cc0>
   18e94:	mov	r0, r6
   18e98:	bl	17d34 <ftello64@plt+0x66b4>
   18e9c:	str	fp, [r8]
   18ea0:	mov	r0, r4
   18ea4:	add	sp, sp, #36	; 0x24
   18ea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18eac:	mov	r0, r5
   18eb0:	bl	168e8 <ftello64@plt+0x5268>
   18eb4:	ldrb	r1, [r9, #1]!
   18eb8:	cmp	r1, #0
   18ebc:	bne	18eac <ftello64@plt+0x782c>
   18ec0:	cmp	sl, #0
   18ec4:	beq	18ed0 <ftello64@plt+0x7850>
   18ec8:	mov	r0, r5
   18ecc:	bl	1694c <ftello64@plt+0x52cc>
   18ed0:	ldr	r3, [r7, #92]	; 0x5c
   18ed4:	cmp	r3, #1
   18ed8:	ble	18ee8 <ftello64@plt+0x7868>
   18edc:	ldr	r1, [r7, #60]	; 0x3c
   18ee0:	mov	r0, r5
   18ee4:	bl	16994 <ftello64@plt+0x5314>
   18ee8:	mov	r9, #0
   18eec:	mov	r3, #3
   18ef0:	str	r9, [sp, #28]
   18ef4:	mov	r2, r9
   18ef8:	strb	r3, [sp, #28]
   18efc:	mov	r1, r9
   18f00:	add	r3, sp, #24
   18f04:	mov	r0, r7
   18f08:	str	r5, [sp, #24]
   18f0c:	bl	17188 <ftello64@plt+0x5b08>
   18f10:	subs	r4, r0, #0
   18f14:	beq	18f7c <ftello64@plt+0x78fc>
   18f18:	ldr	r3, [r7, #92]	; 0x5c
   18f1c:	cmp	r3, #1
   18f20:	ble	18f70 <ftello64@plt+0x78f0>
   18f24:	mov	r3, #6
   18f28:	strb	r3, [sp, #28]
   18f2c:	ldrb	r3, [r7, #88]	; 0x58
   18f30:	mov	r2, r9
   18f34:	mov	r1, r9
   18f38:	orr	r3, r3, #2
   18f3c:	strb	r3, [r7, #88]	; 0x58
   18f40:	mov	r0, r7
   18f44:	add	r3, sp, #24
   18f48:	str	r6, [sp, #24]
   18f4c:	bl	17188 <ftello64@plt+0x5b08>
   18f50:	subs	r2, r0, #0
   18f54:	beq	18f7c <ftello64@plt+0x78fc>
   18f58:	mov	r1, r4
   18f5c:	mov	r3, #10
   18f60:	mov	r0, r7
   18f64:	bl	172d8 <ftello64@plt+0x5c58>
   18f68:	mov	r4, r0
   18f6c:	b	18ea0 <ftello64@plt+0x7820>
   18f70:	mov	r0, r6
   18f74:	bl	17d34 <ftello64@plt+0x66b4>
   18f78:	b	18ea0 <ftello64@plt+0x7820>
   18f7c:	mov	r0, r5
   18f80:	bl	14340 <ftello64@plt+0x2cc0>
   18f84:	mov	r0, r6
   18f88:	bl	17d34 <ftello64@plt+0x66b4>
   18f8c:	b	18e1c <ftello64@plt+0x779c>
   18f90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18f94:	ldr	sl, [r0]
   18f98:	add	ip, sl, r1, lsl #3
   18f9c:	ldrb	r9, [ip, #4]
   18fa0:	cmp	r9, #7
   18fa4:	bne	19094 <ftello64@plt+0x7a14>
   18fa8:	ldr	r0, [r2, #4]
   18fac:	add	r1, r0, r3
   18fb0:	ldrb	ip, [r0, r3]
   18fb4:	cmp	ip, #193	; 0xc1
   18fb8:	bhi	18fc8 <ftello64@plt+0x7948>
   18fbc:	mov	r4, #0
   18fc0:	mov	r0, r4
   18fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18fc8:	ldr	r0, [r2, #48]	; 0x30
   18fcc:	add	r2, r3, #1
   18fd0:	cmp	r2, r0
   18fd4:	bge	18fbc <ftello64@plt+0x793c>
   18fd8:	cmp	ip, #223	; 0xdf
   18fdc:	ldrb	r2, [r1, #1]
   18fe0:	bhi	18ff8 <ftello64@plt+0x7978>
   18fe4:	eor	r2, r2, #128	; 0x80
   18fe8:	cmp	r2, #63	; 0x3f
   18fec:	movls	r4, #2
   18ff0:	bls	18fc0 <ftello64@plt+0x7940>
   18ff4:	b	18fbc <ftello64@plt+0x793c>
   18ff8:	cmp	ip, #239	; 0xef
   18ffc:	bhi	19040 <ftello64@plt+0x79c0>
   19000:	cmp	r2, #159	; 0x9f
   19004:	cmpls	ip, #224	; 0xe0
   19008:	movne	r4, #3
   1900c:	beq	18fbc <ftello64@plt+0x793c>
   19010:	add	r3, r4, r3
   19014:	cmp	r0, r3
   19018:	blt	18fbc <ftello64@plt+0x793c>
   1901c:	mov	r3, #1
   19020:	ldrb	r2, [r1, r3]
   19024:	eor	r2, r2, #128	; 0x80
   19028:	cmp	r2, #63	; 0x3f
   1902c:	bhi	18fbc <ftello64@plt+0x793c>
   19030:	add	r3, r3, #1
   19034:	cmp	r4, r3
   19038:	bne	19020 <ftello64@plt+0x79a0>
   1903c:	b	18fc0 <ftello64@plt+0x7940>
   19040:	cmp	ip, #247	; 0xf7
   19044:	bhi	1905c <ftello64@plt+0x79dc>
   19048:	cmp	r2, #143	; 0x8f
   1904c:	cmpls	ip, #240	; 0xf0
   19050:	movne	r4, #4
   19054:	bne	19010 <ftello64@plt+0x7990>
   19058:	b	18fbc <ftello64@plt+0x793c>
   1905c:	cmp	ip, #251	; 0xfb
   19060:	bhi	19078 <ftello64@plt+0x79f8>
   19064:	cmp	r2, #135	; 0x87
   19068:	cmpls	ip, #248	; 0xf8
   1906c:	movne	r4, #5
   19070:	bne	19010 <ftello64@plt+0x7990>
   19074:	b	18fbc <ftello64@plt+0x793c>
   19078:	cmp	ip, #253	; 0xfd
   1907c:	bhi	18fbc <ftello64@plt+0x793c>
   19080:	cmp	r2, #131	; 0x83
   19084:	cmpls	ip, #252	; 0xfc
   19088:	beq	18fbc <ftello64@plt+0x793c>
   1908c:	mov	r4, #6
   19090:	b	19010 <ftello64@plt+0x7990>
   19094:	mov	r5, r1
   19098:	mov	r8, r0
   1909c:	mov	r1, r3
   190a0:	mov	r0, r2
   190a4:	mov	r7, r3
   190a8:	mov	r6, r2
   190ac:	bl	169bc <ftello64@plt+0x533c>
   190b0:	cmp	r9, #5
   190b4:	mov	r4, r0
   190b8:	bne	190fc <ftello64@plt+0x7a7c>
   190bc:	cmp	r0, #1
   190c0:	ble	18fbc <ftello64@plt+0x793c>
   190c4:	ldr	r3, [r8, #128]	; 0x80
   190c8:	tst	r3, #64	; 0x40
   190cc:	bne	190e0 <ftello64@plt+0x7a60>
   190d0:	ldr	r2, [r6, #4]
   190d4:	ldrb	r2, [r2, r7]
   190d8:	cmp	r2, #10
   190dc:	beq	18fbc <ftello64@plt+0x793c>
   190e0:	tst	r3, #128	; 0x80
   190e4:	beq	18fc0 <ftello64@plt+0x7940>
   190e8:	ldr	r3, [r6, #4]
   190ec:	ldrb	r3, [r3, r7]
   190f0:	cmp	r3, #0
   190f4:	beq	18fbc <ftello64@plt+0x793c>
   190f8:	b	18fc0 <ftello64@plt+0x7940>
   190fc:	cmp	r0, #1
   19100:	movle	r3, #0
   19104:	movgt	r3, #1
   19108:	cmp	r9, #6
   1910c:	movne	r3, #0
   19110:	cmp	r3, #0
   19114:	beq	18fbc <ftello64@plt+0x793c>
   19118:	ldr	r5, [sl, r5, lsl #3]
   1911c:	ldr	r3, [r5, #32]
   19120:	ldr	r2, [r5, #20]
   19124:	cmp	r3, #0
   19128:	bne	19140 <ftello64@plt+0x7ac0>
   1912c:	ldr	r3, [r5, #36]	; 0x24
   19130:	cmp	r3, #0
   19134:	bne	19140 <ftello64@plt+0x7ac0>
   19138:	cmp	r2, #0
   1913c:	beq	191d4 <ftello64@plt+0x7b54>
   19140:	mov	r0, r6
   19144:	mov	r1, r7
   19148:	bl	16a14 <ftello64@plt+0x5394>
   1914c:	mov	r3, #0
   19150:	mov	r6, r0
   19154:	cmp	r3, r2
   19158:	blt	1919c <ftello64@plt+0x7b1c>
   1915c:	mov	r7, #0
   19160:	ldr	r3, [r5, #36]	; 0x24
   19164:	cmp	r7, r3
   19168:	blt	191b4 <ftello64@plt+0x7b34>
   1916c:	ldr	r2, [r5, #32]
   19170:	mov	r3, #0
   19174:	cmp	r3, r2
   19178:	blt	191dc <ftello64@plt+0x7b5c>
   1917c:	mov	r3, #0
   19180:	ldrb	r2, [r5, #16]
   19184:	tst	r2, #1
   19188:	moveq	r4, r3
   1918c:	beq	18fc0 <ftello64@plt+0x7940>
   19190:	cmp	r3, #0
   19194:	bne	18fbc <ftello64@plt+0x793c>
   19198:	b	18fc0 <ftello64@plt+0x7940>
   1919c:	ldr	r1, [r5]
   191a0:	ldr	r1, [r1, r3, lsl #2]
   191a4:	cmp	r6, r1
   191a8:	beq	19204 <ftello64@plt+0x7b84>
   191ac:	add	r3, r3, #1
   191b0:	b	19154 <ftello64@plt+0x7ad4>
   191b4:	ldr	r3, [r5, #12]
   191b8:	mov	r0, r6
   191bc:	ldr	r1, [r3, r7, lsl #2]
   191c0:	bl	112cc <iswctype@plt>
   191c4:	cmp	r0, #0
   191c8:	bne	19204 <ftello64@plt+0x7b84>
   191cc:	add	r7, r7, #1
   191d0:	b	19160 <ftello64@plt+0x7ae0>
   191d4:	mov	r6, r2
   191d8:	b	1916c <ftello64@plt+0x7aec>
   191dc:	ldr	r1, [r5, #4]
   191e0:	ldr	r1, [r1, r3, lsl #2]
   191e4:	cmp	r6, r1
   191e8:	bcc	191fc <ftello64@plt+0x7b7c>
   191ec:	ldr	r1, [r5, #8]
   191f0:	ldr	r1, [r1, r3, lsl #2]
   191f4:	cmp	r6, r1
   191f8:	bls	19204 <ftello64@plt+0x7b84>
   191fc:	add	r3, r3, #1
   19200:	b	19174 <ftello64@plt+0x7af4>
   19204:	mov	r3, r4
   19208:	b	19180 <ftello64@plt+0x7b00>
   1920c:	ldr	r3, [r0, #4]
   19210:	ldr	r2, [r1, #4]
   19214:	cmp	r3, r2
   19218:	bne	19244 <ftello64@plt+0x7bc4>
   1921c:	subs	r3, r3, #1
   19220:	bpl	1922c <ftello64@plt+0x7bac>
   19224:	mov	r0, #1
   19228:	bx	lr
   1922c:	ldr	ip, [r0, #8]
   19230:	ldr	r2, [r1, #8]
   19234:	ldr	ip, [ip, r3, lsl #2]
   19238:	ldr	r2, [r2, r3, lsl #2]
   1923c:	cmp	ip, r2
   19240:	b	19218 <ftello64@plt+0x7b98>
   19244:	mov	r0, #0
   19248:	bx	lr
   1924c:	cmp	r1, #0
   19250:	bxlt	lr
   19254:	ldr	r3, [r0, #4]
   19258:	cmp	r1, r3
   1925c:	bxge	lr
   19260:	sub	r3, r3, #1
   19264:	str	r3, [r0, #4]
   19268:	ldr	ip, [r0, #4]
   1926c:	lsl	r3, r1, #2
   19270:	cmp	r1, ip
   19274:	add	r2, r3, #4
   19278:	blt	19280 <ftello64@plt+0x7c00>
   1927c:	bx	lr
   19280:	push	{lr}		; (str lr, [sp, #-4]!)
   19284:	add	r1, r1, #1
   19288:	ldr	ip, [r0, #8]
   1928c:	ldr	lr, [ip, r2]
   19290:	str	lr, [ip, r3]
   19294:	ldr	ip, [r0, #4]
   19298:	mov	r3, r2
   1929c:	cmp	r1, ip
   192a0:	add	r2, r2, #4
   192a4:	blt	19284 <ftello64@plt+0x7c04>
   192a8:	pop	{pc}		; (ldr pc, [sp], #4)
   192ac:	ldrb	r3, [r1, #24]
   192b0:	cmp	r3, #4
   192b4:	bne	192e8 <ftello64@plt+0x7c68>
   192b8:	ldr	r3, [r0, #132]	; 0x84
   192bc:	cmp	r3, #0
   192c0:	beq	192e0 <ftello64@plt+0x7c60>
   192c4:	ldr	r2, [r1, #20]
   192c8:	ldr	r2, [r3, r2, lsl #2]
   192cc:	str	r2, [r1, #20]
   192d0:	mov	r1, #1
   192d4:	ldr	r3, [r0, #80]	; 0x50
   192d8:	orr	r3, r3, r1, lsl r2
   192dc:	str	r3, [r0, #80]	; 0x50
   192e0:	mov	r0, #0
   192e4:	bx	lr
   192e8:	cmp	r3, #17
   192ec:	bne	192e0 <ftello64@plt+0x7c60>
   192f0:	ldr	r3, [r1, #4]
   192f4:	cmp	r3, #0
   192f8:	beq	192e0 <ftello64@plt+0x7c60>
   192fc:	ldrb	r2, [r3, #24]
   19300:	cmp	r2, #17
   19304:	bne	192e0 <ftello64@plt+0x7c60>
   19308:	ldr	r2, [r3, #20]
   1930c:	ldr	r3, [r3, #4]
   19310:	cmp	r3, #0
   19314:	str	r3, [r1, #4]
   19318:	strne	r1, [r3]
   1931c:	ldr	r3, [r0, #132]	; 0x84
   19320:	ldr	r1, [r1, #20]
   19324:	cmp	r2, #31
   19328:	ldr	r1, [r3, r1, lsl #2]
   1932c:	str	r1, [r3, r2, lsl #2]
   19330:	bgt	192e0 <ftello64@plt+0x7c60>
   19334:	ldr	r3, [r0, #80]	; 0x50
   19338:	mov	r1, #1
   1933c:	bic	r3, r3, r1, lsl r2
   19340:	b	192dc <ftello64@plt+0x7c5c>
   19344:	ldrb	r3, [r1, #24]
   19348:	ldr	r2, [r1, #4]
   1934c:	cmp	r3, #11
   19350:	streq	r1, [r2, #16]
   19354:	beq	19378 <ftello64@plt+0x7cf8>
   19358:	cmp	r3, #16
   1935c:	ldr	r3, [r1, #8]
   19360:	beq	19380 <ftello64@plt+0x7d00>
   19364:	cmp	r2, #0
   19368:	ldrne	r0, [r1, #16]
   1936c:	strne	r0, [r2, #16]
   19370:	cmp	r3, #0
   19374:	bne	19388 <ftello64@plt+0x7d08>
   19378:	mov	r0, #0
   1937c:	bx	lr
   19380:	ldr	r0, [r3, #12]
   19384:	str	r0, [r2, #16]
   19388:	ldr	r2, [r1, #16]
   1938c:	str	r2, [r3, #16]
   19390:	b	19378 <ftello64@plt+0x7cf8>
   19394:	ldr	r3, [r1, #4]
   19398:	cmp	r3, #0
   1939c:	beq	194fc <ftello64@plt+0x7e7c>
   193a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   193a4:	ldr	r5, [r2, #4]
   193a8:	cmp	r5, #0
   193ac:	beq	194e0 <ftello64@plt+0x7e60>
   193b0:	mov	r6, r2
   193b4:	ldr	r2, [r0, #4]
   193b8:	add	r3, r3, r5
   193bc:	ldr	r5, [r0]
   193c0:	add	r2, r3, r2
   193c4:	cmp	r2, r5
   193c8:	mov	r7, r1
   193cc:	mov	r4, r0
   193d0:	ble	193f4 <ftello64@plt+0x7d74>
   193d4:	add	r5, r3, r5
   193d8:	ldr	r0, [r0, #8]
   193dc:	lsl	r1, r5, #2
   193e0:	bl	22e1c <ftello64@plt+0x1179c>
   193e4:	cmp	r0, #0
   193e8:	beq	19504 <ftello64@plt+0x7e84>
   193ec:	str	r0, [r4, #8]
   193f0:	str	r5, [r4]
   193f4:	ldr	r2, [r4, #4]
   193f8:	ldr	r3, [r7, #4]
   193fc:	ldr	r0, [r6, #4]
   19400:	add	ip, r2, r3
   19404:	ldr	r8, [r7, #8]
   19408:	ldr	r9, [r6, #8]
   1940c:	add	ip, ip, r0
   19410:	sub	r3, r3, #1
   19414:	sub	r0, r0, #1
   19418:	sub	r2, r2, #1
   1941c:	ldr	lr, [r9, r0, lsl #2]
   19420:	ldr	r1, [r8, r3, lsl #2]
   19424:	cmp	r1, lr
   19428:	lsleq	lr, r2, #2
   1942c:	beq	19440 <ftello64@plt+0x7dc0>
   19430:	blt	19470 <ftello64@plt+0x7df0>
   19434:	subs	r3, r3, #1
   19438:	b	19474 <ftello64@plt+0x7df4>
   1943c:	sub	r2, r2, #1
   19440:	cmp	r2, #0
   19444:	ldr	r5, [r4, #8]
   19448:	blt	19460 <ftello64@plt+0x7de0>
   1944c:	ldr	sl, [r5, lr]
   19450:	sub	lr, lr, #4
   19454:	cmp	r1, sl
   19458:	blt	1943c <ftello64@plt+0x7dbc>
   1945c:	beq	19468 <ftello64@plt+0x7de8>
   19460:	sub	ip, ip, #1
   19464:	str	r1, [r5, ip, lsl #2]
   19468:	subs	r3, r3, #1
   1946c:	bmi	19478 <ftello64@plt+0x7df8>
   19470:	subs	r0, r0, #1
   19474:	bpl	1941c <ftello64@plt+0x7d9c>
   19478:	ldr	r1, [r4, #4]
   1947c:	ldr	r2, [r7, #4]
   19480:	ldr	r0, [r6, #4]
   19484:	add	r2, r1, r2
   19488:	add	r2, r2, r0
   1948c:	sub	r3, r1, #1
   19490:	sub	lr, r2, #1
   19494:	sub	r2, r2, ip
   19498:	add	r1, r1, r2
   1949c:	cmp	r3, #0
   194a0:	cmpge	r2, #0
   194a4:	str	r1, [r4, #4]
   194a8:	ldr	r0, [r4, #8]
   194ac:	ble	194d4 <ftello64@plt+0x7e54>
   194b0:	ldr	r5, [r0, lr, lsl #2]
   194b4:	ldr	r4, [r0, r3, lsl #2]
   194b8:	cmp	r5, r4
   194bc:	ble	194e8 <ftello64@plt+0x7e68>
   194c0:	add	r1, r3, r2
   194c4:	subs	r2, r2, #1
   194c8:	sub	lr, lr, #1
   194cc:	str	r5, [r0, r1, lsl #2]
   194d0:	bne	194b0 <ftello64@plt+0x7e30>
   194d4:	lsl	r2, r2, #2
   194d8:	add	r1, r0, ip, lsl #2
   194dc:	bl	11350 <memcpy@plt>
   194e0:	mov	r0, #0
   194e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   194e8:	add	r1, r3, r2
   194ec:	subs	r3, r3, #1
   194f0:	str	r4, [r0, r1, lsl #2]
   194f4:	bcs	194b0 <ftello64@plt+0x7e30>
   194f8:	b	194d4 <ftello64@plt+0x7e54>
   194fc:	mov	r0, r3
   19500:	bx	lr
   19504:	mov	r0, #12
   19508:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1950c:	ldr	r3, [r1, #4]
   19510:	str	r3, [r0, #4]
   19514:	ldr	r2, [r1, #4]
   19518:	cmp	r2, #0
   1951c:	ble	1956c <ftello64@plt+0x7eec>
   19520:	push	{r4, r5, r6, lr}
   19524:	mov	r4, r0
   19528:	str	r3, [r0]
   1952c:	lsl	r0, r3, #2
   19530:	mov	r5, r1
   19534:	bl	22ddc <ftello64@plt+0x1175c>
   19538:	cmp	r0, #0
   1953c:	str	r0, [r4, #8]
   19540:	bne	19554 <ftello64@plt+0x7ed4>
   19544:	str	r0, [r4, #4]
   19548:	str	r0, [r4]
   1954c:	mov	r0, #12
   19550:	pop	{r4, r5, r6, pc}
   19554:	ldr	r2, [r5, #4]
   19558:	ldr	r1, [r5, #8]
   1955c:	lsl	r2, r2, #2
   19560:	bl	11350 <memcpy@plt>
   19564:	mov	r0, #0
   19568:	pop	{r4, r5, r6, pc}
   1956c:	mov	r3, #0
   19570:	str	r3, [r0]
   19574:	str	r3, [r0, #4]
   19578:	str	r3, [r0, #8]
   1957c:	mov	r0, r3
   19580:	bx	lr
   19584:	cmp	r1, #0
   19588:	beq	19620 <ftello64@plt+0x7fa0>
   1958c:	ldr	r3, [r1, #4]
   19590:	cmp	r2, #0
   19594:	cmpne	r3, #0
   19598:	ble	19614 <ftello64@plt+0x7f94>
   1959c:	ldr	ip, [r2, #4]
   195a0:	cmp	ip, #0
   195a4:	ble	1961c <ftello64@plt+0x7f9c>
   195a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   195ac:	mov	r6, r0
   195b0:	add	r0, r3, ip
   195b4:	str	r0, [r6]
   195b8:	lsl	r0, r0, #2
   195bc:	mov	r5, r1
   195c0:	mov	r7, r2
   195c4:	bl	22ddc <ftello64@plt+0x1175c>
   195c8:	cmp	r0, #0
   195cc:	str	r0, [r6, #8]
   195d0:	beq	19684 <ftello64@plt+0x8004>
   195d4:	mov	r3, #0
   195d8:	ldr	r2, [r5, #4]
   195dc:	mov	r8, r0
   195e0:	mov	r9, #1
   195e4:	mov	lr, r3
   195e8:	cmp	lr, r2
   195ec:	sub	r4, r9, #1
   195f0:	ldr	ip, [r7, #4]
   195f4:	bge	1968c <ftello64@plt+0x800c>
   195f8:	cmp	r3, ip
   195fc:	ldr	r1, [r5, #8]
   19600:	blt	19650 <ftello64@plt+0x7fd0>
   19604:	sub	r5, r2, lr
   19608:	add	r1, r1, lr, lsl #2
   1960c:	lsl	r2, r5, #2
   19610:	b	196a4 <ftello64@plt+0x8024>
   19614:	cmp	r3, #0
   19618:	ble	19620 <ftello64@plt+0x7fa0>
   1961c:	b	1950c <ftello64@plt+0x7e8c>
   19620:	cmp	r2, #0
   19624:	beq	19638 <ftello64@plt+0x7fb8>
   19628:	ldr	r3, [r2, #4]
   1962c:	cmp	r3, #0
   19630:	movgt	r1, r2
   19634:	bgt	1961c <ftello64@plt+0x7f9c>
   19638:	mov	r3, #0
   1963c:	str	r3, [r0]
   19640:	str	r3, [r0, #4]
   19644:	str	r3, [r0, #8]
   19648:	mov	r0, r3
   1964c:	bx	lr
   19650:	ldr	ip, [r7, #8]
   19654:	ldr	r1, [r1, lr, lsl #2]
   19658:	ldr	ip, [ip, r3, lsl #2]
   1965c:	cmp	r1, ip
   19660:	addgt	r3, r3, #1
   19664:	strgt	ip, [r8]
   19668:	bgt	19678 <ftello64@plt+0x7ff8>
   1966c:	addeq	r3, r3, #1
   19670:	add	lr, lr, #1
   19674:	str	r1, [r8]
   19678:	add	r9, r9, #1
   1967c:	add	r8, r8, #4
   19680:	b	195e8 <ftello64@plt+0x7f68>
   19684:	mov	r0, #12
   19688:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1968c:	cmp	r3, ip
   19690:	bge	196b0 <ftello64@plt+0x8030>
   19694:	sub	r5, ip, r3
   19698:	ldr	r1, [r7, #8]
   1969c:	lsl	r2, r5, #2
   196a0:	add	r1, r1, r3, lsl #2
   196a4:	add	r0, r0, r4, lsl #2
   196a8:	bl	11350 <memcpy@plt>
   196ac:	add	r4, r4, r5
   196b0:	str	r4, [r6, #4]
   196b4:	mov	r0, #0
   196b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   196bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   196c0:	mov	ip, #0
   196c4:	ldr	r4, [r2, #4]
   196c8:	sub	sp, sp, #20
   196cc:	cmp	r4, ip
   196d0:	str	ip, [r0]
   196d4:	addne	r9, r4, r3
   196d8:	bne	196f8 <ftello64@plt+0x8078>
   196dc:	mov	r0, r4
   196e0:	add	sp, sp, #20
   196e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   196e8:	ldr	lr, [r2, #8]
   196ec:	ldr	lr, [lr, ip, lsl #2]
   196f0:	add	ip, ip, #1
   196f4:	add	r9, r9, lr
   196f8:	cmp	r4, ip
   196fc:	bgt	196e8 <ftello64@plt+0x8068>
   19700:	mov	r7, r3
   19704:	ldr	r3, [r1, #68]	; 0x44
   19708:	mov	r5, r2
   1970c:	and	r2, r9, r3
   19710:	mov	r3, #12
   19714:	mov	r8, r1
   19718:	mul	r3, r3, r2
   1971c:	ldr	r2, [r1, #32]
   19720:	mov	r6, #0
   19724:	add	sl, r2, r3
   19728:	ldr	fp, [r2, r3]
   1972c:	str	r0, [sp, #8]
   19730:	cmp	r6, fp
   19734:	blt	19780 <ftello64@plt+0x8100>
   19738:	mov	r1, #1
   1973c:	mov	r0, #56	; 0x38
   19740:	bl	22d94 <ftello64@plt+0x11714>
   19744:	subs	r4, r0, #0
   19748:	beq	1976c <ftello64@plt+0x80ec>
   1974c:	add	sl, r4, #4
   19750:	mov	r1, r5
   19754:	mov	r0, sl
   19758:	bl	1950c <ftello64@plt+0x7e8c>
   1975c:	subs	r6, r0, #0
   19760:	beq	197c8 <ftello64@plt+0x8148>
   19764:	mov	r0, r4
   19768:	bl	14340 <ftello64@plt+0x2cc0>
   1976c:	ldr	r2, [sp, #8]
   19770:	mov	r3, #12
   19774:	mov	r4, #0
   19778:	str	r3, [r2]
   1977c:	b	196dc <ftello64@plt+0x805c>
   19780:	ldr	r3, [sl, #8]
   19784:	ldr	r4, [r3, r6, lsl #2]
   19788:	ldr	r3, [r4]
   1978c:	cmp	r3, r9
   19790:	bne	197c0 <ftello64@plt+0x8140>
   19794:	ldrb	r3, [r4, #52]	; 0x34
   19798:	and	r3, r3, #15
   1979c:	cmp	r7, r3
   197a0:	bne	197c0 <ftello64@plt+0x8140>
   197a4:	ldr	r0, [r4, #40]	; 0x28
   197a8:	cmp	r0, #0
   197ac:	beq	197c0 <ftello64@plt+0x8140>
   197b0:	mov	r1, r5
   197b4:	bl	1920c <ftello64@plt+0x7b8c>
   197b8:	cmp	r0, #0
   197bc:	bne	196dc <ftello64@plt+0x805c>
   197c0:	add	r6, r6, #1
   197c4:	b	19730 <ftello64@plt+0x80b0>
   197c8:	ldrb	r2, [r4, #52]	; 0x34
   197cc:	and	r3, r7, #15
   197d0:	mov	fp, r6
   197d4:	bic	r2, r2, #15
   197d8:	orr	r3, r3, r2
   197dc:	strb	r3, [r4, #52]	; 0x34
   197e0:	and	r3, r7, #4
   197e4:	str	r3, [sp]
   197e8:	and	r3, r7, #2
   197ec:	str	sl, [r4, #40]	; 0x28
   197f0:	str	r3, [sp, #4]
   197f4:	ldr	r3, [r5, #4]
   197f8:	cmp	fp, r3
   197fc:	blt	1981c <ftello64@plt+0x819c>
   19800:	mov	r2, r9
   19804:	mov	r1, r4
   19808:	mov	r0, r8
   1980c:	bl	17500 <ftello64@plt+0x5e80>
   19810:	cmp	r0, #0
   19814:	beq	196dc <ftello64@plt+0x805c>
   19818:	b	198c8 <ftello64@plt+0x8248>
   1981c:	ldr	r3, [r5, #8]
   19820:	ldr	r1, [r8]
   19824:	ldr	r2, [pc, #304]	; 1995c <ftello64@plt+0x82dc>
   19828:	ldr	r3, [r3, fp, lsl #2]
   1982c:	add	r1, r1, r3, lsl #3
   19830:	ldr	r3, [r1, #4]
   19834:	ldrb	ip, [r1, #4]
   19838:	ands	r3, r2, r3, lsr #8
   1983c:	moveq	r0, #1
   19840:	movne	r0, #0
   19844:	cmp	ip, #1
   19848:	movne	r0, #0
   1984c:	andeq	r0, r0, #1
   19850:	cmp	r0, #0
   19854:	bne	19954 <ftello64@plt+0x82d4>
   19858:	ldrb	r1, [r1, #6]
   1985c:	ldrb	r0, [r4, #52]	; 0x34
   19860:	cmp	ip, #2
   19864:	lsr	r1, r1, #4
   19868:	orr	r1, r1, r0, lsr #5
   1986c:	and	r1, r1, #1
   19870:	bic	r0, r0, #32
   19874:	orr	r1, r0, r1, lsl #5
   19878:	strb	r1, [r4, #52]	; 0x34
   1987c:	uxtbeq	r1, r1
   19880:	orreq	r1, r1, #16
   19884:	beq	19898 <ftello64@plt+0x8218>
   19888:	cmp	ip, #4
   1988c:	bne	1989c <ftello64@plt+0x821c>
   19890:	ldrb	r1, [r4, #52]	; 0x34
   19894:	orr	r1, r1, #64	; 0x40
   19898:	strb	r1, [r4, #52]	; 0x34
   1989c:	cmp	r3, #0
   198a0:	beq	19954 <ftello64@plt+0x82d4>
   198a4:	ldr	r1, [r4, #40]	; 0x28
   198a8:	cmp	sl, r1
   198ac:	bne	198fc <ftello64@plt+0x827c>
   198b0:	mov	r0, #12
   198b4:	str	r3, [sp, #12]
   198b8:	bl	22ddc <ftello64@plt+0x1175c>
   198bc:	ldr	r3, [sp, #12]
   198c0:	subs	r1, r0, #0
   198c4:	bne	198d4 <ftello64@plt+0x8254>
   198c8:	mov	r0, r4
   198cc:	bl	17fe4 <ftello64@plt+0x6964>
   198d0:	b	1976c <ftello64@plt+0x80ec>
   198d4:	str	r1, [r4, #40]	; 0x28
   198d8:	mov	r1, r5
   198dc:	str	r3, [sp, #12]
   198e0:	bl	1950c <ftello64@plt+0x7e8c>
   198e4:	ldr	r3, [sp, #12]
   198e8:	subs	r6, r0, #0
   198ec:	bne	198c8 <ftello64@plt+0x8248>
   198f0:	ldrb	r1, [r4, #52]	; 0x34
   198f4:	orr	r1, r1, #128	; 0x80
   198f8:	strb	r1, [r4, #52]	; 0x34
   198fc:	tst	r3, #1
   19900:	beq	1990c <ftello64@plt+0x828c>
   19904:	tst	r7, #1
   19908:	beq	19944 <ftello64@plt+0x82c4>
   1990c:	tst	r3, #2
   19910:	beq	1991c <ftello64@plt+0x829c>
   19914:	tst	r7, #1
   19918:	bne	19944 <ftello64@plt+0x82c4>
   1991c:	tst	r3, #16
   19920:	beq	19930 <ftello64@plt+0x82b0>
   19924:	ldr	r2, [sp, #4]
   19928:	cmp	r2, #0
   1992c:	beq	19944 <ftello64@plt+0x82c4>
   19930:	tst	r3, #64	; 0x40
   19934:	beq	19954 <ftello64@plt+0x82d4>
   19938:	ldr	r3, [sp]
   1993c:	cmp	r3, #0
   19940:	bne	19954 <ftello64@plt+0x82d4>
   19944:	sub	r1, fp, r6
   19948:	mov	r0, sl
   1994c:	bl	1924c <ftello64@plt+0x7bcc>
   19950:	add	r6, r6, #1
   19954:	add	fp, fp, #1
   19958:	b	197f4 <ftello64@plt+0x8174>
   1995c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   19960:	ldrb	r3, [r1, #24]
   19964:	cmp	r3, #16
   19968:	bne	19988 <ftello64@plt+0x8308>
   1996c:	ldr	r3, [r1, #4]
   19970:	mov	r0, #0
   19974:	ldr	r2, [r3, #12]
   19978:	ldr	r3, [r3, #28]
   1997c:	str	r2, [r1, #12]
   19980:	str	r3, [r1, #28]
   19984:	bx	lr
   19988:	push	{r4, r5, r6, lr}
   1998c:	add	r3, r1, #20
   19990:	mov	r4, r1
   19994:	mov	r5, r0
   19998:	str	r1, [r4, #12]
   1999c:	ldm	r3, {r1, r2}
   199a0:	bl	17dac <ftello64@plt+0x672c>
   199a4:	cmn	r0, #1
   199a8:	str	r0, [r4, #28]
   199ac:	beq	199ec <ftello64@plt+0x836c>
   199b0:	ldrb	r3, [r4, #24]
   199b4:	cmp	r3, #12
   199b8:	bne	199e4 <ftello64@plt+0x8364>
   199bc:	ldr	r3, [r5]
   199c0:	ldr	r2, [r4, #20]
   199c4:	add	r0, r3, r0, lsl #3
   199c8:	lsl	r2, r2, #22
   199cc:	ldr	r3, [r0, #4]
   199d0:	lsr	r2, r2, #22
   199d4:	bic	r3, r3, #261120	; 0x3fc00
   199d8:	bic	r3, r3, #768	; 0x300
   199dc:	orr	r3, r3, r2, lsl #8
   199e0:	str	r3, [r0, #4]
   199e4:	mov	r0, #0
   199e8:	pop	{r4, r5, r6, pc}
   199ec:	mov	r0, #12
   199f0:	pop	{r4, r5, r6, pc}
   199f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   199f8:	sub	sp, sp, #36	; 0x24
   199fc:	ldr	r5, [r0, #28]
   19a00:	str	r3, [sp, #4]
   19a04:	mov	r3, #12
   19a08:	mov	r8, r0
   19a0c:	mla	r5, r3, r1, r5
   19a10:	mov	sl, r1
   19a14:	mov	r7, r2
   19a18:	mvn	fp, #0
   19a1c:	mov	r4, #0
   19a20:	str	r4, [sp, #20]
   19a24:	str	r4, [sp, #24]
   19a28:	str	r4, [sp, #28]
   19a2c:	str	r3, [sp, #8]
   19a30:	ldr	r3, [r5, #4]
   19a34:	cmp	r4, r3
   19a38:	blt	19a5c <ftello64@plt+0x83dc>
   19a3c:	mov	r4, #0
   19a40:	ldr	r3, [r5, #4]
   19a44:	cmp	r4, r3
   19a48:	blt	19b40 <ftello64@plt+0x84c0>
   19a4c:	ldr	r0, [sp, #28]
   19a50:	bl	14340 <ftello64@plt+0x2cc0>
   19a54:	mov	r6, #0
   19a58:	b	19b2c <ftello64@plt+0x84ac>
   19a5c:	ldr	r3, [r5, #8]
   19a60:	ldr	r6, [r3, r4, lsl #2]
   19a64:	cmp	sl, r6
   19a68:	beq	19b38 <ftello64@plt+0x84b8>
   19a6c:	ldr	r3, [r8]
   19a70:	add	r3, r3, r6, lsl #3
   19a74:	ldrb	r3, [r3, #4]
   19a78:	tst	r3, #8
   19a7c:	beq	19b38 <ftello64@plt+0x84b8>
   19a80:	ldr	r3, [sp, #8]
   19a84:	mov	r0, r5
   19a88:	mul	r6, r3, r6
   19a8c:	ldr	r3, [r8, #20]
   19a90:	add	r3, r3, r6
   19a94:	ldr	r1, [r3, #8]
   19a98:	ldr	r3, [r3, #4]
   19a9c:	ldr	r2, [r1]
   19aa0:	cmp	r3, #1
   19aa4:	movle	r9, fp
   19aa8:	ldrgt	r9, [r1, #4]
   19aac:	mov	r1, r2
   19ab0:	str	r2, [sp, #12]
   19ab4:	bl	16a80 <ftello64@plt+0x5400>
   19ab8:	cmp	r0, #0
   19abc:	bne	19ad8 <ftello64@plt+0x8458>
   19ac0:	ldr	r2, [sp, #12]
   19ac4:	mov	r0, r7
   19ac8:	mov	r1, r2
   19acc:	bl	16a80 <ftello64@plt+0x5400>
   19ad0:	cmp	r0, #0
   19ad4:	bne	19b08 <ftello64@plt+0x8488>
   19ad8:	cmp	r9, #0
   19adc:	ble	19b38 <ftello64@plt+0x84b8>
   19ae0:	mov	r1, r9
   19ae4:	mov	r0, r5
   19ae8:	bl	16a80 <ftello64@plt+0x5400>
   19aec:	cmp	r0, #0
   19af0:	bne	19b38 <ftello64@plt+0x84b8>
   19af4:	mov	r1, r9
   19af8:	mov	r0, r7
   19afc:	bl	16a80 <ftello64@plt+0x5400>
   19b00:	cmp	r0, #0
   19b04:	beq	19b38 <ftello64@plt+0x84b8>
   19b08:	ldr	r2, [r8, #28]
   19b0c:	ldr	r1, [sp, #4]
   19b10:	add	r2, r2, r6
   19b14:	add	r0, sp, #20
   19b18:	bl	19394 <ftello64@plt+0x7d14>
   19b1c:	subs	r6, r0, #0
   19b20:	beq	19b38 <ftello64@plt+0x84b8>
   19b24:	ldr	r0, [sp, #28]
   19b28:	bl	14340 <ftello64@plt+0x2cc0>
   19b2c:	mov	r0, r6
   19b30:	add	sp, sp, #36	; 0x24
   19b34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b38:	add	r4, r4, #1
   19b3c:	b	19a30 <ftello64@plt+0x83b0>
   19b40:	ldr	r3, [r5, #8]
   19b44:	add	r0, sp, #20
   19b48:	ldr	r6, [r3, r4, lsl #2]
   19b4c:	mov	r1, r6
   19b50:	bl	16a80 <ftello64@plt+0x5400>
   19b54:	cmp	r0, #0
   19b58:	bne	19b74 <ftello64@plt+0x84f4>
   19b5c:	mov	r1, r6
   19b60:	mov	r0, r7
   19b64:	bl	16a80 <ftello64@plt+0x5400>
   19b68:	sub	r1, r0, #1
   19b6c:	mov	r0, r7
   19b70:	bl	1924c <ftello64@plt+0x7bcc>
   19b74:	add	r4, r4, #1
   19b78:	b	19a40 <ftello64@plt+0x83c0>
   19b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b80:	sub	sp, sp, #300	; 0x12c
   19b84:	ldr	r6, [r0]
   19b88:	mov	r8, r0
   19b8c:	mov	r9, r1
   19b90:	ldr	r3, [r6, #92]	; 0x5c
   19b94:	mov	r4, r2
   19b98:	cmp	r3, #1
   19b9c:	movne	r3, #0
   19ba0:	ldreq	r3, [r0, #12]
   19ba4:	add	r7, sp, #40	; 0x28
   19ba8:	lsreq	r3, r3, #22
   19bac:	andeq	r3, r3, #1
   19bb0:	str	r3, [sp, #4]
   19bb4:	mov	r3, #0
   19bb8:	str	r3, [sp]
   19bbc:	ldr	r3, [r9, #8]
   19bc0:	ldr	r2, [sp]
   19bc4:	cmp	r2, r3
   19bc8:	bge	19edc <ftello64@plt+0x885c>
   19bcc:	ldr	r3, [r9, #12]
   19bd0:	ldr	r2, [sp]
   19bd4:	ldr	sl, [r3, r2, lsl #2]
   19bd8:	lsl	r3, sl, #3
   19bdc:	str	r3, [sp, #8]
   19be0:	ldr	r3, [r6]
   19be4:	lsl	r2, sl, #3
   19be8:	add	r2, r3, r2
   19bec:	ldrb	r5, [r2, #4]
   19bf0:	cmp	r5, #1
   19bf4:	bne	19cdc <ftello64@plt+0x865c>
   19bf8:	ldrb	r0, [r3, sl, lsl #3]
   19bfc:	ldr	r3, [sp, #4]
   19c00:	cmp	r3, #0
   19c04:	strb	r5, [r4, r0]
   19c08:	beq	19c14 <ftello64@plt+0x8594>
   19c0c:	bl	1135c <tolower@plt>
   19c10:	strb	r5, [r4, r0]
   19c14:	ldr	r3, [r8, #12]
   19c18:	tst	r3, #4194304	; 0x400000
   19c1c:	beq	19cbc <ftello64@plt+0x863c>
   19c20:	ldr	r3, [r6, #92]	; 0x5c
   19c24:	cmp	r3, #1
   19c28:	ble	19cbc <ftello64@plt+0x863c>
   19c2c:	ldr	r2, [r6]
   19c30:	ldr	r0, [pc, #684]	; 19ee4 <ftello64@plt+0x8864>
   19c34:	mov	r5, #1
   19c38:	ldrb	r3, [r2, sl, lsl #3]
   19c3c:	strb	r3, [sp, #40]	; 0x28
   19c40:	ldr	ip, [r6, #8]
   19c44:	add	r1, sl, r5
   19c48:	cmp	ip, r1
   19c4c:	bls	19c6c <ftello64@plt+0x85ec>
   19c50:	add	r3, r2, r1, lsl #3
   19c54:	ldr	r3, [r3, #4]
   19c58:	bic	r3, r3, #-16777216	; 0xff000000
   19c5c:	bic	r3, r3, #14614528	; 0xdf0000
   19c60:	bic	r3, r3, #65280	; 0xff00
   19c64:	cmp	r3, r0
   19c68:	beq	19ccc <ftello64@plt+0x864c>
   19c6c:	mov	r3, #0
   19c70:	str	r3, [sp, #32]
   19c74:	str	r3, [sp, #36]	; 0x24
   19c78:	mov	r2, r5
   19c7c:	add	r3, sp, #32
   19c80:	mov	r1, r7
   19c84:	add	r0, sp, #28
   19c88:	bl	23258 <ftello64@plt+0x11bd8>
   19c8c:	cmp	r0, r5
   19c90:	bne	19cbc <ftello64@plt+0x863c>
   19c94:	ldr	r0, [sp, #28]
   19c98:	bl	11374 <towlower@plt>
   19c9c:	add	r2, sp, #32
   19ca0:	mov	r1, r0
   19ca4:	mov	r0, r7
   19ca8:	bl	112b4 <wcrtomb@plt>
   19cac:	cmn	r0, #1
   19cb0:	movne	r2, #1
   19cb4:	ldrbne	r3, [sp, #40]	; 0x28
   19cb8:	strbne	r2, [r4, r3]
   19cbc:	ldr	r3, [sp]
   19cc0:	add	r3, r3, #1
   19cc4:	str	r3, [sp]
   19cc8:	b	19bbc <ftello64@plt+0x853c>
   19ccc:	ldrb	r3, [r2, r1, lsl #3]
   19cd0:	strb	r3, [r7, r5]
   19cd4:	add	r5, r5, #1
   19cd8:	b	19c44 <ftello64@plt+0x85c4>
   19cdc:	cmp	r5, #3
   19ce0:	bne	19d64 <ftello64@plt+0x86e4>
   19ce4:	mov	sl, #0
   19ce8:	mov	r1, #1
   19cec:	ldr	r2, [sp, #8]
   19cf0:	ldr	r3, [r6]
   19cf4:	lsl	fp, sl, #3
   19cf8:	mov	r5, #0
   19cfc:	ldr	r3, [r3, r2]
   19d00:	add	r2, r4, fp
   19d04:	ldr	r3, [r3, sl]
   19d08:	lsr	ip, r3, r5
   19d0c:	tst	ip, #1
   19d10:	add	r0, r5, fp
   19d14:	beq	19d48 <ftello64@plt+0x86c8>
   19d18:	ldr	ip, [sp, #4]
   19d1c:	strb	r1, [r2, r5]
   19d20:	cmp	ip, #0
   19d24:	beq	19d48 <ftello64@plt+0x86c8>
   19d28:	str	r1, [sp, #20]
   19d2c:	str	r2, [sp, #16]
   19d30:	str	r3, [sp, #12]
   19d34:	bl	1135c <tolower@plt>
   19d38:	ldr	r2, [sp, #16]
   19d3c:	ldr	r3, [sp, #12]
   19d40:	ldr	r1, [sp, #20]
   19d44:	strb	r1, [r4, r0]
   19d48:	add	r5, r5, #1
   19d4c:	cmp	r5, #32
   19d50:	bne	19d08 <ftello64@plt+0x8688>
   19d54:	add	sl, sl, #4
   19d58:	cmp	sl, #32
   19d5c:	bne	19cec <ftello64@plt+0x866c>
   19d60:	b	19cbc <ftello64@plt+0x863c>
   19d64:	cmp	r5, #6
   19d68:	bne	19ea8 <ftello64@plt+0x8828>
   19d6c:	ldr	r2, [r6, #92]	; 0x5c
   19d70:	ldr	fp, [r3, sl, lsl #3]
   19d74:	cmp	r2, #1
   19d78:	ble	19e54 <ftello64@plt+0x87d4>
   19d7c:	ldr	r2, [fp, #36]	; 0x24
   19d80:	cmp	r2, #0
   19d84:	bne	19e5c <ftello64@plt+0x87dc>
   19d88:	ldrb	r2, [fp, #16]
   19d8c:	tst	r2, #1
   19d90:	bne	19e5c <ftello64@plt+0x87dc>
   19d94:	ldr	r5, [fp, #32]
   19d98:	cmp	r5, #0
   19d9c:	bne	19e5c <ftello64@plt+0x87dc>
   19da0:	mov	sl, #0
   19da4:	ldr	r2, [fp, #20]
   19da8:	cmp	r5, r2
   19dac:	bge	19cbc <ftello64@plt+0x863c>
   19db0:	str	sl, [sp, #32]
   19db4:	str	sl, [sp, #36]	; 0x24
   19db8:	ldr	r1, [fp]
   19dbc:	lsl	r3, r5, #2
   19dc0:	add	r2, sp, #32
   19dc4:	ldr	r1, [r1, r5, lsl #2]
   19dc8:	mov	r0, r7
   19dcc:	str	r3, [sp, #8]
   19dd0:	bl	112b4 <wcrtomb@plt>
   19dd4:	cmn	r0, #1
   19dd8:	beq	19e04 <ftello64@plt+0x8784>
   19ddc:	ldrb	r0, [sp, #40]	; 0x28
   19de0:	ldr	r3, [sp, #4]
   19de4:	mov	r2, #1
   19de8:	cmp	r3, #0
   19dec:	strb	r2, [r4, r0]
   19df0:	str	r2, [sp, #8]
   19df4:	beq	19e04 <ftello64@plt+0x8784>
   19df8:	bl	1135c <tolower@plt>
   19dfc:	ldr	r2, [sp, #8]
   19e00:	strb	r2, [r4, r0]
   19e04:	ldr	r2, [r8, #12]
   19e08:	tst	r2, #4194304	; 0x400000
   19e0c:	beq	19e4c <ftello64@plt+0x87cc>
   19e10:	ldr	r2, [r6, #92]	; 0x5c
   19e14:	cmp	r2, #1
   19e18:	ble	19e4c <ftello64@plt+0x87cc>
   19e1c:	ldr	r2, [fp]
   19e20:	lsl	r3, r5, #2
   19e24:	ldr	r0, [r2, r3]
   19e28:	bl	11374 <towlower@plt>
   19e2c:	add	r2, sp, #32
   19e30:	mov	r1, r0
   19e34:	mov	r0, r7
   19e38:	bl	112b4 <wcrtomb@plt>
   19e3c:	cmn	r0, #1
   19e40:	movne	r1, #1
   19e44:	ldrbne	r2, [sp, #40]	; 0x28
   19e48:	strbne	r1, [r4, r2]
   19e4c:	add	r5, r5, #1
   19e50:	b	19da4 <ftello64@plt+0x8724>
   19e54:	mov	r5, #0
   19e58:	b	19da0 <ftello64@plt+0x8720>
   19e5c:	mov	r5, #0
   19e60:	strb	r5, [sp, #32]
   19e64:	mov	r2, #1
   19e68:	mov	r3, r7
   19e6c:	add	r1, sp, #32
   19e70:	mov	r0, r5
   19e74:	str	r5, [r7]
   19e78:	str	r5, [r7, #4]
   19e7c:	bl	23258 <ftello64@plt+0x11bd8>
   19e80:	ldrb	r3, [sp, #32]
   19e84:	cmn	r0, #2
   19e88:	moveq	r2, #1
   19e8c:	strbeq	r2, [r4, r3]
   19e90:	add	r3, r3, #1
   19e94:	uxtb	r3, r3
   19e98:	cmp	r3, #0
   19e9c:	strb	r3, [sp, #32]
   19ea0:	bne	19e64 <ftello64@plt+0x87e4>
   19ea4:	b	19cbc <ftello64@plt+0x863c>
   19ea8:	and	r3, r5, #253	; 0xfd
   19eac:	cmp	r3, #5
   19eb0:	beq	19ebc <ftello64@plt+0x883c>
   19eb4:	cmp	r5, #2
   19eb8:	bne	19cbc <ftello64@plt+0x863c>
   19ebc:	mov	r2, #256	; 0x100
   19ec0:	mov	r1, #1
   19ec4:	mov	r0, r4
   19ec8:	bl	1153c <memset@plt>
   19ecc:	cmp	r5, #2
   19ed0:	ldrbeq	r3, [r8, #28]
   19ed4:	orreq	r3, r3, #1
   19ed8:	strbeq	r3, [r8, #28]
   19edc:	add	sp, sp, #300	; 0x12c
   19ee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ee4:	eoreq	r0, r0, r1
   19ee8:	ldr	r3, [r0]
   19eec:	push	{r4, r5, r6, lr}
   19ef0:	cmp	r3, #0
   19ef4:	bne	19f08 <ftello64@plt+0x8888>
   19ef8:	bl	17490 <ftello64@plt+0x5e10>
   19efc:	clz	r0, r0
   19f00:	lsr	r0, r0, #5
   19f04:	pop	{r4, r5, r6, pc}
   19f08:	ldr	r2, [r0, #4]
   19f0c:	mov	r4, r0
   19f10:	cmp	r2, #0
   19f14:	mov	r5, r1
   19f18:	ldreq	r3, [r0, #8]
   19f1c:	streq	r1, [r3]
   19f20:	beq	19fa4 <ftello64@plt+0x8924>
   19f24:	cmp	r3, r2
   19f28:	bne	19f4c <ftello64@plt+0x88cc>
   19f2c:	lsl	r2, r3, #1
   19f30:	str	r2, [r0]
   19f34:	lsl	r1, r3, #3
   19f38:	ldr	r0, [r0, #8]
   19f3c:	bl	22e1c <ftello64@plt+0x1179c>
   19f40:	cmp	r0, #0
   19f44:	popeq	{r4, r5, r6, pc}
   19f48:	str	r0, [r4, #8]
   19f4c:	ldr	r2, [r4, #8]
   19f50:	ldr	r3, [r2]
   19f54:	cmp	r5, r3
   19f58:	ldr	r3, [r4, #4]
   19f5c:	movlt	r1, r3
   19f60:	addlt	r0, r2, r3, lsl #2
   19f64:	blt	19f90 <ftello64@plt+0x8910>
   19f68:	add	r1, r2, r3, lsl #2
   19f6c:	ldr	r0, [r1, #-4]
   19f70:	cmp	r5, r0
   19f74:	bge	19fa0 <ftello64@plt+0x8920>
   19f78:	str	r0, [r1], #-4
   19f7c:	sub	r3, r3, #1
   19f80:	b	19f6c <ftello64@plt+0x88ec>
   19f84:	ldr	ip, [r0, #-4]
   19f88:	sub	r1, r1, #1
   19f8c:	str	ip, [r0], #-4
   19f90:	cmp	r1, #0
   19f94:	bgt	19f84 <ftello64@plt+0x8904>
   19f98:	cmp	r3, #0
   19f9c:	subge	r3, r3, r3
   19fa0:	str	r5, [r2, r3, lsl #2]
   19fa4:	ldr	r3, [r4, #4]
   19fa8:	mov	r0, #1
   19fac:	add	r3, r3, #1
   19fb0:	str	r3, [r4, #4]
   19fb4:	pop	{r4, r5, r6, pc}
   19fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19fbc:	sub	sp, sp, #20
   19fc0:	mov	r4, r0
   19fc4:	ldr	r6, [sp, #56]	; 0x38
   19fc8:	mov	r7, r1
   19fcc:	mov	r5, r2
   19fd0:	mov	fp, r3
   19fd4:	mov	sl, #12
   19fd8:	ldr	ip, [r4]
   19fdc:	ldr	r2, [r4, #20]
   19fe0:	add	r1, ip, r7, lsl #3
   19fe4:	ldrb	r3, [r1, #4]
   19fe8:	cmp	r3, #4
   19fec:	bne	1a064 <ftello64@plt+0x89e4>
   19ff0:	ldr	r3, [r4, #12]
   19ff4:	mul	r9, sl, r5
   19ff8:	ldr	r8, [r3, r7, lsl #2]
   19ffc:	add	r2, r2, r9
   1a000:	mov	r1, #0
   1a004:	str	r1, [r2, #4]
   1a008:	mov	r0, r4
   1a00c:	mov	r2, r6
   1a010:	mov	r1, r8
   1a014:	str	r5, [sp, #12]
   1a018:	bl	17f54 <ftello64@plt+0x68d4>
   1a01c:	ldr	r3, [sp, #12]
   1a020:	cmn	r0, #1
   1a024:	mov	r5, r0
   1a028:	bne	1a038 <ftello64@plt+0x89b8>
   1a02c:	mov	r0, #12
   1a030:	add	sp, sp, #20
   1a034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a038:	ldr	r2, [r4, #12]
   1a03c:	ldr	r1, [r2, r7, lsl #2]
   1a040:	str	r1, [r2, r3, lsl #2]
   1a044:	ldr	r0, [r4, #20]
   1a048:	mov	r1, r5
   1a04c:	add	r0, r0, r9
   1a050:	bl	19ee8 <ftello64@plt+0x8868>
   1a054:	cmp	r0, #0
   1a058:	beq	1a02c <ftello64@plt+0x89ac>
   1a05c:	mov	r7, r8
   1a060:	b	19fd8 <ftello64@plt+0x8958>
   1a064:	mul	r8, sl, r7
   1a068:	add	r3, r2, r8
   1a06c:	ldr	r0, [r3, #4]
   1a070:	cmp	r0, #0
   1a074:	ldreq	r3, [r4, #12]
   1a078:	ldreq	r2, [r3, r7, lsl #2]
   1a07c:	streq	r2, [r3, r5, lsl #2]
   1a080:	beq	1a030 <ftello64@plt+0x89b0>
   1a084:	cmp	r0, #1
   1a088:	ldr	r3, [r3, #8]
   1a08c:	mul	r9, sl, r5
   1a090:	bne	1a110 <ftello64@plt+0x8a90>
   1a094:	cmp	r7, r5
   1a098:	ldr	r8, [r3]
   1a09c:	add	r0, r2, r9
   1a0a0:	mov	r3, #0
   1a0a4:	sub	r2, r7, fp
   1a0a8:	clz	r2, r2
   1a0ac:	lsr	r2, r2, #5
   1a0b0:	moveq	r2, #0
   1a0b4:	cmp	r2, r3
   1a0b8:	str	r3, [r0, #4]
   1a0bc:	beq	1a0e0 <ftello64@plt+0x8a60>
   1a0c0:	mov	r1, r8
   1a0c4:	str	r3, [sp, #12]
   1a0c8:	bl	19ee8 <ftello64@plt+0x8868>
   1a0cc:	ldr	r3, [sp, #12]
   1a0d0:	cmp	r0, #0
   1a0d4:	movne	r0, r3
   1a0d8:	bne	1a030 <ftello64@plt+0x89b0>
   1a0dc:	b	1a02c <ftello64@plt+0x89ac>
   1a0e0:	ldr	r3, [r1, #4]
   1a0e4:	ldr	r2, [pc, #272]	; 1a1fc <ftello64@plt+0x8b7c>
   1a0e8:	and	r3, r2, r3, lsr #8
   1a0ec:	orr	r6, r6, r3
   1a0f0:	mov	r2, r6
   1a0f4:	mov	r1, r8
   1a0f8:	mov	r0, r4
   1a0fc:	bl	17f54 <ftello64@plt+0x68d4>
   1a100:	cmn	r0, #1
   1a104:	mov	r5, r0
   1a108:	bne	1a044 <ftello64@plt+0x89c4>
   1a10c:	b	1a02c <ftello64@plt+0x89ac>
   1a110:	add	r0, r2, r9
   1a114:	ldr	r5, [r3]
   1a118:	mov	r3, #0
   1a11c:	str	r3, [r0, #4]
   1a120:	ldr	r3, [r4, #8]
   1a124:	sub	r2, r3, #-536870911	; 0xe0000001
   1a128:	sub	r1, r3, #1
   1a12c:	sub	r3, r3, #-1073741823	; 0xc0000001
   1a130:	add	ip, ip, r2, lsl #3
   1a134:	lsl	r3, r3, #2
   1a138:	ldrb	lr, [ip, #6]
   1a13c:	cmp	r1, #0
   1a140:	movle	r2, #0
   1a144:	movgt	r2, #1
   1a148:	ands	r2, r2, lr, lsr #2
   1a14c:	bne	1a1b8 <ftello64@plt+0x8b38>
   1a150:	mov	r2, r6
   1a154:	mov	r1, r5
   1a158:	mov	r0, r4
   1a15c:	bl	17f54 <ftello64@plt+0x68d4>
   1a160:	cmn	r0, #1
   1a164:	mov	r7, r0
   1a168:	beq	1a02c <ftello64@plt+0x89ac>
   1a16c:	ldr	r0, [r4, #20]
   1a170:	mov	r1, r7
   1a174:	add	r0, r0, r9
   1a178:	bl	19ee8 <ftello64@plt+0x8868>
   1a17c:	cmp	r0, #0
   1a180:	beq	1a02c <ftello64@plt+0x89ac>
   1a184:	str	r6, [sp]
   1a188:	mov	r3, fp
   1a18c:	mov	r2, r7
   1a190:	mov	r1, r5
   1a194:	mov	r0, r4
   1a198:	bl	19fb8 <ftello64@plt+0x8938>
   1a19c:	cmp	r0, #0
   1a1a0:	bne	1a030 <ftello64@plt+0x89b0>
   1a1a4:	ldr	r3, [r4, #20]
   1a1a8:	add	r8, r3, r8
   1a1ac:	ldr	r3, [r8, #8]
   1a1b0:	ldr	r8, [r3, #4]
   1a1b4:	b	1a0f0 <ftello64@plt+0x8a70>
   1a1b8:	ldr	r2, [r4, #16]
   1a1bc:	ldr	r2, [r2, r3]
   1a1c0:	cmp	r5, r2
   1a1c4:	bne	1a1dc <ftello64@plt+0x8b5c>
   1a1c8:	ldr	r2, [ip, #4]
   1a1cc:	ldr	lr, [pc, #40]	; 1a1fc <ftello64@plt+0x8b7c>
   1a1d0:	and	r2, lr, r2, lsr #8
   1a1d4:	cmp	r6, r2
   1a1d8:	beq	1a1ec <ftello64@plt+0x8b6c>
   1a1dc:	sub	r1, r1, #1
   1a1e0:	sub	ip, ip, #8
   1a1e4:	sub	r3, r3, #4
   1a1e8:	b	1a138 <ftello64@plt+0x8ab8>
   1a1ec:	bl	19ee8 <ftello64@plt+0x8868>
   1a1f0:	cmp	r0, #0
   1a1f4:	bne	1a1a4 <ftello64@plt+0x8b24>
   1a1f8:	b	1a02c <ftello64@plt+0x89ac>
   1a1fc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1a200:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1a204:	mov	r6, r0
   1a208:	ldr	r7, [sp, #40]	; 0x28
   1a20c:	mov	r5, r1
   1a210:	mov	r4, r2
   1a214:	mov	r8, r3
   1a218:	mov	r9, #12
   1a21c:	mov	r1, r4
   1a220:	mov	r0, r5
   1a224:	bl	16a80 <ftello64@plt+0x5400>
   1a228:	cmp	r0, #0
   1a22c:	beq	1a238 <ftello64@plt+0x8bb8>
   1a230:	mov	r0, #0
   1a234:	b	1a278 <ftello64@plt+0x8bf8>
   1a238:	ldr	r3, [r6]
   1a23c:	add	r2, r3, r4, lsl #3
   1a240:	ldrb	r2, [r2, #4]
   1a244:	cmp	r2, r7
   1a248:	bne	1a280 <ftello64@plt+0x8c00>
   1a24c:	ldr	r3, [r3, r4, lsl #3]
   1a250:	cmp	r8, r3
   1a254:	bne	1a280 <ftello64@plt+0x8c00>
   1a258:	cmp	r7, #9
   1a25c:	bne	1a230 <ftello64@plt+0x8bb0>
   1a260:	mov	r1, r4
   1a264:	mov	r0, r5
   1a268:	bl	19ee8 <ftello64@plt+0x8868>
   1a26c:	cmp	r0, #0
   1a270:	bne	1a230 <ftello64@plt+0x8bb0>
   1a274:	mov	r0, #12
   1a278:	add	sp, sp, #12
   1a27c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a280:	mov	r1, r4
   1a284:	mov	r0, r5
   1a288:	bl	19ee8 <ftello64@plt+0x8868>
   1a28c:	cmp	r0, #0
   1a290:	beq	1a274 <ftello64@plt+0x8bf4>
   1a294:	mul	r4, r9, r4
   1a298:	ldr	r3, [r6, #20]
   1a29c:	add	r3, r3, r4
   1a2a0:	ldr	r2, [r3, #4]
   1a2a4:	cmp	r2, #0
   1a2a8:	beq	1a230 <ftello64@plt+0x8bb0>
   1a2ac:	cmp	r2, #2
   1a2b0:	beq	1a2c8 <ftello64@plt+0x8c48>
   1a2b4:	ldr	r2, [r6, #20]
   1a2b8:	add	r4, r2, r4
   1a2bc:	ldr	r3, [r4, #8]
   1a2c0:	ldr	r4, [r3]
   1a2c4:	b	1a21c <ftello64@plt+0x8b9c>
   1a2c8:	ldr	r2, [r3, #8]
   1a2cc:	mov	r1, r5
   1a2d0:	str	r7, [sp]
   1a2d4:	mov	r3, r8
   1a2d8:	ldr	r2, [r2, #4]
   1a2dc:	mov	r0, r6
   1a2e0:	bl	1a200 <ftello64@plt+0x8b80>
   1a2e4:	cmp	r0, #0
   1a2e8:	beq	1a2b4 <ftello64@plt+0x8c34>
   1a2ec:	b	1a278 <ftello64@plt+0x8bf8>
   1a2f0:	push	{r4, r5, r6, r7, r8, lr}
   1a2f4:	subs	r7, r1, #0
   1a2f8:	bne	1a304 <ftello64@plt+0x8c84>
   1a2fc:	mov	r0, #0
   1a300:	pop	{r4, r5, r6, r7, r8, pc}
   1a304:	ldr	r3, [r7, #4]
   1a308:	cmp	r3, #0
   1a30c:	beq	1a2fc <ftello64@plt+0x8c7c>
   1a310:	ldm	r0, {r1, r2}
   1a314:	mov	r5, r0
   1a318:	add	r2, r2, r3, lsl #1
   1a31c:	cmp	r1, r2
   1a320:	bge	1a348 <ftello64@plt+0x8cc8>
   1a324:	add	r1, r3, r1
   1a328:	ldr	r0, [r0, #8]
   1a32c:	lsl	r4, r1, #1
   1a330:	lsl	r1, r1, #3
   1a334:	bl	22e1c <ftello64@plt+0x1179c>
   1a338:	cmp	r0, #0
   1a33c:	beq	1a44c <ftello64@plt+0x8dcc>
   1a340:	str	r0, [r5, #8]
   1a344:	str	r4, [r5]
   1a348:	ldr	r4, [r5, #4]
   1a34c:	ldr	r2, [r7, #4]
   1a350:	cmp	r4, #0
   1a354:	bne	1a374 <ftello64@plt+0x8cf4>
   1a358:	str	r2, [r5, #4]
   1a35c:	ldr	r2, [r7, #4]
   1a360:	ldr	r0, [r5, #8]
   1a364:	ldr	r1, [r7, #8]
   1a368:	lsl	r2, r2, #2
   1a36c:	bl	11350 <memcpy@plt>
   1a370:	b	1a2fc <ftello64@plt+0x8c7c>
   1a374:	add	r6, r4, r2, lsl #1
   1a378:	sub	r3, r4, #1
   1a37c:	sub	r2, r2, #1
   1a380:	cmp	r2, #0
   1a384:	cmpge	r3, #0
   1a388:	bge	1a400 <ftello64@plt+0x8d80>
   1a38c:	cmp	r2, #0
   1a390:	blt	1a3b0 <ftello64@plt+0x8d30>
   1a394:	add	r2, r2, #1
   1a398:	sub	r6, r6, r2
   1a39c:	ldr	r0, [r5, #8]
   1a3a0:	lsl	r2, r2, #2
   1a3a4:	ldr	r1, [r7, #8]
   1a3a8:	add	r0, r0, r6, lsl #2
   1a3ac:	bl	11350 <memcpy@plt>
   1a3b0:	ldr	r2, [r7, #4]
   1a3b4:	ldr	r1, [r5, #4]
   1a3b8:	add	r2, r1, r2, lsl #1
   1a3bc:	sub	ip, r2, #1
   1a3c0:	subs	r2, r2, r6
   1a3c4:	beq	1a2fc <ftello64@plt+0x8c7c>
   1a3c8:	ldr	r0, [r5, #8]
   1a3cc:	sub	r3, r1, #1
   1a3d0:	add	r1, r1, r2
   1a3d4:	str	r1, [r5, #4]
   1a3d8:	ldr	r4, [r0, ip, lsl #2]
   1a3dc:	ldr	lr, [r0, r3, lsl #2]
   1a3e0:	add	r1, r3, r2
   1a3e4:	cmp	r4, lr
   1a3e8:	ble	1a434 <ftello64@plt+0x8db4>
   1a3ec:	subs	r2, r2, #1
   1a3f0:	sub	ip, ip, #1
   1a3f4:	str	r4, [r0, r1, lsl #2]
   1a3f8:	bne	1a3d8 <ftello64@plt+0x8d58>
   1a3fc:	b	1a2fc <ftello64@plt+0x8c7c>
   1a400:	ldr	r1, [r5, #8]
   1a404:	ldr	r0, [r7, #8]
   1a408:	ldr	ip, [r1, r3, lsl #2]
   1a40c:	ldr	r0, [r0, r2, lsl #2]
   1a410:	cmp	ip, r0
   1a414:	subeq	r2, r2, #1
   1a418:	beq	1a42c <ftello64@plt+0x8dac>
   1a41c:	sublt	r6, r6, #1
   1a420:	sublt	r2, r2, #1
   1a424:	strlt	r0, [r1, r6, lsl #2]
   1a428:	blt	1a380 <ftello64@plt+0x8d00>
   1a42c:	sub	r3, r3, #1
   1a430:	b	1a380 <ftello64@plt+0x8d00>
   1a434:	subs	r3, r3, #1
   1a438:	str	lr, [r0, r1, lsl #2]
   1a43c:	bpl	1a3d8 <ftello64@plt+0x8d58>
   1a440:	lsl	r2, r2, #2
   1a444:	add	r1, r0, r6, lsl #2
   1a448:	b	1a36c <ftello64@plt+0x8cec>
   1a44c:	mov	r0, #12
   1a450:	pop	{r4, r5, r6, r7, r8, pc}
   1a454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a458:	mov	r7, #12
   1a45c:	sub	sp, sp, #44	; 0x2c
   1a460:	mul	r7, r7, r2
   1a464:	str	r3, [sp, #12]
   1a468:	ldr	r3, [r1, #20]
   1a46c:	mov	r4, r1
   1a470:	add	r3, r3, r7
   1a474:	add	r6, sp, #16
   1a478:	ldr	r1, [r3, #4]
   1a47c:	str	r0, [sp, #8]
   1a480:	add	r1, r1, #1
   1a484:	mov	r0, r6
   1a488:	mov	r5, r2
   1a48c:	bl	174d0 <ftello64@plt+0x5e50>
   1a490:	subs	sl, r0, #0
   1a494:	bne	1a52c <ftello64@plt+0x8eac>
   1a498:	ldr	r3, [sp, #20]
   1a49c:	lsl	r8, r5, #3
   1a4a0:	add	r2, r3, #1
   1a4a4:	str	r2, [sp, #20]
   1a4a8:	ldr	r2, [sp, #24]
   1a4ac:	str	r5, [r2, r3, lsl #2]
   1a4b0:	ldr	r3, [r4, #24]
   1a4b4:	mvn	r2, #0
   1a4b8:	add	r3, r3, r7
   1a4bc:	str	r2, [r3, #4]
   1a4c0:	ldr	r3, [r4]
   1a4c4:	add	r2, r3, r8
   1a4c8:	ldr	r1, [r2, #4]
   1a4cc:	ldr	r2, [pc, #352]	; 1a634 <ftello64@plt+0x8fb4>
   1a4d0:	and	r2, r2, r1
   1a4d4:	cmp	r2, #0
   1a4d8:	bne	1a538 <ftello64@plt+0x8eb8>
   1a4dc:	ldr	r3, [r4]
   1a4e0:	add	r8, r3, r8
   1a4e4:	ldrb	r5, [r8, #4]
   1a4e8:	ands	r5, r5, #8
   1a4ec:	movne	r5, #0
   1a4f0:	movne	r9, r5
   1a4f4:	addne	r8, sp, #28
   1a4f8:	bne	1a5c0 <ftello64@plt+0x8f40>
   1a4fc:	ldr	r3, [sp, #12]
   1a500:	eor	r3, r3, #1
   1a504:	tst	r5, r3
   1a508:	ldr	r3, [r4, #24]
   1a50c:	ldmeq	r6, {r0, r1, r2}
   1a510:	add	r7, r3, r7
   1a514:	movne	r3, #0
   1a518:	strne	r3, [r7, #4]
   1a51c:	stmeq	r7, {r0, r1, r2}
   1a520:	ldm	r6, {r0, r1, r2}
   1a524:	ldr	r3, [sp, #8]
   1a528:	stm	r3, {r0, r1, r2}
   1a52c:	mov	r0, sl
   1a530:	add	sp, sp, #44	; 0x2c
   1a534:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a538:	ldr	r2, [r4, #20]
   1a53c:	add	r2, r2, r7
   1a540:	ldr	r0, [r2, #4]
   1a544:	cmp	r0, #0
   1a548:	beq	1a4dc <ftello64@plt+0x8e5c>
   1a54c:	ldr	r2, [r2, #8]
   1a550:	ldr	r2, [r2]
   1a554:	add	r3, r3, r2, lsl #3
   1a558:	ldrb	r3, [r3, #6]
   1a55c:	tst	r3, #4
   1a560:	bne	1a4dc <ftello64@plt+0x8e5c>
   1a564:	ldr	r3, [pc, #204]	; 1a638 <ftello64@plt+0x8fb8>
   1a568:	mov	r2, r5
   1a56c:	and	r3, r3, r1, lsr #8
   1a570:	str	r3, [sp]
   1a574:	mov	r1, r5
   1a578:	mov	r3, r5
   1a57c:	mov	r0, r4
   1a580:	bl	19fb8 <ftello64@plt+0x8938>
   1a584:	cmp	r0, #0
   1a588:	beq	1a4dc <ftello64@plt+0x8e5c>
   1a58c:	mov	sl, r0
   1a590:	b	1a52c <ftello64@plt+0x8eac>
   1a594:	ldr	r3, [r3, #8]
   1a598:	ldr	r1, [r4, #24]
   1a59c:	ldr	r2, [r3, r9, lsl #2]
   1a5a0:	mov	r3, #12
   1a5a4:	mul	fp, r3, r2
   1a5a8:	add	r1, r1, fp
   1a5ac:	ldr	r3, [r1, #4]
   1a5b0:	cmn	r3, #1
   1a5b4:	bne	1a5d8 <ftello64@plt+0x8f58>
   1a5b8:	mov	r5, #1
   1a5bc:	add	r9, r9, #1
   1a5c0:	ldr	r3, [r4, #20]
   1a5c4:	add	r3, r3, r7
   1a5c8:	ldr	r2, [r3, #4]
   1a5cc:	cmp	r9, r2
   1a5d0:	blt	1a594 <ftello64@plt+0x8f14>
   1a5d4:	b	1a4fc <ftello64@plt+0x8e7c>
   1a5d8:	cmp	r3, #0
   1a5dc:	bne	1a628 <ftello64@plt+0x8fa8>
   1a5e0:	mov	r1, r4
   1a5e4:	mov	r0, r8
   1a5e8:	bl	1a454 <ftello64@plt+0x8dd4>
   1a5ec:	cmp	r0, #0
   1a5f0:	bne	1a58c <ftello64@plt+0x8f0c>
   1a5f4:	mov	r1, r8
   1a5f8:	mov	r0, r6
   1a5fc:	bl	1a2f0 <ftello64@plt+0x8c70>
   1a600:	cmp	r0, #0
   1a604:	bne	1a58c <ftello64@plt+0x8f0c>
   1a608:	ldr	r3, [r4, #24]
   1a60c:	add	fp, r3, fp
   1a610:	ldr	r3, [fp, #4]
   1a614:	cmp	r3, #0
   1a618:	bne	1a5bc <ftello64@plt+0x8f3c>
   1a61c:	ldr	r0, [sp, #36]	; 0x24
   1a620:	bl	14340 <ftello64@plt+0x2cc0>
   1a624:	b	1a5b8 <ftello64@plt+0x8f38>
   1a628:	ldm	r1, {r0, r1, r2}
   1a62c:	stm	r8, {r0, r1, r2}
   1a630:	b	1a5f4 <ftello64@plt+0x8f74>
   1a634:	andeq	pc, r3, r0, lsl #30
   1a638:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1a63c:	cmp	r1, #0
   1a640:	push	{r4, r5, r6, lr}
   1a644:	mov	r4, r0
   1a648:	bge	1a654 <ftello64@plt+0x8fd4>
   1a64c:	ldr	r0, [r4, #60]	; 0x3c
   1a650:	pop	{r4, r5, r6, pc}
   1a654:	ldr	r3, [r0, #48]	; 0x30
   1a658:	cmp	r1, r3
   1a65c:	bne	1a670 <ftello64@plt+0x8ff0>
   1a660:	tst	r2, #2
   1a664:	movne	r0, #8
   1a668:	moveq	r0, #10
   1a66c:	pop	{r4, r5, r6, pc}
   1a670:	ldr	r3, [r0, #80]	; 0x50
   1a674:	cmp	r3, #1
   1a678:	ldrgt	r3, [r0, #8]
   1a67c:	bgt	1a6b0 <ftello64@plt+0x9030>
   1a680:	ldr	r3, [r0, #4]
   1a684:	ldr	r0, [r0, #68]	; 0x44
   1a688:	ldrb	r5, [r3, r1]
   1a68c:	mov	r1, r5
   1a690:	bl	1691c <ftello64@plt+0x529c>
   1a694:	cmp	r0, #0
   1a698:	bne	1a714 <ftello64@plt+0x9094>
   1a69c:	cmp	r5, #10
   1a6a0:	popne	{r4, r5, r6, pc}
   1a6a4:	b	1a6f8 <ftello64@plt+0x9078>
   1a6a8:	subs	r1, r1, #1
   1a6ac:	bcc	1a64c <ftello64@plt+0x8fcc>
   1a6b0:	ldr	r5, [r3, r1, lsl #2]
   1a6b4:	cmn	r5, #1
   1a6b8:	beq	1a6a8 <ftello64@plt+0x9028>
   1a6bc:	ldrb	r3, [r4, #78]	; 0x4e
   1a6c0:	cmp	r3, #0
   1a6c4:	beq	1a6f0 <ftello64@plt+0x9070>
   1a6c8:	mov	r0, r5
   1a6cc:	bl	1150c <iswalnum@plt>
   1a6d0:	sub	r3, r5, #95	; 0x5f
   1a6d4:	clz	r3, r3
   1a6d8:	lsr	r3, r3, #5
   1a6dc:	cmp	r0, #0
   1a6e0:	moveq	r0, r3
   1a6e4:	orrne	r0, r3, #1
   1a6e8:	cmp	r0, #0
   1a6ec:	bne	1a714 <ftello64@plt+0x9094>
   1a6f0:	cmp	r5, #10
   1a6f4:	bne	1a70c <ftello64@plt+0x908c>
   1a6f8:	ldrb	r0, [r4, #77]	; 0x4d
   1a6fc:	cmp	r0, #0
   1a700:	movne	r0, #2
   1a704:	moveq	r0, #0
   1a708:	pop	{r4, r5, r6, pc}
   1a70c:	mov	r0, #0
   1a710:	pop	{r4, r5, r6, pc}
   1a714:	mov	r0, #1
   1a718:	pop	{r4, r5, r6, pc}
   1a71c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a720:	mov	r4, r0
   1a724:	ldr	r5, [r0, #24]
   1a728:	sub	sp, sp, #28
   1a72c:	cmp	r5, r1
   1a730:	mov	r6, r1
   1a734:	mov	sl, r2
   1a738:	suble	r5, r1, r5
   1a73c:	ble	1a79c <ftello64@plt+0x911c>
   1a740:	ldr	r3, [r0, #80]	; 0x50
   1a744:	mov	r5, r1
   1a748:	cmp	r3, #1
   1a74c:	ldr	r3, [r0, #44]	; 0x2c
   1a750:	movgt	r2, #0
   1a754:	str	r3, [r0, #48]	; 0x30
   1a758:	ldr	r3, [r0, #52]	; 0x34
   1a75c:	strgt	r2, [r0, #16]
   1a760:	strgt	r2, [r0, #20]
   1a764:	str	r3, [r0, #56]	; 0x38
   1a768:	tst	sl, #1
   1a76c:	mov	r3, #0
   1a770:	str	r3, [r0, #28]
   1a774:	str	r3, [r0, #24]
   1a778:	str	r3, [r0, #32]
   1a77c:	strb	r3, [r0, #76]	; 0x4c
   1a780:	moveq	r3, #6
   1a784:	movne	r3, #4
   1a788:	str	r3, [r0, #60]	; 0x3c
   1a78c:	ldrb	r3, [r0, #75]	; 0x4b
   1a790:	cmp	r3, #0
   1a794:	ldreq	r3, [r0]
   1a798:	streq	r3, [r0, #4]
   1a79c:	cmp	r5, #0
   1a7a0:	beq	1a89c <ftello64@plt+0x921c>
   1a7a4:	ldr	r3, [r4, #32]
   1a7a8:	ldr	r8, [r4, #28]
   1a7ac:	cmp	r5, r3
   1a7b0:	ldrb	r3, [r4, #76]	; 0x4c
   1a7b4:	bge	1aa44 <ftello64@plt+0x93c4>
   1a7b8:	cmp	r3, #0
   1a7bc:	beq	1a9d4 <ftello64@plt+0x9354>
   1a7c0:	ldr	r9, [r4, #12]
   1a7c4:	mov	r3, r8
   1a7c8:	mov	r2, #0
   1a7cc:	add	r7, r2, r3
   1a7d0:	add	r7, r7, r7, lsr #31
   1a7d4:	asr	r7, r7, #1
   1a7d8:	ldr	r1, [r9, r7, lsl #2]
   1a7dc:	cmp	r5, r1
   1a7e0:	blt	1a8e8 <ftello64@plt+0x9268>
   1a7e4:	ble	1a7fc <ftello64@plt+0x917c>
   1a7e8:	add	r2, r7, #1
   1a7ec:	cmp	r2, r3
   1a7f0:	blt	1a7cc <ftello64@plt+0x914c>
   1a7f4:	cmp	r5, r1
   1a7f8:	addgt	r7, r7, #1
   1a7fc:	mov	r2, sl
   1a800:	sub	r1, r7, #1
   1a804:	mov	r0, r4
   1a808:	bl	1a63c <ftello64@plt+0x8fbc>
   1a80c:	cmp	r5, r8
   1a810:	movge	r3, #0
   1a814:	movlt	r3, #1
   1a818:	cmp	r5, r7
   1a81c:	movne	r3, #0
   1a820:	cmp	r3, #0
   1a824:	str	r0, [r4, #60]	; 0x3c
   1a828:	beq	1a90c <ftello64@plt+0x928c>
   1a82c:	ldr	r3, [r9, r7, lsl #2]
   1a830:	cmp	r5, r3
   1a834:	bne	1a90c <ftello64@plt+0x928c>
   1a838:	ldr	r0, [r4, #8]
   1a83c:	sub	r2, r8, r5
   1a840:	add	r1, r0, r5, lsl #2
   1a844:	lsl	r2, r2, #2
   1a848:	bl	11314 <memmove@plt>
   1a84c:	ldr	r0, [r4, #4]
   1a850:	ldr	r2, [r4, #28]
   1a854:	add	r1, r0, r5
   1a858:	sub	r2, r2, r5
   1a85c:	bl	11314 <memmove@plt>
   1a860:	ldr	r3, [r4, #28]
   1a864:	sub	r3, r3, r5
   1a868:	str	r3, [r4, #28]
   1a86c:	ldr	r3, [r4, #32]
   1a870:	sub	r3, r3, r5
   1a874:	str	r3, [r4, #32]
   1a878:	mov	r3, #0
   1a87c:	ldr	r2, [r4, #28]
   1a880:	cmp	r3, r2
   1a884:	blt	1a8f0 <ftello64@plt+0x9270>
   1a888:	ldrb	r3, [r4, #75]	; 0x4b
   1a88c:	cmp	r3, #0
   1a890:	ldreq	r3, [r4, #4]
   1a894:	addeq	r3, r3, r5
   1a898:	streq	r3, [r4, #4]
   1a89c:	ldr	r2, [r4, #56]	; 0x38
   1a8a0:	ldr	r3, [r4, #48]	; 0x30
   1a8a4:	str	r6, [r4, #24]
   1a8a8:	sub	r3, r3, r5
   1a8ac:	sub	r5, r2, r5
   1a8b0:	ldr	r2, [r4, #80]	; 0x50
   1a8b4:	str	r3, [r4, #48]	; 0x30
   1a8b8:	cmp	r2, #1
   1a8bc:	str	r5, [r4, #56]	; 0x38
   1a8c0:	ble	1ad1c <ftello64@plt+0x969c>
   1a8c4:	ldrb	r3, [r4, #72]	; 0x48
   1a8c8:	mov	r0, r4
   1a8cc:	cmp	r3, #0
   1a8d0:	beq	1ad0c <ftello64@plt+0x968c>
   1a8d4:	bl	17740 <ftello64@plt+0x60c0>
   1a8d8:	cmp	r0, #0
   1a8dc:	beq	1ad10 <ftello64@plt+0x9690>
   1a8e0:	add	sp, sp, #28
   1a8e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8e8:	mov	r3, r7
   1a8ec:	b	1a7ec <ftello64@plt+0x916c>
   1a8f0:	ldr	r1, [r4, #12]
   1a8f4:	add	r2, r5, r3
   1a8f8:	ldr	r2, [r1, r2, lsl #2]
   1a8fc:	sub	r2, r2, r5
   1a900:	str	r2, [r1, r3, lsl #2]
   1a904:	add	r3, r3, #1
   1a908:	b	1a87c <ftello64@plt+0x91fc>
   1a90c:	ldr	r3, [r4, #44]	; 0x2c
   1a910:	sub	r3, r3, r6
   1a914:	add	r3, r3, r5
   1a918:	str	r3, [r4, #48]	; 0x30
   1a91c:	ldr	r3, [r4, #52]	; 0x34
   1a920:	sub	r3, r3, r6
   1a924:	add	r3, r3, r5
   1a928:	str	r3, [r4, #56]	; 0x38
   1a92c:	mov	r3, #0
   1a930:	strb	r3, [r4, #76]	; 0x4c
   1a934:	add	r3, r9, r7, lsl #2
   1a938:	cmp	r7, #0
   1a93c:	ble	1a94c <ftello64@plt+0x92cc>
   1a940:	ldr	r2, [r3, #-4]!
   1a944:	cmp	r5, r2
   1a948:	beq	1a988 <ftello64@plt+0x9308>
   1a94c:	lsl	r3, r7, #2
   1a950:	cmp	r7, r8
   1a954:	blt	1a990 <ftello64@plt+0x9310>
   1a958:	moveq	r3, #0
   1a95c:	streq	r3, [r4, #28]
   1a960:	beq	1a980 <ftello64@plt+0x9300>
   1a964:	ldr	r3, [r9, r7, lsl #2]
   1a968:	sub	r3, r3, r5
   1a96c:	cmp	r3, #0
   1a970:	str	r3, [r4, #28]
   1a974:	mvnne	r1, #0
   1a978:	movne	r3, #0
   1a97c:	bne	1a9b8 <ftello64@plt+0x9338>
   1a980:	ldr	r3, [r4, #28]
   1a984:	b	1aa3c <ftello64@plt+0x93bc>
   1a988:	sub	r7, r7, #1
   1a98c:	b	1a938 <ftello64@plt+0x92b8>
   1a990:	ldr	r2, [r4, #8]
   1a994:	ldr	r2, [r2, r3]
   1a998:	add	r3, r3, #4
   1a99c:	cmn	r2, #1
   1a9a0:	bne	1a964 <ftello64@plt+0x92e4>
   1a9a4:	add	r7, r7, #1
   1a9a8:	b	1a950 <ftello64@plt+0x92d0>
   1a9ac:	ldr	r2, [r4, #8]
   1a9b0:	str	r1, [r2, r3, lsl #2]
   1a9b4:	add	r3, r3, #1
   1a9b8:	ldr	r2, [r4, #28]
   1a9bc:	cmp	r3, r2
   1a9c0:	blt	1a9ac <ftello64@plt+0x932c>
   1a9c4:	mov	r1, #255	; 0xff
   1a9c8:	ldr	r0, [r4, #4]
   1a9cc:	bl	1153c <memset@plt>
   1a9d0:	b	1a980 <ftello64@plt+0x9300>
   1a9d4:	mov	r2, sl
   1a9d8:	sub	r1, r5, #1
   1a9dc:	mov	r0, r4
   1a9e0:	bl	1a63c <ftello64@plt+0x8fbc>
   1a9e4:	ldr	r3, [r4, #80]	; 0x50
   1a9e8:	cmp	r3, #1
   1a9ec:	str	r0, [r4, #60]	; 0x3c
   1a9f0:	ble	1aa08 <ftello64@plt+0x9388>
   1a9f4:	ldr	r0, [r4, #8]
   1a9f8:	sub	r2, r8, r5
   1a9fc:	add	r1, r0, r5, lsl #2
   1aa00:	lsl	r2, r2, #2
   1aa04:	bl	11314 <memmove@plt>
   1aa08:	ldrb	r3, [r4, #75]	; 0x4b
   1aa0c:	cmp	r3, #0
   1aa10:	beq	1aa28 <ftello64@plt+0x93a8>
   1aa14:	ldr	r0, [r4, #4]
   1aa18:	ldr	r2, [r4, #28]
   1aa1c:	add	r1, r0, r5
   1aa20:	sub	r2, r2, r5
   1aa24:	bl	11314 <memmove@plt>
   1aa28:	ldr	r3, [r4, #28]
   1aa2c:	sub	r3, r3, r5
   1aa30:	str	r3, [r4, #28]
   1aa34:	ldr	r3, [r4, #32]
   1aa38:	sub	r3, r3, r5
   1aa3c:	str	r3, [r4, #32]
   1aa40:	b	1a888 <ftello64@plt+0x9208>
   1aa44:	cmp	r3, #0
   1aa48:	beq	1aa74 <ftello64@plt+0x93f4>
   1aa4c:	ldr	r3, [r4, #44]	; 0x2c
   1aa50:	sub	r3, r3, r6
   1aa54:	add	r3, r3, r5
   1aa58:	str	r3, [r4, #48]	; 0x30
   1aa5c:	ldr	r3, [r4, #52]	; 0x34
   1aa60:	sub	r3, r3, r6
   1aa64:	add	r3, r3, r5
   1aa68:	str	r3, [r4, #56]	; 0x38
   1aa6c:	mov	r3, #0
   1aa70:	strb	r3, [r4, #76]	; 0x4c
   1aa74:	ldr	r3, [r4, #80]	; 0x50
   1aa78:	mov	r2, #0
   1aa7c:	cmp	r3, #1
   1aa80:	str	r2, [r4, #28]
   1aa84:	ldr	r7, [r4, #24]
   1aa88:	ble	1acb4 <ftello64@plt+0x9634>
   1aa8c:	ldrb	r2, [r4, #73]	; 0x49
   1aa90:	cmp	r2, #0
   1aa94:	beq	1ab60 <ftello64@plt+0x94e0>
   1aa98:	ldr	r2, [r4]
   1aa9c:	sub	r3, r5, r3
   1aaa0:	add	r7, r2, r7
   1aaa4:	add	r3, r7, r3
   1aaa8:	cmp	r2, r3
   1aaac:	sub	r9, r5, #1
   1aab0:	movcs	r3, r2
   1aab4:	add	r9, r7, r9
   1aab8:	cmp	r9, r3
   1aabc:	mov	r1, r9
   1aac0:	bcc	1ab60 <ftello64@plt+0x94e0>
   1aac4:	ldrb	r2, [r9]
   1aac8:	sub	r0, r9, #1
   1aacc:	and	r2, r2, #192	; 0xc0
   1aad0:	cmp	r2, #128	; 0x80
   1aad4:	beq	1abdc <ftello64@plt+0x955c>
   1aad8:	ldr	r2, [r4, #48]	; 0x30
   1aadc:	ldr	r0, [r4, #64]	; 0x40
   1aae0:	add	r2, r7, r2
   1aae4:	cmp	r0, #0
   1aae8:	sub	r2, r2, r9
   1aaec:	beq	1ab08 <ftello64@plt+0x9488>
   1aaf0:	cmp	r2, #6
   1aaf4:	movlt	r3, r2
   1aaf8:	movge	r3, #6
   1aafc:	add	r1, sp, #8
   1ab00:	subs	r3, r3, #1
   1ab04:	bpl	1abcc <ftello64@plt+0x954c>
   1ab08:	add	r3, sp, #16
   1ab0c:	mov	fp, #0
   1ab10:	add	r0, sp, #4
   1ab14:	str	fp, [sp, #16]
   1ab18:	str	fp, [sp, #20]
   1ab1c:	bl	23258 <ftello64@plt+0x11bd8>
   1ab20:	add	r7, r7, r5
   1ab24:	sub	r9, r7, r9
   1ab28:	cmp	r0, r9
   1ab2c:	movcc	r3, #0
   1ab30:	movcs	r3, #1
   1ab34:	cmn	r0, #3
   1ab38:	movhi	r3, #0
   1ab3c:	cmp	r3, fp
   1ab40:	beq	1ab60 <ftello64@plt+0x94e0>
   1ab44:	str	fp, [r4, #16]
   1ab48:	str	fp, [r4, #20]
   1ab4c:	ldr	fp, [sp, #4]
   1ab50:	sub	r0, r0, r9
   1ab54:	cmn	fp, #1
   1ab58:	str	r0, [r4, #28]
   1ab5c:	bne	1ac50 <ftello64@plt+0x95d0>
   1ab60:	ldr	r7, [r4, #24]
   1ab64:	ldr	r3, [r4, #32]
   1ab68:	mvn	fp, #0
   1ab6c:	add	r7, r7, r3
   1ab70:	cmp	r6, r7
   1ab74:	bgt	1abe4 <ftello64@plt+0x9564>
   1ab78:	sub	r7, r7, r6
   1ab7c:	cmn	fp, #1
   1ab80:	str	r7, [r4, #28]
   1ab84:	bne	1ac50 <ftello64@plt+0x95d0>
   1ab88:	mov	r2, sl
   1ab8c:	sub	r1, r8, #1
   1ab90:	mov	r0, r4
   1ab94:	bl	1a63c <ftello64@plt+0x8fbc>
   1ab98:	str	r0, [r4, #60]	; 0x3c
   1ab9c:	ldr	r3, [r4, #28]
   1aba0:	cmp	r3, #0
   1aba4:	movne	r3, #0
   1aba8:	mvnne	r1, #0
   1abac:	beq	1a980 <ftello64@plt+0x9300>
   1abb0:	ldr	r2, [r4, #28]
   1abb4:	cmp	r3, r2
   1abb8:	blt	1aca4 <ftello64@plt+0x9624>
   1abbc:	ldrb	r3, [r4, #75]	; 0x4b
   1abc0:	cmp	r3, #0
   1abc4:	beq	1a980 <ftello64@plt+0x9300>
   1abc8:	b	1a9c4 <ftello64@plt+0x9344>
   1abcc:	ldrb	ip, [r9, r3]
   1abd0:	ldrb	ip, [r0, ip]
   1abd4:	strb	ip, [r1, r3]
   1abd8:	b	1ab00 <ftello64@plt+0x9480>
   1abdc:	mov	r9, r0
   1abe0:	b	1aab8 <ftello64@plt+0x9438>
   1abe4:	add	r9, r4, #16
   1abe8:	add	r3, sp, #16
   1abec:	ldm	r9, {r0, r1}
   1abf0:	ldr	fp, [r4, #44]	; 0x2c
   1abf4:	stm	r3, {r0, r1}
   1abf8:	ldr	r1, [r4]
   1abfc:	sub	fp, fp, r7
   1ac00:	mov	r3, r9
   1ac04:	mov	r2, fp
   1ac08:	add	r1, r1, r7
   1ac0c:	add	r0, sp, #8
   1ac10:	bl	23258 <ftello64@plt+0x11bd8>
   1ac14:	sub	r3, r0, #1
   1ac18:	cmn	r3, #4
   1ac1c:	ldrls	fp, [sp, #8]
   1ac20:	bls	1ac48 <ftello64@plt+0x95c8>
   1ac24:	cmp	fp, #0
   1ac28:	cmpne	r0, #0
   1ac2c:	moveq	fp, #0
   1ac30:	ldrne	r3, [r4]
   1ac34:	ldrbne	fp, [r3, r7]
   1ac38:	add	r3, sp, #16
   1ac3c:	ldm	r3, {r0, r1}
   1ac40:	stm	r9, {r0, r1}
   1ac44:	mov	r0, #1
   1ac48:	add	r7, r7, r0
   1ac4c:	b	1ab70 <ftello64@plt+0x94f0>
   1ac50:	ldrb	r3, [r4, #78]	; 0x4e
   1ac54:	cmp	r3, #0
   1ac58:	beq	1ac80 <ftello64@plt+0x9600>
   1ac5c:	mov	r0, fp
   1ac60:	bl	1150c <iswalnum@plt>
   1ac64:	cmp	fp, #95	; 0x5f
   1ac68:	clz	r0, r0
   1ac6c:	lsr	r0, r0, #5
   1ac70:	moveq	r0, #0
   1ac74:	cmp	r0, #0
   1ac78:	moveq	r3, #1
   1ac7c:	beq	1ac9c <ftello64@plt+0x961c>
   1ac80:	cmp	fp, #10
   1ac84:	movne	r3, #0
   1ac88:	bne	1ac9c <ftello64@plt+0x961c>
   1ac8c:	ldrb	r3, [r4, #77]	; 0x4d
   1ac90:	cmp	r3, #0
   1ac94:	movne	r3, #2
   1ac98:	moveq	r3, #0
   1ac9c:	str	r3, [r4, #60]	; 0x3c
   1aca0:	b	1ab9c <ftello64@plt+0x951c>
   1aca4:	ldr	r2, [r4, #8]
   1aca8:	str	r1, [r2, r3, lsl #2]
   1acac:	add	r3, r3, #1
   1acb0:	b	1abb0 <ftello64@plt+0x9530>
   1acb4:	ldr	r3, [r4]
   1acb8:	ldr	r0, [r4, #68]	; 0x44
   1acbc:	add	r3, r3, r5
   1acc0:	add	r7, r3, r7
   1acc4:	ldr	r3, [r4, #64]	; 0x40
   1acc8:	ldrb	r7, [r7, #-1]
   1accc:	cmp	r3, #0
   1acd0:	str	r2, [r4, #32]
   1acd4:	ldrbne	r7, [r3, r7]
   1acd8:	mov	r1, r7
   1acdc:	bl	1691c <ftello64@plt+0x529c>
   1ace0:	cmp	r0, #0
   1ace4:	movne	r0, #1
   1ace8:	bne	1ad04 <ftello64@plt+0x9684>
   1acec:	cmp	r7, #10
   1acf0:	bne	1ad04 <ftello64@plt+0x9684>
   1acf4:	ldrb	r0, [r4, #77]	; 0x4d
   1acf8:	cmp	r0, #0
   1acfc:	movne	r0, #2
   1ad00:	moveq	r0, #0
   1ad04:	str	r0, [r4, #60]	; 0x3c
   1ad08:	b	1a888 <ftello64@plt+0x9208>
   1ad0c:	bl	175ec <ftello64@plt+0x5f6c>
   1ad10:	mov	r0, #0
   1ad14:	str	r0, [r4, #40]	; 0x28
   1ad18:	b	1a8e0 <ftello64@plt+0x9260>
   1ad1c:	ldrb	r2, [r4, #75]	; 0x4b
   1ad20:	cmp	r2, #0
   1ad24:	streq	r3, [r4, #28]
   1ad28:	beq	1ad10 <ftello64@plt+0x9690>
   1ad2c:	ldrb	r3, [r4, #72]	; 0x48
   1ad30:	cmp	r3, #0
   1ad34:	beq	1ad44 <ftello64@plt+0x96c4>
   1ad38:	mov	r0, r4
   1ad3c:	bl	17c10 <ftello64@plt+0x6590>
   1ad40:	b	1ad10 <ftello64@plt+0x9690>
   1ad44:	ldr	r3, [r4, #64]	; 0x40
   1ad48:	cmp	r3, #0
   1ad4c:	beq	1ad10 <ftello64@plt+0x9690>
   1ad50:	mov	r0, r4
   1ad54:	bl	16a30 <ftello64@plt+0x53b0>
   1ad58:	b	1ad10 <ftello64@plt+0x9690>
   1ad5c:	ldr	r3, [r0, #4]
   1ad60:	push	{r4, r5, r6, lr}
   1ad64:	mov	r5, r1
   1ad68:	ldrb	r1, [r3, r2]
   1ad6c:	ldrb	r3, [r5, #4]
   1ad70:	mov	r4, r0
   1ad74:	mov	r6, r2
   1ad78:	sub	r3, r3, #1
   1ad7c:	cmp	r3, #6
   1ad80:	ldrls	pc, [pc, r3, lsl #2]
   1ad84:	b	1ae70 <ftello64@plt+0x97f0>
   1ad88:	andeq	sl, r1, r4, lsr #27
   1ad8c:	andeq	sl, r1, r0, ror lr
   1ad90:	andeq	sl, r1, r0, lsr #28
   1ad94:	andeq	sl, r1, r0, ror lr
   1ad98:	andeq	sl, r1, ip, lsr lr
   1ad9c:	andeq	sl, r1, r0, ror lr
   1ada0:	andeq	sl, r1, r4, lsr lr
   1ada4:	ldrb	r3, [r5]
   1ada8:	cmp	r3, r1
   1adac:	bne	1ae70 <ftello64@plt+0x97f0>
   1adb0:	ldr	r5, [r5, #4]
   1adb4:	ldr	r2, [pc, #196]	; 1ae80 <ftello64@plt+0x9800>
   1adb8:	and	r2, r2, r5
   1adbc:	cmp	r2, #0
   1adc0:	beq	1ae78 <ftello64@plt+0x97f8>
   1adc4:	ldr	r2, [r4, #88]	; 0x58
   1adc8:	mov	r1, r6
   1adcc:	mov	r0, r4
   1add0:	bl	1a63c <ftello64@plt+0x8fbc>
   1add4:	ldr	r3, [pc, #168]	; 1ae84 <ftello64@plt+0x9804>
   1add8:	and	r3, r3, r5, lsr #8
   1addc:	tst	r3, #4
   1ade0:	beq	1adec <ftello64@plt+0x976c>
   1ade4:	ands	r1, r0, #1
   1ade8:	beq	1ae70 <ftello64@plt+0x97f0>
   1adec:	tst	r3, #8
   1adf0:	beq	1adfc <ftello64@plt+0x977c>
   1adf4:	tst	r0, #1
   1adf8:	bne	1ae70 <ftello64@plt+0x97f0>
   1adfc:	tst	r3, #32
   1ae00:	beq	1ae0c <ftello64@plt+0x978c>
   1ae04:	ands	r1, r0, #2
   1ae08:	beq	1ae70 <ftello64@plt+0x97f0>
   1ae0c:	tst	r3, #128	; 0x80
   1ae10:	beq	1ae78 <ftello64@plt+0x97f8>
   1ae14:	lsr	r0, r0, #3
   1ae18:	and	r0, r0, #1
   1ae1c:	pop	{r4, r5, r6, pc}
   1ae20:	ldr	r0, [r5]
   1ae24:	bl	1691c <ftello64@plt+0x529c>
   1ae28:	cmp	r0, #0
   1ae2c:	bne	1adb0 <ftello64@plt+0x9730>
   1ae30:	pop	{r4, r5, r6, pc}
   1ae34:	tst	r1, #128	; 0x80
   1ae38:	bne	1ae70 <ftello64@plt+0x97f0>
   1ae3c:	cmp	r1, #10
   1ae40:	bne	1ae58 <ftello64@plt+0x97d8>
   1ae44:	ldr	r3, [r4, #84]	; 0x54
   1ae48:	ldr	r0, [r3, #128]	; 0x80
   1ae4c:	ands	r0, r0, #64	; 0x40
   1ae50:	bne	1adb0 <ftello64@plt+0x9730>
   1ae54:	pop	{r4, r5, r6, pc}
   1ae58:	cmp	r1, #0
   1ae5c:	bne	1adb0 <ftello64@plt+0x9730>
   1ae60:	ldr	r3, [r4, #84]	; 0x54
   1ae64:	ldr	r3, [r3, #128]	; 0x80
   1ae68:	tst	r3, #128	; 0x80
   1ae6c:	beq	1adb0 <ftello64@plt+0x9730>
   1ae70:	mov	r0, #0
   1ae74:	pop	{r4, r5, r6, pc}
   1ae78:	mov	r0, #1
   1ae7c:	pop	{r4, r5, r6, pc}
   1ae80:	andeq	pc, r3, r0, lsl #30
   1ae84:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1ae88:	push	{r4, r5, r6, r7, r8, lr}
   1ae8c:	mov	r5, r1
   1ae90:	mov	r1, r2
   1ae94:	ldr	r2, [r0, #88]	; 0x58
   1ae98:	mov	r4, r0
   1ae9c:	bl	1a63c <ftello64@plt+0x8fbc>
   1aea0:	ldr	r6, [pc, #152]	; 1af40 <ftello64@plt+0x98c0>
   1aea4:	ldr	lr, [r5, #8]
   1aea8:	mov	ip, #0
   1aeac:	and	r7, r0, #8
   1aeb0:	and	r8, r0, #2
   1aeb4:	and	r1, r0, #1
   1aeb8:	cmp	ip, lr
   1aebc:	blt	1aec8 <ftello64@plt+0x9848>
   1aec0:	mov	r0, #0
   1aec4:	pop	{r4, r5, r6, r7, r8, pc}
   1aec8:	ldr	r3, [r5, #12]
   1aecc:	ldr	r0, [r3, ip, lsl #2]
   1aed0:	ldr	r3, [r4, #84]	; 0x54
   1aed4:	ldr	r2, [r3]
   1aed8:	add	r2, r2, r0, lsl #3
   1aedc:	ldr	r3, [r2, #4]
   1aee0:	ldrb	r2, [r2, #4]
   1aee4:	and	r3, r6, r3, lsr #8
   1aee8:	cmp	r2, #2
   1aeec:	bne	1af38 <ftello64@plt+0x98b8>
   1aef0:	cmp	r3, #0
   1aef4:	popeq	{r4, r5, r6, r7, r8, pc}
   1aef8:	tst	r3, #4
   1aefc:	beq	1af08 <ftello64@plt+0x9888>
   1af00:	cmp	r1, #0
   1af04:	beq	1af38 <ftello64@plt+0x98b8>
   1af08:	tst	r3, #8
   1af0c:	beq	1af18 <ftello64@plt+0x9898>
   1af10:	cmp	r1, #0
   1af14:	bne	1af38 <ftello64@plt+0x98b8>
   1af18:	tst	r3, #32
   1af1c:	beq	1af28 <ftello64@plt+0x98a8>
   1af20:	cmp	r8, #0
   1af24:	beq	1af38 <ftello64@plt+0x98b8>
   1af28:	tst	r3, #128	; 0x80
   1af2c:	popeq	{r4, r5, r6, r7, r8, pc}
   1af30:	cmp	r7, #0
   1af34:	popne	{r4, r5, r6, r7, r8, pc}
   1af38:	add	ip, ip, #1
   1af3c:	b	1aeb8 <ftello64@plt+0x9838>
   1af40:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1af44:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1af48:	ldr	r3, [r1, #56]	; 0x38
   1af4c:	ldr	r6, [r1, #40]	; 0x28
   1af50:	cmp	r3, r6
   1af54:	movle	r3, #2
   1af58:	strble	r3, [r0, #4]
   1af5c:	movle	r0, #0
   1af60:	ble	1afc4 <ftello64@plt+0x9944>
   1af64:	ldr	r9, [r1, #4]
   1af68:	ldrb	r3, [r0, #6]
   1af6c:	mov	r5, r2
   1af70:	ldrb	r8, [r9, r6]
   1af74:	and	r3, r3, #159	; 0x9f
   1af78:	strb	r3, [r0, #6]
   1af7c:	strb	r8, [r0]
   1af80:	ldr	r2, [r1, #80]	; 0x50
   1af84:	mov	r7, r1
   1af88:	cmp	r2, #1
   1af8c:	mov	r4, r0
   1af90:	ble	1b524 <ftello64@plt+0x9ea4>
   1af94:	ldr	r3, [r1, #28]
   1af98:	cmp	r6, r3
   1af9c:	beq	1b4f4 <ftello64@plt+0x9e74>
   1afa0:	ldr	r3, [r1, #8]
   1afa4:	ldr	r3, [r3, r6, lsl #2]
   1afa8:	cmn	r3, #1
   1afac:	bne	1b4f4 <ftello64@plt+0x9e74>
   1afb0:	ldrb	r3, [r4, #6]
   1afb4:	mov	r0, #1
   1afb8:	strb	r0, [r4, #4]
   1afbc:	orr	r3, r3, #32
   1afc0:	strb	r3, [r4, #6]
   1afc4:	add	sp, sp, #8
   1afc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1afcc:	cmp	r2, #1
   1afd0:	ble	1b008 <ftello64@plt+0x9988>
   1afd4:	ldr	r3, [r7, #8]
   1afd8:	lsl	r0, r1, #2
   1afdc:	ldr	ip, [r3, r1, lsl #2]
   1afe0:	cmn	ip, #1
   1afe4:	beq	1b51c <ftello64@plt+0x9e9c>
   1afe8:	ldr	ip, [r7, #28]
   1afec:	add	r6, r6, #2
   1aff0:	cmp	ip, r6
   1aff4:	beq	1b008 <ftello64@plt+0x9988>
   1aff8:	add	r3, r3, r0
   1affc:	ldr	r3, [r3, #4]
   1b000:	cmn	r3, #1
   1b004:	beq	1b51c <ftello64@plt+0x9e9c>
   1b008:	ldrb	r0, [r7, #76]	; 0x4c
   1b00c:	ldr	lr, [r7, #24]
   1b010:	cmp	r0, #0
   1b014:	moveq	ip, r1
   1b018:	ldrne	r3, [r7, #12]
   1b01c:	ldrne	ip, [r3, r1, lsl #2]
   1b020:	ldr	r3, [r7]
   1b024:	cmp	r0, #0
   1b028:	add	r3, r3, ip
   1b02c:	ldrb	r6, [r3, lr]
   1b030:	beq	1b03c <ftello64@plt+0x99bc>
   1b034:	tst	r6, #128	; 0x80
   1b038:	bne	1b51c <ftello64@plt+0x9e9c>
   1b03c:	mov	r3, #1
   1b040:	cmp	r2, r3
   1b044:	strb	r6, [r4]
   1b048:	strb	r3, [r4, #4]
   1b04c:	ldrb	r8, [r4, #6]
   1b050:	ble	1b0b8 <ftello64@plt+0x9a38>
   1b054:	mov	r0, r7
   1b058:	bl	16a14 <ftello64@plt+0x5394>
   1b05c:	bic	r8, r8, #64	; 0x40
   1b060:	mov	r7, r0
   1b064:	bl	1150c <iswalnum@plt>
   1b068:	adds	r0, r0, #0
   1b06c:	movne	r0, #1
   1b070:	cmp	r7, #95	; 0x5f
   1b074:	orreq	r0, r0, #1
   1b078:	orr	r8, r8, r0, lsl #6
   1b07c:	strb	r8, [r4, #6]
   1b080:	cmp	r6, #66	; 0x42
   1b084:	beq	1b22c <ftello64@plt+0x9bac>
   1b088:	bhi	1b148 <ftello64@plt+0x9ac8>
   1b08c:	cmp	r6, #57	; 0x39
   1b090:	bhi	1b114 <ftello64@plt+0x9a94>
   1b094:	cmp	r6, #49	; 0x31
   1b098:	bcs	1b1fc <ftello64@plt+0x9b7c>
   1b09c:	cmp	r6, #40	; 0x28
   1b0a0:	beq	1b294 <ftello64@plt+0x9c14>
   1b0a4:	bhi	1b0e8 <ftello64@plt+0x9a68>
   1b0a8:	cmp	r6, #39	; 0x27
   1b0ac:	beq	1b27c <ftello64@plt+0x9bfc>
   1b0b0:	mov	r0, #2
   1b0b4:	b	1afc4 <ftello64@plt+0x9944>
   1b0b8:	bl	114c4 <__ctype_b_loc@plt>
   1b0bc:	lsl	r3, r6, #1
   1b0c0:	bic	r8, r8, #64	; 0x40
   1b0c4:	ldr	r2, [r0]
   1b0c8:	ldrh	r3, [r2, r3]
   1b0cc:	lsr	r3, r3, #3
   1b0d0:	and	r3, r3, #1
   1b0d4:	cmp	r6, #95	; 0x5f
   1b0d8:	orreq	r3, r3, #1
   1b0dc:	orr	r3, r8, r3, lsl #6
   1b0e0:	strb	r3, [r4, #6]
   1b0e4:	b	1b080 <ftello64@plt+0x9a00>
   1b0e8:	cmp	r6, #41	; 0x29
   1b0ec:	beq	1b2a4 <ftello64@plt+0x9c24>
   1b0f0:	cmp	r6, #43	; 0x2b
   1b0f4:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b0f8:	ldr	r0, [pc, #1128]	; 1b568 <ftello64@plt+0x9ee8>
   1b0fc:	and	r0, r0, r5
   1b100:	cmp	r0, #2
   1b104:	moveq	r3, #18
   1b108:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b10c:	strb	r3, [r4, #4]
   1b110:	b	1afc4 <ftello64@plt+0x9944>
   1b114:	cmp	r6, #62	; 0x3e
   1b118:	beq	1b214 <ftello64@plt+0x9b94>
   1b11c:	cmp	r6, #63	; 0x3f
   1b120:	beq	1b2b4 <ftello64@plt+0x9c34>
   1b124:	cmp	r6, #60	; 0x3c
   1b128:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b12c:	tst	r5, #524288	; 0x80000
   1b130:	moveq	r3, #12
   1b134:	strbeq	r3, [r4, #4]
   1b138:	moveq	r3, #6
   1b13c:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b140:	str	r3, [r4]
   1b144:	b	1b0b0 <ftello64@plt+0x9a30>
   1b148:	cmp	r6, #115	; 0x73
   1b14c:	beq	1b254 <ftello64@plt+0x9bd4>
   1b150:	bhi	1b1a0 <ftello64@plt+0x9b20>
   1b154:	cmp	r6, #87	; 0x57
   1b158:	beq	1b244 <ftello64@plt+0x9bc4>
   1b15c:	bhi	1b178 <ftello64@plt+0x9af8>
   1b160:	cmp	r6, #83	; 0x53
   1b164:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b168:	tst	r5, #524288	; 0x80000
   1b16c:	moveq	r3, #35	; 0x23
   1b170:	beq	1b1f4 <ftello64@plt+0x9b74>
   1b174:	b	1b0b0 <ftello64@plt+0x9a30>
   1b178:	cmp	r6, #96	; 0x60
   1b17c:	beq	1b264 <ftello64@plt+0x9be4>
   1b180:	cmp	r6, #98	; 0x62
   1b184:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b188:	tst	r5, #524288	; 0x80000
   1b18c:	moveq	r3, #12
   1b190:	strbeq	r3, [r4, #4]
   1b194:	moveq	r3, #256	; 0x100
   1b198:	beq	1b140 <ftello64@plt+0x9ac0>
   1b19c:	b	1b0b0 <ftello64@plt+0x9a30>
   1b1a0:	cmp	r6, #123	; 0x7b
   1b1a4:	beq	1b2cc <ftello64@plt+0x9c4c>
   1b1a8:	bhi	1b1c4 <ftello64@plt+0x9b44>
   1b1ac:	cmp	r6, #119	; 0x77
   1b1b0:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b1b4:	tst	r5, #524288	; 0x80000
   1b1b8:	moveq	r3, #32
   1b1bc:	beq	1b1f4 <ftello64@plt+0x9b74>
   1b1c0:	b	1b0b0 <ftello64@plt+0x9a30>
   1b1c4:	cmp	r6, #124	; 0x7c
   1b1c8:	beq	1b1e8 <ftello64@plt+0x9b68>
   1b1cc:	cmp	r6, #125	; 0x7d
   1b1d0:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b1d4:	and	r5, r5, #4608	; 0x1200
   1b1d8:	cmp	r5, #512	; 0x200
   1b1dc:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b1e0:	mov	r3, #24
   1b1e4:	b	1b1f4 <ftello64@plt+0x9b74>
   1b1e8:	tst	r5, #33792	; 0x8400
   1b1ec:	moveq	r3, #10
   1b1f0:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b1f4:	strb	r3, [r4, #4]
   1b1f8:	b	1b0b0 <ftello64@plt+0x9a30>
   1b1fc:	tst	r5, #16384	; 0x4000
   1b200:	moveq	r3, #4
   1b204:	subeq	r6, r6, #49	; 0x31
   1b208:	strbeq	r3, [r4, #4]
   1b20c:	streq	r6, [r4]
   1b210:	b	1b0b0 <ftello64@plt+0x9a30>
   1b214:	tst	r5, #524288	; 0x80000
   1b218:	moveq	r3, #12
   1b21c:	strbeq	r3, [r4, #4]
   1b220:	moveq	r3, #9
   1b224:	beq	1b140 <ftello64@plt+0x9ac0>
   1b228:	b	1b0b0 <ftello64@plt+0x9a30>
   1b22c:	tst	r5, #524288	; 0x80000
   1b230:	moveq	r3, #12
   1b234:	strbeq	r3, [r4, #4]
   1b238:	moveq	r3, #512	; 0x200
   1b23c:	beq	1b140 <ftello64@plt+0x9ac0>
   1b240:	b	1b0b0 <ftello64@plt+0x9a30>
   1b244:	tst	r5, #524288	; 0x80000
   1b248:	moveq	r3, #33	; 0x21
   1b24c:	beq	1b1f4 <ftello64@plt+0x9b74>
   1b250:	b	1b0b0 <ftello64@plt+0x9a30>
   1b254:	tst	r5, #524288	; 0x80000
   1b258:	moveq	r3, #34	; 0x22
   1b25c:	beq	1b1f4 <ftello64@plt+0x9b74>
   1b260:	b	1b0b0 <ftello64@plt+0x9a30>
   1b264:	tst	r5, #524288	; 0x80000
   1b268:	moveq	r3, #12
   1b26c:	strbeq	r3, [r4, #4]
   1b270:	moveq	r3, #64	; 0x40
   1b274:	beq	1b140 <ftello64@plt+0x9ac0>
   1b278:	b	1b0b0 <ftello64@plt+0x9a30>
   1b27c:	tst	r5, #524288	; 0x80000
   1b280:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b284:	mov	r3, #12
   1b288:	strb	r3, [r4, #4]
   1b28c:	mov	r3, #128	; 0x80
   1b290:	b	1b140 <ftello64@plt+0x9ac0>
   1b294:	tst	r5, #8192	; 0x2000
   1b298:	moveq	r3, #8
   1b29c:	beq	1b1f4 <ftello64@plt+0x9b74>
   1b2a0:	b	1b0b0 <ftello64@plt+0x9a30>
   1b2a4:	tst	r5, #8192	; 0x2000
   1b2a8:	moveq	r3, #9
   1b2ac:	beq	1b1f4 <ftello64@plt+0x9b74>
   1b2b0:	b	1b0b0 <ftello64@plt+0x9a30>
   1b2b4:	ldr	r0, [pc, #684]	; 1b568 <ftello64@plt+0x9ee8>
   1b2b8:	and	r0, r0, r5
   1b2bc:	cmp	r0, #2
   1b2c0:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b2c4:	mov	r3, #19
   1b2c8:	b	1b10c <ftello64@plt+0x9a8c>
   1b2cc:	and	r5, r5, #4608	; 0x1200
   1b2d0:	cmp	r5, #512	; 0x200
   1b2d4:	moveq	r3, #23
   1b2d8:	bne	1b0b0 <ftello64@plt+0x9a30>
   1b2dc:	b	1b1f4 <ftello64@plt+0x9b74>
   1b2e0:	cmp	r8, #42	; 0x2a
   1b2e4:	beq	1b380 <ftello64@plt+0x9d00>
   1b2e8:	bcc	1b3c4 <ftello64@plt+0x9d44>
   1b2ec:	cmp	r8, #43	; 0x2b
   1b2f0:	bne	1b4ec <ftello64@plt+0x9e6c>
   1b2f4:	ldr	r3, [pc, #620]	; 1b568 <ftello64@plt+0x9ee8>
   1b2f8:	and	r3, r3, r5
   1b2fc:	cmp	r3, #0
   1b300:	moveq	r3, #18
   1b304:	beq	1b32c <ftello64@plt+0x9cac>
   1b308:	b	1b4ec <ftello64@plt+0x9e6c>
   1b30c:	cmp	r8, #94	; 0x5e
   1b310:	beq	1b3dc <ftello64@plt+0x9d5c>
   1b314:	bhi	1b334 <ftello64@plt+0x9cb4>
   1b318:	cmp	r8, #63	; 0x3f
   1b31c:	beq	1b388 <ftello64@plt+0x9d08>
   1b320:	cmp	r8, #91	; 0x5b
   1b324:	moveq	r3, #20
   1b328:	bne	1b4ec <ftello64@plt+0x9e6c>
   1b32c:	strb	r3, [r4, #4]
   1b330:	b	1b4ec <ftello64@plt+0x9e6c>
   1b334:	cmp	r8, #124	; 0x7c
   1b338:	beq	1b370 <ftello64@plt+0x9cf0>
   1b33c:	cmp	r8, #125	; 0x7d
   1b340:	beq	1b3a0 <ftello64@plt+0x9d20>
   1b344:	cmp	r8, #123	; 0x7b
   1b348:	bne	1b4ec <ftello64@plt+0x9e6c>
   1b34c:	and	r5, r5, #4608	; 0x1200
   1b350:	cmp	r5, #4608	; 0x1200
   1b354:	moveq	r3, #23
   1b358:	bne	1b4ec <ftello64@plt+0x9e6c>
   1b35c:	b	1b32c <ftello64@plt+0x9cac>
   1b360:	tst	r5, #2048	; 0x800
   1b364:	beq	1b4ec <ftello64@plt+0x9e6c>
   1b368:	mov	r3, #10
   1b36c:	b	1b32c <ftello64@plt+0x9cac>
   1b370:	and	r5, r5, #33792	; 0x8400
   1b374:	cmp	r5, #32768	; 0x8000
   1b378:	bne	1b4ec <ftello64@plt+0x9e6c>
   1b37c:	b	1b368 <ftello64@plt+0x9ce8>
   1b380:	mov	r3, #11
   1b384:	b	1b32c <ftello64@plt+0x9cac>
   1b388:	ldr	r3, [pc, #472]	; 1b568 <ftello64@plt+0x9ee8>
   1b38c:	and	r3, r3, r5
   1b390:	cmp	r3, #0
   1b394:	moveq	r3, #19
   1b398:	beq	1b32c <ftello64@plt+0x9cac>
   1b39c:	b	1b4ec <ftello64@plt+0x9e6c>
   1b3a0:	and	r5, r5, #4608	; 0x1200
   1b3a4:	cmp	r5, #4608	; 0x1200
   1b3a8:	moveq	r3, #24
   1b3ac:	bne	1b4ec <ftello64@plt+0x9e6c>
   1b3b0:	b	1b32c <ftello64@plt+0x9cac>
   1b3b4:	tst	r5, #8192	; 0x2000
   1b3b8:	movne	r3, #8
   1b3bc:	bne	1b32c <ftello64@plt+0x9cac>
   1b3c0:	b	1b4ec <ftello64@plt+0x9e6c>
   1b3c4:	tst	r5, #8192	; 0x2000
   1b3c8:	movne	r3, #9
   1b3cc:	bne	1b32c <ftello64@plt+0x9cac>
   1b3d0:	b	1b4ec <ftello64@plt+0x9e6c>
   1b3d4:	mov	r3, #5
   1b3d8:	b	1b32c <ftello64@plt+0x9cac>
   1b3dc:	ldr	r3, [pc, #392]	; 1b56c <ftello64@plt+0x9eec>
   1b3e0:	cmp	r6, #0
   1b3e4:	and	r3, r3, r5
   1b3e8:	clz	r3, r3
   1b3ec:	lsr	r3, r3, #5
   1b3f0:	moveq	r3, #0
   1b3f4:	cmp	r3, #0
   1b3f8:	beq	1b41c <ftello64@plt+0x9d9c>
   1b3fc:	add	r6, r9, r6
   1b400:	lsr	r5, r5, #11
   1b404:	ldrb	r2, [r6, #-1]
   1b408:	eor	r5, r5, #1
   1b40c:	cmp	r2, #10
   1b410:	orrne	r5, r5, #1
   1b414:	tst	r5, #1
   1b418:	bne	1b4ec <ftello64@plt+0x9e6c>
   1b41c:	mov	r3, #12
   1b420:	strb	r3, [r4, #4]
   1b424:	mov	r3, #16
   1b428:	str	r3, [r4]
   1b42c:	b	1b4ec <ftello64@plt+0x9e6c>
   1b430:	tst	r5, #8
   1b434:	bne	1b478 <ftello64@plt+0x9df8>
   1b438:	ldr	r3, [r7, #48]	; 0x30
   1b43c:	add	r6, r6, #1
   1b440:	cmp	r6, r3
   1b444:	beq	1b478 <ftello64@plt+0x9df8>
   1b448:	str	r6, [r7, #40]	; 0x28
   1b44c:	mov	r2, r5
   1b450:	mov	r1, r7
   1b454:	mov	r0, sp
   1b458:	bl	1af44 <ftello64@plt+0x98c4>
   1b45c:	ldr	r3, [r7, #40]	; 0x28
   1b460:	sub	r3, r3, #1
   1b464:	str	r3, [r7, #40]	; 0x28
   1b468:	ldrb	r3, [sp, #4]
   1b46c:	sub	r3, r3, #9
   1b470:	cmp	r3, #1
   1b474:	bhi	1b4ec <ftello64@plt+0x9e6c>
   1b478:	mov	r3, #12
   1b47c:	strb	r3, [r4, #4]
   1b480:	mov	r3, #32
   1b484:	b	1b428 <ftello64@plt+0x9da8>
   1b488:	mov	r3, #1
   1b48c:	strb	r3, [r4, #4]
   1b490:	mov	r1, r6
   1b494:	mov	r0, r7
   1b498:	bl	16a14 <ftello64@plt+0x5394>
   1b49c:	mov	sl, r0
   1b4a0:	bl	1150c <iswalnum@plt>
   1b4a4:	adds	r3, r0, #0
   1b4a8:	ldrb	r0, [r4, #6]
   1b4ac:	movne	r3, #1
   1b4b0:	cmp	sl, #95	; 0x5f
   1b4b4:	orreq	r3, r3, #1
   1b4b8:	bic	r0, r0, #64	; 0x40
   1b4bc:	orr	r0, r0, r3, lsl #6
   1b4c0:	strb	r0, [r4, #6]
   1b4c4:	cmp	r8, #46	; 0x2e
   1b4c8:	beq	1b3d4 <ftello64@plt+0x9d54>
   1b4cc:	bhi	1b30c <ftello64@plt+0x9c8c>
   1b4d0:	cmp	r8, #40	; 0x28
   1b4d4:	beq	1b3b4 <ftello64@plt+0x9d34>
   1b4d8:	bhi	1b2e0 <ftello64@plt+0x9c60>
   1b4dc:	cmp	r8, #10
   1b4e0:	beq	1b360 <ftello64@plt+0x9ce0>
   1b4e4:	cmp	r8, #36	; 0x24
   1b4e8:	beq	1b430 <ftello64@plt+0x9db0>
   1b4ec:	mov	r0, #1
   1b4f0:	b	1afc4 <ftello64@plt+0x9944>
   1b4f4:	cmp	r8, #92	; 0x5c
   1b4f8:	bne	1b488 <ftello64@plt+0x9e08>
   1b4fc:	ldr	r3, [r7, #48]	; 0x30
   1b500:	add	r1, r6, #1
   1b504:	cmp	r1, r3
   1b508:	movge	r3, #36	; 0x24
   1b50c:	bge	1b32c <ftello64@plt+0x9cac>
   1b510:	ldrb	r3, [r7, #75]	; 0x4b
   1b514:	cmp	r3, #0
   1b518:	bne	1afcc <ftello64@plt+0x994c>
   1b51c:	ldrb	r6, [r9, r1]
   1b520:	b	1b03c <ftello64@plt+0x99bc>
   1b524:	cmp	r8, #92	; 0x5c
   1b528:	beq	1b4fc <ftello64@plt+0x9e7c>
   1b52c:	mov	r3, #1
   1b530:	strb	r3, [r4, #4]
   1b534:	bl	114c4 <__ctype_b_loc@plt>
   1b538:	lsl	r3, r8, #1
   1b53c:	ldr	r2, [r0]
   1b540:	ldrh	r3, [r2, r3]
   1b544:	ldrb	r2, [r4, #6]
   1b548:	lsr	r3, r3, #3
   1b54c:	and	r3, r3, #1
   1b550:	cmp	r8, #95	; 0x5f
   1b554:	orreq	r3, r3, #1
   1b558:	bic	r2, r2, #64	; 0x40
   1b55c:	orr	r3, r2, r3, lsl #6
   1b560:	strb	r3, [r4, #6]
   1b564:	b	1b4c4 <ftello64@plt+0x9e44>
   1b568:	andeq	r0, r0, r2, lsl #8
   1b56c:	addeq	r0, r0, r8
   1b570:	push	{r4, lr}
   1b574:	mov	r4, r1
   1b578:	bl	1af44 <ftello64@plt+0x98c4>
   1b57c:	ldr	r3, [r4, #40]	; 0x28
   1b580:	add	r0, r3, r0
   1b584:	str	r0, [r4, #40]	; 0x28
   1b588:	pop	{r4, pc}
   1b58c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b590:	mov	r6, r0
   1b594:	ldr	r9, [pc, #156]	; 1b638 <ftello64@plt+0x9fb8>
   1b598:	mov	r5, r1
   1b59c:	mov	r7, r2
   1b5a0:	mvn	r4, #0
   1b5a4:	mov	r8, #10
   1b5a8:	mov	sl, #32768	; 0x8000
   1b5ac:	mov	r2, r7
   1b5b0:	mov	r1, r6
   1b5b4:	mov	r0, r5
   1b5b8:	bl	1b570 <ftello64@plt+0x9ef0>
   1b5bc:	ldrb	r2, [r5, #4]
   1b5c0:	ldrb	r3, [r5]
   1b5c4:	cmp	r2, #2
   1b5c8:	beq	1b62c <ftello64@plt+0x9fac>
   1b5cc:	cmp	r3, #44	; 0x2c
   1b5d0:	cmpne	r2, #24
   1b5d4:	beq	1b630 <ftello64@plt+0x9fb0>
   1b5d8:	cmp	r2, #1
   1b5dc:	bne	1b624 <ftello64@plt+0x9fa4>
   1b5e0:	sub	r1, r3, #48	; 0x30
   1b5e4:	uxtb	r2, r1
   1b5e8:	cmp	r2, #9
   1b5ec:	movhi	r2, #0
   1b5f0:	movls	r2, #1
   1b5f4:	cmn	r4, #2
   1b5f8:	moveq	r2, #0
   1b5fc:	cmp	r2, #0
   1b600:	beq	1b624 <ftello64@plt+0x9fa4>
   1b604:	cmn	r4, #1
   1b608:	moveq	r4, r1
   1b60c:	beq	1b5ac <ftello64@plt+0x9f2c>
   1b610:	mla	r4, r8, r4, r3
   1b614:	cmp	r4, r9
   1b618:	suble	r4, r4, #48	; 0x30
   1b61c:	movgt	r4, sl
   1b620:	b	1b5ac <ftello64@plt+0x9f2c>
   1b624:	mvn	r4, #1
   1b628:	b	1b5ac <ftello64@plt+0x9f2c>
   1b62c:	mvn	r4, #1
   1b630:	mov	r0, r4
   1b634:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b638:	andeq	r8, r0, r0, lsr r0
   1b63c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1b640:	mov	r4, r1
   1b644:	ldr	r5, [r1, #40]	; 0x28
   1b648:	mov	r6, r0
   1b64c:	mov	r1, r5
   1b650:	mov	r0, r4
   1b654:	mov	r7, r2
   1b658:	mov	r8, r3
   1b65c:	bl	169bc <ftello64@plt+0x533c>
   1b660:	cmp	r0, #1
   1b664:	ble	1b698 <ftello64@plt+0xa018>
   1b668:	mov	r3, #1
   1b66c:	mov	r2, r0
   1b670:	mov	r1, r5
   1b674:	str	r3, [r6]
   1b678:	mov	r0, r4
   1b67c:	bl	16a14 <ftello64@plt+0x5394>
   1b680:	str	r0, [r6, #4]
   1b684:	mov	r0, #0
   1b688:	add	r5, r5, r2
   1b68c:	str	r5, [r4, #40]	; 0x28
   1b690:	add	sp, sp, #8
   1b694:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b698:	ldrb	r2, [r7, #4]
   1b69c:	add	r5, r5, r8
   1b6a0:	str	r5, [r4, #40]	; 0x28
   1b6a4:	and	r3, r2, #251	; 0xfb
   1b6a8:	cmp	r2, #28
   1b6ac:	cmpne	r3, #26
   1b6b0:	bne	1b800 <ftello64@plt+0xa180>
   1b6b4:	ldr	r3, [r4, #56]	; 0x38
   1b6b8:	cmp	r5, r3
   1b6bc:	blt	1b6c8 <ftello64@plt+0xa048>
   1b6c0:	mov	r0, #7
   1b6c4:	b	1b690 <ftello64@plt+0xa010>
   1b6c8:	ldrb	sl, [r7]
   1b6cc:	mov	r9, #0
   1b6d0:	ldrb	r3, [r7, #4]
   1b6d4:	ldr	r5, [r4, #40]	; 0x28
   1b6d8:	cmp	r3, #30
   1b6dc:	bne	1b6ec <ftello64@plt+0xa06c>
   1b6e0:	ldrb	r3, [r4, #75]	; 0x4b
   1b6e4:	cmp	r3, #0
   1b6e8:	bne	1b6fc <ftello64@plt+0xa07c>
   1b6ec:	add	r2, r5, #1
   1b6f0:	ldr	r3, [r4, #4]
   1b6f4:	str	r2, [r4, #40]	; 0x28
   1b6f8:	b	1b7ac <ftello64@plt+0xa12c>
   1b6fc:	ldrb	r3, [r4, #76]	; 0x4c
   1b700:	cmp	r3, #0
   1b704:	beq	1b798 <ftello64@plt+0xa118>
   1b708:	ldr	r3, [r4, #28]
   1b70c:	cmp	r5, r3
   1b710:	beq	1b724 <ftello64@plt+0xa0a4>
   1b714:	ldr	r3, [r4, #8]
   1b718:	ldr	r3, [r3, r5, lsl #2]
   1b71c:	cmn	r3, #1
   1b720:	beq	1b6ec <ftello64@plt+0xa06c>
   1b724:	ldr	r2, [r4, #12]
   1b728:	ldr	r3, [r4]
   1b72c:	ldr	r1, [r2, r5, lsl #2]
   1b730:	ldr	r2, [r4, #24]
   1b734:	add	r3, r3, r1
   1b738:	ldrb	r8, [r3, r2]
   1b73c:	tst	r8, #128	; 0x80
   1b740:	bne	1b6ec <ftello64@plt+0xa06c>
   1b744:	mov	r1, r5
   1b748:	mov	r0, r4
   1b74c:	bl	169bc <ftello64@plt+0x533c>
   1b750:	add	r0, r5, r0
   1b754:	str	r0, [r4, #40]	; 0x28
   1b758:	ldr	r3, [r4, #40]	; 0x28
   1b75c:	ldr	r2, [r4, #56]	; 0x38
   1b760:	cmp	r2, r3
   1b764:	ble	1b6c0 <ftello64@plt+0xa040>
   1b768:	cmp	sl, r8
   1b76c:	bne	1b780 <ftello64@plt+0xa100>
   1b770:	ldr	r2, [r4, #4]
   1b774:	ldrb	r2, [r2, r3]
   1b778:	cmp	r2, #93	; 0x5d
   1b77c:	beq	1b7b4 <ftello64@plt+0xa134>
   1b780:	ldr	r3, [r6, #4]
   1b784:	strb	r8, [r3, r9]
   1b788:	add	r9, r9, #1
   1b78c:	cmp	r9, #32
   1b790:	bne	1b6d0 <ftello64@plt+0xa050>
   1b794:	b	1b6c0 <ftello64@plt+0xa040>
   1b798:	ldr	r3, [r4]
   1b79c:	ldr	r2, [r4, #24]
   1b7a0:	add	r1, r5, #1
   1b7a4:	add	r3, r3, r2
   1b7a8:	str	r1, [r4, #40]	; 0x28
   1b7ac:	ldrb	r8, [r3, r5]
   1b7b0:	b	1b758 <ftello64@plt+0xa0d8>
   1b7b4:	add	r3, r3, #1
   1b7b8:	str	r3, [r4, #40]	; 0x28
   1b7bc:	ldr	r3, [r6, #4]
   1b7c0:	mov	r0, #0
   1b7c4:	strb	r0, [r3, r9]
   1b7c8:	ldrb	r3, [r7, #4]
   1b7cc:	cmp	r3, #28
   1b7d0:	beq	1b7f0 <ftello64@plt+0xa170>
   1b7d4:	cmp	r3, #30
   1b7d8:	beq	1b7f8 <ftello64@plt+0xa178>
   1b7dc:	cmp	r3, #26
   1b7e0:	moveq	r3, #3
   1b7e4:	bne	1b690 <ftello64@plt+0xa010>
   1b7e8:	str	r3, [r6]
   1b7ec:	b	1b690 <ftello64@plt+0xa010>
   1b7f0:	mov	r3, #2
   1b7f4:	b	1b7e8 <ftello64@plt+0xa168>
   1b7f8:	mov	r3, #4
   1b7fc:	b	1b7e8 <ftello64@plt+0xa168>
   1b800:	ldrb	r3, [sp, #44]	; 0x2c
   1b804:	cmp	r2, #22
   1b808:	orrne	r3, r3, #1
   1b80c:	cmp	r3, #0
   1b810:	bne	1b834 <ftello64@plt+0xa1b4>
   1b814:	ldr	r2, [sp, #40]	; 0x28
   1b818:	mov	r1, r4
   1b81c:	mov	r0, sp
   1b820:	bl	16ae4 <ftello64@plt+0x5464>
   1b824:	ldrb	r3, [sp, #4]
   1b828:	cmp	r3, #21
   1b82c:	movne	r0, #11
   1b830:	bne	1b690 <ftello64@plt+0xa010>
   1b834:	mov	r0, #0
   1b838:	str	r0, [r6]
   1b83c:	ldrb	r3, [r7]
   1b840:	strb	r3, [r6, #4]
   1b844:	b	1b690 <ftello64@plt+0xa010>
   1b848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b84c:	sub	sp, sp, #14400	; 0x3840
   1b850:	mov	sl, #0
   1b854:	sub	sp, sp, #4
   1b858:	mov	r9, r0
   1b85c:	str	sl, [r1, #44]	; 0x2c
   1b860:	str	sl, [r1, #48]	; 0x30
   1b864:	add	r0, sp, #64	; 0x40
   1b868:	mov	r8, r1
   1b86c:	bl	175e0 <ftello64@plt+0x5f60>
   1b870:	mov	fp, sl
   1b874:	ldr	r3, [r8, #8]
   1b878:	cmp	fp, r3
   1b87c:	blt	1b8b0 <ftello64@plt+0xa230>
   1b880:	cmp	sl, #0
   1b884:	bgt	1bce0 <ftello64@plt+0xa660>
   1b888:	bne	1bcc0 <ftello64@plt+0xa640>
   1b88c:	mov	r1, #256	; 0x100
   1b890:	mov	r0, #4
   1b894:	bl	22d94 <ftello64@plt+0x11714>
   1b898:	str	r0, [r8, #44]	; 0x2c
   1b89c:	adds	r0, r0, #0
   1b8a0:	movne	r0, #1
   1b8a4:	add	sp, sp, #14400	; 0x3840
   1b8a8:	add	sp, sp, #4
   1b8ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b8b0:	lsl	r3, fp, #2
   1b8b4:	str	r3, [sp, #12]
   1b8b8:	ldr	r3, [r8, #12]
   1b8bc:	ldr	r1, [pc, #1908]	; 1c038 <ftello64@plt+0xa9b8>
   1b8c0:	ldr	r2, [r3, fp, lsl #2]
   1b8c4:	ldr	r3, [r9]
   1b8c8:	add	r7, r3, r2, lsl #3
   1b8cc:	ldrb	r4, [r7, #4]
   1b8d0:	ldr	r5, [r7, #4]
   1b8d4:	cmp	r4, #1
   1b8d8:	and	r5, r1, r5, lsr #8
   1b8dc:	bne	1b960 <ftello64@plt+0xa2e0>
   1b8e0:	ldrb	r1, [r3, r2, lsl #3]
   1b8e4:	add	r0, sp, #64	; 0x40
   1b8e8:	bl	168e8 <ftello64@plt+0x5268>
   1b8ec:	cmp	r5, #0
   1b8f0:	bne	1b9e4 <ftello64@plt+0xa364>
   1b8f4:	add	r6, sp, #6208	; 0x1840
   1b8f8:	mov	r5, #0
   1b8fc:	add	r3, sp, #3136	; 0xc40
   1b900:	str	r3, [sp, #4]
   1b904:	cmp	r5, sl
   1b908:	blt	1bb70 <ftello64@plt+0xa4f0>
   1b90c:	cmp	r5, sl
   1b910:	bne	1bab8 <ftello64@plt+0xa438>
   1b914:	add	lr, sp, #64	; 0x40
   1b918:	add	r3, sp, #14400	; 0x3840
   1b91c:	add	ip, r3, sl, lsl #5
   1b920:	ldm	lr!, {r0, r1, r2, r3}
   1b924:	sub	ip, ip, #8192	; 0x2000
   1b928:	stmia	ip!, {r0, r1, r2, r3}
   1b92c:	ldm	lr, {r0, r1, r2, r3}
   1b930:	stm	ip, {r0, r1, r2, r3}
   1b934:	mov	r0, #12
   1b938:	ldr	r3, [r8, #12]
   1b93c:	ldr	r2, [sp, #12]
   1b940:	ldr	r1, [r3, r2]
   1b944:	add	r3, sp, #3136	; 0xc40
   1b948:	mla	r0, r0, sl, r3
   1b94c:	bl	17490 <ftello64@plt+0x5e10>
   1b950:	cmp	r0, #0
   1b954:	bne	1bcb0 <ftello64@plt+0xa630>
   1b958:	add	sl, sl, #1
   1b95c:	b	1ba18 <ftello64@plt+0xa398>
   1b960:	cmp	r4, #3
   1b964:	bne	1b978 <ftello64@plt+0xa2f8>
   1b968:	ldr	r1, [r3, r2, lsl #3]
   1b96c:	add	r0, sp, #64	; 0x40
   1b970:	bl	1696c <ftello64@plt+0x52ec>
   1b974:	b	1b8ec <ftello64@plt+0xa26c>
   1b978:	cmp	r4, #5
   1b97c:	bne	1b9d4 <ftello64@plt+0xa354>
   1b980:	ldr	r3, [r9, #92]	; 0x5c
   1b984:	cmp	r3, #1
   1b988:	ble	1b9c0 <ftello64@plt+0xa340>
   1b98c:	ldr	r1, [r9, #60]	; 0x3c
   1b990:	add	r0, sp, #64	; 0x40
   1b994:	bl	1696c <ftello64@plt+0x52ec>
   1b998:	ldr	r2, [r9, #128]	; 0x80
   1b99c:	tst	r2, #64	; 0x40
   1b9a0:	ldreq	r3, [sp, #64]	; 0x40
   1b9a4:	biceq	r3, r3, #1024	; 0x400
   1b9a8:	streq	r3, [sp, #64]	; 0x40
   1b9ac:	tst	r2, #128	; 0x80
   1b9b0:	ldrne	r3, [sp, #64]	; 0x40
   1b9b4:	bicne	r3, r3, #1
   1b9b8:	strne	r3, [sp, #64]	; 0x40
   1b9bc:	b	1b8ec <ftello64@plt+0xa26c>
   1b9c0:	mov	r2, #32
   1b9c4:	mvn	r1, #0
   1b9c8:	add	r0, sp, #64	; 0x40
   1b9cc:	bl	1153c <memset@plt>
   1b9d0:	b	1b998 <ftello64@plt+0xa318>
   1b9d4:	cmp	r4, #7
   1b9d8:	bne	1bab8 <ftello64@plt+0xa438>
   1b9dc:	mov	r2, #16
   1b9e0:	b	1b9c4 <ftello64@plt+0xa344>
   1b9e4:	tst	r5, #32
   1b9e8:	beq	1ba10 <ftello64@plt+0xa390>
   1b9ec:	ldr	r6, [sp, #64]	; 0x40
   1b9f0:	add	r0, sp, #64	; 0x40
   1b9f4:	and	r6, r6, #1024	; 0x400
   1b9f8:	bl	175e0 <ftello64@plt+0x5f60>
   1b9fc:	cmp	r6, #0
   1ba00:	beq	1bab8 <ftello64@plt+0xa438>
   1ba04:	ldr	r3, [sp, #64]	; 0x40
   1ba08:	orr	r3, r3, #1024	; 0x400
   1ba0c:	str	r3, [sp, #64]	; 0x40
   1ba10:	tst	r5, #128	; 0x80
   1ba14:	beq	1ba20 <ftello64@plt+0xa3a0>
   1ba18:	add	r0, sp, #64	; 0x40
   1ba1c:	b	1ba48 <ftello64@plt+0xa3c8>
   1ba20:	tst	r5, #4
   1ba24:	bne	1ba50 <ftello64@plt+0xa3d0>
   1ba28:	tst	r5, #8
   1ba2c:	beq	1b8f4 <ftello64@plt+0xa274>
   1ba30:	cmp	r4, #1
   1ba34:	add	r0, sp, #64	; 0x40
   1ba38:	bne	1baf0 <ftello64@plt+0xa470>
   1ba3c:	ldrb	r3, [r7, #6]
   1ba40:	tst	r3, #64	; 0x40
   1ba44:	beq	1baf0 <ftello64@plt+0xa470>
   1ba48:	bl	175e0 <ftello64@plt+0x5f60>
   1ba4c:	b	1bab8 <ftello64@plt+0xa438>
   1ba50:	cmp	r4, #1
   1ba54:	bne	1ba64 <ftello64@plt+0xa3e4>
   1ba58:	ldrb	r3, [r7, #6]
   1ba5c:	tst	r3, #64	; 0x40
   1ba60:	beq	1ba18 <ftello64@plt+0xa398>
   1ba64:	ldr	r3, [r9, #92]	; 0x5c
   1ba68:	add	r2, r9, #96	; 0x60
   1ba6c:	cmp	r3, #1
   1ba70:	ble	1bac0 <ftello64@plt+0xa440>
   1ba74:	mov	r3, #0
   1ba78:	ldr	lr, [r9, #60]	; 0x3c
   1ba7c:	mov	r0, r3
   1ba80:	add	ip, sp, #64	; 0x40
   1ba84:	ldr	r1, [lr, r0, lsl #2]
   1ba88:	ldr	r6, [r2], #4
   1ba8c:	mvn	r1, r1
   1ba90:	orr	r1, r1, r6
   1ba94:	ldr	r6, [ip, r0, lsl #2]
   1ba98:	and	r1, r1, r6
   1ba9c:	str	r1, [ip, r0, lsl #2]
   1baa0:	add	r0, r0, #1
   1baa4:	cmp	r0, #8
   1baa8:	orr	r3, r3, r1
   1baac:	bne	1ba84 <ftello64@plt+0xa404>
   1bab0:	cmp	r3, #0
   1bab4:	bne	1ba28 <ftello64@plt+0xa3a8>
   1bab8:	add	fp, fp, #1
   1babc:	b	1b874 <ftello64@plt+0xa1f4>
   1bac0:	mov	r3, #0
   1bac4:	mov	r1, r3
   1bac8:	add	ip, sp, #64	; 0x40
   1bacc:	ldr	lr, [ip, r1, lsl #2]
   1bad0:	ldr	r0, [r2], #4
   1bad4:	and	r0, r0, lr
   1bad8:	str	r0, [ip, r1, lsl #2]
   1badc:	add	r1, r1, #1
   1bae0:	cmp	r1, #8
   1bae4:	orr	r3, r3, r0
   1bae8:	bne	1bacc <ftello64@plt+0xa44c>
   1baec:	b	1bab0 <ftello64@plt+0xa430>
   1baf0:	ldr	r3, [r9, #92]	; 0x5c
   1baf4:	add	r2, r9, #96	; 0x60
   1baf8:	cmp	r3, #1
   1bafc:	ble	1bb44 <ftello64@plt+0xa4c4>
   1bb00:	mov	r3, #0
   1bb04:	ldr	r5, [r9, #60]	; 0x3c
   1bb08:	mov	r1, r3
   1bb0c:	add	lr, sp, #64	; 0x40
   1bb10:	ldr	ip, [r5, r1, lsl #2]
   1bb14:	ldr	r0, [r2], #4
   1bb18:	and	ip, ip, r0
   1bb1c:	ldr	r0, [lr, r1, lsl #2]
   1bb20:	bic	r0, r0, ip
   1bb24:	str	r0, [lr, r1, lsl #2]
   1bb28:	add	r1, r1, #1
   1bb2c:	cmp	r1, #8
   1bb30:	orr	r3, r3, r0
   1bb34:	bne	1bb10 <ftello64@plt+0xa490>
   1bb38:	cmp	r3, #0
   1bb3c:	beq	1bab8 <ftello64@plt+0xa438>
   1bb40:	b	1b8f4 <ftello64@plt+0xa274>
   1bb44:	mov	r3, #0
   1bb48:	mov	r1, r3
   1bb4c:	ldr	ip, [r0, r1, lsl #2]
   1bb50:	ldr	lr, [r2], #4
   1bb54:	bic	ip, ip, lr
   1bb58:	str	ip, [r0, r1, lsl #2]
   1bb5c:	add	r1, r1, #1
   1bb60:	cmp	r1, #8
   1bb64:	orr	r3, r3, ip
   1bb68:	bne	1bb4c <ftello64@plt+0xa4cc>
   1bb6c:	b	1bb38 <ftello64@plt+0xa4b8>
   1bb70:	cmp	r4, #1
   1bb74:	bne	1bb8c <ftello64@plt+0xa50c>
   1bb78:	ldrb	r1, [r7]
   1bb7c:	mov	r0, r6
   1bb80:	bl	1691c <ftello64@plt+0x529c>
   1bb84:	cmp	r0, #0
   1bb88:	beq	1bc98 <ftello64@plt+0xa618>
   1bb8c:	mov	r2, #0
   1bb90:	mov	r3, r2
   1bb94:	add	r1, sp, #64	; 0x40
   1bb98:	ldr	r0, [r6, r3, lsl #2]
   1bb9c:	ldr	r1, [r1, r3, lsl #2]
   1bba0:	and	r1, r1, r0
   1bba4:	add	r0, sp, #1088	; 0x440
   1bba8:	orr	r2, r2, r1
   1bbac:	str	r1, [r0, r3, lsl #2]
   1bbb0:	add	r3, r3, #1
   1bbb4:	cmp	r3, #8
   1bbb8:	bne	1bb94 <ftello64@plt+0xa514>
   1bbbc:	cmp	r2, #0
   1bbc0:	beq	1bc98 <ftello64@plt+0xa618>
   1bbc4:	mov	r3, #0
   1bbc8:	mov	r1, r3
   1bbcc:	str	r3, [sp, #8]
   1bbd0:	add	r2, sp, #64	; 0x40
   1bbd4:	ldr	r0, [r6, r3, lsl #2]
   1bbd8:	ldr	r2, [r2, r3, lsl #2]
   1bbdc:	add	lr, sp, #2112	; 0x840
   1bbe0:	bic	ip, r0, r2
   1bbe4:	bic	r2, r2, r0
   1bbe8:	add	r0, sp, #64	; 0x40
   1bbec:	str	ip, [lr, r3, lsl #2]
   1bbf0:	str	r2, [r0, r3, lsl #2]
   1bbf4:	ldr	r0, [sp, #8]
   1bbf8:	add	r3, r3, #1
   1bbfc:	orr	r2, r0, r2
   1bc00:	cmp	r3, #8
   1bc04:	orr	r1, r1, ip
   1bc08:	str	r2, [sp, #8]
   1bc0c:	bne	1bbd0 <ftello64@plt+0xa550>
   1bc10:	cmp	r1, #0
   1bc14:	beq	1bc70 <ftello64@plt+0xa5f0>
   1bc18:	add	r3, sp, #14400	; 0x3840
   1bc1c:	add	ip, r3, sl, lsl #5
   1bc20:	ldm	lr!, {r0, r1, r2, r3}
   1bc24:	sub	ip, ip, #8192	; 0x2000
   1bc28:	stmia	ip!, {r0, r1, r2, r3}
   1bc2c:	ldm	lr, {r0, r1, r2, r3}
   1bc30:	add	lr, sp, #1088	; 0x440
   1bc34:	stm	ip, {r0, r1, r2, r3}
   1bc38:	add	r3, sp, #6208	; 0x1840
   1bc3c:	add	ip, r3, r5, lsl #5
   1bc40:	ldm	lr!, {r0, r1, r2, r3}
   1bc44:	stmia	ip!, {r0, r1, r2, r3}
   1bc48:	ldm	lr, {r0, r1, r2, r3}
   1bc4c:	stm	ip, {r0, r1, r2, r3}
   1bc50:	mov	r0, #12
   1bc54:	add	r3, sp, #3136	; 0xc40
   1bc58:	ldr	r1, [sp, #4]
   1bc5c:	mla	r0, r0, sl, r3
   1bc60:	bl	1950c <ftello64@plt+0x7e8c>
   1bc64:	cmp	r0, #0
   1bc68:	bne	1bcb0 <ftello64@plt+0xa630>
   1bc6c:	add	sl, sl, #1
   1bc70:	ldr	r3, [r8, #12]
   1bc74:	ldr	r2, [sp, #12]
   1bc78:	ldr	r0, [sp, #4]
   1bc7c:	ldr	r1, [r3, r2]
   1bc80:	bl	19ee8 <ftello64@plt+0x8868>
   1bc84:	cmp	r0, #0
   1bc88:	beq	1bcb0 <ftello64@plt+0xa630>
   1bc8c:	ldr	r3, [sp, #8]
   1bc90:	cmp	r3, #0
   1bc94:	beq	1b90c <ftello64@plt+0xa28c>
   1bc98:	ldr	r3, [sp, #4]
   1bc9c:	add	r5, r5, #1
   1bca0:	add	r3, r3, #12
   1bca4:	add	r6, r6, #32
   1bca8:	str	r3, [sp, #4]
   1bcac:	b	1b904 <ftello64@plt+0xa284>
   1bcb0:	mov	r4, #0
   1bcb4:	mov	r5, #12
   1bcb8:	cmp	r4, sl
   1bcbc:	blt	1bcc8 <ftello64@plt+0xa648>
   1bcc0:	mov	r0, #0
   1bcc4:	b	1b8a4 <ftello64@plt+0xa224>
   1bcc8:	add	r3, sp, #3136	; 0xc40
   1bccc:	mla	r3, r5, r4, r3
   1bcd0:	add	r4, r4, #1
   1bcd4:	ldr	r0, [r3, #8]
   1bcd8:	bl	14340 <ftello64@plt+0x2cc0>
   1bcdc:	b	1bcb8 <ftello64@plt+0xa638>
   1bce0:	add	r1, sl, #1
   1bce4:	add	r0, sp, #20
   1bce8:	bl	174d0 <ftello64@plt+0x5e50>
   1bcec:	add	r4, sp, #2112	; 0x840
   1bcf0:	cmp	r0, #0
   1bcf4:	mov	r5, r0
   1bcf8:	str	r0, [r4, #-2096]	; 0xfffff7d0
   1bcfc:	beq	1bd30 <ftello64@plt+0xa6b0>
   1bd00:	ldr	r0, [r4, #-2084]	; 0xfffff7dc
   1bd04:	bl	14340 <ftello64@plt+0x2cc0>
   1bd08:	mov	r4, #0
   1bd0c:	mov	r5, #12
   1bd10:	add	r3, sp, #3136	; 0xc40
   1bd14:	mla	r3, r5, r4, r3
   1bd18:	add	r4, r4, #1
   1bd1c:	ldr	r0, [r3, #8]
   1bd20:	bl	14340 <ftello64@plt+0x2cc0>
   1bd24:	cmp	r4, sl
   1bd28:	bne	1bd10 <ftello64@plt+0xa690>
   1bd2c:	b	1bcc0 <ftello64@plt+0xa640>
   1bd30:	add	r0, sp, #32
   1bd34:	mov	r6, r5
   1bd38:	bl	175e0 <ftello64@plt+0x5f60>
   1bd3c:	add	r3, sp, #16
   1bd40:	str	r3, [sp, #4]
   1bd44:	mov	r3, #12
   1bd48:	add	r2, sp, #3136	; 0xc40
   1bd4c:	mla	fp, r3, r6, r2
   1bd50:	mov	r7, #0
   1bd54:	str	r7, [r4, #-2088]	; 0xfffff7d8
   1bd58:	ldr	r3, [fp, #4]
   1bd5c:	cmp	r7, r3
   1bd60:	blt	1bdec <ftello64@plt+0xa76c>
   1bd64:	mov	r3, #0
   1bd68:	add	r2, sp, #20
   1bd6c:	mov	r1, r9
   1bd70:	ldr	r0, [sp, #4]
   1bd74:	bl	196bc <ftello64@plt+0x803c>
   1bd78:	add	r3, sp, #64	; 0x40
   1bd7c:	cmp	r0, #0
   1bd80:	mov	r7, r0
   1bd84:	str	r0, [r3, r6, lsl #2]
   1bd88:	bne	1bd98 <ftello64@plt+0xa718>
   1bd8c:	ldr	r3, [r4, #-2096]	; 0xfffff7d0
   1bd90:	cmp	r3, #0
   1bd94:	bne	1bd00 <ftello64@plt+0xa680>
   1bd98:	ldrsb	r3, [r7, #52]	; 0x34
   1bd9c:	add	fp, sp, #1088	; 0x440
   1bda0:	cmp	r3, #0
   1bda4:	strge	r7, [fp, r6, lsl #2]
   1bda8:	strge	r7, [r4, r6, lsl #2]
   1bdac:	bge	1be64 <ftello64@plt+0xa7e4>
   1bdb0:	mov	r3, #1
   1bdb4:	add	r2, sp, #20
   1bdb8:	mov	r1, r9
   1bdbc:	ldr	r0, [sp, #4]
   1bdc0:	bl	196bc <ftello64@plt+0x803c>
   1bdc4:	cmp	r0, #0
   1bdc8:	str	r0, [fp, r6, lsl #2]
   1bdcc:	bne	1be30 <ftello64@plt+0xa7b0>
   1bdd0:	ldr	r3, [r4, #-2096]	; 0xfffff7d0
   1bdd4:	cmp	r3, #0
   1bdd8:	bne	1bd00 <ftello64@plt+0xa680>
   1bddc:	ldr	r3, [r9, #92]	; 0x5c
   1bde0:	cmp	r3, #1
   1bde4:	movgt	r5, #1
   1bde8:	b	1be38 <ftello64@plt+0xa7b8>
   1bdec:	ldr	r3, [fp, #8]
   1bdf0:	ldr	r2, [r3, r7, lsl #2]
   1bdf4:	ldr	r3, [r9, #12]
   1bdf8:	ldr	r3, [r3, r2, lsl #2]
   1bdfc:	cmn	r3, #1
   1be00:	bne	1be0c <ftello64@plt+0xa78c>
   1be04:	add	r7, r7, #1
   1be08:	b	1bd58 <ftello64@plt+0xa6d8>
   1be0c:	ldr	r1, [r9, #24]
   1be10:	mov	r2, #12
   1be14:	add	r0, sp, #20
   1be18:	mla	r1, r2, r3, r1
   1be1c:	bl	1a2f0 <ftello64@plt+0x8c70>
   1be20:	cmp	r0, #0
   1be24:	str	r0, [r4, #-2096]	; 0xfffff7d0
   1be28:	beq	1be04 <ftello64@plt+0xa784>
   1be2c:	b	1bd00 <ftello64@plt+0xa680>
   1be30:	cmp	r7, r0
   1be34:	bne	1bddc <ftello64@plt+0xa75c>
   1be38:	mov	r3, #2
   1be3c:	add	r2, sp, #20
   1be40:	mov	r1, r9
   1be44:	ldr	r0, [sp, #4]
   1be48:	bl	196bc <ftello64@plt+0x803c>
   1be4c:	cmp	r0, #0
   1be50:	str	r0, [r4, r6, lsl #2]
   1be54:	bne	1be64 <ftello64@plt+0xa7e4>
   1be58:	ldr	r3, [r4, #-2096]	; 0xfffff7d0
   1be5c:	cmp	r3, #0
   1be60:	bne	1bd00 <ftello64@plt+0xa680>
   1be64:	add	r3, sp, #6208	; 0x1840
   1be68:	add	r1, r3, r6, lsl #5
   1be6c:	add	r0, sp, #32
   1be70:	add	r6, r6, #1
   1be74:	bl	1696c <ftello64@plt+0x52ec>
   1be78:	cmp	r6, sl
   1be7c:	bne	1bd44 <ftello64@plt+0xa6c4>
   1be80:	cmp	r5, #0
   1be84:	bne	1bf98 <ftello64@plt+0xa918>
   1be88:	mov	r1, #256	; 0x100
   1be8c:	mov	r0, #4
   1be90:	bl	22d94 <ftello64@plt+0x11714>
   1be94:	cmp	r0, #0
   1be98:	str	r0, [r8, #44]	; 0x2c
   1be9c:	beq	1bd00 <ftello64@plt+0xa680>
   1bea0:	add	r6, r9, #96	; 0x60
   1bea4:	mov	r2, r5
   1bea8:	add	r3, sp, #32
   1beac:	add	lr, r0, r2, lsl #5
   1beb0:	ldr	r1, [r3, r2]
   1beb4:	add	r3, sp, #6208	; 0x1840
   1beb8:	mov	ip, #1
   1bebc:	add	r7, r3, r2
   1bec0:	cmp	r1, #0
   1bec4:	bne	1bf4c <ftello64@plt+0xa8cc>
   1bec8:	add	r2, r2, #4
   1becc:	cmp	r2, #32
   1bed0:	add	r6, r6, #4
   1bed4:	bne	1bea8 <ftello64@plt+0xa828>
   1bed8:	ldr	r3, [r4, #-2080]	; 0xfffff7e0
   1bedc:	mov	r6, r0
   1bee0:	tst	r3, #1024	; 0x400
   1bee4:	beq	1bf18 <ftello64@plt+0xa898>
   1bee8:	mov	r7, #0
   1beec:	mov	r8, #10
   1bef0:	add	r3, sp, #6208	; 0x1840
   1bef4:	mov	r1, r8
   1bef8:	add	r0, r3, r7, lsl #5
   1befc:	bl	1691c <ftello64@plt+0x529c>
   1bf00:	cmp	r0, #0
   1bf04:	beq	1c028 <ftello64@plt+0xa9a8>
   1bf08:	ldr	r3, [r4, r7, lsl #2]
   1bf0c:	cmp	r5, #0
   1bf10:	str	r3, [r6, #40]	; 0x28
   1bf14:	strne	r3, [r6, #1064]	; 0x428
   1bf18:	ldr	r0, [r4, #-2084]	; 0xfffff7dc
   1bf1c:	bl	14340 <ftello64@plt+0x2cc0>
   1bf20:	mov	r4, #0
   1bf24:	mov	r5, #12
   1bf28:	add	r3, sp, #3136	; 0xc40
   1bf2c:	mla	r3, r5, r4, r3
   1bf30:	add	r4, r4, #1
   1bf34:	ldr	r0, [r3, #8]
   1bf38:	bl	14340 <ftello64@plt+0x2cc0>
   1bf3c:	cmp	r4, sl
   1bf40:	bne	1bf28 <ftello64@plt+0xa8a8>
   1bf44:	mov	r0, #1
   1bf48:	b	1b8a4 <ftello64@plt+0xa224>
   1bf4c:	tst	r1, #1
   1bf50:	movne	r3, #0
   1bf54:	bne	1bf6c <ftello64@plt+0xa8ec>
   1bf58:	lsl	ip, ip, #1
   1bf5c:	lsr	r1, r1, #1
   1bf60:	add	lr, lr, #4
   1bf64:	b	1bec0 <ftello64@plt+0xa840>
   1bf68:	add	r3, r3, #1
   1bf6c:	ldr	r9, [r7, r3, lsl #5]
   1bf70:	tst	ip, r9
   1bf74:	beq	1bf68 <ftello64@plt+0xa8e8>
   1bf78:	ldr	r9, [r6]
   1bf7c:	lsl	r3, r3, #2
   1bf80:	add	r3, r4, r3
   1bf84:	tst	ip, r9
   1bf88:	ldrne	r3, [r3, #-1024]	; 0xfffffc00
   1bf8c:	ldreq	r3, [r3, #-2048]	; 0xfffff800
   1bf90:	str	r3, [lr]
   1bf94:	b	1bf58 <ftello64@plt+0xa8d8>
   1bf98:	mov	r1, #512	; 0x200
   1bf9c:	mov	r0, #4
   1bfa0:	bl	22d94 <ftello64@plt+0x11714>
   1bfa4:	cmp	r0, #0
   1bfa8:	str	r0, [r8, #48]	; 0x30
   1bfac:	beq	1bd00 <ftello64@plt+0xa680>
   1bfb0:	mov	r2, #0
   1bfb4:	add	r3, sp, #32
   1bfb8:	add	ip, r0, r2, lsl #5
   1bfbc:	ldr	r1, [r3, r2]
   1bfc0:	add	r3, sp, #6208	; 0x1840
   1bfc4:	mov	lr, #1
   1bfc8:	add	r6, r3, r2
   1bfcc:	cmp	r1, #0
   1bfd0:	bne	1bfe4 <ftello64@plt+0xa964>
   1bfd4:	add	r2, r2, #4
   1bfd8:	cmp	r2, #32
   1bfdc:	bne	1bfb4 <ftello64@plt+0xa934>
   1bfe0:	b	1bed8 <ftello64@plt+0xa858>
   1bfe4:	tst	r1, #1
   1bfe8:	movne	r3, #0
   1bfec:	bne	1c004 <ftello64@plt+0xa984>
   1bff0:	lsl	lr, lr, #1
   1bff4:	lsr	r1, r1, #1
   1bff8:	add	ip, ip, #4
   1bffc:	b	1bfcc <ftello64@plt+0xa94c>
   1c000:	add	r3, r3, #1
   1c004:	ldr	r7, [r6, r3, lsl #5]
   1c008:	tst	lr, r7
   1c00c:	beq	1c000 <ftello64@plt+0xa980>
   1c010:	add	r3, r4, r3, lsl #2
   1c014:	ldr	r7, [r3, #-2048]	; 0xfffff800
   1c018:	str	r7, [ip]
   1c01c:	ldr	r3, [r3, #-1024]	; 0xfffffc00
   1c020:	str	r3, [ip, #1024]	; 0x400
   1c024:	b	1bff0 <ftello64@plt+0xa970>
   1c028:	add	r7, r7, #1
   1c02c:	cmp	r7, sl
   1c030:	bne	1bef0 <ftello64@plt+0xa870>
   1c034:	b	1bf18 <ftello64@plt+0xa898>
   1c038:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c03c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c040:	sub	sp, sp, #28
   1c044:	add	r5, sp, #12
   1c048:	mov	r8, r0
   1c04c:	mov	r4, r1
   1c050:	mov	r0, r5
   1c054:	ldr	r1, [r1, #4]
   1c058:	mov	r9, r2
   1c05c:	mov	sl, r3
   1c060:	bl	174d0 <ftello64@plt+0x5e50>
   1c064:	subs	r6, r0, #0
   1c068:	moveq	r7, r6
   1c06c:	beq	1c114 <ftello64@plt+0xaa94>
   1c070:	mov	r0, r6
   1c074:	add	sp, sp, #28
   1c078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c07c:	ldr	r3, [r4, #8]
   1c080:	ldr	r1, [r8, #24]
   1c084:	ldr	r2, [r3, r7, lsl #2]
   1c088:	mov	r3, #12
   1c08c:	mla	r1, r3, r2, r1
   1c090:	mov	r3, #0
   1c094:	ldr	lr, [r1, #4]
   1c098:	cmp	r3, lr
   1c09c:	blt	1c0c0 <ftello64@plt+0xaa40>
   1c0a0:	mov	r0, r5
   1c0a4:	bl	1a2f0 <ftello64@plt+0x8c70>
   1c0a8:	subs	fp, r0, #0
   1c0ac:	beq	1c110 <ftello64@plt+0xaa90>
   1c0b0:	ldr	r0, [sp, #20]
   1c0b4:	bl	14340 <ftello64@plt+0x2cc0>
   1c0b8:	mov	r6, fp
   1c0bc:	b	1c070 <ftello64@plt+0xa9f0>
   1c0c0:	ldr	r0, [r1, #8]
   1c0c4:	ldr	ip, [r8]
   1c0c8:	ldr	r0, [r0, r3, lsl #2]
   1c0cc:	add	fp, ip, r0, lsl #3
   1c0d0:	ldrb	fp, [fp, #4]
   1c0d4:	cmp	sl, fp
   1c0d8:	bne	1c0e8 <ftello64@plt+0xaa68>
   1c0dc:	ldr	ip, [ip, r0, lsl #3]
   1c0e0:	cmp	r9, ip
   1c0e4:	beq	1c0f0 <ftello64@plt+0xaa70>
   1c0e8:	add	r3, r3, #1
   1c0ec:	b	1c098 <ftello64@plt+0xaa18>
   1c0f0:	cmn	r0, #1
   1c0f4:	beq	1c0a0 <ftello64@plt+0xaa20>
   1c0f8:	str	sl, [sp]
   1c0fc:	mov	r3, r9
   1c100:	mov	r1, r5
   1c104:	mov	r0, r8
   1c108:	bl	1a200 <ftello64@plt+0x8b80>
   1c10c:	b	1c0a8 <ftello64@plt+0xaa28>
   1c110:	add	r7, r7, #1
   1c114:	ldr	r3, [r4, #4]
   1c118:	cmp	r7, r3
   1c11c:	blt	1c07c <ftello64@plt+0xa9fc>
   1c120:	ldr	r0, [r4, #8]
   1c124:	bl	14340 <ftello64@plt+0x2cc0>
   1c128:	ldm	r5, {r0, r1, r2}
   1c12c:	stm	r4, {r0, r1, r2}
   1c130:	b	1c070 <ftello64@plt+0xa9f0>
   1c134:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c138:	mov	r3, #0
   1c13c:	ldr	r4, [r2, #4]
   1c140:	str	r3, [r0]
   1c144:	cmp	r4, r3
   1c148:	movne	r8, r4
   1c14c:	bne	1c168 <ftello64@plt+0xaae8>
   1c150:	mov	r0, r4
   1c154:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c158:	ldr	ip, [r2, #8]
   1c15c:	ldr	ip, [ip, r3, lsl #2]
   1c160:	add	r3, r3, #1
   1c164:	add	r8, r8, ip
   1c168:	cmp	r4, r3
   1c16c:	bgt	1c158 <ftello64@plt+0xaad8>
   1c170:	ldr	r3, [r1, #68]	; 0x44
   1c174:	mov	r5, r2
   1c178:	and	r2, r8, r3
   1c17c:	mov	r3, #12
   1c180:	mov	r6, r1
   1c184:	mul	r3, r3, r2
   1c188:	ldr	r2, [r1, #32]
   1c18c:	mov	r7, r0
   1c190:	add	fp, r2, r3
   1c194:	ldr	sl, [r2, r3]
   1c198:	mov	r9, #0
   1c19c:	cmp	r9, sl
   1c1a0:	blt	1c1e8 <ftello64@plt+0xab68>
   1c1a4:	mov	r1, #1
   1c1a8:	mov	r0, #56	; 0x38
   1c1ac:	bl	22d94 <ftello64@plt+0x11714>
   1c1b0:	subs	r4, r0, #0
   1c1b4:	beq	1c1d8 <ftello64@plt+0xab58>
   1c1b8:	add	r9, r4, #4
   1c1bc:	mov	r1, r5
   1c1c0:	mov	r0, r9
   1c1c4:	bl	1950c <ftello64@plt+0x7e8c>
   1c1c8:	cmp	r0, #0
   1c1cc:	beq	1c218 <ftello64@plt+0xab98>
   1c1d0:	mov	r0, r4
   1c1d4:	bl	14340 <ftello64@plt+0x2cc0>
   1c1d8:	mov	r3, #12
   1c1dc:	str	r3, [r7]
   1c1e0:	mov	r4, #0
   1c1e4:	b	1c150 <ftello64@plt+0xaad0>
   1c1e8:	ldr	r3, [fp, #8]
   1c1ec:	ldr	r4, [r3, r9, lsl #2]
   1c1f0:	ldr	r3, [r4]
   1c1f4:	cmp	r3, r8
   1c1f8:	bne	1c210 <ftello64@plt+0xab90>
   1c1fc:	mov	r1, r5
   1c200:	add	r0, r4, #4
   1c204:	bl	1920c <ftello64@plt+0x7b8c>
   1c208:	cmp	r0, #0
   1c20c:	bne	1c150 <ftello64@plt+0xaad0>
   1c210:	add	r9, r9, #1
   1c214:	b	1c19c <ftello64@plt+0xab1c>
   1c218:	str	r9, [r4, #40]	; 0x28
   1c21c:	ldr	lr, [pc, #188]	; 1c2e0 <ftello64@plt+0xac60>
   1c220:	ldr	r9, [r5, #4]
   1c224:	cmp	r0, r9
   1c228:	blt	1c250 <ftello64@plt+0xabd0>
   1c22c:	mov	r2, r8
   1c230:	mov	r1, r4
   1c234:	mov	r0, r6
   1c238:	bl	17500 <ftello64@plt+0x5e80>
   1c23c:	cmp	r0, #0
   1c240:	beq	1c150 <ftello64@plt+0xaad0>
   1c244:	mov	r0, r4
   1c248:	bl	17fe4 <ftello64@plt+0x6964>
   1c24c:	b	1c1d8 <ftello64@plt+0xab58>
   1c250:	ldr	r3, [r5, #8]
   1c254:	ldr	r1, [r6]
   1c258:	ldr	r3, [r3, r0, lsl #2]
   1c25c:	add	r1, r1, r3, lsl #3
   1c260:	ldrb	ip, [r1, #4]
   1c264:	cmp	ip, #1
   1c268:	bne	1c278 <ftello64@plt+0xabf8>
   1c26c:	ldr	r3, [r1, #4]
   1c270:	tst	r3, lr
   1c274:	beq	1c2d8 <ftello64@plt+0xac58>
   1c278:	ldrb	r3, [r1, #6]
   1c27c:	ldrb	r2, [r4, #52]	; 0x34
   1c280:	cmp	ip, #2
   1c284:	lsr	r3, r3, #4
   1c288:	orr	r3, r3, r2, lsr #5
   1c28c:	and	r3, r3, #1
   1c290:	bic	r2, r2, #32
   1c294:	orr	r3, r2, r3, lsl #5
   1c298:	strb	r3, [r4, #52]	; 0x34
   1c29c:	uxtbeq	r3, r3
   1c2a0:	orreq	r3, r3, #16
   1c2a4:	beq	1c2d4 <ftello64@plt+0xac54>
   1c2a8:	cmp	ip, #4
   1c2ac:	ldrbeq	r3, [r4, #52]	; 0x34
   1c2b0:	orreq	r3, r3, #64	; 0x40
   1c2b4:	beq	1c2d4 <ftello64@plt+0xac54>
   1c2b8:	cmp	ip, #12
   1c2bc:	beq	1c2cc <ftello64@plt+0xac4c>
   1c2c0:	ldr	r3, [r1, #4]
   1c2c4:	tst	r3, lr
   1c2c8:	beq	1c2d8 <ftello64@plt+0xac58>
   1c2cc:	ldrb	r3, [r4, #52]	; 0x34
   1c2d0:	orr	r3, r3, #128	; 0x80
   1c2d4:	strb	r3, [r4, #52]	; 0x34
   1c2d8:	add	r0, r0, #1
   1c2dc:	b	1c224 <ftello64@plt+0xaba4>
   1c2e0:	andeq	pc, r3, r0, lsl #30
   1c2e4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   1c2e8:	mov	r8, r0
   1c2ec:	mov	r6, r2
   1c2f0:	mov	r7, r3
   1c2f4:	sub	r5, r1, #4
   1c2f8:	mov	r4, #0
   1c2fc:	cmp	r4, r7
   1c300:	blt	1c310 <ftello64@plt+0xac90>
   1c304:	mov	r0, #0
   1c308:	add	sp, sp, #16
   1c30c:	pop	{r4, r5, r6, r7, r8, pc}
   1c310:	ldr	r1, [r5, #4]!
   1c314:	cmp	r1, #0
   1c318:	ldreq	r3, [r6, r4, lsl #2]
   1c31c:	streq	r3, [r5]
   1c320:	beq	1c374 <ftello64@plt+0xacf4>
   1c324:	ldr	r2, [r6, r4, lsl #2]
   1c328:	cmp	r2, #0
   1c32c:	beq	1c374 <ftello64@plt+0xacf4>
   1c330:	add	r2, r2, #4
   1c334:	add	r1, r1, #4
   1c338:	add	r0, sp, #4
   1c33c:	bl	19584 <ftello64@plt+0x7f04>
   1c340:	cmp	r0, #0
   1c344:	str	r0, [sp]
   1c348:	bne	1c308 <ftello64@plt+0xac88>
   1c34c:	add	r2, sp, #4
   1c350:	mov	r1, r8
   1c354:	mov	r0, sp
   1c358:	bl	1c134 <ftello64@plt+0xaab4>
   1c35c:	str	r0, [r5]
   1c360:	ldr	r0, [sp, #12]
   1c364:	bl	14340 <ftello64@plt+0x2cc0>
   1c368:	ldr	r0, [sp]
   1c36c:	cmp	r0, #0
   1c370:	bne	1c308 <ftello64@plt+0xac88>
   1c374:	add	r4, r4, #1
   1c378:	b	1c2fc <ftello64@plt+0xac7c>
   1c37c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c380:	sub	sp, sp, #36	; 0x24
   1c384:	mov	r8, r1
   1c388:	mov	r1, r2
   1c38c:	mov	r6, r0
   1c390:	mov	r9, r2
   1c394:	str	r3, [sp, #8]
   1c398:	bl	16e84 <ftello64@plt+0x5804>
   1c39c:	cmn	r0, #1
   1c3a0:	bne	1c3b0 <ftello64@plt+0xad30>
   1c3a4:	mov	r0, #0
   1c3a8:	add	sp, sp, #36	; 0x24
   1c3ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c3b0:	mov	r3, #24
   1c3b4:	ldr	r7, [r6, #84]	; 0x54
   1c3b8:	mul	r3, r3, r0
   1c3bc:	str	r3, [sp, #4]
   1c3c0:	ldr	r3, [sp, #4]
   1c3c4:	mov	fp, #12
   1c3c8:	add	r4, r3, #24
   1c3cc:	ldr	r3, [r6, #116]	; 0x74
   1c3d0:	add	r4, r3, r4
   1c3d4:	ldr	sl, [r4, #-24]	; 0xffffffe8
   1c3d8:	mov	r0, r8
   1c3dc:	mov	r1, sl
   1c3e0:	bl	16a80 <ftello64@plt+0x5400>
   1c3e4:	cmp	r0, #0
   1c3e8:	beq	1c538 <ftello64@plt+0xaeb8>
   1c3ec:	ldr	r5, [r4, #-12]
   1c3f0:	ldr	r2, [r4, #-16]
   1c3f4:	add	r5, r9, r5
   1c3f8:	sub	r5, r5, r2
   1c3fc:	cmp	r9, r5
   1c400:	bne	1c490 <ftello64@plt+0xae10>
   1c404:	ldr	r2, [r7, #20]
   1c408:	mov	r0, r8
   1c40c:	mla	r3, fp, sl, r2
   1c410:	ldr	r3, [r3, #8]
   1c414:	ldr	r5, [r3]
   1c418:	mov	r1, r5
   1c41c:	bl	16a80 <ftello64@plt+0x5400>
   1c420:	cmp	r0, #0
   1c424:	bne	1c538 <ftello64@plt+0xaeb8>
   1c428:	mov	r1, r5
   1c42c:	add	r0, sp, #20
   1c430:	bl	17490 <ftello64@plt+0x5e10>
   1c434:	ldr	r3, [sp, #72]	; 0x48
   1c438:	ldr	r2, [sp, #8]
   1c43c:	add	r1, sp, #20
   1c440:	str	r0, [sp, #16]
   1c444:	mov	r0, r7
   1c448:	bl	1c03c <ftello64@plt+0xa9bc>
   1c44c:	add	r1, sp, #20
   1c450:	mov	r4, r0
   1c454:	mov	r0, r8
   1c458:	bl	1a2f0 <ftello64@plt+0x8c70>
   1c45c:	mov	r5, r0
   1c460:	ldr	r0, [sp, #28]
   1c464:	bl	14340 <ftello64@plt+0x2cc0>
   1c468:	ldr	r0, [sp, #16]
   1c46c:	orr	r3, r4, r5
   1c470:	orrs	r3, r3, r0
   1c474:	beq	1c3c0 <ftello64@plt+0xad40>
   1c478:	cmp	r0, #0
   1c47c:	bne	1c3a8 <ftello64@plt+0xad28>
   1c480:	cmp	r4, #0
   1c484:	movne	r0, r4
   1c488:	moveq	r0, r5
   1c48c:	b	1c3a8 <ftello64@plt+0xad28>
   1c490:	ldr	r3, [r6, #100]	; 0x64
   1c494:	ldr	r2, [r7, #12]
   1c498:	ldr	r3, [r3, r5, lsl #2]
   1c49c:	ldr	sl, [r2, sl, lsl #2]
   1c4a0:	cmp	r3, #0
   1c4a4:	beq	1c564 <ftello64@plt+0xaee4>
   1c4a8:	add	r3, r3, #4
   1c4ac:	mov	r0, r3
   1c4b0:	mov	r1, sl
   1c4b4:	str	r3, [sp, #12]
   1c4b8:	bl	16a80 <ftello64@plt+0x5400>
   1c4bc:	ldr	r3, [sp, #12]
   1c4c0:	cmp	r0, #0
   1c4c4:	bne	1c538 <ftello64@plt+0xaeb8>
   1c4c8:	mov	r1, r3
   1c4cc:	add	r0, sp, #20
   1c4d0:	bl	1950c <ftello64@plt+0x7e8c>
   1c4d4:	mov	r1, sl
   1c4d8:	str	r0, [sp, #16]
   1c4dc:	add	r0, sp, #20
   1c4e0:	bl	19ee8 <ftello64@plt+0x8868>
   1c4e4:	ldr	r3, [sp, #16]
   1c4e8:	eor	r0, r0, #1
   1c4ec:	cmp	r3, #0
   1c4f0:	orrne	r0, r0, #1
   1c4f4:	tst	r0, #255	; 0xff
   1c4f8:	bne	1c54c <ftello64@plt+0xaecc>
   1c4fc:	add	r2, sp, #20
   1c500:	mov	r1, r7
   1c504:	add	r0, sp, #16
   1c508:	ldr	sl, [r6, #100]	; 0x64
   1c50c:	bl	1c134 <ftello64@plt+0xaab4>
   1c510:	str	r0, [sl, r5, lsl #2]
   1c514:	ldr	r0, [sp, #28]
   1c518:	bl	14340 <ftello64@plt+0x2cc0>
   1c51c:	ldr	r3, [r6, #100]	; 0x64
   1c520:	ldr	r3, [r3, r5, lsl #2]
   1c524:	cmp	r3, #0
   1c528:	bne	1c538 <ftello64@plt+0xaeb8>
   1c52c:	ldr	r0, [sp, #16]
   1c530:	cmp	r0, #0
   1c534:	bne	1c3a8 <ftello64@plt+0xad28>
   1c538:	add	r4, r4, #24
   1c53c:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1c540:	cmp	r3, #0
   1c544:	bne	1c3d4 <ftello64@plt+0xad54>
   1c548:	b	1c3a4 <ftello64@plt+0xad24>
   1c54c:	ldr	r0, [sp, #28]
   1c550:	bl	14340 <ftello64@plt+0x2cc0>
   1c554:	ldr	r0, [sp, #16]
   1c558:	cmp	r0, #0
   1c55c:	moveq	r0, #12
   1c560:	b	1c3a8 <ftello64@plt+0xad28>
   1c564:	mov	r1, sl
   1c568:	add	r0, sp, #20
   1c56c:	bl	17490 <ftello64@plt+0x5e10>
   1c570:	cmp	r0, #0
   1c574:	str	r0, [sp, #16]
   1c578:	beq	1c4fc <ftello64@plt+0xae7c>
   1c57c:	b	1c3a8 <ftello64@plt+0xad28>
   1c580:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c584:	mov	r9, r3
   1c588:	ldr	sl, [r0, #84]	; 0x54
   1c58c:	sub	sp, sp, #76	; 0x4c
   1c590:	mov	fp, #0
   1c594:	ldr	r3, [sl]
   1c598:	str	fp, [sp, #40]	; 0x28
   1c59c:	ldr	r5, [r0, #120]	; 0x78
   1c5a0:	ldr	r3, [r3, r2, lsl #3]
   1c5a4:	ldr	r8, [r1, #4]
   1c5a8:	str	r3, [sp, #16]
   1c5ac:	ldr	r3, [sp, #116]	; 0x74
   1c5b0:	mov	r4, r0
   1c5b4:	add	r5, r3, r5
   1c5b8:	cmp	r5, r8
   1c5bc:	mov	r7, r1
   1c5c0:	mov	r6, r2
   1c5c4:	blt	1c628 <ftello64@plt+0xafa8>
   1c5c8:	mvn	r3, #-2147483648	; 0x80000000
   1c5cc:	add	r5, r5, #1
   1c5d0:	sub	r3, r3, r8
   1c5d4:	cmp	r5, r3
   1c5d8:	ble	1c5e8 <ftello64@plt+0xaf68>
   1c5dc:	mov	r0, #12
   1c5e0:	add	sp, sp, #76	; 0x4c
   1c5e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c5e8:	add	r3, r8, r5
   1c5ec:	cmn	r3, #-1073741823	; 0xc0000001
   1c5f0:	bhi	1c5dc <ftello64@plt+0xaf5c>
   1c5f4:	lsl	r1, r3, #2
   1c5f8:	ldr	r0, [r7, #8]
   1c5fc:	str	r3, [sp, #12]
   1c600:	bl	22e1c <ftello64@plt+0x1179c>
   1c604:	cmp	r0, #0
   1c608:	beq	1c5dc <ftello64@plt+0xaf5c>
   1c60c:	ldr	r3, [sp, #12]
   1c610:	str	r0, [r7, #8]
   1c614:	str	r3, [r7, #4]
   1c618:	lsl	r2, r5, #2
   1c61c:	mov	r1, fp
   1c620:	add	r0, r0, r8, lsl #2
   1c624:	bl	1153c <memset@plt>
   1c628:	ldr	r5, [r7]
   1c62c:	ldr	r3, [r4, #100]	; 0x64
   1c630:	cmp	r5, #0
   1c634:	ldr	fp, [r7, #8]
   1c638:	moveq	r5, r9
   1c63c:	str	r3, [sp, #28]
   1c640:	ldr	r3, [r4, #40]	; 0x28
   1c644:	str	fp, [r4, #100]	; 0x64
   1c648:	str	r5, [r4, #40]	; 0x28
   1c64c:	ldr	r2, [r4, #88]	; 0x58
   1c650:	sub	r1, r5, #1
   1c654:	mov	r0, r4
   1c658:	str	r3, [sp, #32]
   1c65c:	bl	1a63c <ftello64@plt+0x8fbc>
   1c660:	cmp	r5, r9
   1c664:	mov	r8, r0
   1c668:	bne	1c6e4 <ftello64@plt+0xb064>
   1c66c:	mov	r1, r6
   1c670:	add	r0, sp, #48	; 0x30
   1c674:	bl	17490 <ftello64@plt+0x5e10>
   1c678:	cmp	r0, #0
   1c67c:	str	r0, [sp, #40]	; 0x28
   1c680:	bne	1c5e0 <ftello64@plt+0xaf60>
   1c684:	ldr	r3, [sp, #120]	; 0x78
   1c688:	ldr	r2, [sp, #16]
   1c68c:	add	r1, sp, #48	; 0x30
   1c690:	mov	r0, sl
   1c694:	bl	1c03c <ftello64@plt+0xa9bc>
   1c698:	cmp	r0, #0
   1c69c:	str	r0, [sp, #40]	; 0x28
   1c6a0:	bne	1c7d4 <ftello64@plt+0xb154>
   1c6a4:	ldr	r3, [sp, #52]	; 0x34
   1c6a8:	cmp	r3, #0
   1c6ac:	bne	1c7ac <ftello64@plt+0xb12c>
   1c6b0:	mov	r3, r8
   1c6b4:	add	r2, sp, #48	; 0x30
   1c6b8:	mov	r1, sl
   1c6bc:	add	r0, sp, #40	; 0x28
   1c6c0:	bl	196bc <ftello64@plt+0x803c>
   1c6c4:	subs	r6, r0, #0
   1c6c8:	bne	1c6d8 <ftello64@plt+0xb058>
   1c6cc:	ldr	r3, [sp, #40]	; 0x28
   1c6d0:	cmp	r3, #0
   1c6d4:	bne	1c7d4 <ftello64@plt+0xb154>
   1c6d8:	ldr	r3, [r4, #100]	; 0x64
   1c6dc:	str	r6, [r3, r5, lsl #2]
   1c6e0:	b	1c720 <ftello64@plt+0xb0a0>
   1c6e4:	ldr	r6, [fp, r5, lsl #2]
   1c6e8:	cmp	r6, #0
   1c6ec:	beq	1c790 <ftello64@plt+0xb110>
   1c6f0:	ldrb	r3, [r6, #52]	; 0x34
   1c6f4:	tst	r3, #64	; 0x40
   1c6f8:	beq	1c790 <ftello64@plt+0xb110>
   1c6fc:	add	r1, r6, #4
   1c700:	add	r0, sp, #48	; 0x30
   1c704:	bl	1950c <ftello64@plt+0x7e8c>
   1c708:	cmp	r0, #0
   1c70c:	str	r0, [sp, #40]	; 0x28
   1c710:	bne	1c5e0 <ftello64@plt+0xaf60>
   1c714:	ldrb	r3, [r6, #52]	; 0x34
   1c718:	tst	r3, #64	; 0x40
   1c71c:	bne	1c6a4 <ftello64@plt+0xb024>
   1c720:	add	r3, r5, #1
   1c724:	lsl	r3, r3, #2
   1c728:	str	r3, [sp, #24]
   1c72c:	mov	r3, #0
   1c730:	str	r3, [sp, #12]
   1c734:	ldr	r3, [sp, #116]	; 0x74
   1c738:	cmp	r5, r3
   1c73c:	blt	1c9f8 <ftello64@plt+0xb378>
   1c740:	ldr	r0, [sp, #56]	; 0x38
   1c744:	bl	14340 <ftello64@plt+0x2cc0>
   1c748:	ldr	r3, [r4, #100]	; 0x64
   1c74c:	ldr	r2, [sp, #116]	; 0x74
   1c750:	ldr	r0, [r3, r2, lsl #2]
   1c754:	ldr	r3, [sp, #28]
   1c758:	cmp	r0, #0
   1c75c:	str	r5, [r7]
   1c760:	addne	r0, r0, #4
   1c764:	str	r3, [r4, #100]	; 0x64
   1c768:	ldr	r3, [sp, #32]
   1c76c:	cmp	r0, #0
   1c770:	str	r3, [r4, #40]	; 0x28
   1c774:	moveq	r0, #1
   1c778:	beq	1c5e0 <ftello64@plt+0xaf60>
   1c77c:	ldr	r1, [sp, #112]	; 0x70
   1c780:	bl	16a80 <ftello64@plt+0x5400>
   1c784:	clz	r0, r0
   1c788:	lsr	r0, r0, #5
   1c78c:	b	1c5e0 <ftello64@plt+0xaf60>
   1c790:	mov	r3, #0
   1c794:	cmp	r6, r3
   1c798:	str	r3, [sp, #48]	; 0x30
   1c79c:	str	r3, [sp, #52]	; 0x34
   1c7a0:	str	r3, [sp, #56]	; 0x38
   1c7a4:	bne	1c714 <ftello64@plt+0xb094>
   1c7a8:	b	1c720 <ftello64@plt+0xb0a0>
   1c7ac:	ldr	r3, [sp, #120]	; 0x78
   1c7b0:	mov	r2, r5
   1c7b4:	str	r3, [sp]
   1c7b8:	add	r1, sp, #48	; 0x30
   1c7bc:	ldr	r3, [sp, #16]
   1c7c0:	mov	r0, r4
   1c7c4:	bl	1c37c <ftello64@plt+0xacfc>
   1c7c8:	cmp	r0, #0
   1c7cc:	str	r0, [sp, #40]	; 0x28
   1c7d0:	beq	1c6b0 <ftello64@plt+0xb030>
   1c7d4:	ldr	r0, [sp, #56]	; 0x38
   1c7d8:	bl	14340 <ftello64@plt+0x2cc0>
   1c7dc:	ldr	r0, [sp, #40]	; 0x28
   1c7e0:	b	1c5e0 <ftello64@plt+0xaf60>
   1c7e4:	ldr	r3, [r6, #24]
   1c7e8:	ldr	r2, [sp, #20]
   1c7ec:	ldr	fp, [r3, r2, lsl #2]
   1c7f0:	ldr	r3, [r9]
   1c7f4:	lsl	r8, fp, #3
   1c7f8:	add	r3, r3, r8
   1c7fc:	ldrb	r3, [r3, #6]
   1c800:	tst	r3, #16
   1c804:	bne	1c830 <ftello64@plt+0xb1b0>
   1c808:	ldr	r1, [r9]
   1c80c:	mov	r2, r5
   1c810:	add	r1, r1, r8
   1c814:	mov	r0, r4
   1c818:	bl	1ad5c <ftello64@plt+0x96dc>
   1c81c:	cmp	r0, #0
   1c820:	bne	1c9c0 <ftello64@plt+0xb340>
   1c824:	ldr	r3, [sp, #20]
   1c828:	add	r3, r3, #1
   1c82c:	b	1ca5c <ftello64@plt+0xb3dc>
   1c830:	mov	r3, r5
   1c834:	mov	r2, r4
   1c838:	mov	r1, fp
   1c83c:	mov	r0, r9
   1c840:	bl	18f90 <ftello64@plt+0x7910>
   1c844:	cmp	r0, #1
   1c848:	ble	1c9ec <ftello64@plt+0xb36c>
   1c84c:	ldr	r2, [r4, #100]	; 0x64
   1c850:	add	r8, r5, r0
   1c854:	ldr	r3, [r9, #12]
   1c858:	ldr	r1, [r2, r8, lsl #2]
   1c85c:	mov	r2, #0
   1c860:	cmp	r1, r2
   1c864:	ldr	r3, [r3, fp, lsl #2]
   1c868:	str	r2, [sp, #64]	; 0x40
   1c86c:	beq	1c96c <ftello64@plt+0xb2ec>
   1c870:	add	r1, r1, #4
   1c874:	add	r0, sp, #60	; 0x3c
   1c878:	str	r3, [sp, #36]	; 0x24
   1c87c:	bl	1a2f0 <ftello64@plt+0x8c70>
   1c880:	ldr	r3, [sp, #36]	; 0x24
   1c884:	cmp	r0, #0
   1c888:	str	r0, [sp, #44]	; 0x2c
   1c88c:	beq	1c96c <ftello64@plt+0xb2ec>
   1c890:	ldr	r0, [sp, #68]	; 0x44
   1c894:	bl	14340 <ftello64@plt+0x2cc0>
   1c898:	ldr	r3, [sp, #44]	; 0x2c
   1c89c:	cmp	r3, #0
   1c8a0:	str	r3, [sp, #40]	; 0x28
   1c8a4:	bne	1c7d4 <ftello64@plt+0xb154>
   1c8a8:	ldr	r3, [sp, #52]	; 0x34
   1c8ac:	add	r6, r5, #1
   1c8b0:	cmp	r3, #0
   1c8b4:	beq	1c900 <ftello64@plt+0xb280>
   1c8b8:	ldr	r3, [sp, #120]	; 0x78
   1c8bc:	ldr	r2, [sp, #16]
   1c8c0:	add	r1, sp, #48	; 0x30
   1c8c4:	mov	r0, sl
   1c8c8:	bl	1c03c <ftello64@plt+0xa9bc>
   1c8cc:	cmp	r0, #0
   1c8d0:	str	r0, [sp, #40]	; 0x28
   1c8d4:	bne	1c7d4 <ftello64@plt+0xb154>
   1c8d8:	ldr	r3, [sp, #120]	; 0x78
   1c8dc:	mov	r2, r6
   1c8e0:	str	r3, [sp]
   1c8e4:	add	r1, sp, #48	; 0x30
   1c8e8:	ldr	r3, [sp, #16]
   1c8ec:	mov	r0, r4
   1c8f0:	bl	1c37c <ftello64@plt+0xacfc>
   1c8f4:	cmp	r0, #0
   1c8f8:	str	r0, [sp, #40]	; 0x28
   1c8fc:	bne	1c7d4 <ftello64@plt+0xb154>
   1c900:	ldr	r2, [r4, #88]	; 0x58
   1c904:	mov	r1, r5
   1c908:	mov	r0, r4
   1c90c:	bl	1a63c <ftello64@plt+0x8fbc>
   1c910:	add	r2, sp, #48	; 0x30
   1c914:	mov	r1, sl
   1c918:	mov	r3, r0
   1c91c:	add	r0, sp, #40	; 0x28
   1c920:	bl	196bc <ftello64@plt+0x803c>
   1c924:	subs	r6, r0, #0
   1c928:	bne	1c938 <ftello64@plt+0xb2b8>
   1c92c:	ldr	r3, [sp, #40]	; 0x28
   1c930:	cmp	r3, #0
   1c934:	bne	1c7d4 <ftello64@plt+0xb154>
   1c938:	ldr	r3, [r4, #100]	; 0x64
   1c93c:	ldr	r2, [sp, #24]
   1c940:	cmp	r6, #0
   1c944:	add	r5, r5, #1
   1c948:	str	r6, [r3, r2]
   1c94c:	ldreq	r3, [sp, #12]
   1c950:	movne	r3, #0
   1c954:	addeq	r3, r3, #1
   1c958:	str	r3, [sp, #12]
   1c95c:	ldr	r3, [sp, #24]
   1c960:	add	r3, r3, #4
   1c964:	str	r3, [sp, #24]
   1c968:	b	1c734 <ftello64@plt+0xb0b4>
   1c96c:	mov	r1, r3
   1c970:	add	r0, sp, #60	; 0x3c
   1c974:	bl	19ee8 <ftello64@plt+0x8868>
   1c978:	cmp	r0, #0
   1c97c:	bne	1c990 <ftello64@plt+0xb310>
   1c980:	ldr	r0, [sp, #68]	; 0x44
   1c984:	bl	14340 <ftello64@plt+0x2cc0>
   1c988:	mov	r3, #12
   1c98c:	b	1c89c <ftello64@plt+0xb21c>
   1c990:	ldr	r3, [r4, #100]	; 0x64
   1c994:	add	r2, sp, #60	; 0x3c
   1c998:	mov	r1, r9
   1c99c:	add	r0, sp, #44	; 0x2c
   1c9a0:	str	r3, [sp, #36]	; 0x24
   1c9a4:	bl	1c134 <ftello64@plt+0xaab4>
   1c9a8:	ldr	r3, [sp, #36]	; 0x24
   1c9ac:	str	r0, [r3, r8, lsl #2]
   1c9b0:	ldr	r3, [r4, #100]	; 0x64
   1c9b4:	ldr	r3, [r3, r8, lsl #2]
   1c9b8:	cmp	r3, #0
   1c9bc:	beq	1c9dc <ftello64@plt+0xb35c>
   1c9c0:	ldr	r3, [r9, #12]
   1c9c4:	add	r0, sp, #48	; 0x30
   1c9c8:	ldr	r1, [r3, fp, lsl #2]
   1c9cc:	bl	19ee8 <ftello64@plt+0x8868>
   1c9d0:	cmp	r0, #0
   1c9d4:	bne	1c824 <ftello64@plt+0xb1a4>
   1c9d8:	b	1c980 <ftello64@plt+0xb300>
   1c9dc:	ldr	r3, [sp, #44]	; 0x2c
   1c9e0:	cmp	r3, #0
   1c9e4:	beq	1c9c0 <ftello64@plt+0xb340>
   1c9e8:	b	1c890 <ftello64@plt+0xb210>
   1c9ec:	cmp	r0, #0
   1c9f0:	bne	1c9c0 <ftello64@plt+0xb340>
   1c9f4:	b	1c808 <ftello64@plt+0xb188>
   1c9f8:	ldr	r3, [r4, #120]	; 0x78
   1c9fc:	ldr	r2, [sp, #12]
   1ca00:	cmp	r2, r3
   1ca04:	bgt	1c740 <ftello64@plt+0xb0c0>
   1ca08:	mov	r3, #0
   1ca0c:	str	r3, [sp, #52]	; 0x34
   1ca10:	ldr	r2, [sp, #24]
   1ca14:	ldr	r3, [r4, #100]	; 0x64
   1ca18:	ldr	r1, [r3, r2]
   1ca1c:	cmp	r1, #0
   1ca20:	beq	1ca80 <ftello64@plt+0xb400>
   1ca24:	add	r1, r1, #4
   1ca28:	add	r0, sp, #48	; 0x30
   1ca2c:	bl	1a2f0 <ftello64@plt+0x8c70>
   1ca30:	cmp	r0, #0
   1ca34:	str	r0, [sp, #40]	; 0x28
   1ca38:	bne	1c7d4 <ftello64@plt+0xb154>
   1ca3c:	cmp	r6, #0
   1ca40:	beq	1c8a8 <ftello64@plt+0xb228>
   1ca44:	ldr	r9, [r4, #84]	; 0x54
   1ca48:	mov	r3, #0
   1ca4c:	str	r3, [sp, #44]	; 0x2c
   1ca50:	str	r3, [sp, #60]	; 0x3c
   1ca54:	str	r3, [sp, #64]	; 0x40
   1ca58:	str	r3, [sp, #68]	; 0x44
   1ca5c:	str	r3, [sp, #20]
   1ca60:	ldr	r2, [sp, #20]
   1ca64:	ldr	r3, [r6, #20]
   1ca68:	cmp	r2, r3
   1ca6c:	blt	1c7e4 <ftello64@plt+0xb164>
   1ca70:	ldr	r0, [sp, #68]	; 0x44
   1ca74:	bl	14340 <ftello64@plt+0x2cc0>
   1ca78:	mov	r3, #0
   1ca7c:	b	1c89c <ftello64@plt+0xb21c>
   1ca80:	cmp	r6, #0
   1ca84:	bne	1ca44 <ftello64@plt+0xb3c4>
   1ca88:	b	1c900 <ftello64@plt+0xb280>
   1ca8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ca90:	sub	sp, sp, #20
   1ca94:	mov	r8, r2
   1ca98:	ldr	r5, [sp, #56]	; 0x38
   1ca9c:	mov	sl, r3
   1caa0:	mov	r3, #8
   1caa4:	str	r3, [sp, #8]
   1caa8:	str	r5, [sp, #4]
   1caac:	str	sl, [sp]
   1cab0:	mov	r7, r1
   1cab4:	ldm	r2, {r2, r3}
   1cab8:	add	r1, r8, #8
   1cabc:	mov	r4, r0
   1cac0:	bl	1c580 <ftello64@plt+0xaf00>
   1cac4:	subs	fp, r0, #0
   1cac8:	bne	1cb08 <ftello64@plt+0xb488>
   1cacc:	ldr	r3, [r4, #112]	; 0x70
   1cad0:	ldr	r2, [r4, #108]	; 0x6c
   1cad4:	ldr	r9, [r7]
   1cad8:	cmp	r2, r3
   1cadc:	ldr	r6, [r8, #4]
   1cae0:	blt	1cb40 <ftello64@plt+0xb4c0>
   1cae4:	mov	r1, #48	; 0x30
   1cae8:	ldr	r0, [r4, #116]	; 0x74
   1caec:	mul	r1, r1, r3
   1caf0:	bl	22e1c <ftello64@plt+0x1179c>
   1caf4:	subs	r3, r0, #0
   1caf8:	bne	1cb14 <ftello64@plt+0xb494>
   1cafc:	ldr	r0, [r4, #116]	; 0x74
   1cb00:	bl	14340 <ftello64@plt+0x2cc0>
   1cb04:	mov	fp, #12
   1cb08:	mov	r0, fp
   1cb0c:	add	sp, sp, #20
   1cb10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb14:	ldr	r2, [r4, #112]	; 0x70
   1cb18:	ldr	ip, [r4, #108]	; 0x6c
   1cb1c:	mov	r0, #24
   1cb20:	str	r3, [r4, #116]	; 0x74
   1cb24:	mul	r2, r0, r2
   1cb28:	mov	r1, fp
   1cb2c:	mla	r0, r0, ip, r3
   1cb30:	bl	1153c <memset@plt>
   1cb34:	ldr	r3, [r4, #112]	; 0x70
   1cb38:	lsl	r3, r3, #1
   1cb3c:	str	r3, [r4, #112]	; 0x70
   1cb40:	ldr	r3, [r4, #108]	; 0x6c
   1cb44:	cmp	r3, #0
   1cb48:	ble	1cb70 <ftello64@plt+0xb4f0>
   1cb4c:	mov	r2, #24
   1cb50:	ldr	r1, [r4, #116]	; 0x74
   1cb54:	mul	r2, r2, r3
   1cb58:	sub	r2, r2, #24
   1cb5c:	add	r2, r1, r2
   1cb60:	ldr	r1, [r2, #4]
   1cb64:	cmp	r5, r1
   1cb68:	moveq	r1, #1
   1cb6c:	strbeq	r1, [r2, #20]
   1cb70:	mov	r1, #24
   1cb74:	ldr	r0, [r4, #116]	; 0x74
   1cb78:	mul	r1, r1, r3
   1cb7c:	cmp	r9, r6
   1cb80:	add	r2, r0, r1
   1cb84:	str	sl, [r0, r1]
   1cb88:	add	r3, r3, #1
   1cb8c:	movne	r1, #0
   1cb90:	mvneq	r1, #0
   1cb94:	stmib	r2, {r5, r9}
   1cb98:	str	r6, [r2, #12]
   1cb9c:	str	r1, [r2, #16]
   1cba0:	str	r3, [r4, #108]	; 0x6c
   1cba4:	mov	r3, #0
   1cba8:	strb	r3, [r2, #20]
   1cbac:	ldr	r3, [r4, #120]	; 0x78
   1cbb0:	sub	r6, r6, r9
   1cbb4:	ldr	r1, [r8, #4]
   1cbb8:	cmp	r3, r6
   1cbbc:	add	r5, r5, r1
   1cbc0:	strlt	r6, [r4, #120]	; 0x78
   1cbc4:	ldr	r1, [r7]
   1cbc8:	mov	r0, r4
   1cbcc:	sub	r1, r5, r1
   1cbd0:	add	sp, sp, #20
   1cbd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cbd8:	b	18534 <ftello64@plt+0x6eb4>
   1cbdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cbe0:	sub	sp, sp, #84	; 0x54
   1cbe4:	ldr	sl, [r0, #40]	; 0x28
   1cbe8:	ldr	fp, [r0, #84]	; 0x54
   1cbec:	mov	r4, r0
   1cbf0:	lsl	r3, sl, #2
   1cbf4:	str	r3, [sp, #44]	; 0x2c
   1cbf8:	mov	r3, #0
   1cbfc:	str	r1, [sp, #56]	; 0x38
   1cc00:	str	r3, [sp, #24]
   1cc04:	ldr	r3, [sp, #56]	; 0x38
   1cc08:	ldr	r2, [sp, #24]
   1cc0c:	ldr	r3, [r3, #4]
   1cc10:	cmp	r2, r3
   1cc14:	movge	r3, #0
   1cc18:	strge	r3, [sp, #64]	; 0x40
   1cc1c:	bge	1d1d8 <ftello64@plt+0xbb58>
   1cc20:	ldr	r3, [sp, #56]	; 0x38
   1cc24:	ldr	r2, [sp, #24]
   1cc28:	ldr	r3, [r3, #8]
   1cc2c:	ldr	r3, [r3, r2, lsl #2]
   1cc30:	str	r3, [sp, #20]
   1cc34:	ldr	r2, [sp, #20]
   1cc38:	ldr	r3, [fp]
   1cc3c:	add	r3, r3, r2, lsl #3
   1cc40:	ldrb	r2, [r3, #4]
   1cc44:	cmp	r2, #4
   1cc48:	beq	1cc58 <ftello64@plt+0xb5d8>
   1cc4c:	ldr	r3, [sp, #24]
   1cc50:	add	r3, r3, #1
   1cc54:	b	1cc00 <ftello64@plt+0xb580>
   1cc58:	ldr	r5, [r3, #4]
   1cc5c:	ldr	r3, [pc, #1444]	; 1d208 <ftello64@plt+0xbb88>
   1cc60:	tst	r5, r3
   1cc64:	beq	1ccc0 <ftello64@plt+0xb640>
   1cc68:	ldr	r2, [r4, #88]	; 0x58
   1cc6c:	mov	r1, sl
   1cc70:	mov	r0, r4
   1cc74:	bl	1a63c <ftello64@plt+0x8fbc>
   1cc78:	ldr	r3, [pc, #1420]	; 1d20c <ftello64@plt+0xbb8c>
   1cc7c:	and	r3, r3, r5, lsr #8
   1cc80:	tst	r3, #4
   1cc84:	beq	1cc90 <ftello64@plt+0xb610>
   1cc88:	tst	r0, #1
   1cc8c:	beq	1cc4c <ftello64@plt+0xb5cc>
   1cc90:	tst	r3, #8
   1cc94:	beq	1cca0 <ftello64@plt+0xb620>
   1cc98:	tst	r0, #1
   1cc9c:	bne	1cc4c <ftello64@plt+0xb5cc>
   1cca0:	tst	r3, #32
   1cca4:	beq	1ccb0 <ftello64@plt+0xb630>
   1cca8:	tst	r0, #2
   1ccac:	beq	1cc4c <ftello64@plt+0xb5cc>
   1ccb0:	tst	r3, #128	; 0x80
   1ccb4:	beq	1ccc0 <ftello64@plt+0xb640>
   1ccb8:	tst	r0, #8
   1ccbc:	beq	1cc4c <ftello64@plt+0xb5cc>
   1ccc0:	ldr	r3, [r4, #108]	; 0x6c
   1ccc4:	mov	r1, sl
   1ccc8:	mov	r0, r4
   1cccc:	str	r3, [sp, #28]
   1ccd0:	bl	16e84 <ftello64@plt+0x5804>
   1ccd4:	cmn	r0, #1
   1ccd8:	beq	1cd88 <ftello64@plt+0xb708>
   1ccdc:	mov	r3, #24
   1cce0:	mul	r0, r3, r0
   1cce4:	add	r3, r0, r3
   1cce8:	ldr	r0, [r4, #116]	; 0x74
   1ccec:	add	r0, r0, r3
   1ccf0:	ldr	r3, [r0, #-24]	; 0xffffffe8
   1ccf4:	ldr	r2, [sp, #20]
   1ccf8:	cmp	r2, r3
   1ccfc:	bne	1cd78 <ftello64@plt+0xb6f8>
   1cd00:	mov	r0, #0
   1cd04:	cmp	r0, #0
   1cd08:	str	r0, [sp, #64]	; 0x40
   1cd0c:	bne	1d1d8 <ftello64@plt+0xbb58>
   1cd10:	ldr	r3, [sp, #20]
   1cd14:	ldr	r2, [sp, #20]
   1cd18:	mov	r7, #24
   1cd1c:	lsl	r3, r3, #2
   1cd20:	str	r3, [sp, #32]
   1cd24:	mov	r3, #12
   1cd28:	str	r0, [sp, #48]	; 0x30
   1cd2c:	mul	r3, r3, r2
   1cd30:	str	r3, [sp, #40]	; 0x28
   1cd34:	ldr	r3, [sp, #28]
   1cd38:	mul	r7, r7, r3
   1cd3c:	ldr	r3, [r4, #108]	; 0x6c
   1cd40:	ldr	r2, [sp, #28]
   1cd44:	cmp	r2, r3
   1cd48:	bge	1cc4c <ftello64@plt+0xb5cc>
   1cd4c:	ldr	r2, [r4, #116]	; 0x74
   1cd50:	ldr	r1, [sp, #20]
   1cd54:	add	r3, r2, r7
   1cd58:	ldr	r2, [r2, r7]
   1cd5c:	cmp	r1, r2
   1cd60:	beq	1d098 <ftello64@plt+0xba18>
   1cd64:	ldr	r3, [sp, #28]
   1cd68:	add	r7, r7, #24
   1cd6c:	add	r3, r3, #1
   1cd70:	str	r3, [sp, #28]
   1cd74:	b	1cd3c <ftello64@plt+0xb6bc>
   1cd78:	add	r0, r0, #24
   1cd7c:	ldrb	r3, [r0, #-28]	; 0xffffffe4
   1cd80:	cmp	r3, #0
   1cd84:	bne	1ccf0 <ftello64@plt+0xb670>
   1cd88:	ldr	r3, [r4, #84]	; 0x54
   1cd8c:	ldr	r2, [sp, #20]
   1cd90:	str	r3, [sp, #40]	; 0x28
   1cd94:	ldr	r3, [r3]
   1cd98:	ldr	r8, [r4, #4]
   1cd9c:	ldr	r3, [r3, r2, lsl #3]
   1cda0:	str	r3, [sp, #48]	; 0x30
   1cda4:	mov	r3, #0
   1cda8:	str	r3, [sp, #32]
   1cdac:	ldr	r2, [sp, #32]
   1cdb0:	ldr	r3, [r4, #124]	; 0x7c
   1cdb4:	cmp	r2, r3
   1cdb8:	bge	1cd00 <ftello64@plt+0xb680>
   1cdbc:	ldr	r3, [r4, #132]	; 0x84
   1cdc0:	ldr	r2, [sp, #32]
   1cdc4:	ldr	r5, [r3, r2, lsl #2]
   1cdc8:	ldr	r3, [sp, #40]	; 0x28
   1cdcc:	ldr	r2, [r5, #4]
   1cdd0:	ldr	r3, [r3]
   1cdd4:	ldr	r3, [r3, r2, lsl #3]
   1cdd8:	ldr	r2, [sp, #48]	; 0x30
   1cddc:	cmp	r2, r3
   1cde0:	moveq	r7, sl
   1cde4:	ldreq	r6, [r5]
   1cde8:	moveq	r9, #0
   1cdec:	beq	1ce4c <ftello64@plt+0xb7cc>
   1cdf0:	ldr	r3, [sp, #32]
   1cdf4:	add	r3, r3, #1
   1cdf8:	b	1cda8 <ftello64@plt+0xb728>
   1cdfc:	ldr	r3, [r5, #20]
   1ce00:	ldr	r3, [r3, r9, lsl #2]
   1ce04:	str	r3, [sp, #52]	; 0x34
   1ce08:	ldr	r3, [r3, #4]
   1ce0c:	str	r3, [sp, #36]	; 0x24
   1ce10:	sub	r3, r3, r6
   1ce14:	cmp	r3, #0
   1ce18:	bgt	1ce5c <ftello64@plt+0xb7dc>
   1ce1c:	add	r7, r7, r3
   1ce20:	str	sl, [sp]
   1ce24:	ldr	r3, [sp, #20]
   1ce28:	ldr	r2, [sp, #52]	; 0x34
   1ce2c:	mov	r1, r5
   1ce30:	mov	r0, r4
   1ce34:	bl	1ca8c <ftello64@plt+0xb40c>
   1ce38:	ldr	r8, [r4, #4]
   1ce3c:	cmp	r0, #1
   1ce40:	bhi	1cd04 <ftello64@plt+0xb684>
   1ce44:	ldr	r6, [sp, #36]	; 0x24
   1ce48:	add	r9, r9, #1
   1ce4c:	ldr	r3, [r5, #16]
   1ce50:	cmp	r9, r3
   1ce54:	blt	1cdfc <ftello64@plt+0xb77c>
   1ce58:	b	1ceb4 <ftello64@plt+0xb834>
   1ce5c:	ldr	r2, [r4, #28]
   1ce60:	add	r1, r3, r7
   1ce64:	cmp	r1, r2
   1ce68:	ble	1ce94 <ftello64@plt+0xb814>
   1ce6c:	ldr	r2, [r4, #48]	; 0x30
   1ce70:	str	r3, [sp, #60]	; 0x3c
   1ce74:	cmp	r1, r2
   1ce78:	bgt	1ceb4 <ftello64@plt+0xb834>
   1ce7c:	mov	r0, r4
   1ce80:	bl	18534 <ftello64@plt+0x6eb4>
   1ce84:	cmp	r0, #0
   1ce88:	bne	1cd04 <ftello64@plt+0xb684>
   1ce8c:	ldr	r8, [r4, #4]
   1ce90:	ldr	r3, [sp, #60]	; 0x3c
   1ce94:	mov	r2, r3
   1ce98:	add	r1, r8, r6
   1ce9c:	add	r0, r8, r7
   1cea0:	str	r3, [sp, #60]	; 0x3c
   1cea4:	bl	1138c <memcmp@plt>
   1cea8:	ldr	r3, [sp, #60]	; 0x3c
   1ceac:	cmp	r0, #0
   1ceb0:	beq	1ce1c <ftello64@plt+0xb79c>
   1ceb4:	ldr	r3, [r5, #16]
   1ceb8:	cmp	r9, r3
   1cebc:	blt	1cdf0 <ftello64@plt+0xb770>
   1cec0:	cmp	r9, #0
   1cec4:	addgt	r6, r6, #1
   1cec8:	lsl	r3, r6, #2
   1cecc:	cmp	sl, r6
   1ced0:	str	r3, [sp, #36]	; 0x24
   1ced4:	blt	1cdf0 <ftello64@plt+0xb770>
   1ced8:	ldr	r3, [r5]
   1cedc:	sub	r3, r6, r3
   1cee0:	cmp	r3, #0
   1cee4:	ble	1cf34 <ftello64@plt+0xb8b4>
   1cee8:	ldr	r3, [r4, #28]
   1ceec:	cmp	r3, r7
   1cef0:	bgt	1cf18 <ftello64@plt+0xb898>
   1cef4:	ldr	r3, [r4, #48]	; 0x30
   1cef8:	cmp	r7, r3
   1cefc:	bge	1cdf0 <ftello64@plt+0xb770>
   1cf00:	add	r1, r7, #1
   1cf04:	mov	r0, r4
   1cf08:	bl	17c70 <ftello64@plt+0x65f0>
   1cf0c:	cmp	r0, #0
   1cf10:	bne	1cd04 <ftello64@plt+0xb684>
   1cf14:	ldr	r8, [r4, #4]
   1cf18:	add	r3, r8, r6
   1cf1c:	ldrb	r1, [r8, r7]
   1cf20:	ldrb	r3, [r3, #-1]
   1cf24:	add	r2, r7, #1
   1cf28:	cmp	r1, r3
   1cf2c:	bne	1cdf0 <ftello64@plt+0xb770>
   1cf30:	mov	r7, r2
   1cf34:	ldr	r3, [r4, #100]	; 0x64
   1cf38:	ldr	r2, [sp, #36]	; 0x24
   1cf3c:	ldr	r2, [r3, r2]
   1cf40:	cmp	r2, #0
   1cf44:	movne	r3, #0
   1cf48:	ldrne	r0, [r2, #8]
   1cf4c:	bne	1cf94 <ftello64@plt+0xb914>
   1cf50:	ldr	r3, [sp, #36]	; 0x24
   1cf54:	add	r6, r6, #1
   1cf58:	add	r3, r3, #4
   1cf5c:	b	1cecc <ftello64@plt+0xb84c>
   1cf60:	ldr	r1, [r2, #12]
   1cf64:	ldr	r9, [r1, r3, lsl #2]
   1cf68:	ldr	r1, [sp, #40]	; 0x28
   1cf6c:	ldr	r1, [r1]
   1cf70:	add	ip, r1, r9, lsl #3
   1cf74:	ldrb	ip, [ip, #4]
   1cf78:	cmp	ip, #9
   1cf7c:	bne	1cf90 <ftello64@plt+0xb910>
   1cf80:	ldr	r1, [r1, r9, lsl #3]
   1cf84:	ldr	ip, [sp, #48]	; 0x30
   1cf88:	cmp	ip, r1
   1cf8c:	beq	1cfa0 <ftello64@plt+0xb920>
   1cf90:	add	r3, r3, #1
   1cf94:	cmp	r3, r0
   1cf98:	blt	1cf60 <ftello64@plt+0xb8e0>
   1cf9c:	b	1cf50 <ftello64@plt+0xb8d0>
   1cfa0:	cmn	r9, #1
   1cfa4:	beq	1cf50 <ftello64@plt+0xb8d0>
   1cfa8:	ldr	r3, [r5, #8]
   1cfac:	cmp	r3, #0
   1cfb0:	beq	1d070 <ftello64@plt+0xb9f0>
   1cfb4:	mov	r3, #9
   1cfb8:	str	r3, [sp, #8]
   1cfbc:	str	r6, [sp, #4]
   1cfc0:	str	r9, [sp]
   1cfc4:	mov	r0, r4
   1cfc8:	ldr	r3, [r5]
   1cfcc:	ldr	r2, [r5, #4]
   1cfd0:	ldr	r1, [r5, #8]
   1cfd4:	bl	1c580 <ftello64@plt+0xaf00>
   1cfd8:	cmp	r0, #1
   1cfdc:	beq	1cf50 <ftello64@plt+0xb8d0>
   1cfe0:	cmp	r0, #0
   1cfe4:	bne	1cd04 <ftello64@plt+0xb684>
   1cfe8:	ldr	r8, [r5, #16]
   1cfec:	ldr	r3, [r5, #12]
   1cff0:	cmp	r8, r3
   1cff4:	bne	1d01c <ftello64@plt+0xb99c>
   1cff8:	lsl	r8, r8, #1
   1cffc:	add	r8, r8, #1
   1d000:	ldr	r0, [r5, #20]
   1d004:	lsl	r1, r8, #2
   1d008:	bl	22e1c <ftello64@plt+0x1179c>
   1d00c:	cmp	r0, #0
   1d010:	beq	1d090 <ftello64@plt+0xba10>
   1d014:	str	r0, [r5, #20]
   1d018:	str	r8, [r5, #12]
   1d01c:	mov	r1, #20
   1d020:	mov	r0, #1
   1d024:	bl	22d94 <ftello64@plt+0x11714>
   1d028:	subs	r2, r0, #0
   1d02c:	beq	1d090 <ftello64@plt+0xba10>
   1d030:	ldr	r3, [r5, #16]
   1d034:	ldr	r1, [r5, #20]
   1d038:	mov	r0, r4
   1d03c:	str	r2, [r1, r3, lsl #2]
   1d040:	add	r3, r3, #1
   1d044:	str	r9, [r2]
   1d048:	str	r6, [r2, #4]
   1d04c:	mov	r1, r5
   1d050:	str	r3, [r5, #16]
   1d054:	str	sl, [sp]
   1d058:	ldr	r3, [sp, #20]
   1d05c:	bl	1ca8c <ftello64@plt+0xb40c>
   1d060:	ldr	r8, [r4, #4]
   1d064:	cmp	r0, #1
   1d068:	bls	1cf50 <ftello64@plt+0xb8d0>
   1d06c:	b	1cd04 <ftello64@plt+0xb684>
   1d070:	ldr	r1, [r5]
   1d074:	mov	r0, #12
   1d078:	sub	r1, r6, r1
   1d07c:	add	r1, r1, #1
   1d080:	bl	22d94 <ftello64@plt+0x11714>
   1d084:	cmp	r0, #0
   1d088:	str	r0, [r5, #8]
   1d08c:	bne	1cfb4 <ftello64@plt+0xb934>
   1d090:	mov	r0, #12
   1d094:	b	1cd04 <ftello64@plt+0xb684>
   1d098:	ldr	r2, [r3, #4]
   1d09c:	cmp	sl, r2
   1d0a0:	bne	1cd64 <ftello64@plt+0xb6e4>
   1d0a4:	ldr	r5, [r3, #12]
   1d0a8:	ldr	r3, [r3, #8]
   1d0ac:	mov	r0, r4
   1d0b0:	subs	r2, r5, r3
   1d0b4:	str	r2, [sp, #36]	; 0x24
   1d0b8:	ldreq	r1, [sp, #40]	; 0x28
   1d0bc:	ldreq	r2, [fp, #20]
   1d0c0:	ldrne	r2, [fp, #12]
   1d0c4:	addeq	r2, r2, r1
   1d0c8:	ldrne	r1, [sp, #32]
   1d0cc:	ldreq	r2, [r2, #8]
   1d0d0:	add	r5, sl, r5
   1d0d4:	ldrne	r6, [r2, r1]
   1d0d8:	ldreq	r6, [r2]
   1d0dc:	mov	r1, #12
   1d0e0:	ldr	r2, [fp, #24]
   1d0e4:	sub	r5, r5, r3
   1d0e8:	mla	r6, r1, r6, r2
   1d0ec:	ldr	r2, [r4, #88]	; 0x58
   1d0f0:	sub	r1, r5, #1
   1d0f4:	bl	1a63c <ftello64@plt+0x8fbc>
   1d0f8:	ldr	r8, [r4, #100]	; 0x64
   1d0fc:	ldr	r2, [sp, #44]	; 0x2c
   1d100:	ldr	r1, [r8, r5, lsl #2]
   1d104:	ldr	r2, [r8, r2]
   1d108:	cmp	r2, #0
   1d10c:	ldrne	r9, [r2, #8]
   1d110:	ldreq	r9, [sp, #48]	; 0x30
   1d114:	cmp	r1, #0
   1d118:	mov	r3, r0
   1d11c:	bne	1d1ac <ftello64@plt+0xbb2c>
   1d120:	mov	r2, r6
   1d124:	mov	r1, fp
   1d128:	add	r0, sp, #64	; 0x40
   1d12c:	bl	196bc <ftello64@plt+0x803c>
   1d130:	str	r0, [r8, r5, lsl #2]
   1d134:	ldr	r3, [r4, #100]	; 0x64
   1d138:	ldr	r3, [r3, r5, lsl #2]
   1d13c:	cmp	r3, #0
   1d140:	bne	1d150 <ftello64@plt+0xbad0>
   1d144:	ldr	r3, [sp, #64]	; 0x40
   1d148:	cmp	r3, #0
   1d14c:	bne	1d1d8 <ftello64@plt+0xbb58>
   1d150:	ldr	r3, [sp, #36]	; 0x24
   1d154:	cmp	r3, #0
   1d158:	bne	1cd64 <ftello64@plt+0xb6e4>
   1d15c:	ldr	r3, [r4, #100]	; 0x64
   1d160:	ldr	r2, [sp, #44]	; 0x2c
   1d164:	ldr	r3, [r3, r2]
   1d168:	ldr	r3, [r3, #8]
   1d16c:	cmp	r9, r3
   1d170:	bge	1cd64 <ftello64@plt+0xb6e4>
   1d174:	mov	r2, sl
   1d178:	mov	r1, r6
   1d17c:	mov	r0, r4
   1d180:	bl	18430 <ftello64@plt+0x6db0>
   1d184:	cmp	r0, #0
   1d188:	str	r0, [sp, #64]	; 0x40
   1d18c:	bne	1d1d8 <ftello64@plt+0xbb58>
   1d190:	mov	r1, r6
   1d194:	mov	r0, r4
   1d198:	bl	1cbdc <ftello64@plt+0xb55c>
   1d19c:	cmp	r0, #0
   1d1a0:	str	r0, [sp, #64]	; 0x40
   1d1a4:	beq	1cd64 <ftello64@plt+0xb6e4>
   1d1a8:	b	1d1d8 <ftello64@plt+0xbb58>
   1d1ac:	str	r0, [sp, #52]	; 0x34
   1d1b0:	mov	r2, r6
   1d1b4:	ldr	r1, [r1, #40]	; 0x28
   1d1b8:	add	r0, sp, #68	; 0x44
   1d1bc:	bl	19584 <ftello64@plt+0x7f04>
   1d1c0:	ldr	r3, [sp, #52]	; 0x34
   1d1c4:	cmp	r0, #0
   1d1c8:	str	r0, [sp, #64]	; 0x40
   1d1cc:	beq	1d1e4 <ftello64@plt+0xbb64>
   1d1d0:	ldr	r0, [sp, #76]	; 0x4c
   1d1d4:	bl	14340 <ftello64@plt+0x2cc0>
   1d1d8:	ldr	r0, [sp, #64]	; 0x40
   1d1dc:	add	sp, sp, #84	; 0x54
   1d1e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d1e4:	add	r2, sp, #68	; 0x44
   1d1e8:	mov	r1, fp
   1d1ec:	add	r0, sp, #64	; 0x40
   1d1f0:	ldr	r8, [r4, #100]	; 0x64
   1d1f4:	bl	196bc <ftello64@plt+0x803c>
   1d1f8:	str	r0, [r8, r5, lsl #2]
   1d1fc:	ldr	r0, [sp, #76]	; 0x4c
   1d200:	bl	14340 <ftello64@plt+0x2cc0>
   1d204:	b	1d134 <ftello64@plt+0xbab4>
   1d208:	andeq	pc, r3, r0, lsl #30
   1d20c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1d210:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d214:	mov	r8, r0
   1d218:	ldr	r3, [r1, #104]	; 0x68
   1d21c:	ldr	r6, [r1, #40]	; 0x28
   1d220:	ldr	sl, [r1, #84]	; 0x54
   1d224:	cmp	r6, r3
   1d228:	ldr	r3, [r1, #100]	; 0x64
   1d22c:	sub	sp, sp, #20
   1d230:	mov	r5, r1
   1d234:	strgt	r2, [r3, r6, lsl #2]
   1d238:	mov	r4, r2
   1d23c:	strgt	r6, [r1, #104]	; 0x68
   1d240:	bgt	1d2e0 <ftello64@plt+0xbc60>
   1d244:	ldr	r2, [r3, r6, lsl #2]
   1d248:	cmp	r2, #0
   1d24c:	streq	r4, [r3, r6, lsl #2]
   1d250:	beq	1d2e0 <ftello64@plt+0xbc60>
   1d254:	cmp	r4, #0
   1d258:	ldr	r2, [r2, #40]	; 0x28
   1d25c:	add	r7, sp, #4
   1d260:	beq	1d290 <ftello64@plt+0xbc10>
   1d264:	ldr	r9, [r4, #40]	; 0x28
   1d268:	mov	r0, r7
   1d26c:	mov	r1, r9
   1d270:	bl	19584 <ftello64@plt+0x7f04>
   1d274:	cmp	r0, #0
   1d278:	str	r0, [r8]
   1d27c:	beq	1d29c <ftello64@plt+0xbc1c>
   1d280:	mov	r4, #0
   1d284:	mov	r0, r4
   1d288:	add	sp, sp, #20
   1d28c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d290:	ldm	r2, {r0, r1, r2}
   1d294:	mov	r9, r4
   1d298:	stm	r7, {r0, r1, r2}
   1d29c:	mov	r0, r5
   1d2a0:	ldr	r1, [r5, #40]	; 0x28
   1d2a4:	ldr	r2, [r5, #88]	; 0x58
   1d2a8:	sub	r1, r1, #1
   1d2ac:	bl	1a63c <ftello64@plt+0x8fbc>
   1d2b0:	mov	r2, r7
   1d2b4:	mov	r1, sl
   1d2b8:	ldr	fp, [r5, #100]	; 0x64
   1d2bc:	mov	r3, r0
   1d2c0:	mov	r0, r8
   1d2c4:	bl	196bc <ftello64@plt+0x803c>
   1d2c8:	cmp	r9, #0
   1d2cc:	mov	r4, r0
   1d2d0:	str	r0, [fp, r6, lsl #2]
   1d2d4:	beq	1d2e0 <ftello64@plt+0xbc60>
   1d2d8:	ldr	r0, [sp, #12]
   1d2dc:	bl	14340 <ftello64@plt+0x2cc0>
   1d2e0:	ldr	r3, [sl, #76]	; 0x4c
   1d2e4:	cmp	r3, #0
   1d2e8:	beq	1d284 <ftello64@plt+0xbc04>
   1d2ec:	cmp	r4, #0
   1d2f0:	beq	1d280 <ftello64@plt+0xbc00>
   1d2f4:	add	r7, r4, #4
   1d2f8:	mov	r2, r6
   1d2fc:	mov	r1, r7
   1d300:	mov	r0, r5
   1d304:	bl	18430 <ftello64@plt+0x6db0>
   1d308:	cmp	r0, #0
   1d30c:	str	r0, [r8]
   1d310:	bne	1d280 <ftello64@plt+0xbc00>
   1d314:	ldrb	r3, [r4, #52]	; 0x34
   1d318:	tst	r3, #64	; 0x40
   1d31c:	beq	1d284 <ftello64@plt+0xbc04>
   1d320:	mov	r1, r7
   1d324:	mov	r0, r5
   1d328:	bl	1cbdc <ftello64@plt+0xb55c>
   1d32c:	cmp	r0, #0
   1d330:	str	r0, [r8]
   1d334:	bne	1d280 <ftello64@plt+0xbc00>
   1d338:	ldr	r3, [r5, #100]	; 0x64
   1d33c:	ldr	r4, [r3, r6, lsl #2]
   1d340:	b	1d284 <ftello64@plt+0xbc04>
   1d344:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d348:	sub	sp, sp, #92	; 0x5c
   1d34c:	mov	r4, r3
   1d350:	mov	r3, #0
   1d354:	str	r3, [sp, #56]	; 0x38
   1d358:	lsl	r3, r2, #2
   1d35c:	str	r3, [sp, #32]
   1d360:	ldr	r3, [r0, #100]	; 0x64
   1d364:	mov	fp, r2
   1d368:	ldr	r7, [r0, #84]	; 0x54
   1d36c:	ldr	r3, [r3, r2, lsl #2]
   1d370:	mov	r6, r0
   1d374:	cmp	r3, #0
   1d378:	addne	r3, r3, #4
   1d37c:	str	r3, [sp, #8]
   1d380:	ldr	r3, [r4, #4]
   1d384:	mov	r5, r1
   1d388:	cmp	r3, #0
   1d38c:	ldreq	r2, [r1]
   1d390:	streq	r3, [r2, fp, lsl #2]
   1d394:	beq	1d698 <ftello64@plt+0xc018>
   1d398:	ldr	r3, [sp, #8]
   1d39c:	cmp	r3, #0
   1d3a0:	bne	1d3d4 <ftello64@plt+0xbd54>
   1d3a4:	mov	r2, r4
   1d3a8:	mov	r1, r7
   1d3ac:	add	r0, sp, #56	; 0x38
   1d3b0:	ldr	r8, [r5]
   1d3b4:	bl	1c134 <ftello64@plt+0xaab4>
   1d3b8:	ldr	r3, [sp, #56]	; 0x38
   1d3bc:	cmp	r3, #0
   1d3c0:	str	r0, [r8, fp, lsl #2]
   1d3c4:	beq	1d698 <ftello64@plt+0xc018>
   1d3c8:	mov	r0, r3
   1d3cc:	add	sp, sp, #92	; 0x5c
   1d3d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d3d4:	add	r0, sp, #88	; 0x58
   1d3d8:	mov	r3, #0
   1d3dc:	str	r3, [r0, #-28]!	; 0xffffffe4
   1d3e0:	mov	r2, r4
   1d3e4:	mov	r1, r7
   1d3e8:	bl	1c134 <ftello64@plt+0xaab4>
   1d3ec:	ldr	r8, [sp, #60]	; 0x3c
   1d3f0:	cmp	r8, #0
   1d3f4:	bne	1d41c <ftello64@plt+0xbd9c>
   1d3f8:	mov	r9, r0
   1d3fc:	ldr	r3, [r9, #28]!
   1d400:	cmp	r3, #0
   1d404:	beq	1d45c <ftello64@plt+0xbddc>
   1d408:	mov	r2, r9
   1d40c:	ldr	r1, [sp, #8]
   1d410:	mov	r0, r4
   1d414:	bl	19394 <ftello64@plt+0x7d14>
   1d418:	mov	r8, r0
   1d41c:	cmp	r8, #0
   1d420:	str	r8, [sp, #56]	; 0x38
   1d424:	movne	r3, r8
   1d428:	bne	1d3c8 <ftello64@plt+0xbd48>
   1d42c:	ldr	r3, [r5, #20]
   1d430:	cmp	r3, #0
   1d434:	strne	r8, [sp, #12]
   1d438:	ldrne	r3, [r6, #116]	; 0x74
   1d43c:	strne	r3, [sp, #16]
   1d440:	beq	1d3a4 <ftello64@plt+0xbd24>
   1d444:	ldr	r3, [r5, #20]
   1d448:	ldr	r2, [sp, #12]
   1d44c:	cmp	r2, r3
   1d450:	blt	1d4bc <ftello64@plt+0xbe3c>
   1d454:	mov	r3, r8
   1d458:	b	1d62c <ftello64@plt+0xbfac>
   1d45c:	ldr	r1, [r4, #4]
   1d460:	mov	r0, r9
   1d464:	bl	174d0 <ftello64@plt+0x5e50>
   1d468:	cmp	r0, #0
   1d46c:	str	r0, [sp, #60]	; 0x3c
   1d470:	moveq	r8, r0
   1d474:	moveq	sl, #12
   1d478:	beq	1d4ac <ftello64@plt+0xbe2c>
   1d47c:	mov	r8, #12
   1d480:	b	1d41c <ftello64@plt+0xbd9c>
   1d484:	ldr	r3, [r4, #8]
   1d488:	mov	r0, r9
   1d48c:	ldr	r1, [r3, r8, lsl #2]
   1d490:	ldr	r3, [r7, #28]
   1d494:	mla	r1, sl, r1, r3
   1d498:	bl	1a2f0 <ftello64@plt+0x8c70>
   1d49c:	cmp	r0, #0
   1d4a0:	str	r0, [sp, #60]	; 0x3c
   1d4a4:	bne	1d47c <ftello64@plt+0xbdfc>
   1d4a8:	add	r8, r8, #1
   1d4ac:	ldr	r3, [r4, #4]
   1d4b0:	cmp	r8, r3
   1d4b4:	blt	1d484 <ftello64@plt+0xbe04>
   1d4b8:	b	1d408 <ftello64@plt+0xbd88>
   1d4bc:	ldr	r2, [sp, #12]
   1d4c0:	ldr	r3, [r5, #24]
   1d4c4:	ldr	r3, [r3, r2, lsl #2]
   1d4c8:	mov	r2, #24
   1d4cc:	mul	r3, r2, r3
   1d4d0:	ldr	r2, [sp, #16]
   1d4d4:	add	r2, r2, r3
   1d4d8:	ldr	r1, [r2, #8]
   1d4dc:	cmp	fp, r1
   1d4e0:	bgt	1d4f4 <ftello64@plt+0xbe74>
   1d4e4:	ldr	r3, [sp, #12]
   1d4e8:	add	r3, r3, #1
   1d4ec:	str	r3, [sp, #12]
   1d4f0:	b	1d444 <ftello64@plt+0xbdc4>
   1d4f4:	ldr	r1, [r2, #4]
   1d4f8:	cmp	fp, r1
   1d4fc:	bgt	1d4e4 <ftello64@plt+0xbe64>
   1d500:	ldr	r1, [sp, #16]
   1d504:	ldr	r0, [r7]
   1d508:	ldr	r3, [r1, r3]
   1d50c:	ldr	r9, [r0, r3, lsl #3]
   1d510:	ldr	r3, [r2, #12]
   1d514:	cmp	fp, r3
   1d518:	movne	sl, #0
   1d51c:	bne	1d660 <ftello64@plt+0xbfe0>
   1d520:	mvn	sl, #0
   1d524:	ldr	lr, [r4, #4]
   1d528:	mov	r1, sl
   1d52c:	mov	r2, #0
   1d530:	cmp	r2, lr
   1d534:	blt	1d5d0 <ftello64@plt+0xbf50>
   1d538:	cmp	r1, #0
   1d53c:	bge	1d614 <ftello64@plt+0xbf94>
   1d540:	cmp	sl, #0
   1d544:	movge	r9, #0
   1d548:	blt	1d4e4 <ftello64@plt+0xbe64>
   1d54c:	ldr	r3, [r4, #4]
   1d550:	cmp	r9, r3
   1d554:	bge	1d4e4 <ftello64@plt+0xbe64>
   1d558:	ldr	r3, [r4, #8]
   1d55c:	ldr	r0, [r7, #28]
   1d560:	mov	r1, sl
   1d564:	ldr	r3, [r3, r9, lsl #2]
   1d568:	str	r3, [sp, #20]
   1d56c:	ldr	r2, [sp, #20]
   1d570:	mov	r3, #12
   1d574:	mul	r3, r3, r2
   1d578:	add	r0, r0, r3
   1d57c:	str	r3, [sp, #24]
   1d580:	bl	16a80 <ftello64@plt+0x5400>
   1d584:	cmp	r0, #0
   1d588:	bne	1d5c8 <ftello64@plt+0xbf48>
   1d58c:	ldr	r3, [sp, #24]
   1d590:	ldr	r0, [r7, #24]
   1d594:	mov	r1, sl
   1d598:	add	r0, r0, r3
   1d59c:	bl	16a80 <ftello64@plt+0x5400>
   1d5a0:	cmp	r0, #0
   1d5a4:	bne	1d5c8 <ftello64@plt+0xbf48>
   1d5a8:	ldr	r3, [sp, #8]
   1d5ac:	mov	r2, r4
   1d5b0:	ldr	r1, [sp, #20]
   1d5b4:	mov	r0, r7
   1d5b8:	bl	199f4 <ftello64@plt+0x8374>
   1d5bc:	subs	r3, r0, #0
   1d5c0:	bne	1d62c <ftello64@plt+0xbfac>
   1d5c4:	sub	r9, r9, #1
   1d5c8:	add	r9, r9, #1
   1d5cc:	b	1d54c <ftello64@plt+0xbecc>
   1d5d0:	ldr	r3, [r4, #8]
   1d5d4:	ldr	r3, [r3, r2, lsl #2]
   1d5d8:	add	ip, r0, r3, lsl #3
   1d5dc:	ldrb	ip, [ip, #4]
   1d5e0:	cmp	ip, #8
   1d5e4:	bne	1d5fc <ftello64@plt+0xbf7c>
   1d5e8:	ldr	ip, [r0, r3, lsl #3]
   1d5ec:	cmp	r9, ip
   1d5f0:	moveq	r1, r3
   1d5f4:	add	r2, r2, #1
   1d5f8:	b	1d530 <ftello64@plt+0xbeb0>
   1d5fc:	cmp	ip, #9
   1d600:	bne	1d5f4 <ftello64@plt+0xbf74>
   1d604:	ldr	ip, [r0, r3, lsl #3]
   1d608:	cmp	r9, ip
   1d60c:	moveq	sl, r3
   1d610:	b	1d5f4 <ftello64@plt+0xbf74>
   1d614:	ldr	r3, [sp, #8]
   1d618:	mov	r2, r4
   1d61c:	mov	r0, r7
   1d620:	bl	199f4 <ftello64@plt+0x8374>
   1d624:	subs	r3, r0, #0
   1d628:	beq	1d540 <ftello64@plt+0xbec0>
   1d62c:	cmp	r3, #0
   1d630:	str	r3, [sp, #56]	; 0x38
   1d634:	beq	1d3a4 <ftello64@plt+0xbd24>
   1d638:	b	1d3c8 <ftello64@plt+0xbd48>
   1d63c:	ldr	r3, [r4, #8]
   1d640:	ldr	r2, [r7]
   1d644:	ldr	r1, [r3, sl, lsl #2]
   1d648:	add	r3, r2, r1, lsl #3
   1d64c:	ldrb	r3, [r3, #4]
   1d650:	sub	r3, r3, #8
   1d654:	cmp	r3, #1
   1d658:	bls	1d670 <ftello64@plt+0xbff0>
   1d65c:	add	sl, sl, #1
   1d660:	ldr	r3, [r4, #4]
   1d664:	cmp	sl, r3
   1d668:	blt	1d63c <ftello64@plt+0xbfbc>
   1d66c:	b	1d4e4 <ftello64@plt+0xbe64>
   1d670:	ldr	r3, [r2, r1, lsl #3]
   1d674:	cmp	r9, r3
   1d678:	bne	1d65c <ftello64@plt+0xbfdc>
   1d67c:	ldr	r3, [sp, #8]
   1d680:	mov	r2, r4
   1d684:	mov	r0, r7
   1d688:	bl	199f4 <ftello64@plt+0x8374>
   1d68c:	subs	r3, r0, #0
   1d690:	beq	1d65c <ftello64@plt+0xbfdc>
   1d694:	b	1d62c <ftello64@plt+0xbfac>
   1d698:	ldr	r3, [sp, #8]
   1d69c:	cmp	r3, #0
   1d6a0:	beq	1d870 <ftello64@plt+0xc1f0>
   1d6a4:	ldr	r3, [r6, #100]	; 0x64
   1d6a8:	ldr	r3, [r3, fp, lsl #2]
   1d6ac:	ldrb	r3, [r3, #52]	; 0x34
   1d6b0:	ands	r3, r3, #64	; 0x40
   1d6b4:	beq	1d3c8 <ftello64@plt+0xbd48>
   1d6b8:	mov	r1, fp
   1d6bc:	mov	r0, r6
   1d6c0:	bl	16e84 <ftello64@plt+0x5804>
   1d6c4:	mov	sl, #0
   1d6c8:	cmn	r0, #1
   1d6cc:	mov	r3, r0
   1d6d0:	str	r0, [sp, #16]
   1d6d4:	moveq	r3, sl
   1d6d8:	beq	1d3c8 <ftello64@plt+0xbd48>
   1d6dc:	mov	r3, #24
   1d6e0:	add	r9, sp, #88	; 0x58
   1d6e4:	mul	r3, r3, r0
   1d6e8:	ldr	r8, [r6, #84]	; 0x54
   1d6ec:	str	sl, [r9, #-28]!	; 0xffffffe4
   1d6f0:	str	r3, [sp, #36]	; 0x24
   1d6f4:	add	r3, r9, #16
   1d6f8:	str	r3, [sp, #28]
   1d6fc:	ldr	r3, [sp, #8]
   1d700:	ldr	r3, [r3, #4]
   1d704:	cmp	sl, r3
   1d708:	movge	r3, #0
   1d70c:	bge	1d858 <ftello64@plt+0xc1d8>
   1d710:	ldr	r3, [sp, #8]
   1d714:	ldr	r2, [r5, #8]
   1d718:	ldr	r3, [r3, #8]
   1d71c:	ldr	r7, [r3, sl, lsl #2]
   1d720:	ldr	r3, [r8]
   1d724:	cmp	r7, r2
   1d728:	add	r3, r3, r7, lsl #3
   1d72c:	ldrb	r3, [r3, #4]
   1d730:	bne	1d748 <ftello64@plt+0xc0c8>
   1d734:	ldr	r2, [r5, #12]
   1d738:	cmp	fp, r2
   1d73c:	bne	1d748 <ftello64@plt+0xc0c8>
   1d740:	add	sl, sl, #1
   1d744:	b	1d6fc <ftello64@plt+0xc07c>
   1d748:	cmp	r3, #4
   1d74c:	bne	1d740 <ftello64@plt+0xc0c0>
   1d750:	ldr	r3, [sp, #36]	; 0x24
   1d754:	ldr	r4, [r6, #116]	; 0x74
   1d758:	add	r4, r4, r3
   1d75c:	mov	r3, #12
   1d760:	mul	r3, r3, r7
   1d764:	str	r3, [sp, #44]	; 0x2c
   1d768:	lsl	r3, r7, #2
   1d76c:	str	r3, [sp, #40]	; 0x28
   1d770:	ldr	r3, [sp, #36]	; 0x24
   1d774:	str	r3, [sp, #20]
   1d778:	ldr	r3, [sp, #16]
   1d77c:	str	r3, [sp, #12]
   1d780:	add	r3, r5, #16
   1d784:	str	r3, [sp, #24]
   1d788:	ldr	r3, [r4]
   1d78c:	cmp	r7, r3
   1d790:	bne	1d908 <ftello64@plt+0xc288>
   1d794:	ldr	r2, [r4, #8]
   1d798:	ldr	r3, [r4, #12]
   1d79c:	sub	r3, r3, r2
   1d7a0:	cmp	r3, #0
   1d7a4:	add	r2, fp, r3
   1d7a8:	ldreq	r1, [sp, #44]	; 0x2c
   1d7ac:	ldreq	r3, [r8, #20]
   1d7b0:	ldrne	r1, [sp, #40]	; 0x28
   1d7b4:	addeq	r3, r3, r1
   1d7b8:	ldrne	r3, [r8, #12]
   1d7bc:	ldreq	r3, [r3, #8]
   1d7c0:	ldrne	r3, [r3, r1]
   1d7c4:	ldr	r1, [r5, #12]
   1d7c8:	ldreq	r3, [r3]
   1d7cc:	cmp	r2, r1
   1d7d0:	bgt	1d908 <ftello64@plt+0xc288>
   1d7d4:	ldr	r1, [r5]
   1d7d8:	str	r2, [sp, #52]	; 0x34
   1d7dc:	ldr	r0, [r1, r2, lsl #2]
   1d7e0:	cmp	r0, #0
   1d7e4:	beq	1d908 <ftello64@plt+0xc288>
   1d7e8:	mov	r1, r3
   1d7ec:	add	r0, r0, #4
   1d7f0:	str	r3, [sp, #48]	; 0x30
   1d7f4:	bl	16a80 <ftello64@plt+0x5400>
   1d7f8:	ldr	r3, [sp, #48]	; 0x30
   1d7fc:	ldr	r2, [sp, #52]	; 0x34
   1d800:	cmp	r0, #0
   1d804:	beq	1d908 <ftello64@plt+0xc288>
   1d808:	str	r2, [sp, #4]
   1d80c:	str	r3, [sp]
   1d810:	mov	r2, r7
   1d814:	mov	r3, fp
   1d818:	ldr	r1, [sp, #24]
   1d81c:	mov	r0, r6
   1d820:	bl	16ef4 <ftello64@plt+0x5874>
   1d824:	cmp	r0, #0
   1d828:	bne	1d908 <ftello64@plt+0xc288>
   1d82c:	ldr	r3, [sp, #60]	; 0x3c
   1d830:	cmp	r3, #0
   1d834:	beq	1d878 <ftello64@plt+0xc1f8>
   1d838:	ldr	r1, [sp, #12]
   1d83c:	ldr	r0, [sp, #28]
   1d840:	str	r7, [sp, #68]	; 0x44
   1d844:	str	fp, [sp, #72]	; 0x48
   1d848:	bl	19ee8 <ftello64@plt+0x8868>
   1d84c:	cmp	r0, #0
   1d850:	bne	1d8ac <ftello64@plt+0xc22c>
   1d854:	mov	r3, #12
   1d858:	ldr	r2, [sp, #60]	; 0x3c
   1d85c:	cmp	r2, #0
   1d860:	beq	1d3c8 <ftello64@plt+0xbd48>
   1d864:	ldr	r0, [sp, #84]	; 0x54
   1d868:	str	r3, [sp, #8]
   1d86c:	bl	14340 <ftello64@plt+0x2cc0>
   1d870:	ldr	r3, [sp, #8]
   1d874:	b	1d3c8 <ftello64@plt+0xbd48>
   1d878:	mov	lr, r5
   1d87c:	add	ip, sp, #60	; 0x3c
   1d880:	ldm	lr!, {r0, r1, r2, r3}
   1d884:	stmia	ip!, {r0, r1, r2, r3}
   1d888:	ldr	r3, [sp, #24]
   1d88c:	ldm	r3, {r0, r1, r2}
   1d890:	stm	ip, {r0, r1, r2}
   1d894:	mov	r1, r3
   1d898:	mov	r0, ip
   1d89c:	bl	1950c <ftello64@plt+0x7e8c>
   1d8a0:	subs	r3, r0, #0
   1d8a4:	beq	1d838 <ftello64@plt+0xc1b8>
   1d8a8:	b	1d858 <ftello64@plt+0xc1d8>
   1d8ac:	ldr	r3, [sp, #60]	; 0x3c
   1d8b0:	ldr	r2, [sp, #32]
   1d8b4:	mov	r1, r9
   1d8b8:	mov	r0, r6
   1d8bc:	ldr	r4, [r3, r2]
   1d8c0:	bl	1d954 <ftello64@plt+0xc2d4>
   1d8c4:	subs	r3, r0, #0
   1d8c8:	bne	1d858 <ftello64@plt+0xc1d8>
   1d8cc:	ldr	r1, [r5, #4]
   1d8d0:	cmp	r1, #0
   1d8d4:	bne	1d938 <ftello64@plt+0xc2b8>
   1d8d8:	ldr	r3, [sp, #60]	; 0x3c
   1d8dc:	ldr	r2, [sp, #32]
   1d8e0:	ldr	r1, [sp, #12]
   1d8e4:	ldr	r0, [sp, #28]
   1d8e8:	str	r4, [r3, r2]
   1d8ec:	bl	16a80 <ftello64@plt+0x5400>
   1d8f0:	sub	r1, r0, #1
   1d8f4:	ldr	r0, [sp, #28]
   1d8f8:	bl	1924c <ftello64@plt+0x7bcc>
   1d8fc:	ldr	r4, [r6, #116]	; 0x74
   1d900:	ldr	r3, [sp, #20]
   1d904:	add	r4, r4, r3
   1d908:	ldr	r3, [sp, #12]
   1d90c:	add	r2, r4, #24
   1d910:	add	r3, r3, #1
   1d914:	str	r3, [sp, #12]
   1d918:	ldr	r3, [sp, #20]
   1d91c:	add	r3, r3, #24
   1d920:	str	r3, [sp, #20]
   1d924:	ldrb	r3, [r4, #20]
   1d928:	cmp	r3, #0
   1d92c:	beq	1d740 <ftello64@plt+0xc0c0>
   1d930:	mov	r4, r2
   1d934:	b	1d788 <ftello64@plt+0xc108>
   1d938:	add	r3, fp, #1
   1d93c:	ldr	r2, [sp, #60]	; 0x3c
   1d940:	mov	r0, r8
   1d944:	bl	1c2e4 <ftello64@plt+0xac64>
   1d948:	subs	r3, r0, #0
   1d94c:	beq	1d8d8 <ftello64@plt+0xc258>
   1d950:	b	1d858 <ftello64@plt+0xc1d8>
   1d954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d958:	sub	sp, sp, #52	; 0x34
   1d95c:	add	r7, sp, #36	; 0x24
   1d960:	ldr	r4, [r1, #12]
   1d964:	mov	r6, r0
   1d968:	mov	r5, r1
   1d96c:	mov	r0, r7
   1d970:	ldr	r1, [r1, #8]
   1d974:	bl	17490 <ftello64@plt+0x5e10>
   1d978:	subs	fp, r0, #0
   1d97c:	bne	1d9b0 <ftello64@plt+0xc330>
   1d980:	mov	r3, r7
   1d984:	mov	r2, r4
   1d988:	mov	r1, r5
   1d98c:	mov	r0, r6
   1d990:	bl	1d344 <ftello64@plt+0xbcc4>
   1d994:	subs	fp, r0, #0
   1d998:	lsleq	r8, r4, #2
   1d99c:	streq	fp, [sp, #8]
   1d9a0:	streq	r7, [sp, #20]
   1d9a4:	beq	1db74 <ftello64@plt+0xc4f4>
   1d9a8:	ldr	r0, [sp, #44]	; 0x2c
   1d9ac:	bl	14340 <ftello64@plt+0x2cc0>
   1d9b0:	mov	r0, fp
   1d9b4:	add	sp, sp, #52	; 0x34
   1d9b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9bc:	mov	r3, #0
   1d9c0:	str	r3, [sp, #40]	; 0x28
   1d9c4:	ldr	r3, [r6, #100]	; 0x64
   1d9c8:	sub	r4, r4, #1
   1d9cc:	add	r3, r3, r8
   1d9d0:	ldr	sl, [r3, #-4]
   1d9d4:	cmp	sl, #0
   1d9d8:	bne	1da04 <ftello64@plt+0xc384>
   1d9dc:	ldr	r3, [sp, #20]
   1d9e0:	mov	r2, r4
   1d9e4:	mov	r1, r5
   1d9e8:	mov	r0, r6
   1d9ec:	bl	1d344 <ftello64@plt+0xbcc4>
   1d9f0:	sub	r8, r8, #4
   1d9f4:	cmp	r0, #0
   1d9f8:	beq	1db74 <ftello64@plt+0xc4f4>
   1d9fc:	mov	fp, r0
   1da00:	b	1d9a8 <ftello64@plt+0xc328>
   1da04:	ldr	r9, [r6, #84]	; 0x54
   1da08:	mov	r3, #0
   1da0c:	str	r3, [sp, #12]
   1da10:	add	r3, r5, #16
   1da14:	str	r3, [sp, #28]
   1da18:	ldr	r3, [sl, #20]
   1da1c:	ldr	r2, [sp, #12]
   1da20:	cmp	r2, r3
   1da24:	bge	1d9dc <ftello64@plt+0xc35c>
   1da28:	ldr	r3, [sl, #24]
   1da2c:	ldr	r2, [sp, #12]
   1da30:	ldr	r7, [r3, r2, lsl #2]
   1da34:	lsl	r3, r7, #3
   1da38:	str	r3, [sp, #16]
   1da3c:	ldr	r3, [r9]
   1da40:	lsl	r2, r7, #3
   1da44:	add	r3, r3, r2
   1da48:	ldrb	r3, [r3, #6]
   1da4c:	tst	r3, #16
   1da50:	bne	1da84 <ftello64@plt+0xc404>
   1da54:	ldr	r1, [r9]
   1da58:	lsl	r3, r7, #3
   1da5c:	mov	r2, r4
   1da60:	add	r1, r1, r3
   1da64:	mov	r0, r6
   1da68:	bl	1ad5c <ftello64@plt+0x96dc>
   1da6c:	cmp	r0, #0
   1da70:	bne	1db44 <ftello64@plt+0xc4c4>
   1da74:	ldr	r3, [sp, #12]
   1da78:	add	r3, r3, #1
   1da7c:	str	r3, [sp, #12]
   1da80:	b	1da18 <ftello64@plt+0xc398>
   1da84:	ldr	r3, [r5, #12]
   1da88:	mov	r2, r6
   1da8c:	str	r3, [sp, #24]
   1da90:	ldr	r3, [r6, #84]	; 0x54
   1da94:	mov	r1, r7
   1da98:	str	r3, [sp, #16]
   1da9c:	ldr	r0, [sp, #16]
   1daa0:	mov	r3, r4
   1daa4:	bl	18f90 <ftello64@plt+0x7910>
   1daa8:	subs	r3, r0, #0
   1daac:	ble	1daf0 <ftello64@plt+0xc470>
   1dab0:	ldr	r1, [sp, #24]
   1dab4:	add	r2, r4, r3
   1dab8:	cmp	r1, r2
   1dabc:	blt	1daf4 <ftello64@plt+0xc474>
   1dac0:	ldr	r1, [r5]
   1dac4:	str	r3, [sp, #24]
   1dac8:	ldr	r0, [r1, r2, lsl #2]
   1dacc:	cmp	r0, #0
   1dad0:	beq	1da54 <ftello64@plt+0xc3d4>
   1dad4:	ldr	r3, [sp, #16]
   1dad8:	add	r0, r0, #4
   1dadc:	ldr	r2, [r3, #12]
   1dae0:	ldr	r1, [r2, r7, lsl #2]
   1dae4:	bl	16a80 <ftello64@plt+0x5400>
   1dae8:	ldr	r3, [sp, #24]
   1daec:	cmp	r0, #0
   1daf0:	beq	1da54 <ftello64@plt+0xc3d4>
   1daf4:	ldr	r2, [r5, #20]
   1daf8:	cmp	r2, #0
   1dafc:	beq	1db28 <ftello64@plt+0xc4a8>
   1db00:	ldr	r2, [r9, #12]
   1db04:	add	r3, r4, r3
   1db08:	str	r4, [sp, #4]
   1db0c:	str	r7, [sp]
   1db10:	ldr	r1, [sp, #28]
   1db14:	ldr	r2, [r2, r7, lsl #2]
   1db18:	mov	r0, r6
   1db1c:	bl	16ef4 <ftello64@plt+0x5874>
   1db20:	cmp	r0, #0
   1db24:	bne	1da74 <ftello64@plt+0xc3f4>
   1db28:	mov	r1, r7
   1db2c:	ldr	r0, [sp, #20]
   1db30:	bl	19ee8 <ftello64@plt+0x8868>
   1db34:	cmp	r0, #0
   1db38:	bne	1da74 <ftello64@plt+0xc3f4>
   1db3c:	mov	fp, #12
   1db40:	b	1d9a8 <ftello64@plt+0xc328>
   1db44:	ldr	r3, [r5]
   1db48:	ldr	r0, [r3, r8]
   1db4c:	cmp	r0, #0
   1db50:	beq	1da74 <ftello64@plt+0xc3f4>
   1db54:	ldr	r3, [r9, #12]
   1db58:	add	r0, r0, #4
   1db5c:	ldr	r1, [r3, r7, lsl #2]
   1db60:	bl	16a80 <ftello64@plt+0x5400>
   1db64:	cmp	r0, #0
   1db68:	beq	1da74 <ftello64@plt+0xc3f4>
   1db6c:	mov	r3, #1
   1db70:	b	1daf4 <ftello64@plt+0xc474>
   1db74:	cmp	r4, #0
   1db78:	ble	1d9a8 <ftello64@plt+0xc328>
   1db7c:	ldr	r0, [r5]
   1db80:	ldr	r3, [r0, r8]
   1db84:	cmp	r3, #0
   1db88:	movne	r3, #0
   1db8c:	ldreq	r3, [sp, #8]
   1db90:	addeq	r3, r3, #1
   1db94:	str	r3, [sp, #8]
   1db98:	ldr	r2, [sp, #8]
   1db9c:	ldr	r3, [r6, #120]	; 0x78
   1dba0:	cmp	r2, r3
   1dba4:	ble	1d9bc <ftello64@plt+0xc33c>
   1dba8:	mov	r2, r8
   1dbac:	mov	r1, #0
   1dbb0:	bl	1153c <memset@plt>
   1dbb4:	b	1d9a8 <ftello64@plt+0xc328>
   1dbb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dbbc:	sub	sp, sp, #420	; 0x1a4
   1dbc0:	mov	sl, r0
   1dbc4:	ldr	fp, [r0]
   1dbc8:	str	r1, [sp, #32]
   1dbcc:	str	r2, [sp, #36]	; 0x24
   1dbd0:	mov	r1, #0
   1dbd4:	mov	r2, #136	; 0x88
   1dbd8:	add	r0, sp, #140	; 0x8c
   1dbdc:	mov	r5, r3
   1dbe0:	ldr	r8, [sp, #456]	; 0x1c8
   1dbe4:	ldr	r7, [sp, #460]	; 0x1cc
   1dbe8:	ldr	r6, [sp, #464]	; 0x1d0
   1dbec:	ldr	r4, [sp, #468]	; 0x1d4
   1dbf0:	bl	1153c <memset@plt>
   1dbf4:	ldr	r2, [sl, #16]
   1dbf8:	str	fp, [sp, #224]	; 0xe0
   1dbfc:	cmp	r2, #0
   1dc00:	streq	r2, [sp, #20]
   1dc04:	beq	1dc2c <ftello64@plt+0xc5ac>
   1dc08:	ldrb	r1, [sl, #28]
   1dc0c:	subs	r3, r5, r8
   1dc10:	movne	r3, #1
   1dc14:	ands	r3, r3, r1, lsr #3
   1dc18:	beq	1dc28 <ftello64@plt+0xc5a8>
   1dc1c:	tst	r1, #1
   1dc20:	moveq	r3, r2
   1dc24:	movne	r3, #0
   1dc28:	str	r3, [sp, #20]
   1dc2c:	ldr	r3, [sl, #24]
   1dc30:	cmp	r3, r6
   1dc34:	subcc	r2, r6, #1
   1dc38:	subcc	r3, r2, r3
   1dc3c:	movcs	r3, #0
   1dc40:	str	r3, [sp, #68]	; 0x44
   1dc44:	ldr	r3, [sl, #8]
   1dc48:	cmp	r3, #0
   1dc4c:	beq	1dc5c <ftello64@plt+0xc5dc>
   1dc50:	ldr	r2, [fp, #36]	; 0x24
   1dc54:	cmp	r2, #0
   1dc58:	bne	1ed90 <ftello64@plt+0xd710>
   1dc5c:	mov	r3, #1
   1dc60:	str	r3, [sp, #12]
   1dc64:	b	1e81c <ftello64@plt+0xd19c>
   1dc68:	ldr	r3, [pc, #4028]	; 1ec2c <ftello64@plt+0xd5ac>
   1dc6c:	cmp	r7, r3
   1dc70:	bgt	1dca0 <ftello64@plt+0xc620>
   1dc74:	mov	r0, #24
   1dc78:	mul	r0, r0, r7
   1dc7c:	bl	22ddc <ftello64@plt+0x1175c>
   1dc80:	str	r0, [sp, #256]	; 0x100
   1dc84:	lsl	r0, r9, #3
   1dc88:	bl	22ddc <ftello64@plt+0x1175c>
   1dc8c:	ldr	r3, [sp, #256]	; 0x100
   1dc90:	cmp	r0, #0
   1dc94:	cmpne	r3, #0
   1dc98:	str	r0, [sp, #272]	; 0x110
   1dc9c:	bne	1ef50 <ftello64@plt+0xd8d0>
   1dca0:	mov	r3, #12
   1dca4:	b	1dd68 <ftello64@plt+0xc6e8>
   1dca8:	ldr	r0, [sp, #176]	; 0xb0
   1dcac:	cmn	r0, #-1073741822	; 0xc0000002
   1dcb0:	bhi	1dca0 <ftello64@plt+0xc620>
   1dcb4:	add	r0, r0, #1
   1dcb8:	lsl	r0, r0, #2
   1dcbc:	bl	22ddc <ftello64@plt+0x1175c>
   1dcc0:	cmp	r0, #0
   1dcc4:	str	r0, [sp, #240]	; 0xf0
   1dcc8:	bne	1ef78 <ftello64@plt+0xd8f8>
   1dccc:	b	1dca0 <ftello64@plt+0xc620>
   1dcd0:	ldr	r3, [sp, #92]	; 0x5c
   1dcd4:	cmp	r3, #1
   1dcd8:	moveq	r3, #4
   1dcdc:	beq	1dd00 <ftello64@plt+0xc680>
   1dce0:	ldr	r3, [sl, #12]
   1dce4:	ldr	r2, [sp, #24]
   1dce8:	lsr	r3, r3, #22
   1dcec:	eor	r3, r3, #1
   1dcf0:	cmp	r2, #0
   1dcf4:	movne	r3, #0
   1dcf8:	andeq	r3, r3, #1
   1dcfc:	lsl	r3, r3, #2
   1dd00:	cmp	r5, r8
   1dd04:	movle	r2, #2
   1dd08:	movgt	r2, #0
   1dd0c:	orr	r6, r6, r3
   1dd10:	orr	r3, r6, r2
   1dd14:	cmp	r5, r8
   1dd18:	str	r3, [sp, #84]	; 0x54
   1dd1c:	add	r3, sp, #416	; 0x1a0
   1dd20:	suble	r3, r3, #308	; 0x134
   1dd24:	movgt	r3, #0
   1dd28:	str	r3, [sp, #88]	; 0x58
   1dd2c:	adds	r3, r3, #0
   1dd30:	movne	r3, #1
   1dd34:	str	r3, [sp, #96]	; 0x60
   1dd38:	ldr	r3, [sp, #108]	; 0x6c
   1dd3c:	ldr	r2, [sp, #40]	; 0x28
   1dd40:	cmp	r2, r3
   1dd44:	ldr	r2, [sp, #60]	; 0x3c
   1dd48:	movge	r5, #0
   1dd4c:	movlt	r5, #1
   1dd50:	cmp	r2, r3
   1dd54:	orrgt	r5, r5, #1
   1dd58:	cmp	r5, #0
   1dd5c:	str	r5, [sp, #28]
   1dd60:	beq	1dd70 <ftello64@plt+0xc6f0>
   1dd64:	mov	r3, #1
   1dd68:	str	r3, [sp, #12]
   1dd6c:	b	1e7e8 <ftello64@plt+0xd168>
   1dd70:	ldr	r2, [sp, #84]	; 0x54
   1dd74:	sub	r2, r2, #4
   1dd78:	cmp	r2, #4
   1dd7c:	ldrls	pc, [pc, r2, lsl #2]
   1dd80:	b	1e138 <ftello64@plt+0xcab8>
   1dd84:	andeq	sp, r1, ip, asr #28
   1dd88:	andeq	sp, r1, ip, asr #28
   1dd8c:	andeq	sp, r1, ip, lsl #28
   1dd90:	muleq	r1, r8, sp
   1dd94:	andeq	sp, r1, r4, lsr #29
   1dd98:	ldr	r2, [sp, #32]
   1dd9c:	ldr	r1, [sp, #28]
   1dda0:	add	r3, r2, r3
   1dda4:	mov	ip, #1
   1dda8:	ldr	r2, [sp, #32]
   1ddac:	ldr	r0, [sp, #40]	; 0x28
   1ddb0:	sub	r2, r3, r2
   1ddb4:	cmp	r0, r2
   1ddb8:	bgt	1de7c <ftello64@plt+0xc7fc>
   1ddbc:	cmp	r1, #0
   1ddc0:	strne	r2, [sp, #108]	; 0x6c
   1ddc4:	ldr	r3, [sp, #108]	; 0x6c
   1ddc8:	ldr	r2, [sp, #40]	; 0x28
   1ddcc:	cmp	r2, r3
   1ddd0:	bne	1dea4 <ftello64@plt+0xc824>
   1ddd4:	ldr	r3, [sp, #36]	; 0x24
   1ddd8:	ldr	r2, [sp, #40]	; 0x28
   1dddc:	cmp	r3, r2
   1dde0:	movle	r3, #0
   1dde4:	ldrgt	r3, [sp, #32]
   1dde8:	ldrbgt	r3, [r3, r2]
   1ddec:	ldr	r2, [sp, #24]
   1ddf0:	cmp	r2, #0
   1ddf4:	ldrbne	r3, [r2, r3]
   1ddf8:	ldr	r2, [sp, #20]
   1ddfc:	ldrb	r3, [r2, r3]
   1de00:	cmp	r3, #0
   1de04:	bne	1dea4 <ftello64@plt+0xc824>
   1de08:	b	1dd64 <ftello64@plt+0xc6e4>
   1de0c:	ldr	r2, [sp, #32]
   1de10:	ldr	r1, [sp, #28]
   1de14:	add	r3, r2, r3
   1de18:	mov	ip, #1
   1de1c:	ldr	r2, [sp, #32]
   1de20:	ldr	r0, [sp, #40]	; 0x28
   1de24:	sub	r2, r3, r2
   1de28:	cmp	r0, r2
   1de2c:	ble	1ddbc <ftello64@plt+0xc73c>
   1de30:	ldrb	r0, [r3], #1
   1de34:	ldr	lr, [sp, #20]
   1de38:	ldrb	r0, [lr, r0]
   1de3c:	cmp	r0, #0
   1de40:	bne	1de98 <ftello64@plt+0xc818>
   1de44:	mov	r1, ip
   1de48:	b	1de1c <ftello64@plt+0xc79c>
   1de4c:	ldr	r1, [sp, #28]
   1de50:	mov	ip, #0
   1de54:	mov	lr, #1
   1de58:	ldr	r2, [sp, #60]	; 0x3c
   1de5c:	mov	r0, r3
   1de60:	cmp	r3, r2
   1de64:	bge	1e0f0 <ftello64@plt+0xca70>
   1de68:	cmp	r1, #0
   1de6c:	strne	r3, [sp, #108]	; 0x6c
   1de70:	b	1dd64 <ftello64@plt+0xc6e4>
   1de74:	mov	r1, ip
   1de78:	b	1dda8 <ftello64@plt+0xc728>
   1de7c:	ldrb	r0, [r3], #1
   1de80:	ldr	lr, [sp, #24]
   1de84:	ldrb	r0, [lr, r0]
   1de88:	ldr	lr, [sp, #20]
   1de8c:	ldrb	r0, [lr, r0]
   1de90:	cmp	r0, #0
   1de94:	beq	1de74 <ftello64@plt+0xc7f4>
   1de98:	cmp	r1, #0
   1de9c:	strne	r2, [sp, #108]	; 0x6c
   1dea0:	beq	1ddc4 <ftello64@plt+0xc744>
   1dea4:	ldr	r2, [sp, #472]	; 0x1d8
   1dea8:	ldr	r1, [sp, #108]	; 0x6c
   1deac:	add	r0, sp, #140	; 0x8c
   1deb0:	bl	1a71c <ftello64@plt+0x909c>
   1deb4:	subs	r3, r0, #0
   1deb8:	str	r3, [sp, #12]
   1debc:	bne	1e7e8 <ftello64@plt+0xd168>
   1dec0:	ldr	r3, [sp, #92]	; 0x5c
   1dec4:	cmp	r3, #1
   1dec8:	beq	1dee8 <ftello64@plt+0xc868>
   1decc:	ldr	r3, [sp, #168]	; 0xa8
   1ded0:	cmp	r3, #0
   1ded4:	beq	1dee8 <ftello64@plt+0xc868>
   1ded8:	ldr	r3, [sp, #148]	; 0x94
   1dedc:	ldr	r3, [r3]
   1dee0:	cmn	r3, #1
   1dee4:	beq	1e248 <ftello64@plt+0xcbc8>
   1dee8:	ldr	r7, [sp, #224]	; 0xe0
   1deec:	mov	r3, #0
   1def0:	str	r3, [sp, #260]	; 0x104
   1def4:	ldr	r6, [r7, #36]	; 0x24
   1def8:	str	r3, [sp, #248]	; 0xf8
   1defc:	str	r3, [sp, #244]	; 0xf4
   1df00:	str	r3, [sp, #116]	; 0x74
   1df04:	ldrsb	r3, [r6, #52]	; 0x34
   1df08:	ldr	r5, [sp, #180]	; 0xb4
   1df0c:	cmp	r3, #0
   1df10:	bge	1df78 <ftello64@plt+0xc8f8>
   1df14:	ldr	r2, [sp, #228]	; 0xe4
   1df18:	sub	r1, r5, #1
   1df1c:	add	r0, sp, #140	; 0x8c
   1df20:	bl	1a63c <ftello64@plt+0x8fbc>
   1df24:	tst	r0, #1
   1df28:	mov	r3, r0
   1df2c:	ldrne	r6, [r7, #40]	; 0x28
   1df30:	bne	1df78 <ftello64@plt+0xc8f8>
   1df34:	cmp	r0, #0
   1df38:	beq	1df78 <ftello64@plt+0xc8f8>
   1df3c:	and	r2, r0, #6
   1df40:	cmp	r2, #6
   1df44:	ldreq	r6, [r7, #48]	; 0x30
   1df48:	beq	1df78 <ftello64@plt+0xc8f8>
   1df4c:	tst	r0, #2
   1df50:	ldrne	r6, [r7, #44]	; 0x2c
   1df54:	bne	1df78 <ftello64@plt+0xc8f8>
   1df58:	tst	r0, #4
   1df5c:	beq	1df78 <ftello64@plt+0xc8f8>
   1df60:	ldr	r2, [r6, #40]	; 0x28
   1df64:	mov	r1, r7
   1df68:	add	r0, sp, #116	; 0x74
   1df6c:	bl	196bc <ftello64@plt+0x803c>
   1df70:	subs	r6, r0, #0
   1df74:	beq	1dca0 <ftello64@plt+0xc620>
   1df78:	ldr	r3, [sp, #240]	; 0xf0
   1df7c:	cmp	r3, #0
   1df80:	beq	1e1f4 <ftello64@plt+0xcb74>
   1df84:	str	r6, [r3, r5, lsl #2]
   1df88:	ldr	r3, [r7, #76]	; 0x4c
   1df8c:	cmp	r3, #0
   1df90:	beq	1e1f4 <ftello64@plt+0xcb74>
   1df94:	add	r7, r6, #4
   1df98:	mov	r2, #0
   1df9c:	mov	r1, r7
   1dfa0:	add	r0, sp, #140	; 0x8c
   1dfa4:	bl	18430 <ftello64@plt+0x6db0>
   1dfa8:	cmp	r0, #0
   1dfac:	str	r0, [sp, #116]	; 0x74
   1dfb0:	bne	1e1ec <ftello64@plt+0xcb6c>
   1dfb4:	ldrb	r3, [r6, #52]	; 0x34
   1dfb8:	tst	r3, #64	; 0x40
   1dfbc:	bne	1e1d4 <ftello64@plt+0xcb54>
   1dfc0:	ldr	r3, [sp, #28]
   1dfc4:	ldrb	r0, [r6, #52]	; 0x34
   1dfc8:	str	r3, [sp, #44]	; 0x2c
   1dfcc:	lsr	r0, r0, #4
   1dfd0:	ands	r0, r0, #1
   1dfd4:	bne	1e1fc <ftello64@plt+0xcb7c>
   1dfd8:	mvn	r3, #0
   1dfdc:	str	r0, [sp, #52]	; 0x34
   1dfe0:	str	r5, [sp, #72]	; 0x48
   1dfe4:	mov	r5, r3
   1dfe8:	ldr	r3, [sp, #88]	; 0x58
   1dfec:	str	r3, [sp, #48]	; 0x30
   1dff0:	ldr	r1, [sp, #180]	; 0xb4
   1dff4:	ldr	r3, [sp, #196]	; 0xc4
   1dff8:	cmp	r1, r3
   1dffc:	bge	1e0c8 <ftello64@plt+0xca48>
   1e000:	add	r3, r1, #1
   1e004:	str	r3, [sp, #64]	; 0x40
   1e008:	ldr	r3, [sp, #176]	; 0xb0
   1e00c:	add	r2, r1, #1
   1e010:	cmp	r2, r3
   1e014:	blt	1e024 <ftello64@plt+0xc9a4>
   1e018:	ldr	r2, [sp, #188]	; 0xbc
   1e01c:	cmp	r3, r2
   1e020:	blt	1e040 <ftello64@plt+0xc9c0>
   1e024:	ldr	r3, [sp, #168]	; 0xa8
   1e028:	add	r2, r1, #1
   1e02c:	cmp	r2, r3
   1e030:	blt	1e058 <ftello64@plt+0xc9d8>
   1e034:	ldr	r2, [sp, #188]	; 0xbc
   1e038:	cmp	r3, r2
   1e03c:	bge	1e058 <ftello64@plt+0xc9d8>
   1e040:	add	r1, r1, #2
   1e044:	add	r0, sp, #140	; 0x8c
   1e048:	bl	17c70 <ftello64@plt+0x65f0>
   1e04c:	cmp	r0, #0
   1e050:	str	r0, [sp, #116]	; 0x74
   1e054:	bne	1dca0 <ftello64@plt+0xc620>
   1e058:	ldrb	r3, [r6, #52]	; 0x34
   1e05c:	tst	r3, #32
   1e060:	bne	1e25c <ftello64@plt+0xcbdc>
   1e064:	ldr	r3, [sp, #180]	; 0xb4
   1e068:	add	r2, r3, #1
   1e06c:	str	r2, [sp, #180]	; 0xb4
   1e070:	ldr	r2, [sp, #144]	; 0x90
   1e074:	ldrb	r8, [r2, r3]
   1e078:	ldr	r3, [r6, #44]	; 0x2c
   1e07c:	cmp	r3, #0
   1e080:	beq	1e420 <ftello64@plt+0xcda0>
   1e084:	ldr	r7, [r3, r8, lsl #2]
   1e088:	ldr	r3, [sp, #240]	; 0xf0
   1e08c:	cmp	r3, #0
   1e090:	beq	1e0a8 <ftello64@plt+0xca28>
   1e094:	mov	r2, r7
   1e098:	add	r1, sp, #140	; 0x8c
   1e09c:	add	r0, sp, #116	; 0x74
   1e0a0:	bl	1d210 <ftello64@plt+0xbb90>
   1e0a4:	mov	r7, r0
   1e0a8:	cmp	r7, #0
   1e0ac:	bne	1e4f0 <ftello64@plt+0xce70>
   1e0b0:	ldr	r3, [sp, #116]	; 0x74
   1e0b4:	cmp	r3, #0
   1e0b8:	bne	1dca0 <ftello64@plt+0xc620>
   1e0bc:	ldr	r3, [sp, #240]	; 0xf0
   1e0c0:	cmp	r3, #0
   1e0c4:	bne	1e470 <ftello64@plt+0xcdf0>
   1e0c8:	ldr	r3, [sp, #48]	; 0x30
   1e0cc:	cmp	r3, #0
   1e0d0:	beq	1e238 <ftello64@plt+0xcbb8>
   1e0d4:	ldr	r3, [sp, #48]	; 0x30
   1e0d8:	ldr	r2, [sp, #72]	; 0x48
   1e0dc:	ldr	r3, [r3]
   1e0e0:	add	r3, r3, r2
   1e0e4:	ldr	r2, [sp, #48]	; 0x30
   1e0e8:	str	r3, [r2]
   1e0ec:	b	1e238 <ftello64@plt+0xcbb8>
   1e0f0:	ldr	r2, [sp, #36]	; 0x24
   1e0f4:	ldr	r5, [sp, #24]
   1e0f8:	cmp	r2, r3
   1e0fc:	movle	r2, ip
   1e100:	ldrgt	r2, [sp, #32]
   1e104:	ldrbgt	r2, [r2, r3]
   1e108:	cmp	r5, #0
   1e10c:	sub	r3, r3, #1
   1e110:	ldrbne	r2, [r5, r2]
   1e114:	ldr	r5, [sp, #20]
   1e118:	ldrb	r2, [r5, r2]
   1e11c:	cmp	r2, #0
   1e120:	beq	1e130 <ftello64@plt+0xcab0>
   1e124:	cmp	r1, #0
   1e128:	strne	r0, [sp, #108]	; 0x6c
   1e12c:	b	1dea4 <ftello64@plt+0xc824>
   1e130:	mov	r1, lr
   1e134:	b	1de58 <ftello64@plt+0xc7d8>
   1e138:	mov	r6, #0
   1e13c:	ldr	r5, [sp, #108]	; 0x6c
   1e140:	ldr	r3, [sp, #164]	; 0xa4
   1e144:	ldr	r2, [sp, #172]	; 0xac
   1e148:	sub	r3, r5, r3
   1e14c:	cmp	r3, r2
   1e150:	bcc	1e178 <ftello64@plt+0xcaf8>
   1e154:	ldr	r2, [sp, #472]	; 0x1d8
   1e158:	mov	r1, r5
   1e15c:	add	r0, sp, #140	; 0x8c
   1e160:	bl	1a71c <ftello64@plt+0x909c>
   1e164:	subs	r3, r0, #0
   1e168:	str	r3, [sp, #12]
   1e16c:	bne	1e7e8 <ftello64@plt+0xd168>
   1e170:	ldr	r3, [sp, #164]	; 0xa4
   1e174:	sub	r3, r5, r3
   1e178:	ldr	r2, [sp, #168]	; 0xa8
   1e17c:	cmp	r3, r2
   1e180:	movcs	r3, r6
   1e184:	ldrcc	r2, [sp, #144]	; 0x90
   1e188:	ldrbcc	r3, [r2, r3]
   1e18c:	ldr	r2, [sp, #20]
   1e190:	ldrb	r3, [r2, r3]
   1e194:	cmp	r3, #0
   1e198:	bne	1dea4 <ftello64@plt+0xc824>
   1e19c:	ldr	r3, [sp, #80]	; 0x50
   1e1a0:	ldr	r2, [sp, #60]	; 0x3c
   1e1a4:	add	r5, r3, r5
   1e1a8:	ldr	r3, [sp, #40]	; 0x28
   1e1ac:	str	r5, [sp, #108]	; 0x6c
   1e1b0:	cmp	r3, r5
   1e1b4:	movge	r3, #0
   1e1b8:	movlt	r3, #1
   1e1bc:	cmp	r2, r5
   1e1c0:	movle	r5, r3
   1e1c4:	orrgt	r5, r3, #1
   1e1c8:	cmp	r5, #0
   1e1cc:	beq	1e13c <ftello64@plt+0xcabc>
   1e1d0:	b	1dd64 <ftello64@plt+0xc6e4>
   1e1d4:	mov	r1, r7
   1e1d8:	add	r0, sp, #140	; 0x8c
   1e1dc:	bl	1cbdc <ftello64@plt+0xb55c>
   1e1e0:	cmp	r0, #0
   1e1e4:	str	r0, [sp, #116]	; 0x74
   1e1e8:	beq	1dfc0 <ftello64@plt+0xc940>
   1e1ec:	mov	r5, r0
   1e1f0:	b	1e238 <ftello64@plt+0xcbb8>
   1e1f4:	ldr	r3, [sp, #96]	; 0x60
   1e1f8:	b	1dfc4 <ftello64@plt+0xc944>
   1e1fc:	ldrsb	r3, [r6, #52]	; 0x34
   1e200:	cmp	r3, #0
   1e204:	bge	1e220 <ftello64@plt+0xcba0>
   1e208:	mov	r2, r5
   1e20c:	mov	r1, r6
   1e210:	add	r0, sp, #140	; 0x8c
   1e214:	bl	1ae88 <ftello64@plt+0x9808>
   1e218:	cmp	r0, #0
   1e21c:	beq	1dfd8 <ftello64@plt+0xc958>
   1e220:	ldr	r3, [sp, #56]	; 0x38
   1e224:	cmp	r3, #0
   1e228:	movne	r2, #1
   1e22c:	movne	r3, r5
   1e230:	strne	r2, [sp, #52]	; 0x34
   1e234:	bne	1dfe0 <ftello64@plt+0xc960>
   1e238:	cmn	r5, #1
   1e23c:	bne	1e584 <ftello64@plt+0xcf04>
   1e240:	add	r0, sp, #140	; 0x8c
   1e244:	bl	181cc <ftello64@plt+0x6b4c>
   1e248:	ldr	r3, [sp, #108]	; 0x6c
   1e24c:	ldr	r2, [sp, #80]	; 0x50
   1e250:	add	r3, r3, r2
   1e254:	str	r3, [sp, #108]	; 0x6c
   1e258:	b	1dd38 <ftello64@plt+0xc6b8>
   1e25c:	ldr	r8, [sp, #224]	; 0xe0
   1e260:	mov	r9, #0
   1e264:	ldr	r3, [r6, #8]
   1e268:	cmp	r9, r3
   1e26c:	ldrge	r0, [sp, #12]
   1e270:	bge	1e40c <ftello64@plt+0xcd8c>
   1e274:	ldr	r3, [r6, #12]
   1e278:	ldr	r3, [r3, r9, lsl #2]
   1e27c:	str	r3, [sp, #76]	; 0x4c
   1e280:	ldr	r2, [sp, #76]	; 0x4c
   1e284:	ldr	r3, [r8]
   1e288:	add	r3, r3, r2, lsl #3
   1e28c:	ldrb	r2, [r3, #6]
   1e290:	tst	r2, #16
   1e294:	beq	1e3e8 <ftello64@plt+0xcd68>
   1e298:	ldr	r7, [r3, #4]
   1e29c:	ldr	r3, [pc, #2444]	; 1ec30 <ftello64@plt+0xd5b0>
   1e2a0:	tst	r7, r3
   1e2a4:	beq	1e300 <ftello64@plt+0xcc80>
   1e2a8:	ldr	r2, [sp, #228]	; 0xe4
   1e2ac:	ldr	r1, [sp, #180]	; 0xb4
   1e2b0:	add	r0, sp, #140	; 0x8c
   1e2b4:	bl	1a63c <ftello64@plt+0x8fbc>
   1e2b8:	ldr	r3, [pc, #2420]	; 1ec34 <ftello64@plt+0xd5b4>
   1e2bc:	and	r3, r3, r7, lsr #8
   1e2c0:	tst	r3, #4
   1e2c4:	beq	1e2d0 <ftello64@plt+0xcc50>
   1e2c8:	tst	r0, #1
   1e2cc:	beq	1e3e8 <ftello64@plt+0xcd68>
   1e2d0:	tst	r3, #8
   1e2d4:	beq	1e2e0 <ftello64@plt+0xcc60>
   1e2d8:	tst	r0, #1
   1e2dc:	bne	1e3e8 <ftello64@plt+0xcd68>
   1e2e0:	tst	r3, #32
   1e2e4:	beq	1e2f0 <ftello64@plt+0xcc70>
   1e2e8:	tst	r0, #2
   1e2ec:	beq	1e3e8 <ftello64@plt+0xcd68>
   1e2f0:	tst	r3, #128	; 0x80
   1e2f4:	beq	1e300 <ftello64@plt+0xcc80>
   1e2f8:	tst	r0, #8
   1e2fc:	beq	1e3e8 <ftello64@plt+0xcd68>
   1e300:	ldr	r3, [sp, #180]	; 0xb4
   1e304:	add	r2, sp, #140	; 0x8c
   1e308:	ldr	r1, [sp, #76]	; 0x4c
   1e30c:	mov	r0, r8
   1e310:	bl	18f90 <ftello64@plt+0x7910>
   1e314:	cmp	r0, #0
   1e318:	beq	1e3e8 <ftello64@plt+0xcd68>
   1e31c:	ldr	r7, [sp, #180]	; 0xb4
   1e320:	ldr	r3, [sp, #260]	; 0x104
   1e324:	add	r7, r0, r7
   1e328:	cmp	r3, r0
   1e32c:	strge	r3, [sp, #260]	; 0x104
   1e330:	strlt	r0, [sp, #260]	; 0x104
   1e334:	mov	r1, r7
   1e338:	add	r0, sp, #140	; 0x8c
   1e33c:	bl	18534 <ftello64@plt+0x6eb4>
   1e340:	cmp	r0, #0
   1e344:	str	r0, [sp, #128]	; 0x80
   1e348:	bne	1e40c <ftello64@plt+0xcd8c>
   1e34c:	ldr	r3, [r8, #12]
   1e350:	ldr	r2, [sp, #76]	; 0x4c
   1e354:	mov	r1, #12
   1e358:	ldr	r2, [r3, r2, lsl #2]
   1e35c:	ldr	r3, [r8, #24]
   1e360:	mla	r2, r1, r2, r3
   1e364:	ldr	r3, [sp, #240]	; 0xf0
   1e368:	ldr	r3, [r3, r7, lsl #2]
   1e36c:	cmp	r3, #0
   1e370:	str	r3, [sp, #76]	; 0x4c
   1e374:	bne	1e3f0 <ftello64@plt+0xcd70>
   1e378:	ldm	r2, {r0, r1, r2}
   1e37c:	add	r3, sp, #276	; 0x114
   1e380:	stm	r3, {r0, r1, r2}
   1e384:	sub	r1, r7, #1
   1e388:	ldr	r2, [sp, #228]	; 0xe4
   1e38c:	add	r0, sp, #140	; 0x8c
   1e390:	bl	1a63c <ftello64@plt+0x8fbc>
   1e394:	ldr	r3, [sp, #240]	; 0xf0
   1e398:	add	r2, sp, #276	; 0x114
   1e39c:	str	r3, [sp, #100]	; 0x64
   1e3a0:	mov	r1, r8
   1e3a4:	mov	r3, r0
   1e3a8:	add	r0, sp, #128	; 0x80
   1e3ac:	bl	196bc <ftello64@plt+0x803c>
   1e3b0:	ldr	r3, [sp, #100]	; 0x64
   1e3b4:	str	r0, [r3, r7, lsl #2]
   1e3b8:	ldr	r3, [sp, #76]	; 0x4c
   1e3bc:	cmp	r3, #0
   1e3c0:	beq	1e3cc <ftello64@plt+0xcd4c>
   1e3c4:	ldr	r0, [sp, #284]	; 0x11c
   1e3c8:	bl	14340 <ftello64@plt+0x2cc0>
   1e3cc:	ldr	r3, [sp, #240]	; 0xf0
   1e3d0:	ldr	r3, [r3, r7, lsl #2]
   1e3d4:	cmp	r3, #0
   1e3d8:	bne	1e3e8 <ftello64@plt+0xcd68>
   1e3dc:	ldr	r0, [sp, #128]	; 0x80
   1e3e0:	cmp	r0, #0
   1e3e4:	bne	1e40c <ftello64@plt+0xcd8c>
   1e3e8:	add	r9, r9, #1
   1e3ec:	b	1e264 <ftello64@plt+0xcbe4>
   1e3f0:	ldr	r3, [sp, #76]	; 0x4c
   1e3f4:	add	r0, sp, #276	; 0x114
   1e3f8:	ldr	r1, [r3, #40]	; 0x28
   1e3fc:	bl	19584 <ftello64@plt+0x7f04>
   1e400:	cmp	r0, #0
   1e404:	str	r0, [sp, #128]	; 0x80
   1e408:	beq	1e384 <ftello64@plt+0xcd04>
   1e40c:	cmp	r0, #0
   1e410:	str	r0, [sp, #116]	; 0x74
   1e414:	beq	1e064 <ftello64@plt+0xc9e4>
   1e418:	mov	r7, #0
   1e41c:	b	1e088 <ftello64@plt+0xca08>
   1e420:	ldr	r7, [r6, #48]	; 0x30
   1e424:	cmp	r7, #0
   1e428:	beq	1e450 <ftello64@plt+0xcdd0>
   1e42c:	ldr	r1, [sp, #180]	; 0xb4
   1e430:	ldr	r2, [sp, #228]	; 0xe4
   1e434:	sub	r1, r1, #1
   1e438:	add	r0, sp, #140	; 0x8c
   1e43c:	bl	1a63c <ftello64@plt+0x8fbc>
   1e440:	tst	r0, #1
   1e444:	addne	r8, r8, #256	; 0x100
   1e448:	ldr	r7, [r7, r8, lsl #2]
   1e44c:	b	1e088 <ftello64@plt+0xca08>
   1e450:	mov	r1, r6
   1e454:	ldr	r0, [sp, #224]	; 0xe0
   1e458:	bl	1b848 <ftello64@plt+0xa1c8>
   1e45c:	subs	r7, r0, #0
   1e460:	bne	1e078 <ftello64@plt+0xc9f8>
   1e464:	mov	r3, #12
   1e468:	str	r3, [sp, #116]	; 0x74
   1e46c:	b	1e088 <ftello64@plt+0xca08>
   1e470:	ldr	r3, [sp, #56]	; 0x38
   1e474:	eor	r8, r3, #1
   1e478:	ldr	r3, [sp, #52]	; 0x34
   1e47c:	ands	r8, r8, r3
   1e480:	bne	1e0c8 <ftello64@plt+0xca48>
   1e484:	mov	r9, #1
   1e488:	ldr	ip, [sp, #244]	; 0xf4
   1e48c:	ldr	r3, [sp, #180]	; 0xb4
   1e490:	ldr	r0, [sp, #240]	; 0xf0
   1e494:	mov	r2, r8
   1e498:	add	r1, r3, #1
   1e49c:	cmp	ip, r1
   1e4a0:	bge	1e4b0 <ftello64@plt+0xce30>
   1e4a4:	cmp	r2, #0
   1e4a8:	strne	r3, [sp, #180]	; 0xb4
   1e4ac:	b	1e0c8 <ftello64@plt+0xca48>
   1e4b0:	mov	r3, r1
   1e4b4:	ldr	r1, [r0, r1, lsl #2]
   1e4b8:	mov	r2, r9
   1e4bc:	cmp	r1, #0
   1e4c0:	beq	1e498 <ftello64@plt+0xce18>
   1e4c4:	mov	r2, #0
   1e4c8:	add	r1, sp, #140	; 0x8c
   1e4cc:	add	r0, sp, #116	; 0x74
   1e4d0:	str	r3, [sp, #180]	; 0xb4
   1e4d4:	bl	1d210 <ftello64@plt+0xbb90>
   1e4d8:	ldr	r3, [sp, #116]	; 0x74
   1e4dc:	cmp	r3, #0
   1e4e0:	mov	r7, r0
   1e4e4:	bne	1e578 <ftello64@plt+0xcef8>
   1e4e8:	cmp	r0, #0
   1e4ec:	beq	1e488 <ftello64@plt+0xce08>
   1e4f0:	ldr	r3, [sp, #44]	; 0x2c
   1e4f4:	ldr	r2, [sp, #72]	; 0x48
   1e4f8:	cmp	r6, r7
   1e4fc:	movne	r3, #0
   1e500:	andeq	r3, r3, #1
   1e504:	str	r3, [sp, #44]	; 0x2c
   1e508:	ldr	r1, [sp, #44]	; 0x2c
   1e50c:	ldr	r3, [sp, #64]	; 0x40
   1e510:	cmp	r1, #0
   1e514:	moveq	r3, r2
   1e518:	str	r3, [sp, #64]	; 0x40
   1e51c:	ldrb	r3, [r7, #52]	; 0x34
   1e520:	tst	r3, #16
   1e524:	beq	1e568 <ftello64@plt+0xcee8>
   1e528:	tst	r3, #128	; 0x80
   1e52c:	beq	1e548 <ftello64@plt+0xcec8>
   1e530:	ldr	r2, [sp, #180]	; 0xb4
   1e534:	mov	r1, r7
   1e538:	add	r0, sp, #140	; 0x8c
   1e53c:	bl	1ae88 <ftello64@plt+0x9808>
   1e540:	cmp	r0, #0
   1e544:	beq	1e568 <ftello64@plt+0xcee8>
   1e548:	ldr	r3, [sp, #56]	; 0x38
   1e54c:	ldr	r5, [sp, #180]	; 0xb4
   1e550:	cmp	r3, #0
   1e554:	beq	1e238 <ftello64@plt+0xcbb8>
   1e558:	mov	r3, #1
   1e55c:	str	r3, [sp, #52]	; 0x34
   1e560:	mov	r3, #0
   1e564:	str	r3, [sp, #48]	; 0x30
   1e568:	ldr	r3, [sp, #64]	; 0x40
   1e56c:	mov	r6, r7
   1e570:	str	r3, [sp, #72]	; 0x48
   1e574:	b	1dff0 <ftello64@plt+0xc970>
   1e578:	cmp	r0, #0
   1e57c:	bne	1e4f0 <ftello64@plt+0xce70>
   1e580:	b	1e0c8 <ftello64@plt+0xca48>
   1e584:	cmn	r5, #2
   1e588:	beq	1dca0 <ftello64@plt+0xc620>
   1e58c:	ldrb	r6, [sl, #28]
   1e590:	ldr	r3, [sp, #16]
   1e594:	str	r5, [sp, #232]	; 0xe8
   1e598:	lsr	r6, r6, #4
   1e59c:	eor	r6, r6, #1
   1e5a0:	cmp	r3, #1
   1e5a4:	movls	r6, #0
   1e5a8:	andhi	r6, r6, #1
   1e5ac:	cmp	r6, #0
   1e5b0:	bne	1e5c0 <ftello64@plt+0xcf40>
   1e5b4:	ldr	r3, [fp, #76]	; 0x4c
   1e5b8:	cmp	r3, #0
   1e5bc:	beq	1e5ec <ftello64@plt+0xcf6c>
   1e5c0:	ldr	r3, [sp, #240]	; 0xf0
   1e5c4:	mov	r2, r5
   1e5c8:	add	r0, sp, #140	; 0x8c
   1e5cc:	ldr	r1, [r3, r5, lsl #2]
   1e5d0:	bl	1ae88 <ftello64@plt+0x9808>
   1e5d4:	cmp	r6, #0
   1e5d8:	str	r0, [sp, #236]	; 0xec
   1e5dc:	beq	1e5ec <ftello64@plt+0xcf6c>
   1e5e0:	ldrb	r3, [fp, #88]	; 0x58
   1e5e4:	tst	r3, #1
   1e5e8:	bne	1e5f8 <ftello64@plt+0xcf78>
   1e5ec:	ldr	r3, [fp, #76]	; 0x4c
   1e5f0:	cmp	r3, #0
   1e5f4:	beq	1e7d0 <ftello64@plt+0xd150>
   1e5f8:	ldr	r3, [sp, #224]	; 0xe0
   1e5fc:	cmn	r5, #-1073741822	; 0xc0000002
   1e600:	str	r3, [sp, #48]	; 0x30
   1e604:	ldr	r3, [sp, #236]	; 0xec
   1e608:	str	r3, [sp, #44]	; 0x2c
   1e60c:	bhi	1dca0 <ftello64@plt+0xc620>
   1e610:	add	r9, r5, #1
   1e614:	lsl	r9, r9, #2
   1e618:	mov	r0, r9
   1e61c:	bl	22ddc <ftello64@plt+0x1175c>
   1e620:	subs	r7, r0, #0
   1e624:	beq	1e794 <ftello64@plt+0xd114>
   1e628:	ldr	r3, [sp, #48]	; 0x30
   1e62c:	ldr	r6, [r3, #76]	; 0x4c
   1e630:	cmp	r6, #0
   1e634:	beq	1e724 <ftello64@plt+0xd0a4>
   1e638:	mov	r0, r9
   1e63c:	bl	22ddc <ftello64@plt+0x1175c>
   1e640:	subs	r6, r0, #0
   1e644:	beq	1e798 <ftello64@plt+0xd118>
   1e648:	mov	r9, #0
   1e64c:	add	r3, r5, #1
   1e650:	mov	r1, r9
   1e654:	lsl	r2, r3, #2
   1e658:	mov	r0, r6
   1e65c:	str	r3, [sp, #52]	; 0x34
   1e660:	bl	1153c <memset@plt>
   1e664:	ldr	r3, [sp, #44]	; 0x2c
   1e668:	add	r1, sp, #276	; 0x114
   1e66c:	add	r0, sp, #140	; 0x8c
   1e670:	str	r3, [sp, #284]	; 0x11c
   1e674:	str	r7, [sp, #276]	; 0x114
   1e678:	str	r6, [sp, #280]	; 0x118
   1e67c:	str	r5, [sp, #288]	; 0x120
   1e680:	str	r9, [sp, #292]	; 0x124
   1e684:	str	r9, [sp, #296]	; 0x128
   1e688:	str	r9, [sp, #300]	; 0x12c
   1e68c:	bl	1d954 <ftello64@plt+0xc2d4>
   1e690:	mov	r8, r0
   1e694:	ldr	r0, [sp, #300]	; 0x12c
   1e698:	bl	14340 <ftello64@plt+0x2cc0>
   1e69c:	cmp	r8, #0
   1e6a0:	bne	1e79c <ftello64@plt+0xd11c>
   1e6a4:	ldr	r3, [r7]
   1e6a8:	cmp	r3, #0
   1e6ac:	bne	1e6f4 <ftello64@plt+0xd074>
   1e6b0:	ldr	r3, [r6]
   1e6b4:	cmp	r3, #0
   1e6b8:	bne	1e6f4 <ftello64@plt+0xd074>
   1e6bc:	ldr	r2, [sp, #240]	; 0xf0
   1e6c0:	subs	r5, r5, #1
   1e6c4:	bcc	1e7c8 <ftello64@plt+0xd148>
   1e6c8:	ldr	r1, [r2, r5, lsl #2]
   1e6cc:	cmp	r1, #0
   1e6d0:	beq	1e6c0 <ftello64@plt+0xd040>
   1e6d4:	ldrb	r3, [r1, #52]	; 0x34
   1e6d8:	tst	r3, #16
   1e6dc:	beq	1e6c0 <ftello64@plt+0xd040>
   1e6e0:	mov	r2, r5
   1e6e4:	add	r0, sp, #140	; 0x8c
   1e6e8:	bl	1ae88 <ftello64@plt+0x9808>
   1e6ec:	str	r0, [sp, #44]	; 0x2c
   1e6f0:	b	1e64c <ftello64@plt+0xcfcc>
   1e6f4:	add	r3, r5, #1
   1e6f8:	mov	r2, r6
   1e6fc:	mov	r1, r7
   1e700:	ldr	r0, [sp, #48]	; 0x30
   1e704:	bl	1c2e4 <ftello64@plt+0xac64>
   1e708:	mov	r8, r0
   1e70c:	mov	r0, r6
   1e710:	bl	14340 <ftello64@plt+0x2cc0>
   1e714:	cmp	r8, #0
   1e718:	beq	1e770 <ftello64@plt+0xd0f0>
   1e71c:	mov	r6, #0
   1e720:	b	1e79c <ftello64@plt+0xd11c>
   1e724:	ldr	r3, [sp, #44]	; 0x2c
   1e728:	add	r1, sp, #276	; 0x114
   1e72c:	add	r0, sp, #140	; 0x8c
   1e730:	str	r3, [sp, #284]	; 0x11c
   1e734:	str	r7, [sp, #276]	; 0x114
   1e738:	str	r6, [sp, #280]	; 0x118
   1e73c:	str	r5, [sp, #288]	; 0x120
   1e740:	str	r6, [sp, #292]	; 0x124
   1e744:	str	r6, [sp, #296]	; 0x128
   1e748:	str	r6, [sp, #300]	; 0x12c
   1e74c:	bl	1d954 <ftello64@plt+0xc2d4>
   1e750:	mov	r8, r0
   1e754:	ldr	r0, [sp, #300]	; 0x12c
   1e758:	bl	14340 <ftello64@plt+0x2cc0>
   1e75c:	cmp	r8, #0
   1e760:	bne	1e79c <ftello64@plt+0xd11c>
   1e764:	ldr	r2, [r7]
   1e768:	cmp	r2, #0
   1e76c:	beq	1e7c4 <ftello64@plt+0xd144>
   1e770:	ldr	r0, [sp, #240]	; 0xf0
   1e774:	bl	14340 <ftello64@plt+0x2cc0>
   1e778:	ldr	r3, [sp, #44]	; 0x2c
   1e77c:	str	r7, [sp, #240]	; 0xf0
   1e780:	str	r3, [sp, #236]	; 0xec
   1e784:	str	r5, [sp, #232]	; 0xe8
   1e788:	ldr	r8, [sp, #12]
   1e78c:	mov	r7, #0
   1e790:	b	1e71c <ftello64@plt+0xd09c>
   1e794:	mov	r6, r7
   1e798:	mov	r8, #12
   1e79c:	mov	r0, r7
   1e7a0:	bl	14340 <ftello64@plt+0x2cc0>
   1e7a4:	mov	r0, r6
   1e7a8:	bl	14340 <ftello64@plt+0x2cc0>
   1e7ac:	cmp	r8, #0
   1e7b0:	beq	1e7d0 <ftello64@plt+0xd150>
   1e7b4:	cmp	r8, #1
   1e7b8:	beq	1e240 <ftello64@plt+0xcbc0>
   1e7bc:	str	r8, [sp, #12]
   1e7c0:	b	1e7e8 <ftello64@plt+0xd168>
   1e7c4:	mov	r6, r8
   1e7c8:	mov	r8, #1
   1e7cc:	b	1e79c <ftello64@plt+0xd11c>
   1e7d0:	ldr	r3, [sp, #16]
   1e7d4:	cmp	r3, #0
   1e7d8:	addne	r3, r4, #8
   1e7dc:	movne	r7, #1
   1e7e0:	mvnne	r2, #0
   1e7e4:	bne	1e834 <ftello64@plt+0xd1b4>
   1e7e8:	ldr	r0, [sp, #240]	; 0xf0
   1e7ec:	bl	14340 <ftello64@plt+0x2cc0>
   1e7f0:	ldr	r3, [fp, #76]	; 0x4c
   1e7f4:	cmp	r3, #0
   1e7f8:	beq	1e814 <ftello64@plt+0xd194>
   1e7fc:	add	r0, sp, #140	; 0x8c
   1e800:	bl	181cc <ftello64@plt+0x6b4c>
   1e804:	ldr	r0, [sp, #272]	; 0x110
   1e808:	bl	14340 <ftello64@plt+0x2cc0>
   1e80c:	ldr	r0, [sp, #256]	; 0x100
   1e810:	bl	14340 <ftello64@plt+0x2cc0>
   1e814:	add	r0, sp, #140	; 0x8c
   1e818:	bl	18040 <ftello64@plt+0x69c0>
   1e81c:	ldr	r0, [sp, #12]
   1e820:	add	sp, sp, #420	; 0x1a4
   1e824:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e828:	add	r7, r7, #1
   1e82c:	str	r2, [r3, #-4]
   1e830:	str	r2, [r3, #-8]
   1e834:	ldr	r1, [sp, #16]
   1e838:	add	r3, r3, #8
   1e83c:	cmp	r7, r1
   1e840:	bne	1e828 <ftello64@plt+0xd1a8>
   1e844:	mov	r3, #0
   1e848:	str	r3, [r4]
   1e84c:	ldr	r3, [sp, #232]	; 0xe8
   1e850:	str	r3, [r4, #4]
   1e854:	ldrb	r3, [sl, #28]
   1e858:	lsr	r3, r3, #4
   1e85c:	eor	r3, r3, #1
   1e860:	cmp	r7, #1
   1e864:	moveq	r3, #0
   1e868:	andne	r3, r3, #1
   1e86c:	cmp	r3, #0
   1e870:	bne	1e968 <ftello64@plt+0xd2e8>
   1e874:	ldrb	r8, [sp, #216]	; 0xd8
   1e878:	ldr	ip, [sp, #168]	; 0xa8
   1e87c:	ldr	r5, [sp, #152]	; 0x98
   1e880:	ldr	lr, [sp, #172]	; 0xac
   1e884:	ldr	r6, [sp, #108]	; 0x6c
   1e888:	mov	r1, r4
   1e88c:	mov	r2, r4
   1e890:	mov	r3, #0
   1e894:	ldr	r0, [r4, r3, lsl #3]
   1e898:	cmn	r0, #1
   1e89c:	beq	1e8e4 <ftello64@plt+0xd264>
   1e8a0:	cmp	r8, #0
   1e8a4:	beq	1e8cc <ftello64@plt+0xd24c>
   1e8a8:	cmp	r0, ip
   1e8ac:	moveq	r0, lr
   1e8b0:	ldrne	r0, [r5, r0, lsl #2]
   1e8b4:	str	r0, [r4, r3, lsl #3]
   1e8b8:	ldr	r0, [r2, #4]
   1e8bc:	cmp	ip, r0
   1e8c0:	moveq	r0, lr
   1e8c4:	ldrne	r0, [r5, r0, lsl #2]
   1e8c8:	str	r0, [r2, #4]
   1e8cc:	ldr	r0, [r4, r3, lsl #3]
   1e8d0:	add	r0, r0, r6
   1e8d4:	str	r0, [r4, r3, lsl #3]
   1e8d8:	ldr	r0, [r2, #4]
   1e8dc:	add	r0, r0, r6
   1e8e0:	str	r0, [r2, #4]
   1e8e4:	add	r3, r3, #1
   1e8e8:	cmp	r7, r3
   1e8ec:	add	r2, r2, #8
   1e8f0:	bne	1e894 <ftello64@plt+0xd214>
   1e8f4:	ldr	r2, [sp, #16]
   1e8f8:	mvn	r0, #0
   1e8fc:	add	r6, r4, r2, lsl #3
   1e900:	mov	r2, #0
   1e904:	ldr	ip, [sp, #68]	; 0x44
   1e908:	add	r6, r6, #8
   1e90c:	cmp	r2, ip
   1e910:	blt	1ed80 <ftello64@plt+0xd700>
   1e914:	ldr	r2, [fp, #132]	; 0x84
   1e918:	cmp	r2, #0
   1e91c:	movne	ip, #0
   1e920:	beq	1e7e8 <ftello64@plt+0xd168>
   1e924:	add	lr, ip, #1
   1e928:	cmp	r3, lr
   1e92c:	beq	1e7e8 <ftello64@plt+0xd168>
   1e930:	ldr	r0, [r2]
   1e934:	cmp	ip, r0
   1e938:	beq	1e958 <ftello64@plt+0xd2d8>
   1e93c:	add	r0, r0, #1
   1e940:	ldr	r0, [r4, r0, lsl #3]
   1e944:	str	r0, [r1, #8]
   1e948:	ldr	r0, [r2]
   1e94c:	add	r0, r4, r0, lsl #3
   1e950:	ldr	r0, [r0, #12]
   1e954:	str	r0, [r1, #12]
   1e958:	add	r2, r2, #4
   1e95c:	add	r1, r1, #8
   1e960:	mov	ip, lr
   1e964:	b	1e924 <ftello64@plt+0xd2a4>
   1e968:	ldrb	r3, [fp, #88]	; 0x58
   1e96c:	tst	r3, #1
   1e970:	beq	1e988 <ftello64@plt+0xd308>
   1e974:	ldr	r5, [fp, #76]	; 0x4c
   1e978:	cmp	r5, #0
   1e97c:	movle	r3, #0
   1e980:	movgt	r3, #1
   1e984:	str	r3, [sp, #28]
   1e988:	ldr	r3, [sl]
   1e98c:	mov	r2, #2
   1e990:	str	r3, [sp, #32]
   1e994:	mov	r3, #0
   1e998:	str	r3, [sp, #128]	; 0x80
   1e99c:	str	r3, [sp, #136]	; 0x88
   1e9a0:	str	r3, [sp, #276]	; 0x114
   1e9a4:	mov	r3, #16
   1e9a8:	str	r3, [sp, #280]	; 0x118
   1e9ac:	add	r3, sp, #288	; 0x120
   1e9b0:	str	r3, [sp, #284]	; 0x11c
   1e9b4:	ldr	r3, [sp, #28]
   1e9b8:	str	r2, [sp, #132]	; 0x84
   1e9bc:	cmp	r3, #0
   1e9c0:	beq	1ea68 <ftello64@plt+0xd3e8>
   1e9c4:	mov	r0, #48	; 0x30
   1e9c8:	bl	22ddc <ftello64@plt+0x1175c>
   1e9cc:	cmp	r0, #0
   1e9d0:	str	r0, [sp, #136]	; 0x88
   1e9d4:	addne	r5, sp, #128	; 0x80
   1e9d8:	beq	1dca0 <ftello64@plt+0xc620>
   1e9dc:	ldr	r3, [sp, #32]
   1e9e0:	ldr	r2, [sp, #16]
   1e9e4:	ldr	r6, [r3, #72]	; 0x48
   1e9e8:	mov	r3, #0
   1e9ec:	str	r3, [sp, #116]	; 0x74
   1e9f0:	str	r3, [sp, #120]	; 0x78
   1e9f4:	str	r3, [sp, #124]	; 0x7c
   1e9f8:	ldr	r3, [sp, #276]	; 0x114
   1e9fc:	cmp	r2, r3
   1ea00:	ldrls	r3, [sp, #16]
   1ea04:	strls	r3, [sp, #276]	; 0x114
   1ea08:	bls	1efd4 <ftello64@plt+0xd954>
   1ea0c:	add	r8, sp, #288	; 0x120
   1ea10:	mov	r3, #8
   1ea14:	mov	r2, r8
   1ea18:	ldr	r1, [sp, #16]
   1ea1c:	add	r0, sp, #276	; 0x114
   1ea20:	bl	22f44 <ftello64@plt+0x118c4>
   1ea24:	cmp	r0, #0
   1ea28:	bne	1efd4 <ftello64@plt+0xd954>
   1ea2c:	ldr	r0, [sp, #284]	; 0x11c
   1ea30:	cmp	r0, r8
   1ea34:	beq	1ea3c <ftello64@plt+0xd3bc>
   1ea38:	bl	14340 <ftello64@plt+0x2cc0>
   1ea3c:	add	r3, sp, #288	; 0x120
   1ea40:	str	r3, [sp, #284]	; 0x11c
   1ea44:	mov	r3, #0
   1ea48:	str	r3, [sp, #276]	; 0x114
   1ea4c:	mvn	r3, #0
   1ea50:	str	r3, [sp, #280]	; 0x118
   1ea54:	add	r0, sp, #276	; 0x114
   1ea58:	bl	18260 <ftello64@plt+0x6be0>
   1ea5c:	mov	r0, r5
   1ea60:	bl	18290 <ftello64@plt+0x6c10>
   1ea64:	b	1dca0 <ftello64@plt+0xc620>
   1ea68:	ldr	r5, [sp, #28]
   1ea6c:	b	1e9dc <ftello64@plt+0xd35c>
   1ea70:	cmp	ip, #9
   1ea74:	bne	1f05c <ftello64@plt+0xd9dc>
   1ea78:	ldr	r3, [r3, r1]
   1ea7c:	add	r3, r3, #1
   1ea80:	cmp	r7, r3
   1ea84:	ble	1f05c <ftello64@plt+0xd9dc>
   1ea88:	ldr	ip, [r4, r3, lsl #3]
   1ea8c:	add	r1, r4, r3, lsl #3
   1ea90:	cmp	r2, ip
   1ea94:	ble	1eab0 <ftello64@plt+0xd430>
   1ea98:	str	r2, [r1, #4]
   1ea9c:	ldr	r0, [sp, #20]
   1eaa0:	ldr	r2, [sp, #24]
   1eaa4:	mov	r1, r4
   1eaa8:	bl	11350 <memcpy@plt>
   1eaac:	b	1f05c <ftello64@plt+0xd9dc>
   1eab0:	ldrb	r0, [r0, #6]
   1eab4:	tst	r0, #8
   1eab8:	beq	1ead8 <ftello64@plt+0xd458>
   1eabc:	ldr	r0, [sp, #20]
   1eac0:	ldr	r3, [r0, r3, lsl #3]
   1eac4:	cmn	r3, #1
   1eac8:	movne	r1, r0
   1eacc:	ldrne	r2, [sp, #24]
   1ead0:	movne	r0, r4
   1ead4:	bne	1eaa8 <ftello64@plt+0xd428>
   1ead8:	str	r2, [r1, #4]
   1eadc:	b	1f05c <ftello64@plt+0xd9dc>
   1eae0:	cmp	r5, #0
   1eae4:	beq	1eb34 <ftello64@plt+0xd4b4>
   1eae8:	mov	r2, r4
   1eaec:	mov	r3, #0
   1eaf0:	ldr	r1, [r4, r3, lsl #3]
   1eaf4:	cmp	r1, #0
   1eaf8:	blt	1eb5c <ftello64@plt+0xd4dc>
   1eafc:	ldr	r1, [r2, #4]
   1eb00:	cmn	r1, #1
   1eb04:	bne	1eb5c <ftello64@plt+0xd4dc>
   1eb08:	add	r3, sp, #116	; 0x74
   1eb0c:	str	r3, [sp, #4]
   1eb10:	ldr	r3, [sp, #20]
   1eb14:	mov	r2, r7
   1eb18:	str	r3, [sp]
   1eb1c:	ldr	r1, [sp, #28]
   1eb20:	mov	r3, r4
   1eb24:	mov	r0, r5
   1eb28:	bl	185c0 <ftello64@plt+0x6f40>
   1eb2c:	subs	r6, r0, #0
   1eb30:	bge	1f094 <ftello64@plt+0xda14>
   1eb34:	ldr	r0, [sp, #124]	; 0x7c
   1eb38:	bl	14340 <ftello64@plt+0x2cc0>
   1eb3c:	add	r0, sp, #276	; 0x114
   1eb40:	bl	18260 <ftello64@plt+0x6be0>
   1eb44:	mov	r0, r5
   1eb48:	bl	18290 <ftello64@plt+0x6c10>
   1eb4c:	cmp	r0, #0
   1eb50:	beq	1e874 <ftello64@plt+0xd1f4>
   1eb54:	str	r0, [sp, #12]
   1eb58:	b	1e7e8 <ftello64@plt+0xd168>
   1eb5c:	add	r3, r3, #1
   1eb60:	cmp	r7, r3
   1eb64:	add	r2, r2, #8
   1eb68:	bne	1eaf0 <ftello64@plt+0xd470>
   1eb6c:	b	1eb34 <ftello64@plt+0xd4b4>
   1eb70:	mov	r1, r6
   1eb74:	add	r0, sp, #116	; 0x74
   1eb78:	bl	19ee8 <ftello64@plt+0x8868>
   1eb7c:	cmp	r0, #0
   1eb80:	bne	1f0e4 <ftello64@plt+0xda64>
   1eb84:	ldr	r0, [sp, #124]	; 0x7c
   1eb88:	bl	14340 <ftello64@plt+0x2cc0>
   1eb8c:	b	1ea54 <ftello64@plt+0xd3d4>
   1eb90:	mov	r6, r8
   1eb94:	add	r3, r3, #1
   1eb98:	b	1f0f0 <ftello64@plt+0xda70>
   1eb9c:	ldrb	r1, [r1, #6]
   1eba0:	tst	r1, #16
   1eba4:	beq	1ec38 <ftello64@plt+0xd5b8>
   1eba8:	ldr	r3, [sp, #112]	; 0x70
   1ebac:	add	r2, sp, #140	; 0x8c
   1ebb0:	mov	r1, r6
   1ebb4:	mov	r0, r8
   1ebb8:	bl	18f90 <ftello64@plt+0x7910>
   1ebbc:	subs	r3, r0, #0
   1ebc0:	bne	1ed18 <ftello64@plt+0xd698>
   1ebc4:	ldr	r1, [r8]
   1ebc8:	ldr	r2, [sp, #112]	; 0x70
   1ebcc:	add	r1, r1, r9
   1ebd0:	add	r0, sp, #140	; 0x8c
   1ebd4:	bl	1ad5c <ftello64@plt+0x96dc>
   1ebd8:	cmp	r0, #0
   1ebdc:	movne	r3, #0
   1ebe0:	bne	1ed18 <ftello64@plt+0xd698>
   1ebe4:	add	r3, sp, #116	; 0x74
   1ebe8:	str	r3, [sp, #4]
   1ebec:	ldr	r3, [sp, #20]
   1ebf0:	mov	r2, r7
   1ebf4:	str	r3, [sp]
   1ebf8:	ldr	r1, [sp, #28]
   1ebfc:	mov	r3, r4
   1ec00:	mov	r0, r5
   1ec04:	bl	185c0 <ftello64@plt+0x6f40>
   1ec08:	subs	r6, r0, #0
   1ec0c:	bge	1f014 <ftello64@plt+0xd994>
   1ec10:	ldr	r0, [sp, #124]	; 0x7c
   1ec14:	bl	14340 <ftello64@plt+0x2cc0>
   1ec18:	add	r0, sp, #276	; 0x114
   1ec1c:	bl	18260 <ftello64@plt+0x6be0>
   1ec20:	mov	r0, r5
   1ec24:	bl	18290 <ftello64@plt+0x6c10>
   1ec28:	b	1dd64 <ftello64@plt+0xc6e4>
   1ec2c:	beq	feac96dc <optarg@@GLIBC_2.4+0xfea924e4>
   1ec30:	andeq	pc, r3, r0, lsl #30
   1ec34:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1ec38:	cmp	r2, #4
   1ec3c:	bne	1ebc4 <ftello64@plt+0xd544>
   1ec40:	ldr	r3, [r3, r9]
   1ec44:	add	r3, r3, #1
   1ec48:	cmp	r7, r3
   1ec4c:	ble	1ec74 <ftello64@plt+0xd5f4>
   1ec50:	add	r2, r4, r3, lsl #3
   1ec54:	ldr	r0, [r4, r3, lsl #3]
   1ec58:	ldr	r2, [r2, #4]
   1ec5c:	cmp	r5, #0
   1ec60:	sub	r3, r2, r0
   1ec64:	bne	1ecc8 <ftello64@plt+0xd648>
   1ec68:	cmp	r3, #0
   1ec6c:	bne	1ed18 <ftello64@plt+0xd698>
   1ec70:	b	1ec7c <ftello64@plt+0xd5fc>
   1ec74:	cmp	r5, #0
   1ec78:	bne	1ebe4 <ftello64@plt+0xd564>
   1ec7c:	mov	r1, r6
   1ec80:	add	r0, sp, #116	; 0x74
   1ec84:	bl	19ee8 <ftello64@plt+0x8868>
   1ec88:	cmp	r0, #0
   1ec8c:	beq	1eb84 <ftello64@plt+0xd504>
   1ec90:	ldr	r2, [r8, #20]
   1ec94:	mov	r3, #12
   1ec98:	mla	r6, r3, r6, r2
   1ec9c:	ldr	r2, [sp, #112]	; 0x70
   1eca0:	ldr	r3, [r6, #8]
   1eca4:	ldr	r6, [r3]
   1eca8:	ldr	r3, [sp, #240]	; 0xf0
   1ecac:	mov	r1, r6
   1ecb0:	ldr	r0, [r3, r2, lsl #2]
   1ecb4:	add	r0, r0, #4
   1ecb8:	bl	16a80 <ftello64@plt+0x5400>
   1ecbc:	cmp	r0, #0
   1ecc0:	beq	1ebc4 <ftello64@plt+0xd544>
   1ecc4:	b	1f210 <ftello64@plt+0xdb90>
   1ecc8:	cmn	r0, #1
   1eccc:	beq	1ebe4 <ftello64@plt+0xd564>
   1ecd0:	cmn	r2, #1
   1ecd4:	beq	1ebe4 <ftello64@plt+0xd564>
   1ecd8:	cmp	r3, #0
   1ecdc:	beq	1ec7c <ftello64@plt+0xd5fc>
   1ece0:	ldr	r1, [sp, #112]	; 0x70
   1ece4:	ldr	r2, [sp, #168]	; 0xa8
   1ece8:	ldr	ip, [sp, #144]	; 0x90
   1ecec:	sub	r2, r2, r1
   1ecf0:	cmp	r3, r2
   1ecf4:	bgt	1ebe4 <ftello64@plt+0xd564>
   1ecf8:	mov	r2, r3
   1ecfc:	add	r1, ip, r1
   1ed00:	add	r0, ip, r0
   1ed04:	str	r3, [sp, #40]	; 0x28
   1ed08:	bl	1138c <memcmp@plt>
   1ed0c:	ldr	r3, [sp, #40]	; 0x28
   1ed10:	cmp	r0, #0
   1ed14:	bne	1ebe4 <ftello64@plt+0xd564>
   1ed18:	ldr	r2, [r8, #12]
   1ed1c:	cmp	r3, #0
   1ed20:	ldr	r6, [r2, sl, lsl #2]
   1ed24:	ldr	r2, [sp, #112]	; 0x70
   1ed28:	addeq	r3, r2, #1
   1ed2c:	addne	r3, r3, r2
   1ed30:	cmp	r5, #0
   1ed34:	str	r3, [sp, #112]	; 0x70
   1ed38:	beq	1ed6c <ftello64@plt+0xd6ec>
   1ed3c:	ldr	r2, [sp, #232]	; 0xe8
   1ed40:	cmp	r3, r2
   1ed44:	bgt	1ebe4 <ftello64@plt+0xd564>
   1ed48:	ldr	r2, [sp, #240]	; 0xf0
   1ed4c:	ldr	r0, [r2, r3, lsl #2]
   1ed50:	cmp	r0, #0
   1ed54:	beq	1ebe4 <ftello64@plt+0xd564>
   1ed58:	mov	r1, r6
   1ed5c:	add	r0, r0, #4
   1ed60:	bl	16a80 <ftello64@plt+0x5400>
   1ed64:	cmp	r0, #0
   1ed68:	beq	1ebe4 <ftello64@plt+0xd564>
   1ed6c:	mov	r3, #0
   1ed70:	str	r3, [sp, #120]	; 0x78
   1ed74:	b	1f210 <ftello64@plt+0xdb90>
   1ed78:	mov	r6, r8
   1ed7c:	b	1f210 <ftello64@plt+0xdb90>
   1ed80:	str	r0, [r6, #-8]
   1ed84:	str	r0, [r6, #-4]
   1ed88:	add	r2, r2, #1
   1ed8c:	b	1e904 <ftello64@plt+0xd284>
   1ed90:	ldr	r3, [fp, #40]	; 0x28
   1ed94:	cmp	r3, #0
   1ed98:	beq	1dc5c <ftello64@plt+0xc5dc>
   1ed9c:	ldr	r1, [fp, #44]	; 0x2c
   1eda0:	cmp	r1, #0
   1eda4:	beq	1dc5c <ftello64@plt+0xc5dc>
   1eda8:	ldr	r0, [fp, #48]	; 0x30
   1edac:	cmp	r0, #0
   1edb0:	beq	1dc5c <ftello64@plt+0xc5dc>
   1edb4:	ldr	r2, [r2, #8]
   1edb8:	cmp	r2, #0
   1edbc:	bne	1edfc <ftello64@plt+0xd77c>
   1edc0:	ldr	r3, [r3, #8]
   1edc4:	cmp	r3, #0
   1edc8:	bne	1edfc <ftello64@plt+0xd77c>
   1edcc:	ldr	r3, [r1, #8]
   1edd0:	cmp	r3, #0
   1edd4:	beq	1ede4 <ftello64@plt+0xd764>
   1edd8:	ldrsb	r3, [sl, #28]
   1eddc:	cmp	r3, #0
   1ede0:	blt	1edfc <ftello64@plt+0xd77c>
   1ede4:	cmp	r5, #0
   1ede8:	cmpne	r8, #0
   1edec:	movne	r8, #1
   1edf0:	moveq	r8, #0
   1edf4:	bne	1dc5c <ftello64@plt+0xc5dc>
   1edf8:	mov	r5, r8
   1edfc:	ldr	r3, [sp, #68]	; 0x44
   1ee00:	subs	r3, r6, r3
   1ee04:	str	r3, [sp, #16]
   1ee08:	movne	r3, #1
   1ee0c:	bne	1ee1c <ftello64@plt+0xd79c>
   1ee10:	ldr	r3, [fp, #76]	; 0x4c
   1ee14:	adds	r3, r3, #0
   1ee18:	movne	r3, #1
   1ee1c:	ldr	ip, [sp, #32]
   1ee20:	str	r3, [sp, #56]	; 0x38
   1ee24:	ldr	r3, [sl, #20]
   1ee28:	ldr	r2, [fp, #8]
   1ee2c:	str	ip, [sp, #140]	; 0x8c
   1ee30:	ldr	ip, [sp, #36]	; 0x24
   1ee34:	ldr	r0, [fp, #92]	; 0x5c
   1ee38:	str	r3, [sp, #24]
   1ee3c:	ldr	r3, [sl, #12]
   1ee40:	add	r2, r2, #1
   1ee44:	str	ip, [sp, #188]	; 0xbc
   1ee48:	str	ip, [sp, #184]	; 0xb8
   1ee4c:	ldr	ip, [sp, #24]
   1ee50:	cmp	r2, r0
   1ee54:	movlt	r2, r0
   1ee58:	lsr	r3, r3, #22
   1ee5c:	adds	r6, ip, #0
   1ee60:	and	r3, r3, #1
   1ee64:	movne	r6, #1
   1ee68:	strb	r3, [sp, #212]	; 0xd4
   1ee6c:	orr	r3, r3, r6
   1ee70:	strb	r3, [sp, #215]	; 0xd7
   1ee74:	ldrb	r3, [fp, #88]	; 0x58
   1ee78:	ldr	r1, [sp, #36]	; 0x24
   1ee7c:	str	r0, [sp, #220]	; 0xdc
   1ee80:	add	r1, r1, #1
   1ee84:	lsr	r0, r3, #2
   1ee88:	lsr	r3, r3, #3
   1ee8c:	and	r3, r3, #1
   1ee90:	cmp	r2, r1
   1ee94:	and	r0, r0, #1
   1ee98:	strb	r3, [sp, #214]	; 0xd6
   1ee9c:	ldr	r3, [sp, #36]	; 0x24
   1eea0:	strb	r0, [sp, #213]	; 0xd5
   1eea4:	movlt	r1, r2
   1eea8:	add	r0, sp, #140	; 0x8c
   1eeac:	str	r3, [sp, #196]	; 0xc4
   1eeb0:	str	r3, [sp, #192]	; 0xc0
   1eeb4:	str	ip, [sp, #204]	; 0xcc
   1eeb8:	bl	1709c <ftello64@plt+0x5a1c>
   1eebc:	subs	r3, r0, #0
   1eec0:	str	r3, [sp, #12]
   1eec4:	bne	1e7e8 <ftello64@plt+0xd168>
   1eec8:	add	r3, fp, #96	; 0x60
   1eecc:	str	r3, [sp, #208]	; 0xd0
   1eed0:	ldrb	r3, [fp, #88]	; 0x58
   1eed4:	lsr	r3, r3, #4
   1eed8:	and	r3, r3, #1
   1eedc:	strb	r3, [sp, #218]	; 0xda
   1eee0:	ldrb	r3, [sp, #215]	; 0xd7
   1eee4:	cmp	r3, #0
   1eee8:	ldrne	r2, [sp, #144]	; 0x90
   1eeec:	ldreq	r2, [sp, #32]
   1eef0:	cmp	r3, #0
   1eef4:	str	r2, [sp, #144]	; 0x90
   1eef8:	movne	r3, #0
   1eefc:	bne	1ef14 <ftello64@plt+0xd894>
   1ef00:	ldr	r3, [fp, #92]	; 0x5c
   1ef04:	ldr	r2, [sp, #36]	; 0x24
   1ef08:	cmp	r3, #1
   1ef0c:	movgt	r2, #0
   1ef10:	mov	r3, r2
   1ef14:	str	r3, [sp, #168]	; 0xa8
   1ef18:	str	r3, [sp, #172]	; 0xac
   1ef1c:	ldrb	r3, [sl, #28]
   1ef20:	str	r7, [sp, #196]	; 0xc4
   1ef24:	str	r7, [sp, #192]	; 0xc0
   1ef28:	lsr	r3, r3, #7
   1ef2c:	strb	r3, [sp, #217]	; 0xd9
   1ef30:	ldr	r9, [fp, #76]	; 0x4c
   1ef34:	ldr	r3, [sp, #472]	; 0x1d8
   1ef38:	lsl	r7, r9, #1
   1ef3c:	str	r3, [sp, #228]	; 0xe4
   1ef40:	cmp	r7, #0
   1ef44:	mvn	r3, #0
   1ef48:	str	r3, [sp, #232]	; 0xe8
   1ef4c:	bgt	1dc68 <ftello64@plt+0xc5e8>
   1ef50:	mov	r3, #1
   1ef54:	str	r3, [sp, #260]	; 0x104
   1ef58:	ldr	r3, [sp, #16]
   1ef5c:	str	r7, [sp, #252]	; 0xfc
   1ef60:	cmp	r3, #1
   1ef64:	str	r7, [sp, #268]	; 0x10c
   1ef68:	bhi	1dca8 <ftello64@plt+0xc628>
   1ef6c:	ldrb	r3, [fp, #88]	; 0x58
   1ef70:	tst	r3, #2
   1ef74:	bne	1dca8 <ftello64@plt+0xc628>
   1ef78:	ldr	r3, [sp, #472]	; 0x1d8
   1ef7c:	str	r5, [sp, #108]	; 0x6c
   1ef80:	tst	r3, #1
   1ef84:	moveq	r3, #6
   1ef88:	movne	r3, #4
   1ef8c:	cmp	r5, r8
   1ef90:	str	r3, [sp, #200]	; 0xc8
   1ef94:	movle	r3, #1
   1ef98:	mvngt	r3, #0
   1ef9c:	str	r3, [sp, #80]	; 0x50
   1efa0:	movlt	r3, r5
   1efa4:	movge	r3, r8
   1efa8:	str	r3, [sp, #60]	; 0x3c
   1efac:	movge	r3, r5
   1efb0:	movlt	r3, r8
   1efb4:	str	r3, [sp, #40]	; 0x28
   1efb8:	ldr	r3, [fp, #92]	; 0x5c
   1efbc:	str	r3, [sp, #92]	; 0x5c
   1efc0:	ldr	r3, [sp, #20]
   1efc4:	cmp	r3, #0
   1efc8:	bne	1dcd0 <ftello64@plt+0xc650>
   1efcc:	mov	r3, #8
   1efd0:	b	1dd14 <ftello64@plt+0xc694>
   1efd4:	ldr	r3, [sp, #284]	; 0x11c
   1efd8:	mov	r1, r4
   1efdc:	str	r3, [sp, #20]
   1efe0:	ldr	r3, [sp, #16]
   1efe4:	ldr	r0, [sp, #20]
   1efe8:	lsl	r3, r3, #3
   1efec:	mov	r2, r3
   1eff0:	str	r3, [sp, #24]
   1eff4:	bl	11350 <memcpy@plt>
   1eff8:	ldr	r3, [r4]
   1effc:	add	r2, sp, #416	; 0x1a0
   1f000:	str	r3, [r2, #-304]!	; 0xfffffed0
   1f004:	ldr	r3, [sp, #16]
   1f008:	str	r2, [sp, #28]
   1f00c:	lsl	r3, r3, #4
   1f010:	str	r3, [sp, #36]	; 0x24
   1f014:	ldr	r2, [sp, #112]	; 0x70
   1f018:	ldr	r3, [r4, #4]
   1f01c:	cmp	r2, r3
   1f020:	bgt	1eb34 <ftello64@plt+0xd4b4>
   1f024:	ldr	r3, [sp, #32]
   1f028:	lsl	r1, r6, #3
   1f02c:	ldr	r3, [r3]
   1f030:	add	r0, r3, r1
   1f034:	ldrb	ip, [r0, #4]
   1f038:	cmp	ip, #8
   1f03c:	bne	1ea70 <ftello64@plt+0xd3f0>
   1f040:	ldr	r3, [r3, r6, lsl #3]
   1f044:	add	r3, r3, #1
   1f048:	cmp	r7, r3
   1f04c:	addgt	r1, r4, r3, lsl #3
   1f050:	strgt	r2, [r4, r3, lsl #3]
   1f054:	mvngt	r3, #0
   1f058:	strgt	r3, [r1, #4]
   1f05c:	ldr	r2, [r4, #4]
   1f060:	ldr	r3, [sp, #112]	; 0x70
   1f064:	cmp	r2, r3
   1f068:	bne	1f078 <ftello64@plt+0xd9f8>
   1f06c:	ldr	r3, [sp, #236]	; 0xec
   1f070:	cmp	r6, r3
   1f074:	beq	1eae0 <ftello64@plt+0xd460>
   1f078:	cmp	r5, #0
   1f07c:	beq	1f094 <ftello64@plt+0xda14>
   1f080:	mov	r1, r6
   1f084:	add	r0, sp, #116	; 0x74
   1f088:	bl	16a80 <ftello64@plt+0x5400>
   1f08c:	cmp	r0, #0
   1f090:	bne	1eae8 <ftello64@plt+0xd468>
   1f094:	ldr	r8, [sp, #224]	; 0xe0
   1f098:	lsl	r9, r6, #3
   1f09c:	mov	sl, r6
   1f0a0:	ldr	r3, [r8]
   1f0a4:	add	r1, r3, r9
   1f0a8:	ldrb	r2, [r1, #4]
   1f0ac:	tst	r2, #8
   1f0b0:	beq	1eb9c <ftello64@plt+0xd51c>
   1f0b4:	ldr	r3, [sp, #240]	; 0xf0
   1f0b8:	ldr	r2, [sp, #112]	; 0x70
   1f0bc:	mov	sl, #12
   1f0c0:	mov	r1, r6
   1f0c4:	ldr	r9, [r3, r2, lsl #2]
   1f0c8:	ldr	r3, [r8, #20]
   1f0cc:	add	r0, sp, #116	; 0x74
   1f0d0:	mla	sl, sl, r6, r3
   1f0d4:	bl	16a80 <ftello64@plt+0x5400>
   1f0d8:	add	r9, r9, #4
   1f0dc:	cmp	r0, #0
   1f0e0:	beq	1eb70 <ftello64@plt+0xd4f0>
   1f0e4:	ldr	r2, [sl, #4]
   1f0e8:	mov	r3, #0
   1f0ec:	mvn	r6, #0
   1f0f0:	cmp	r3, r2
   1f0f4:	bge	1f210 <ftello64@plt+0xdb90>
   1f0f8:	ldr	r1, [sl, #8]
   1f0fc:	mov	r0, r9
   1f100:	str	r2, [sp, #44]	; 0x2c
   1f104:	ldr	r8, [r1, r3, lsl #2]
   1f108:	str	r3, [sp, #40]	; 0x28
   1f10c:	mov	r1, r8
   1f110:	bl	16a80 <ftello64@plt+0x5400>
   1f114:	ldr	r3, [sp, #40]	; 0x28
   1f118:	ldr	r2, [sp, #44]	; 0x2c
   1f11c:	cmp	r0, #0
   1f120:	beq	1eb94 <ftello64@plt+0xd514>
   1f124:	cmn	r6, #1
   1f128:	beq	1eb90 <ftello64@plt+0xd510>
   1f12c:	mov	r1, r6
   1f130:	add	r0, sp, #116	; 0x74
   1f134:	bl	16a80 <ftello64@plt+0x5400>
   1f138:	cmp	r0, #0
   1f13c:	bne	1ed78 <ftello64@plt+0xd6f8>
   1f140:	cmp	r5, #0
   1f144:	beq	1f210 <ftello64@plt+0xdb90>
   1f148:	ldr	r9, [r5]
   1f14c:	ldr	r2, [r5, #4]
   1f150:	add	r3, r9, #1
   1f154:	cmp	r3, r2
   1f158:	ldr	sl, [sp, #112]	; 0x70
   1f15c:	str	r3, [r5]
   1f160:	bne	1f18c <ftello64@plt+0xdb0c>
   1f164:	mov	r1, #48	; 0x30
   1f168:	ldr	r0, [r5, #8]
   1f16c:	mul	r1, r1, r3
   1f170:	bl	22e1c <ftello64@plt+0x1179c>
   1f174:	cmp	r0, #0
   1f178:	beq	1eb84 <ftello64@plt+0xd504>
   1f17c:	ldr	r3, [r5, #4]
   1f180:	str	r0, [r5, #8]
   1f184:	lsl	r3, r3, #1
   1f188:	str	r3, [r5, #4]
   1f18c:	mov	r0, #24
   1f190:	ldr	r2, [r5, #8]
   1f194:	mul	r9, r0, r9
   1f198:	ldr	r0, [sp, #36]	; 0x24
   1f19c:	add	r3, r2, r9
   1f1a0:	str	sl, [r2, r9]
   1f1a4:	str	r8, [r3, #4]
   1f1a8:	str	r3, [sp, #40]	; 0x28
   1f1ac:	bl	22ddc <ftello64@plt+0x1175c>
   1f1b0:	ldr	r3, [sp, #40]	; 0x28
   1f1b4:	str	r0, [r3, #8]
   1f1b8:	ldr	r3, [r5, #8]
   1f1bc:	add	r3, r3, r9
   1f1c0:	ldr	r0, [r3, #8]
   1f1c4:	cmp	r0, #0
   1f1c8:	beq	1eb84 <ftello64@plt+0xd504>
   1f1cc:	ldr	r2, [sp, #24]
   1f1d0:	mov	r1, r4
   1f1d4:	bl	11350 <memcpy@plt>
   1f1d8:	ldr	r3, [r5, #8]
   1f1dc:	ldr	r2, [sp, #24]
   1f1e0:	add	r3, r3, r9
   1f1e4:	ldr	r1, [sp, #20]
   1f1e8:	ldr	r0, [r3, #8]
   1f1ec:	add	r0, r0, r2
   1f1f0:	bl	11350 <memcpy@plt>
   1f1f4:	ldr	r0, [r5, #8]
   1f1f8:	add	r1, sp, #116	; 0x74
   1f1fc:	add	r0, r0, r9
   1f200:	add	r0, r0, #12
   1f204:	bl	1950c <ftello64@plt+0x7e8c>
   1f208:	cmp	r0, #0
   1f20c:	bne	1eb84 <ftello64@plt+0xd504>
   1f210:	cmp	r6, #0
   1f214:	bge	1f014 <ftello64@plt+0xd994>
   1f218:	cmn	r6, #2
   1f21c:	bne	1ebe4 <ftello64@plt+0xd564>
   1f220:	b	1eb84 <ftello64@plt+0xd504>
   1f224:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f228:	sub	sp, sp, #156	; 0x9c
   1f22c:	mov	fp, r0
   1f230:	ldr	r9, [sp, #196]	; 0xc4
   1f234:	mov	r5, r1
   1f238:	mov	sl, r2
   1f23c:	and	r6, r3, #16777216	; 0x1000000
   1f240:	and	r7, r3, #32
   1f244:	and	r8, r3, #16
   1f248:	str	r3, [sp, #12]
   1f24c:	ldrb	r3, [sl, #4]
   1f250:	ldr	r4, [r5]
   1f254:	sub	r2, r3, #1
   1f258:	cmp	r2, #35	; 0x23
   1f25c:	ldrls	pc, [pc, r2, lsl #2]
   1f260:	b	1fd60 <ftello64@plt+0xe6e0>
   1f264:	strdeq	pc, [r1], -r4
   1f268:	strdeq	pc, [r1], -r8
   1f26c:	andeq	pc, r1, r0, ror #26
   1f270:	andeq	pc, r1, ip, lsr #20
   1f274:	ldrdeq	pc, [r1], -r8
   1f278:	andeq	pc, r1, r0, ror #26
   1f27c:	andeq	pc, r1, r0, ror #26
   1f280:	andeq	pc, r1, r8, asr #8
   1f284:	andeq	pc, r1, r8, asr #21
   1f288:	strdeq	pc, [r1], -r8
   1f28c:	muleq	r1, ip, sl
   1f290:	andeq	pc, r1, r0, lsl fp	; <UNPREDICTABLE>
   1f294:	andeq	pc, r1, r0, ror #26
   1f298:	andeq	pc, r1, r0, ror #26
   1f29c:	andeq	pc, r1, r0, ror #26
   1f2a0:	andeq	pc, r1, r0, ror #26
   1f2a4:	andeq	pc, r1, r0, ror #26
   1f2a8:	muleq	r1, ip, sl
   1f2ac:	muleq	r1, ip, sl
   1f2b0:	andeq	pc, r1, r4, asr #10
   1f2b4:	andeq	pc, r1, r0, ror #26
   1f2b8:	andeq	pc, r1, r0, ror #26
   1f2bc:	andeq	pc, r1, ip, lsl #21
   1f2c0:	andeq	pc, r1, r8, ror #21
   1f2c4:	andeq	pc, r1, r0, ror #26
   1f2c8:	andeq	pc, r1, r0, ror #26
   1f2cc:	andeq	pc, r1, r0, ror #26
   1f2d0:	andeq	pc, r1, r0, ror #26
   1f2d4:	andeq	pc, r1, r0, ror #26
   1f2d8:	andeq	pc, r1, r0, ror #26
   1f2dc:	andeq	pc, r1, r0, ror #26
   1f2e0:	andeq	pc, r1, r4, lsl #26
   1f2e4:	andeq	pc, r1, r4, lsl #26
   1f2e8:	andeq	pc, r1, r8, lsr sp	; <UNPREDICTABLE>
   1f2ec:	andeq	pc, r1, r8, lsr sp	; <UNPREDICTABLE>
   1f2f0:	andeq	pc, r1, r8, asr sp	; <UNPREDICTABLE>
   1f2f4:	mov	r2, #0
   1f2f8:	mov	r3, sl
   1f2fc:	mov	r1, r2
   1f300:	mov	r0, r4
   1f304:	bl	17188 <ftello64@plt+0x5b08>
   1f308:	subs	r5, r0, #0
   1f30c:	bne	1f31c <ftello64@plt+0xdc9c>
   1f310:	mov	r3, #12
   1f314:	str	r3, [r9]
   1f318:	b	1f4f8 <ftello64@plt+0xde78>
   1f31c:	ldr	r3, [r4, #92]	; 0x5c
   1f320:	cmp	r3, #1
   1f324:	movgt	r7, #0
   1f328:	movgt	r8, #16
   1f32c:	bgt	1f418 <ftello64@plt+0xdd98>
   1f330:	ldr	r2, [sp, #12]
   1f334:	mov	r1, fp
   1f338:	mov	r0, sl
   1f33c:	bl	1b570 <ftello64@plt+0x9ef0>
   1f340:	ldrb	r3, [sl, #4]
   1f344:	cmp	r3, #23
   1f348:	movhi	r7, #1
   1f34c:	ldrls	r2, [pc, #3844]	; 20258 <ftello64@plt+0xebd8>
   1f350:	sub	r8, r3, #18
   1f354:	clz	r8, r8
   1f358:	mvnls	r7, r2, lsr r3
   1f35c:	ands	r7, r7, #1
   1f360:	lsr	r8, r8, #5
   1f364:	bne	1fadc <ftello64@plt+0xe45c>
   1f368:	ldr	r2, [fp, #40]	; 0x28
   1f36c:	ldm	sl, {r0, r1}
   1f370:	str	r2, [sp, #16]
   1f374:	add	r2, sp, #120	; 0x78
   1f378:	cmp	r3, #23
   1f37c:	stm	r2, {r0, r1}
   1f380:	bne	1fe7c <ftello64@plt+0xe7fc>
   1f384:	ldr	r2, [sp, #12]
   1f388:	mov	r1, sl
   1f38c:	mov	r0, fp
   1f390:	bl	1b58c <ftello64@plt+0x9f0c>
   1f394:	cmn	r0, #1
   1f398:	mov	r8, r0
   1f39c:	bne	1fd60 <ftello64@plt+0xe6e0>
   1f3a0:	ldrb	r3, [sl, #4]
   1f3a4:	cmp	r3, #1
   1f3a8:	bne	1f3bc <ftello64@plt+0xdd3c>
   1f3ac:	ldrb	r3, [sl]
   1f3b0:	cmp	r3, #44	; 0x2c
   1f3b4:	moveq	r8, r7
   1f3b8:	beq	1fdcc <ftello64@plt+0xe74c>
   1f3bc:	mov	r3, #10
   1f3c0:	str	r3, [r9]
   1f3c4:	mov	r6, #0
   1f3c8:	b	1fd94 <ftello64@plt+0xe714>
   1f3cc:	ldr	r2, [sp, #12]
   1f3d0:	mov	r1, fp
   1f3d4:	mov	r0, sl
   1f3d8:	bl	1b570 <ftello64@plt+0x9ef0>
   1f3dc:	mov	r3, sl
   1f3e0:	mov	r2, r7
   1f3e4:	mov	r1, #0
   1f3e8:	mov	r0, r4
   1f3ec:	bl	17188 <ftello64@plt+0x5b08>
   1f3f0:	mov	r1, r5
   1f3f4:	mov	r3, r8
   1f3f8:	mov	r6, r0
   1f3fc:	mov	r2, r0
   1f400:	mov	r0, r4
   1f404:	bl	172d8 <ftello64@plt+0x5c58>
   1f408:	cmp	r0, #0
   1f40c:	cmpne	r6, #0
   1f410:	mov	r5, r0
   1f414:	beq	1f310 <ftello64@plt+0xdc90>
   1f418:	ldr	r3, [fp, #40]	; 0x28
   1f41c:	ldr	r2, [fp, #56]	; 0x38
   1f420:	cmp	r2, r3
   1f424:	ble	1f330 <ftello64@plt+0xdcb0>
   1f428:	ldr	r2, [fp, #28]
   1f42c:	cmp	r3, r2
   1f430:	beq	1f330 <ftello64@plt+0xdcb0>
   1f434:	ldr	r2, [fp, #8]
   1f438:	ldr	r3, [r2, r3, lsl #2]
   1f43c:	cmn	r3, #1
   1f440:	beq	1f3cc <ftello64@plt+0xdd4c>
   1f444:	b	1f330 <ftello64@plt+0xdcb0>
   1f448:	ldr	r6, [r5, #24]
   1f44c:	mov	r1, fp
   1f450:	add	r3, r6, #1
   1f454:	str	r3, [r5, #24]
   1f458:	ldr	r3, [sp, #12]
   1f45c:	mov	r0, sl
   1f460:	orr	r2, r3, #8388608	; 0x800000
   1f464:	bl	1b570 <ftello64@plt+0x9ef0>
   1f468:	ldrb	r3, [sl, #4]
   1f46c:	cmp	r3, #9
   1f470:	beq	1f500 <ftello64@plt+0xde80>
   1f474:	ldr	r3, [sp, #192]	; 0xc0
   1f478:	mov	r2, sl
   1f47c:	add	r3, r3, #1
   1f480:	str	r3, [sp]
   1f484:	mov	r1, r5
   1f488:	str	r9, [sp, #4]
   1f48c:	ldr	r3, [sp, #12]
   1f490:	mov	r0, fp
   1f494:	bl	203d4 <ftello64@plt+0xed54>
   1f498:	ldr	r2, [r9]
   1f49c:	cmp	r2, #0
   1f4a0:	mov	r5, r0
   1f4a4:	bne	1f4cc <ftello64@plt+0xde4c>
   1f4a8:	ldrb	r3, [sl, #4]
   1f4ac:	cmp	r3, #9
   1f4b0:	beq	1f4cc <ftello64@plt+0xde4c>
   1f4b4:	cmp	r0, #0
   1f4b8:	beq	1f4c4 <ftello64@plt+0xde44>
   1f4bc:	ldr	r1, [pc, #3480]	; 2025c <ftello64@plt+0xebdc>
   1f4c0:	bl	16fc4 <ftello64@plt+0x5944>
   1f4c4:	mov	r3, #8
   1f4c8:	str	r3, [r9]
   1f4cc:	ldr	r3, [r9]
   1f4d0:	cmp	r3, #0
   1f4d4:	beq	1f504 <ftello64@plt+0xde84>
   1f4d8:	mov	r5, #0
   1f4dc:	ldr	r3, [r9]
   1f4e0:	adds	r3, r3, #0
   1f4e4:	movne	r3, #1
   1f4e8:	cmp	r5, #0
   1f4ec:	movne	r3, #0
   1f4f0:	cmp	r3, #0
   1f4f4:	beq	1f330 <ftello64@plt+0xdcb0>
   1f4f8:	mov	r5, #0
   1f4fc:	b	1fadc <ftello64@plt+0xe45c>
   1f500:	mov	r5, #0
   1f504:	cmp	r6, #8
   1f508:	movls	r2, #1
   1f50c:	ldrls	r3, [r4, #84]	; 0x54
   1f510:	mov	r1, r5
   1f514:	orrls	r3, r3, r2, lsl r6
   1f518:	mov	r0, r4
   1f51c:	strls	r3, [r4, #84]	; 0x54
   1f520:	mov	r2, #0
   1f524:	mov	r3, #17
   1f528:	bl	172d8 <ftello64@plt+0x5c58>
   1f52c:	subs	r5, r0, #0
   1f530:	strne	r6, [r5, #20]
   1f534:	bne	1f4dc <ftello64@plt+0xde5c>
   1f538:	mov	r3, #12
   1f53c:	str	r3, [r9]
   1f540:	b	1f4dc <ftello64@plt+0xde5c>
   1f544:	mov	r5, #0
   1f548:	mov	r1, #1
   1f54c:	mov	r0, #32
   1f550:	str	r5, [sp, #60]	; 0x3c
   1f554:	bl	22d94 <ftello64@plt+0x11714>
   1f558:	mov	r1, #1
   1f55c:	str	r0, [sp, #16]
   1f560:	mov	r0, #40	; 0x28
   1f564:	bl	22d94 <ftello64@plt+0x11714>
   1f568:	ldr	r3, [sp, #16]
   1f56c:	cmp	r0, r5
   1f570:	cmpne	r3, r5
   1f574:	moveq	r3, #1
   1f578:	movne	r3, #0
   1f57c:	mov	r6, r0
   1f580:	str	r3, [sp, #36]	; 0x24
   1f584:	bne	1f59c <ftello64@plt+0xdf1c>
   1f588:	ldr	r0, [sp, #16]
   1f58c:	bl	14340 <ftello64@plt+0x2cc0>
   1f590:	mov	r0, r6
   1f594:	bl	14340 <ftello64@plt+0x2cc0>
   1f598:	b	1f538 <ftello64@plt+0xdeb8>
   1f59c:	ldr	r2, [sp, #12]
   1f5a0:	mov	r1, fp
   1f5a4:	mov	r0, sl
   1f5a8:	bl	16ae4 <ftello64@plt+0x5464>
   1f5ac:	ldrb	r3, [sl, #4]
   1f5b0:	cmp	r3, #2
   1f5b4:	str	r0, [sp, #24]
   1f5b8:	bne	1f5c8 <ftello64@plt+0xdf48>
   1f5bc:	mov	r3, #2
   1f5c0:	str	r3, [r9]
   1f5c4:	b	1f6a0 <ftello64@plt+0xe020>
   1f5c8:	cmp	r3, #25
   1f5cc:	ldrne	r3, [sp, #36]	; 0x24
   1f5d0:	bne	1f62c <ftello64@plt+0xdfac>
   1f5d4:	ldrb	r3, [r6, #16]
   1f5d8:	orr	r3, r3, #1
   1f5dc:	strb	r3, [r6, #16]
   1f5e0:	ldr	r3, [sp, #12]
   1f5e4:	tst	r3, #256	; 0x100
   1f5e8:	beq	1f5f8 <ftello64@plt+0xdf78>
   1f5ec:	mov	r1, #10
   1f5f0:	ldr	r0, [sp, #16]
   1f5f4:	bl	168e8 <ftello64@plt+0x5268>
   1f5f8:	ldr	r3, [fp, #40]	; 0x28
   1f5fc:	ldr	r2, [sp, #24]
   1f600:	mov	r1, fp
   1f604:	add	r3, r3, r2
   1f608:	str	r3, [fp, #40]	; 0x28
   1f60c:	ldr	r2, [sp, #12]
   1f610:	mov	r0, sl
   1f614:	bl	16ae4 <ftello64@plt+0x5464>
   1f618:	ldrb	r3, [sl, #4]
   1f61c:	cmp	r3, #2
   1f620:	movne	r3, #1
   1f624:	str	r0, [sp, #24]
   1f628:	beq	1f5bc <ftello64@plt+0xdf3c>
   1f62c:	str	r3, [sp, #40]	; 0x28
   1f630:	ldrb	r3, [sl, #4]
   1f634:	mov	r2, #0
   1f638:	str	r2, [sp, #28]
   1f63c:	cmp	r3, #21
   1f640:	ldr	r2, [sp, #12]
   1f644:	moveq	r3, #1
   1f648:	strbeq	r3, [sl, #4]
   1f64c:	mov	r3, #0
   1f650:	str	r3, [sp, #32]
   1f654:	lsr	r2, r2, #16
   1f658:	mov	r3, #1
   1f65c:	and	r2, r2, r3
   1f660:	str	r2, [sp, #44]	; 0x2c
   1f664:	add	r0, sp, #152	; 0x98
   1f668:	mov	r7, #3
   1f66c:	str	r7, [r0, #-88]!	; 0xffffffa8
   1f670:	str	r3, [sp, #4]
   1f674:	ldr	r3, [sp, #12]
   1f678:	add	r2, sp, #88	; 0x58
   1f67c:	str	r2, [sp, #68]	; 0x44
   1f680:	str	r3, [sp]
   1f684:	mov	r2, sl
   1f688:	ldr	r3, [sp, #24]
   1f68c:	mov	r1, fp
   1f690:	bl	1b63c <ftello64@plt+0x9fbc>
   1f694:	subs	r5, r0, #0
   1f698:	beq	1f6b4 <ftello64@plt+0xe034>
   1f69c:	str	r5, [r9]
   1f6a0:	ldr	r0, [sp, #16]
   1f6a4:	bl	14340 <ftello64@plt+0x2cc0>
   1f6a8:	mov	r0, r6
   1f6ac:	bl	17d34 <ftello64@plt+0x66b4>
   1f6b0:	b	1f4d8 <ftello64@plt+0xde58>
   1f6b4:	ldr	r2, [sp, #12]
   1f6b8:	mov	r1, fp
   1f6bc:	mov	r0, sl
   1f6c0:	bl	16ae4 <ftello64@plt+0x5464>
   1f6c4:	ldr	r3, [sp, #64]	; 0x40
   1f6c8:	sub	r3, r3, #2
   1f6cc:	bics	r3, r3, #2
   1f6d0:	str	r0, [sp, #24]
   1f6d4:	beq	1f744 <ftello64@plt+0xe0c4>
   1f6d8:	ldrb	r3, [sl, #4]
   1f6dc:	cmp	r3, #2
   1f6e0:	bne	1f6ec <ftello64@plt+0xe06c>
   1f6e4:	mov	r3, #7
   1f6e8:	b	1f5c0 <ftello64@plt+0xdf40>
   1f6ec:	cmp	r3, #22
   1f6f0:	bne	1f744 <ftello64@plt+0xe0c4>
   1f6f4:	ldr	r3, [fp, #40]	; 0x28
   1f6f8:	ldr	r2, [sp, #24]
   1f6fc:	mov	r1, fp
   1f700:	add	r3, r3, r2
   1f704:	str	r3, [fp, #40]	; 0x28
   1f708:	ldr	r2, [sp, #12]
   1f70c:	add	r0, sp, #80	; 0x50
   1f710:	bl	16ae4 <ftello64@plt+0x5464>
   1f714:	ldrb	r2, [sp, #84]	; 0x54
   1f718:	cmp	r2, #2
   1f71c:	mov	r3, r0
   1f720:	beq	1f6e4 <ftello64@plt+0xe064>
   1f724:	cmp	r2, #21
   1f728:	bne	20068 <ftello64@plt+0xe9e8>
   1f72c:	ldr	r3, [fp, #40]	; 0x28
   1f730:	ldr	r2, [sp, #24]
   1f734:	sub	r3, r3, r2
   1f738:	str	r3, [fp, #40]	; 0x28
   1f73c:	mov	r3, #1
   1f740:	strb	r3, [sl, #4]
   1f744:	ldr	r3, [sp, #64]	; 0x40
   1f748:	cmp	r3, #4
   1f74c:	ldrls	pc, [pc, r3, lsl #2]
   1f750:	b	1f908 <ftello64@plt+0xe288>
   1f754:	andeq	pc, r1, r0, lsr r8	; <UNPREDICTABLE>
   1f758:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   1f75c:	andeq	pc, r1, r8, lsr #17
   1f760:	andeq	pc, r1, r8, lsr #17
   1f764:	ldrdeq	pc, [r1], -r8
   1f768:	ldr	r2, [sp, #12]
   1f76c:	mov	r1, fp
   1f770:	mov	r0, sl
   1f774:	bl	16ae4 <ftello64@plt+0x5464>
   1f778:	ldr	r8, [sp, #64]	; 0x40
   1f77c:	sub	r3, r8, #2
   1f780:	bics	r3, r3, #2
   1f784:	str	r0, [sp, #24]
   1f788:	beq	1f79c <ftello64@plt+0xe11c>
   1f78c:	ldr	r7, [sp, #72]	; 0x48
   1f790:	sub	r3, r7, #2
   1f794:	bics	r3, r3, #2
   1f798:	bne	200a8 <ftello64@plt+0xea28>
   1f79c:	mov	r3, #11
   1f7a0:	b	201f8 <ftello64@plt+0xeb78>
   1f7a4:	ldr	r0, [sp, #68]	; 0x44
   1f7a8:	bl	114e8 <strlen@plt>
   1f7ac:	cmp	r0, #1
   1f7b0:	bls	2024c <ftello64@plt+0xebcc>
   1f7b4:	mov	r3, #3
   1f7b8:	b	201f8 <ftello64@plt+0xeb78>
   1f7bc:	stmib	r6, {r2, r3}
   1f7c0:	str	r8, [sp, #32]
   1f7c4:	ldr	r2, [r6, #32]
   1f7c8:	ldr	r3, [r6, #4]
   1f7cc:	str	r5, [r3, r2, lsl #2]
   1f7d0:	ldr	r2, [r6, #8]
   1f7d4:	ldr	r3, [r6, #32]
   1f7d8:	add	r1, r3, #1
   1f7dc:	str	r1, [r6, #32]
   1f7e0:	str	r7, [r2, r3, lsl #2]
   1f7e4:	mov	r8, #0
   1f7e8:	cmp	r5, r8
   1f7ec:	movhi	r3, #0
   1f7f0:	movls	r3, #1
   1f7f4:	cmp	r7, r8
   1f7f8:	movcc	r3, #0
   1f7fc:	cmp	r3, #0
   1f800:	beq	1f810 <ftello64@plt+0xe190>
   1f804:	mov	r1, r8
   1f808:	ldr	r0, [sp, #16]
   1f80c:	bl	168e8 <ftello64@plt+0x5268>
   1f810:	add	r8, r8, #1
   1f814:	cmp	r8, #256	; 0x100
   1f818:	bne	1f7e8 <ftello64@plt+0xe168>
   1f81c:	ldr	r3, [sp, #20]
   1f820:	cmp	r3, #0
   1f824:	str	r3, [r9]
   1f828:	beq	1f83c <ftello64@plt+0xe1bc>
   1f82c:	b	1f6a0 <ftello64@plt+0xe020>
   1f830:	ldrb	r1, [sp, #68]	; 0x44
   1f834:	ldr	r0, [sp, #16]
   1f838:	bl	168e8 <ftello64@plt+0x5268>
   1f83c:	ldrb	r3, [sl, #4]
   1f840:	cmp	r3, #2
   1f844:	beq	1f6e4 <ftello64@plt+0xe064>
   1f848:	cmp	r3, #21
   1f84c:	beq	1f908 <ftello64@plt+0xe288>
   1f850:	ldr	r3, [sp, #36]	; 0x24
   1f854:	b	1f664 <ftello64@plt+0xdfe4>
   1f858:	ldr	r3, [r6, #20]
   1f85c:	ldr	r2, [sp, #28]
   1f860:	cmp	r3, r2
   1f864:	bne	1f88c <ftello64@plt+0xe20c>
   1f868:	lsl	r3, r2, #1
   1f86c:	add	r3, r3, #1
   1f870:	ldr	r0, [r6]
   1f874:	lsl	r1, r3, #2
   1f878:	str	r3, [sp, #28]
   1f87c:	bl	22e1c <ftello64@plt+0x1179c>
   1f880:	cmp	r0, #0
   1f884:	beq	20244 <ftello64@plt+0xebc4>
   1f888:	str	r0, [r6]
   1f88c:	ldr	r3, [r6, #20]
   1f890:	ldr	r2, [r6]
   1f894:	add	r1, r3, #1
   1f898:	str	r1, [r6, #20]
   1f89c:	ldr	r1, [sp, #68]	; 0x44
   1f8a0:	str	r1, [r2, r3, lsl #2]
   1f8a4:	b	1f83c <ftello64@plt+0xe1bc>
   1f8a8:	ldr	r7, [sp, #68]	; 0x44
   1f8ac:	mov	r0, r7
   1f8b0:	bl	114e8 <strlen@plt>
   1f8b4:	cmp	r0, #1
   1f8b8:	movne	r5, #3
   1f8bc:	bne	1f8cc <ftello64@plt+0xe24c>
   1f8c0:	ldrb	r1, [r7]
   1f8c4:	ldr	r0, [sp, #16]
   1f8c8:	bl	168e8 <ftello64@plt+0x5268>
   1f8cc:	str	r5, [r9]
   1f8d0:	cmp	r5, #0
   1f8d4:	b	1f828 <ftello64@plt+0xe1a8>
   1f8d8:	ldr	r3, [sp, #12]
   1f8dc:	mov	r2, r6
   1f8e0:	str	r3, [sp, #4]
   1f8e4:	ldr	r3, [sp, #68]	; 0x44
   1f8e8:	ldr	r1, [sp, #16]
   1f8ec:	str	r3, [sp]
   1f8f0:	ldr	r0, [fp, #64]	; 0x40
   1f8f4:	add	r3, sp, #60	; 0x3c
   1f8f8:	bl	18668 <ftello64@plt+0x6fe8>
   1f8fc:	str	r0, [r9]
   1f900:	cmp	r0, #0
   1f904:	b	1f828 <ftello64@plt+0xe1a8>
   1f908:	ldr	r3, [fp, #40]	; 0x28
   1f90c:	ldr	r2, [sp, #24]
   1f910:	add	r3, r3, r2
   1f914:	str	r3, [fp, #40]	; 0x28
   1f918:	ldr	r3, [sp, #40]	; 0x28
   1f91c:	cmp	r3, #0
   1f920:	beq	1f92c <ftello64@plt+0xe2ac>
   1f924:	ldr	r0, [sp, #16]
   1f928:	bl	1694c <ftello64@plt+0x52cc>
   1f92c:	ldr	r3, [r4, #92]	; 0x5c
   1f930:	cmp	r3, #1
   1f934:	ble	1f944 <ftello64@plt+0xe2c4>
   1f938:	ldr	r1, [r4, #60]	; 0x3c
   1f93c:	ldr	r0, [sp, #16]
   1f940:	bl	16994 <ftello64@plt+0x5314>
   1f944:	ldr	r3, [r6, #20]
   1f948:	cmp	r3, #0
   1f94c:	bne	1f998 <ftello64@plt+0xe318>
   1f950:	ldr	r3, [r6, #24]
   1f954:	cmp	r3, #0
   1f958:	bne	1f998 <ftello64@plt+0xe318>
   1f95c:	ldr	r3, [r6, #28]
   1f960:	cmp	r3, #0
   1f964:	bne	1f998 <ftello64@plt+0xe318>
   1f968:	ldr	r3, [r6, #32]
   1f96c:	cmp	r3, #0
   1f970:	bne	1f998 <ftello64@plt+0xe318>
   1f974:	ldr	r3, [r4, #92]	; 0x5c
   1f978:	cmp	r3, #1
   1f97c:	ble	1f9fc <ftello64@plt+0xe37c>
   1f980:	ldr	r3, [r6, #36]	; 0x24
   1f984:	cmp	r3, #0
   1f988:	bne	1f998 <ftello64@plt+0xe318>
   1f98c:	ldrb	r3, [r6, #16]
   1f990:	tst	r3, #1
   1f994:	beq	1f9fc <ftello64@plt+0xe37c>
   1f998:	ldrb	r3, [r4, #88]	; 0x58
   1f99c:	mov	r2, #0
   1f9a0:	mov	r1, r2
   1f9a4:	orr	r3, r3, #2
   1f9a8:	strb	r3, [r4, #88]	; 0x58
   1f9ac:	mov	r3, #6
   1f9b0:	strb	r3, [sp, #124]	; 0x7c
   1f9b4:	mov	r0, r4
   1f9b8:	add	r3, sp, #120	; 0x78
   1f9bc:	str	r6, [sp, #120]	; 0x78
   1f9c0:	bl	17188 <ftello64@plt+0x5b08>
   1f9c4:	subs	r5, r0, #0
   1f9c8:	beq	20244 <ftello64@plt+0xebc4>
   1f9cc:	ldr	r3, [sp, #16]
   1f9d0:	ldr	r2, [sp, #16]
   1f9d4:	sub	r3, r3, #4
   1f9d8:	add	r2, r2, #28
   1f9dc:	ldr	r1, [r3, #4]!
   1f9e0:	cmp	r1, #0
   1f9e4:	bne	20200 <ftello64@plt+0xeb80>
   1f9e8:	cmp	r2, r3
   1f9ec:	bne	1f9dc <ftello64@plt+0xe35c>
   1f9f0:	ldr	r0, [sp, #16]
   1f9f4:	bl	14340 <ftello64@plt+0x2cc0>
   1f9f8:	b	1f4dc <ftello64@plt+0xde5c>
   1f9fc:	mov	r0, r6
   1fa00:	bl	17d34 <ftello64@plt+0x66b4>
   1fa04:	mov	r3, #3
   1fa08:	strb	r3, [sp, #124]	; 0x7c
   1fa0c:	ldr	r3, [sp, #16]
   1fa10:	mov	r2, #0
   1fa14:	str	r3, [sp, #120]	; 0x78
   1fa18:	mov	r1, r2
   1fa1c:	add	r3, sp, #120	; 0x78
   1fa20:	mov	r0, r4
   1fa24:	bl	17188 <ftello64@plt+0x5b08>
   1fa28:	b	2023c <ftello64@plt+0xebbc>
   1fa2c:	ldr	r2, [sl]
   1fa30:	mov	r3, #1
   1fa34:	ldr	r5, [r4, #84]	; 0x54
   1fa38:	lsl	r3, r3, r2
   1fa3c:	ands	r5, r3, r5
   1fa40:	moveq	r3, #6
   1fa44:	beq	1fad8 <ftello64@plt+0xe458>
   1fa48:	ldr	r2, [r4, #80]	; 0x50
   1fa4c:	mov	r0, r4
   1fa50:	orr	r3, r2, r3
   1fa54:	mov	r2, #0
   1fa58:	str	r3, [r4, #80]	; 0x50
   1fa5c:	mov	r1, r2
   1fa60:	mov	r3, sl
   1fa64:	bl	17188 <ftello64@plt+0x5b08>
   1fa68:	subs	r5, r0, #0
   1fa6c:	ldrne	r3, [r4, #76]	; 0x4c
   1fa70:	addne	r3, r3, #1
   1fa74:	strne	r3, [r4, #76]	; 0x4c
   1fa78:	beq	1f310 <ftello64@plt+0xdc90>
   1fa7c:	ldrb	r3, [r4, #88]	; 0x58
   1fa80:	orr	r3, r3, #2
   1fa84:	strb	r3, [r4, #88]	; 0x58
   1fa88:	b	1f330 <ftello64@plt+0xdcb0>
   1fa8c:	cmp	r6, #0
   1fa90:	beq	1fa9c <ftello64@plt+0xe41c>
   1fa94:	mov	r3, #13
   1fa98:	b	1f314 <ftello64@plt+0xdc94>
   1fa9c:	cmp	r7, #0
   1faa0:	bne	1fa94 <ftello64@plt+0xe414>
   1faa4:	cmp	r8, #0
   1faa8:	beq	1fac0 <ftello64@plt+0xe440>
   1faac:	ldr	r2, [sp, #12]
   1fab0:	mov	r1, fp
   1fab4:	mov	r0, sl
   1fab8:	bl	1b570 <ftello64@plt+0x9ef0>
   1fabc:	b	1f24c <ftello64@plt+0xdbcc>
   1fac0:	cmp	r3, #9
   1fac4:	bne	1fae8 <ftello64@plt+0xe468>
   1fac8:	ldr	r3, [sp, #12]
   1facc:	ands	r5, r3, #131072	; 0x20000
   1fad0:	bne	1fae8 <ftello64@plt+0xe468>
   1fad4:	mov	r3, #16
   1fad8:	str	r3, [r9]
   1fadc:	mov	r0, r5
   1fae0:	add	sp, sp, #156	; 0x9c
   1fae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fae8:	mov	r3, #1
   1faec:	mov	r2, #0
   1faf0:	strb	r3, [sl, #4]
   1faf4:	mov	r1, r2
   1faf8:	mov	r3, sl
   1fafc:	mov	r0, r4
   1fb00:	bl	17188 <ftello64@plt+0x5b08>
   1fb04:	subs	r5, r0, #0
   1fb08:	bne	1f330 <ftello64@plt+0xdcb0>
   1fb0c:	b	1f310 <ftello64@plt+0xdc90>
   1fb10:	ldr	r2, [sl]
   1fb14:	ldr	r3, [pc, #1860]	; 20260 <ftello64@plt+0xebe0>
   1fb18:	and	r3, r3, r2
   1fb1c:	cmp	r3, #0
   1fb20:	beq	1fb70 <ftello64@plt+0xe4f0>
   1fb24:	ldrb	r3, [r4, #88]	; 0x58
   1fb28:	ands	r5, r3, #16
   1fb2c:	bne	1fb70 <ftello64@plt+0xe4f0>
   1fb30:	orr	r3, r3, #16
   1fb34:	ands	r1, r3, #8
   1fb38:	strb	r3, [r4, #88]	; 0x58
   1fb3c:	bne	1fc68 <ftello64@plt+0xe5e8>
   1fb40:	ldr	r2, [pc, #1820]	; 20264 <ftello64@plt+0xebe4>
   1fb44:	tst	r3, #4
   1fb48:	str	r2, [r4, #100]	; 0x64
   1fb4c:	mvn	r2, #2013265921	; 0x78000001
   1fb50:	str	r2, [r4, #104]	; 0x68
   1fb54:	mvn	r2, #-134217727	; 0xf8000001
   1fb58:	str	r1, [r4, #96]	; 0x60
   1fb5c:	str	r2, [r4, #108]	; 0x6c
   1fb60:	beq	1fc88 <ftello64@plt+0xe608>
   1fb64:	mov	r2, #16
   1fb68:	add	r0, r4, #112	; 0x70
   1fb6c:	bl	1153c <memset@plt>
   1fb70:	ldr	r3, [sl]
   1fb74:	sub	r2, r3, #256	; 0x100
   1fb78:	bics	r2, r2, #256	; 0x100
   1fb7c:	bne	1fcb8 <ftello64@plt+0xe638>
   1fb80:	cmp	r3, #256	; 0x100
   1fb84:	bne	1fc94 <ftello64@plt+0xe614>
   1fb88:	mov	r3, #6
   1fb8c:	str	r3, [sl]
   1fb90:	mov	r1, r2
   1fb94:	mov	r3, sl
   1fb98:	mov	r0, r4
   1fb9c:	bl	17188 <ftello64@plt+0x5b08>
   1fba0:	mov	r3, #9
   1fba4:	mov	r5, r0
   1fba8:	mov	r2, #0
   1fbac:	mov	r1, r2
   1fbb0:	str	r3, [sl]
   1fbb4:	mov	r0, r4
   1fbb8:	mov	r3, sl
   1fbbc:	bl	17188 <ftello64@plt+0x5b08>
   1fbc0:	mov	r1, r5
   1fbc4:	mov	r3, #10
   1fbc8:	mov	r2, r0
   1fbcc:	mov	r6, r0
   1fbd0:	mov	r0, r4
   1fbd4:	bl	172d8 <ftello64@plt+0x5c58>
   1fbd8:	cmp	r6, #0
   1fbdc:	cmpne	r5, #0
   1fbe0:	moveq	r2, #1
   1fbe4:	movne	r2, #0
   1fbe8:	cmp	r0, #0
   1fbec:	orreq	r2, r2, #1
   1fbf0:	cmp	r2, #0
   1fbf4:	mov	r5, r0
   1fbf8:	bne	1f310 <ftello64@plt+0xdc90>
   1fbfc:	ldr	r2, [sp, #12]
   1fc00:	mov	r1, fp
   1fc04:	mov	r0, sl
   1fc08:	bl	1b570 <ftello64@plt+0x9ef0>
   1fc0c:	b	1fadc <ftello64@plt+0xe45c>
   1fc10:	ldrh	r7, [ip], #2
   1fc14:	add	r0, r5, r2
   1fc18:	lsr	r7, r7, #3
   1fc1c:	cmp	r0, #95	; 0x5f
   1fc20:	movne	r0, r7
   1fc24:	orreq	r0, r7, #1
   1fc28:	tst	r0, #1
   1fc2c:	ldrne	r0, [r3]
   1fc30:	orrne	r0, r0, lr, lsl r2
   1fc34:	add	r2, r2, #1
   1fc38:	strne	r0, [r3]
   1fc3c:	cmp	r2, #32
   1fc40:	bne	1fc10 <ftello64@plt+0xe590>
   1fc44:	add	r6, r6, #1
   1fc48:	cmp	r6, #8
   1fc4c:	add	r5, r5, #32
   1fc50:	add	r1, r1, #64	; 0x40
   1fc54:	add	r3, r3, #4
   1fc58:	beq	1fb70 <ftello64@plt+0xe4f0>
   1fc5c:	mov	ip, r1
   1fc60:	mov	r2, #0
   1fc64:	b	1fc10 <ftello64@plt+0xe590>
   1fc68:	mov	r6, r5
   1fc6c:	bl	114c4 <__ctype_b_loc@plt>
   1fc70:	add	r3, r6, #24
   1fc74:	mov	lr, #1
   1fc78:	add	r3, r4, r3, lsl #2
   1fc7c:	ldr	r1, [r0]
   1fc80:	add	r1, r1, r5, lsl #1
   1fc84:	b	1fc5c <ftello64@plt+0xe5dc>
   1fc88:	mov	r5, #128	; 0x80
   1fc8c:	mov	r6, #4
   1fc90:	b	1fc6c <ftello64@plt+0xe5ec>
   1fc94:	mov	r3, #5
   1fc98:	str	r3, [sl]
   1fc9c:	mov	r1, r2
   1fca0:	mov	r3, sl
   1fca4:	mov	r0, r4
   1fca8:	bl	17188 <ftello64@plt+0x5b08>
   1fcac:	mov	r3, #10
   1fcb0:	mov	r5, r0
   1fcb4:	b	1fba8 <ftello64@plt+0xe528>
   1fcb8:	mov	r2, #0
   1fcbc:	mov	r3, sl
   1fcc0:	mov	r1, r2
   1fcc4:	mov	r0, r4
   1fcc8:	bl	17188 <ftello64@plt+0x5b08>
   1fccc:	subs	r5, r0, #0
   1fcd0:	bne	1fbfc <ftello64@plt+0xe57c>
   1fcd4:	b	1f310 <ftello64@plt+0xdc90>
   1fcd8:	mov	r2, #0
   1fcdc:	mov	r3, sl
   1fce0:	mov	r1, r2
   1fce4:	mov	r0, r4
   1fce8:	bl	17188 <ftello64@plt+0x5b08>
   1fcec:	subs	r5, r0, #0
   1fcf0:	beq	1f310 <ftello64@plt+0xdc90>
   1fcf4:	ldr	r3, [r4, #92]	; 0x5c
   1fcf8:	cmp	r3, #1
   1fcfc:	bgt	1fa7c <ftello64@plt+0xe3fc>
   1fd00:	b	1f330 <ftello64@plt+0xdcb0>
   1fd04:	sub	r3, r3, #33	; 0x21
   1fd08:	clz	r3, r3
   1fd0c:	lsr	r3, r3, #5
   1fd10:	str	r3, [sp]
   1fd14:	ldr	r2, [pc, #1356]	; 20268 <ftello64@plt+0xebe8>
   1fd18:	ldr	r3, [pc, #1356]	; 2026c <ftello64@plt+0xebec>
   1fd1c:	str	r9, [sp, #4]
   1fd20:	ldr	r1, [fp, #64]	; 0x40
   1fd24:	mov	r0, r4
   1fd28:	bl	18de0 <ftello64@plt+0x7760>
   1fd2c:	ldr	r3, [r9]
   1fd30:	mov	r5, r0
   1fd34:	b	1f4e0 <ftello64@plt+0xde60>
   1fd38:	sub	r3, r3, #35	; 0x23
   1fd3c:	clz	r3, r3
   1fd40:	lsr	r3, r3, #5
   1fd44:	str	r3, [sp]
   1fd48:	str	r9, [sp, #4]
   1fd4c:	ldr	r3, [pc, #1308]	; 20270 <ftello64@plt+0xebf0>
   1fd50:	ldr	r2, [pc, #1308]	; 20274 <ftello64@plt+0xebf4>
   1fd54:	b	1fd20 <ftello64@plt+0xe6a0>
   1fd58:	mov	r3, #5
   1fd5c:	b	1f314 <ftello64@plt+0xdc94>
   1fd60:	cmn	r0, #2
   1fd64:	bne	1fdcc <ftello64@plt+0xe74c>
   1fd68:	cmn	r8, #2
   1fd6c:	cmnne	r7, #2
   1fd70:	bne	1fe34 <ftello64@plt+0xe7b4>
   1fd74:	ldr	r3, [sp, #12]
   1fd78:	ands	r6, r3, #2097152	; 0x200000
   1fd7c:	bne	1fe10 <ftello64@plt+0xe790>
   1fd80:	ldrb	r3, [sl, #4]
   1fd84:	cmp	r3, #2
   1fd88:	moveq	r3, #9
   1fd8c:	streq	r3, [r9]
   1fd90:	bne	1f3bc <ftello64@plt+0xdd3c>
   1fd94:	ldr	r2, [r9]
   1fd98:	adds	r2, r2, #0
   1fd9c:	movne	r2, #1
   1fda0:	cmp	r6, #0
   1fda4:	movne	r2, #0
   1fda8:	cmp	r2, #0
   1fdac:	beq	2002c <ftello64@plt+0xe9ac>
   1fdb0:	cmp	r5, #0
   1fdb4:	beq	1f4f8 <ftello64@plt+0xde78>
   1fdb8:	mov	r2, #0
   1fdbc:	ldr	r1, [pc, #1176]	; 2025c <ftello64@plt+0xebdc>
   1fdc0:	mov	r0, r5
   1fdc4:	bl	16fc4 <ftello64@plt+0x5944>
   1fdc8:	b	1f4f8 <ftello64@plt+0xde78>
   1fdcc:	ldrb	r3, [sl, #4]
   1fdd0:	cmp	r3, #24
   1fdd4:	moveq	r7, r8
   1fdd8:	beq	1fd68 <ftello64@plt+0xe6e8>
   1fddc:	cmp	r3, #1
   1fde0:	bne	1fe08 <ftello64@plt+0xe788>
   1fde4:	ldrb	r3, [sl]
   1fde8:	cmp	r3, #44	; 0x2c
   1fdec:	bne	1fe08 <ftello64@plt+0xe788>
   1fdf0:	ldr	r2, [sp, #12]
   1fdf4:	mov	r1, sl
   1fdf8:	mov	r0, fp
   1fdfc:	bl	1b58c <ftello64@plt+0x9f0c>
   1fe00:	mov	r7, r0
   1fe04:	b	1fd68 <ftello64@plt+0xe6e8>
   1fe08:	mvn	r7, #1
   1fe0c:	b	1fd68 <ftello64@plt+0xe6e8>
   1fe10:	ldr	r3, [sp, #16]
   1fe14:	str	r3, [fp, #40]	; 0x28
   1fe18:	add	r3, sp, #120	; 0x78
   1fe1c:	ldm	r3, {r0, r1}
   1fe20:	mov	r3, #1
   1fe24:	stm	sl, {r0, r1}
   1fe28:	strb	r3, [sl, #4]
   1fe2c:	mov	r6, r5
   1fe30:	b	1fd94 <ftello64@plt+0xe714>
   1fe34:	cmn	r7, #1
   1fe38:	cmpne	r7, r8
   1fe3c:	blt	1f3bc <ftello64@plt+0xdd3c>
   1fe40:	ldrb	r3, [sl, #4]
   1fe44:	cmp	r3, #24
   1fe48:	bne	1f3bc <ftello64@plt+0xdd3c>
   1fe4c:	cmn	r7, #1
   1fe50:	ldr	r3, [pc, #1056]	; 20278 <ftello64@plt+0xebf8>
   1fe54:	bne	1fe74 <ftello64@plt+0xe7f4>
   1fe58:	cmp	r8, r3
   1fe5c:	movle	r3, #0
   1fe60:	movgt	r3, #1
   1fe64:	cmp	r3, #0
   1fe68:	beq	1fe88 <ftello64@plt+0xe808>
   1fe6c:	mov	r3, #15
   1fe70:	b	1f3c0 <ftello64@plt+0xdd40>
   1fe74:	cmp	r7, r3
   1fe78:	b	1fe5c <ftello64@plt+0xe7dc>
   1fe7c:	cmp	r3, #19
   1fe80:	mvnne	r7, #0
   1fe84:	moveq	r7, #1
   1fe88:	ldr	r2, [sp, #12]
   1fe8c:	mov	r1, fp
   1fe90:	mov	r0, sl
   1fe94:	bl	1b570 <ftello64@plt+0x9ef0>
   1fe98:	cmp	r5, #0
   1fe9c:	beq	1fe2c <ftello64@plt+0xe7ac>
   1fea0:	orrs	r6, r8, r7
   1fea4:	bne	1febc <ftello64@plt+0xe83c>
   1fea8:	mov	r2, r6
   1feac:	ldr	r1, [pc, #936]	; 2025c <ftello64@plt+0xebdc>
   1feb0:	mov	r0, r5
   1feb4:	bl	16fc4 <ftello64@plt+0x5944>
   1feb8:	b	1fd94 <ftello64@plt+0xe714>
   1febc:	cmp	r8, #0
   1fec0:	movgt	r6, r5
   1fec4:	strgt	r5, [sp, #16]
   1fec8:	movgt	r3, #2
   1fecc:	bgt	1ff98 <ftello64@plt+0xe918>
   1fed0:	mov	r3, #0
   1fed4:	str	r5, [sp, #16]
   1fed8:	str	r3, [sp, #20]
   1fedc:	ldr	r3, [sp, #16]
   1fee0:	ldrb	r3, [r3, #24]
   1fee4:	cmp	r3, #17
   1fee8:	bne	1ff00 <ftello64@plt+0xe880>
   1feec:	ldr	r3, [sp, #16]
   1fef0:	ldr	r1, [pc, #900]	; 2027c <ftello64@plt+0xebfc>
   1fef4:	mov	r0, r3
   1fef8:	ldr	r2, [r3, #20]
   1fefc:	bl	16fc4 <ftello64@plt+0x5944>
   1ff00:	cmn	r7, #1
   1ff04:	movne	r3, #10
   1ff08:	moveq	r3, #11
   1ff0c:	mov	r2, #0
   1ff10:	ldr	r1, [sp, #16]
   1ff14:	mov	r0, r4
   1ff18:	bl	172d8 <ftello64@plt+0x5c58>
   1ff1c:	subs	r6, r0, #0
   1ff20:	addne	r8, r8, #2
   1ff24:	beq	1ffcc <ftello64@plt+0xe94c>
   1ff28:	cmp	r7, r8
   1ff2c:	bge	1ffd4 <ftello64@plt+0xe954>
   1ff30:	ldr	r3, [sp, #20]
   1ff34:	cmp	r3, #0
   1ff38:	beq	1fd94 <ftello64@plt+0xe714>
   1ff3c:	mov	r2, r6
   1ff40:	mov	r3, #16
   1ff44:	ldr	r1, [sp, #20]
   1ff48:	mov	r0, r4
   1ff4c:	bl	172d8 <ftello64@plt+0x5c58>
   1ff50:	mov	r6, r0
   1ff54:	b	1fd94 <ftello64@plt+0xe714>
   1ff58:	mov	r1, r4
   1ff5c:	ldr	r0, [sp, #16]
   1ff60:	bl	17234 <ftello64@plt+0x5bb4>
   1ff64:	mov	r3, #16
   1ff68:	mov	r1, r6
   1ff6c:	str	r0, [sp, #16]
   1ff70:	mov	r2, r0
   1ff74:	mov	r0, r4
   1ff78:	bl	172d8 <ftello64@plt+0x5c58>
   1ff7c:	ldr	r3, [sp, #16]
   1ff80:	cmp	r0, #0
   1ff84:	cmpne	r3, #0
   1ff88:	mov	r6, r0
   1ff8c:	beq	1ffcc <ftello64@plt+0xe94c>
   1ff90:	ldr	r3, [sp, #20]
   1ff94:	add	r3, r3, #1
   1ff98:	str	r3, [sp, #20]
   1ff9c:	ldr	r3, [sp, #20]
   1ffa0:	cmp	r8, r3
   1ffa4:	bge	1ff58 <ftello64@plt+0xe8d8>
   1ffa8:	cmp	r8, r7
   1ffac:	beq	1fd94 <ftello64@plt+0xe714>
   1ffb0:	mov	r1, r4
   1ffb4:	ldr	r0, [sp, #16]
   1ffb8:	bl	17234 <ftello64@plt+0x5bb4>
   1ffbc:	subs	r3, r0, #0
   1ffc0:	str	r3, [sp, #16]
   1ffc4:	strne	r6, [sp, #20]
   1ffc8:	bne	1fedc <ftello64@plt+0xe85c>
   1ffcc:	mov	r3, #12
   1ffd0:	b	1f3c0 <ftello64@plt+0xdd40>
   1ffd4:	mov	r1, r4
   1ffd8:	ldr	r0, [sp, #16]
   1ffdc:	bl	17234 <ftello64@plt+0x5bb4>
   1ffe0:	mov	r3, #16
   1ffe4:	mov	r1, r6
   1ffe8:	str	r0, [sp, #16]
   1ffec:	mov	r2, r0
   1fff0:	mov	r0, r4
   1fff4:	bl	172d8 <ftello64@plt+0x5c58>
   1fff8:	ldr	r3, [sp, #16]
   1fffc:	cmp	r0, #0
   20000:	cmpne	r3, #0
   20004:	mov	r1, r0
   20008:	beq	1ffcc <ftello64@plt+0xe94c>
   2000c:	mov	r3, #10
   20010:	mov	r2, #0
   20014:	mov	r0, r4
   20018:	bl	172d8 <ftello64@plt+0x5c58>
   2001c:	subs	r6, r0, #0
   20020:	beq	1ffcc <ftello64@plt+0xe94c>
   20024:	add	r8, r8, #1
   20028:	b	1ff28 <ftello64@plt+0xe8a8>
   2002c:	ldr	r3, [sp, #12]
   20030:	tst	r3, #16777216	; 0x1000000
   20034:	beq	20060 <ftello64@plt+0xe9e0>
   20038:	ldrb	r3, [sl, #4]
   2003c:	cmp	r3, #23
   20040:	cmpne	r3, #11
   20044:	bne	20060 <ftello64@plt+0xe9e0>
   20048:	cmp	r6, #0
   2004c:	beq	1fa94 <ftello64@plt+0xe414>
   20050:	ldr	r1, [pc, #516]	; 2025c <ftello64@plt+0xebdc>
   20054:	mov	r0, r6
   20058:	bl	16fc4 <ftello64@plt+0x5944>
   2005c:	b	1fa94 <ftello64@plt+0xe414>
   20060:	mov	r5, r6
   20064:	b	1f340 <ftello64@plt+0xdcc0>
   20068:	add	r2, sp, #120	; 0x78
   2006c:	add	r0, sp, #152	; 0x98
   20070:	str	r2, [sp, #76]	; 0x4c
   20074:	mov	r2, #1
   20078:	str	r7, [r0, #-80]!	; 0xffffffb0
   2007c:	str	r2, [sp, #4]
   20080:	ldr	r2, [sp, #12]
   20084:	mov	r1, fp
   20088:	str	r2, [sp]
   2008c:	add	r2, sp, #80	; 0x50
   20090:	bl	1b63c <ftello64@plt+0x9fbc>
   20094:	subs	r3, r0, #0
   20098:	str	r3, [sp, #20]
   2009c:	beq	1f768 <ftello64@plt+0xe0e8>
   200a0:	ldr	r3, [sp, #20]
   200a4:	b	1f5c0 <ftello64@plt+0xdf40>
   200a8:	cmp	r8, #3
   200ac:	beq	1f7a4 <ftello64@plt+0xe124>
   200b0:	cmp	r7, #3
   200b4:	bne	200c8 <ftello64@plt+0xea48>
   200b8:	ldr	r0, [sp, #76]	; 0x4c
   200bc:	bl	114e8 <strlen@plt>
   200c0:	cmp	r0, #1
   200c4:	bhi	1f7b4 <ftello64@plt+0xe134>
   200c8:	cmp	r8, #0
   200cc:	ldrbeq	r5, [sp, #68]	; 0x44
   200d0:	beq	200e8 <ftello64@plt+0xea68>
   200d4:	cmp	r8, #3
   200d8:	movne	r5, #0
   200dc:	bne	200e8 <ftello64@plt+0xea68>
   200e0:	ldr	r3, [sp, #68]	; 0x44
   200e4:	ldrb	r5, [r3]
   200e8:	cmp	r7, #0
   200ec:	ldrbeq	r7, [sp, #76]	; 0x4c
   200f0:	beq	20104 <ftello64@plt+0xea84>
   200f4:	cmp	r7, #3
   200f8:	movne	r7, #0
   200fc:	ldreq	r3, [sp, #76]	; 0x4c
   20100:	ldrbeq	r7, [r3]
   20104:	cmp	r8, #0
   20108:	cmpne	r8, #3
   2010c:	ldrne	r5, [sp, #68]	; 0x44
   20110:	bne	2012c <ftello64@plt+0xeaac>
   20114:	ldr	r3, [r4, #92]	; 0x5c
   20118:	cmp	r3, #1
   2011c:	ble	2012c <ftello64@plt+0xeaac>
   20120:	mov	r0, r5
   20124:	bl	11548 <btowc@plt>
   20128:	mov	r5, r0
   2012c:	ldr	r3, [sp, #72]	; 0x48
   20130:	cmp	r3, #3
   20134:	cmpne	r3, #0
   20138:	ldrne	r7, [sp, #76]	; 0x4c
   2013c:	bne	20158 <ftello64@plt+0xead8>
   20140:	ldr	r3, [r4, #92]	; 0x5c
   20144:	cmp	r3, #1
   20148:	ble	20158 <ftello64@plt+0xead8>
   2014c:	mov	r0, r7
   20150:	bl	11548 <btowc@plt>
   20154:	mov	r7, r0
   20158:	cmn	r5, #1
   2015c:	cmnne	r7, #1
   20160:	beq	1f7b4 <ftello64@plt+0xe134>
   20164:	ldr	r3, [sp, #44]	; 0x2c
   20168:	cmp	r5, r7
   2016c:	movls	r3, #0
   20170:	andhi	r3, r3, #1
   20174:	cmp	r3, #0
   20178:	bne	1f79c <ftello64@plt+0xe11c>
   2017c:	ldr	r3, [r4, #92]	; 0x5c
   20180:	cmp	r3, #1
   20184:	ble	1f7e4 <ftello64@plt+0xe164>
   20188:	ldr	r3, [r6, #32]
   2018c:	ldr	r2, [sp, #32]
   20190:	cmp	r3, r2
   20194:	bne	1f7c4 <ftello64@plt+0xe144>
   20198:	lsl	r8, r2, #1
   2019c:	add	r8, r8, #1
   201a0:	ldr	r0, [r6, #4]
   201a4:	lsl	r3, r8, #2
   201a8:	mov	r1, r3
   201ac:	str	r3, [sp, #52]	; 0x34
   201b0:	bl	22e1c <ftello64@plt+0x1179c>
   201b4:	ldr	r3, [sp, #52]	; 0x34
   201b8:	mov	r1, r3
   201bc:	str	r0, [sp, #48]	; 0x30
   201c0:	ldr	r0, [r6, #8]
   201c4:	bl	22e1c <ftello64@plt+0x1179c>
   201c8:	ldr	r2, [sp, #48]	; 0x30
   201cc:	cmp	r0, #0
   201d0:	cmpne	r2, #0
   201d4:	mov	r3, r0
   201d8:	bne	1f7bc <ftello64@plt+0xe13c>
   201dc:	str	r0, [sp, #20]
   201e0:	mov	r0, r2
   201e4:	bl	14340 <ftello64@plt+0x2cc0>
   201e8:	ldr	r3, [sp, #20]
   201ec:	mov	r0, r3
   201f0:	bl	14340 <ftello64@plt+0x2cc0>
   201f4:	mov	r3, #12
   201f8:	str	r3, [sp, #20]
   201fc:	b	1f81c <ftello64@plt+0xe19c>
   20200:	mov	r3, #3
   20204:	strb	r3, [sp, #124]	; 0x7c
   20208:	ldr	r3, [sp, #16]
   2020c:	mov	r2, #0
   20210:	str	r3, [sp, #120]	; 0x78
   20214:	mov	r1, r2
   20218:	add	r3, sp, #120	; 0x78
   2021c:	mov	r0, r4
   20220:	bl	17188 <ftello64@plt+0x5b08>
   20224:	subs	r1, r0, #0
   20228:	beq	20244 <ftello64@plt+0xebc4>
   2022c:	mov	r3, #10
   20230:	mov	r2, r5
   20234:	mov	r0, r4
   20238:	bl	172d8 <ftello64@plt+0x5c58>
   2023c:	subs	r5, r0, #0
   20240:	bne	1f4dc <ftello64@plt+0xde5c>
   20244:	mov	r3, #12
   20248:	b	1f5c0 <ftello64@plt+0xdf40>
   2024c:	cmp	r7, #3
   20250:	bne	200e0 <ftello64@plt+0xea60>
   20254:	b	200b8 <ftello64@plt+0xea38>
   20258:	addeq	r0, ip, r0, lsl #16
   2025c:	muleq	r1, r8, sp
   20260:	andeq	r0, r0, pc, lsl #6
   20264:	mvnseq	r0, #0
   20268:	andeq	r6, r2, lr, ror #12
   2026c:	andeq	r5, r2, r9, lsr #31
   20270:	andeq	r5, r2, r9, lsr #22
   20274:	andeq	r6, r2, sl, ror r6
   20278:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   2027c:	andeq	r6, r1, r8, lsr #24
   20280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20284:	sub	sp, sp, #20
   20288:	ldr	ip, [r1]
   2028c:	ldr	r5, [sp, #60]	; 0x3c
   20290:	mov	sl, r3
   20294:	str	r0, [sp, #12]
   20298:	stmib	sp, {r5, ip}
   2029c:	ldr	ip, [sp, #56]	; 0x38
   202a0:	mov	r7, r1
   202a4:	str	ip, [sp]
   202a8:	mov	r8, r2
   202ac:	bl	1f224 <ftello64@plt+0xdba4>
   202b0:	ldr	r3, [r5]
   202b4:	adds	r3, r3, #0
   202b8:	movne	r3, #1
   202bc:	cmp	r0, #0
   202c0:	movne	r3, #0
   202c4:	cmp	r3, #0
   202c8:	moveq	r4, r0
   202cc:	moveq	fp, #16
   202d0:	beq	20348 <ftello64@plt+0xecc8>
   202d4:	mov	r4, #0
   202d8:	mov	r0, r4
   202dc:	add	sp, sp, #20
   202e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202e4:	cmp	r4, #0
   202e8:	cmpne	r0, #0
   202ec:	beq	20338 <ftello64@plt+0xecb8>
   202f0:	mov	r2, r0
   202f4:	mov	r3, fp
   202f8:	mov	r1, r4
   202fc:	ldr	r0, [sp, #8]
   20300:	bl	172d8 <ftello64@plt+0x5c58>
   20304:	subs	r9, r0, #0
   20308:	bne	20344 <ftello64@plt+0xecc4>
   2030c:	mov	r2, r9
   20310:	ldr	r1, [pc, #184]	; 203d0 <ftello64@plt+0xed50>
   20314:	mov	r0, r6
   20318:	bl	16fc4 <ftello64@plt+0x5944>
   2031c:	mov	r2, r9
   20320:	ldr	r1, [pc, #168]	; 203d0 <ftello64@plt+0xed50>
   20324:	mov	r0, r4
   20328:	bl	16fc4 <ftello64@plt+0x5944>
   2032c:	mov	r2, #12
   20330:	str	r2, [r5]
   20334:	b	202d4 <ftello64@plt+0xec54>
   20338:	cmp	r4, #0
   2033c:	movne	r9, r4
   20340:	moveq	r9, r0
   20344:	mov	r4, r9
   20348:	ldrb	r2, [r8, #4]
   2034c:	and	r3, r2, #247	; 0xf7
   20350:	cmp	r3, #2
   20354:	beq	202d8 <ftello64@plt+0xec58>
   20358:	ldr	r3, [sp, #56]	; 0x38
   2035c:	clz	r3, r3
   20360:	lsr	r3, r3, #5
   20364:	cmp	r2, #9
   20368:	orrne	r3, r3, #1
   2036c:	cmp	r3, #0
   20370:	beq	202d8 <ftello64@plt+0xec58>
   20374:	ldr	r3, [sp, #56]	; 0x38
   20378:	str	r5, [sp, #4]
   2037c:	str	r3, [sp]
   20380:	mov	r2, r8
   20384:	mov	r3, sl
   20388:	mov	r1, r7
   2038c:	ldr	r0, [sp, #12]
   20390:	bl	1f224 <ftello64@plt+0xdba4>
   20394:	ldr	r3, [r5]
   20398:	adds	r3, r3, #0
   2039c:	movne	r3, #1
   203a0:	cmp	r0, #0
   203a4:	movne	r3, #0
   203a8:	cmp	r3, #0
   203ac:	mov	r6, r0
   203b0:	beq	202e4 <ftello64@plt+0xec64>
   203b4:	cmp	r4, #0
   203b8:	beq	202d4 <ftello64@plt+0xec54>
   203bc:	mov	r2, #0
   203c0:	ldr	r1, [pc, #8]	; 203d0 <ftello64@plt+0xed50>
   203c4:	mov	r0, r4
   203c8:	bl	16fc4 <ftello64@plt+0x5944>
   203cc:	b	202d4 <ftello64@plt+0xec54>
   203d0:	muleq	r1, r8, sp
   203d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   203d8:	sub	sp, sp, #28
   203dc:	ldr	r6, [r1]
   203e0:	ldr	r7, [sp, #68]	; 0x44
   203e4:	mov	fp, r3
   203e8:	ldr	ip, [r6, #84]	; 0x54
   203ec:	str	r7, [sp, #4]
   203f0:	str	ip, [sp, #12]
   203f4:	ldr	ip, [sp, #64]	; 0x40
   203f8:	mov	r9, r0
   203fc:	str	ip, [sp]
   20400:	mov	sl, r1
   20404:	mov	r8, r2
   20408:	bl	20280 <ftello64@plt+0xec00>
   2040c:	ldr	r5, [r7]
   20410:	adds	r5, r5, #0
   20414:	movne	r5, #1
   20418:	cmp	r0, #0
   2041c:	movne	r5, #0
   20420:	cmp	r5, #0
   20424:	orreq	r3, fp, #8388608	; 0x800000
   20428:	moveq	r4, r0
   2042c:	streq	r3, [sp, #20]
   20430:	beq	20480 <ftello64@plt+0xee00>
   20434:	mov	r4, #0
   20438:	mov	r0, r4
   2043c:	add	sp, sp, #28
   20440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20444:	ldr	r3, [r6, #84]	; 0x54
   20448:	ldr	r1, [sp, #16]
   2044c:	orr	r3, r3, r1
   20450:	str	r3, [r6, #84]	; 0x54
   20454:	mov	r1, r4
   20458:	mov	r3, #10
   2045c:	mov	r0, r6
   20460:	bl	172d8 <ftello64@plt+0x5c58>
   20464:	subs	r4, r0, #0
   20468:	bne	20480 <ftello64@plt+0xee00>
   2046c:	mov	r3, #12
   20470:	str	r3, [r7]
   20474:	b	20438 <ftello64@plt+0xedb8>
   20478:	mov	r2, r5
   2047c:	b	20454 <ftello64@plt+0xedd4>
   20480:	ldrb	r3, [r8, #4]
   20484:	cmp	r3, #10
   20488:	bne	20438 <ftello64@plt+0xedb8>
   2048c:	ldr	r2, [sp, #20]
   20490:	mov	r1, r9
   20494:	mov	r0, r8
   20498:	bl	1b570 <ftello64@plt+0x9ef0>
   2049c:	ldrb	r2, [r8, #4]
   204a0:	and	r3, r2, #247	; 0xf7
   204a4:	cmp	r3, #2
   204a8:	beq	20478 <ftello64@plt+0xedf8>
   204ac:	ldr	r3, [sp, #64]	; 0x40
   204b0:	clz	r3, r3
   204b4:	lsr	r3, r3, #5
   204b8:	cmp	r2, #9
   204bc:	orrne	r3, r3, #1
   204c0:	cmp	r3, #0
   204c4:	beq	20478 <ftello64@plt+0xedf8>
   204c8:	ldr	r3, [r6, #84]	; 0x54
   204cc:	mov	r2, r8
   204d0:	str	r3, [sp, #16]
   204d4:	ldr	r3, [sp, #12]
   204d8:	mov	r1, sl
   204dc:	str	r3, [r6, #84]	; 0x54
   204e0:	ldr	r3, [sp, #64]	; 0x40
   204e4:	str	r7, [sp, #4]
   204e8:	str	r3, [sp]
   204ec:	mov	r0, r9
   204f0:	mov	r3, fp
   204f4:	bl	20280 <ftello64@plt+0xec00>
   204f8:	ldr	r3, [r7]
   204fc:	adds	r3, r3, #0
   20500:	movne	r3, #1
   20504:	cmp	r0, #0
   20508:	movne	r3, #0
   2050c:	cmp	r3, #0
   20510:	mov	r2, r0
   20514:	beq	20444 <ftello64@plt+0xedc4>
   20518:	cmp	r4, #0
   2051c:	beq	20434 <ftello64@plt+0xedb4>
   20520:	mov	r2, #0
   20524:	ldr	r1, [pc, #8]	; 20534 <ftello64@plt+0xeeb4>
   20528:	mov	r0, r4
   2052c:	bl	16fc4 <ftello64@plt+0x5944>
   20530:	b	20434 <ftello64@plt+0xedb4>
   20534:	muleq	r1, r8, sp
   20538:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2053c:	mov	r9, r3
   20540:	ldrb	r3, [r0, #28]
   20544:	sub	sp, sp, #132	; 0x84
   20548:	mov	r7, r2
   2054c:	and	r3, r3, #144	; 0x90
   20550:	strb	r3, [r0, #28]
   20554:	ldr	r3, [r0, #4]
   20558:	mov	r2, #0
   2055c:	cmp	r3, #159	; 0x9f
   20560:	mov	r6, r0
   20564:	mov	sl, r1
   20568:	str	r2, [sp, #24]
   2056c:	str	r9, [r0, #12]
   20570:	str	r2, [r0, #8]
   20574:	str	r2, [r0, #24]
   20578:	ldr	r4, [r0]
   2057c:	bhi	205a0 <ftello64@plt+0xef20>
   20580:	mov	r0, r4
   20584:	mov	r1, #160	; 0xa0
   20588:	bl	22e1c <ftello64@plt+0x1179c>
   2058c:	subs	r4, r0, #0
   20590:	beq	2106c <ftello64@plt+0xf9ec>
   20594:	mov	r3, #160	; 0xa0
   20598:	str	r3, [r6, #4]
   2059c:	str	r4, [r6]
   205a0:	mov	r2, #160	; 0xa0
   205a4:	str	r2, [r6, #8]
   205a8:	mov	r1, #0
   205ac:	mov	r0, r4
   205b0:	bl	1153c <memset@plt>
   205b4:	mov	r3, #31
   205b8:	str	r3, [r4, #64]	; 0x40
   205bc:	ldr	r3, [pc, #2796]	; 210b0 <ftello64@plt+0xfa30>
   205c0:	cmp	r7, r3
   205c4:	bls	20768 <ftello64@plt+0xf0e8>
   205c8:	mov	r5, #12
   205cc:	cmp	r5, #0
   205d0:	str	r5, [sp, #24]
   205d4:	bne	21098 <ftello64@plt+0xfa18>
   205d8:	ldr	r8, [pc, #2772]	; 210b4 <ftello64@plt+0xfa34>
   205dc:	ldr	r1, [pc, #2772]	; 210b8 <ftello64@plt+0xfa38>
   205e0:	cmp	r8, #0
   205e4:	mov	r3, #1
   205e8:	moveq	r3, r5
   205ec:	cmp	r1, #0
   205f0:	mov	r2, #1
   205f4:	moveq	r2, r1
   205f8:	orr	r3, r3, r2
   205fc:	tst	r3, #1
   20600:	bne	21074 <ftello64@plt+0xf9f4>
   20604:	ldr	r3, [r6, #20]
   20608:	mov	r2, #84	; 0x54
   2060c:	str	r3, [sp, #12]
   20610:	mov	r1, #0
   20614:	ands	r3, r9, #4194304	; 0x400000
   20618:	add	r0, sp, #44	; 0x2c
   2061c:	movne	fp, #1
   20620:	moveq	fp, #0
   20624:	str	r3, [sp, #16]
   20628:	bl	1153c <memset@plt>
   2062c:	ldr	r3, [sp, #12]
   20630:	ldrb	r2, [r4, #88]	; 0x58
   20634:	str	r3, [sp, #108]	; 0x6c
   20638:	strb	fp, [sp, #116]	; 0x74
   2063c:	cmp	r3, #0
   20640:	orrne	fp, fp, #1
   20644:	ldr	r3, [r4, #92]	; 0x5c
   20648:	cmp	r7, #0
   2064c:	str	r3, [sp, #124]	; 0x7c
   20650:	lsr	r3, r2, #2
   20654:	lsr	r2, r2, #3
   20658:	and	r3, r3, #1
   2065c:	and	r2, r2, #1
   20660:	str	sl, [sp, #44]	; 0x2c
   20664:	str	r7, [sp, #92]	; 0x5c
   20668:	str	r7, [sp, #88]	; 0x58
   2066c:	strb	fp, [sp, #119]	; 0x77
   20670:	strb	r3, [sp, #117]	; 0x75
   20674:	strb	r2, [sp, #118]	; 0x76
   20678:	str	r7, [sp, #100]	; 0x64
   2067c:	str	r7, [sp, #96]	; 0x60
   20680:	bgt	208e0 <ftello64@plt+0xf260>
   20684:	ldrb	r3, [sp, #119]	; 0x77
   20688:	cmp	r3, #0
   2068c:	ldrne	sl, [sp, #48]	; 0x30
   20690:	ands	r3, r9, #4194304	; 0x400000
   20694:	cmp	r3, #0
   20698:	str	sl, [sp, #48]	; 0x30
   2069c:	ldr	r3, [r4, #92]	; 0x5c
   206a0:	beq	20908 <ftello64@plt+0xf288>
   206a4:	cmp	r3, #1
   206a8:	ble	208fc <ftello64@plt+0xf27c>
   206ac:	add	r0, sp, #44	; 0x2c
   206b0:	bl	17740 <ftello64@plt+0x60c0>
   206b4:	subs	r5, r0, #0
   206b8:	bne	206f4 <ftello64@plt+0xf074>
   206bc:	ldr	r3, [sp, #76]	; 0x4c
   206c0:	cmp	r7, r3
   206c4:	ble	206f4 <ftello64@plt+0xf074>
   206c8:	ldr	r2, [r4, #92]	; 0x5c
   206cc:	ldr	r3, [sp, #72]	; 0x48
   206d0:	ldr	r1, [sp, #80]	; 0x50
   206d4:	add	r3, r3, r2
   206d8:	cmp	r1, r3
   206dc:	bgt	206f4 <ftello64@plt+0xf074>
   206e0:	lsl	r1, r1, #1
   206e4:	add	r0, sp, #44	; 0x2c
   206e8:	bl	1709c <ftello64@plt+0x5a1c>
   206ec:	subs	r5, r0, #0
   206f0:	beq	206ac <ftello64@plt+0xf02c>
   206f4:	cmp	r5, #0
   206f8:	str	r5, [sp, #24]
   206fc:	beq	20950 <ftello64@plt+0xf2d0>
   20700:	ldr	r7, [r6]
   20704:	ldr	r5, [r7, #56]	; 0x38
   20708:	cmp	r5, #0
   2070c:	bne	2093c <ftello64@plt+0xf2bc>
   20710:	mov	r3, #31
   20714:	ldr	r0, [r7, #16]
   20718:	str	r5, [r7, #56]	; 0x38
   2071c:	str	r3, [r7, #64]	; 0x40
   20720:	str	r5, [r7, #52]	; 0x34
   20724:	bl	14340 <ftello64@plt+0x2cc0>
   20728:	str	r5, [r7, #16]
   2072c:	add	r0, sp, #44	; 0x2c
   20730:	bl	18040 <ftello64@plt+0x69c0>
   20734:	ldr	r2, [pc, #2428]	; 210b8 <ftello64@plt+0xfa38>
   20738:	mov	r3, #1
   2073c:	cmp	r2, #0
   20740:	moveq	r3, r5
   20744:	cmp	r8, #0
   20748:	mov	r2, #1
   2074c:	moveq	r2, r8
   20750:	orr	r3, r3, r2
   20754:	tst	r3, #1
   20758:	beq	21098 <ftello64@plt+0xfa18>
   2075c:	add	r0, r4, #136	; 0x88
   20760:	bl	112f0 <pthread_mutex_destroy@plt>
   20764:	b	21098 <ftello64@plt+0xfa18>
   20768:	add	r0, r7, #1
   2076c:	str	r0, [r4, #4]
   20770:	lsl	r0, r0, #3
   20774:	bl	22ddc <ftello64@plt+0x1175c>
   20778:	mov	r5, #1
   2077c:	str	r0, [r4]
   20780:	cmp	r7, r5
   20784:	lslcs	r5, r5, #1
   20788:	bcs	20780 <ftello64@plt+0xf100>
   2078c:	mov	r1, r5
   20790:	mov	r0, #12
   20794:	bl	22d94 <ftello64@plt+0x11714>
   20798:	sub	r5, r5, #1
   2079c:	str	r5, [r4, #68]	; 0x44
   207a0:	str	r0, [r4, #32]
   207a4:	bl	1141c <__ctype_get_mb_cur_max@plt>
   207a8:	str	r0, [r4, #92]	; 0x5c
   207ac:	mov	r0, #14
   207b0:	bl	115e4 <nl_langinfo@plt>
   207b4:	ldrb	r3, [r0]
   207b8:	and	r3, r3, #223	; 0xdf
   207bc:	cmp	r3, #85	; 0x55
   207c0:	bne	20810 <ftello64@plt+0xf190>
   207c4:	ldrb	r3, [r0, #1]
   207c8:	and	r3, r3, #223	; 0xdf
   207cc:	cmp	r3, #84	; 0x54
   207d0:	bne	20810 <ftello64@plt+0xf190>
   207d4:	ldrb	r3, [r0, #2]
   207d8:	and	r3, r3, #223	; 0xdf
   207dc:	cmp	r3, #70	; 0x46
   207e0:	bne	20810 <ftello64@plt+0xf190>
   207e4:	ldrb	r3, [r0, #3]
   207e8:	ldr	r1, [pc, #2252]	; 210bc <ftello64@plt+0xfa3c>
   207ec:	cmp	r3, #45	; 0x2d
   207f0:	moveq	r3, #4
   207f4:	movne	r3, #3
   207f8:	add	r0, r0, r3
   207fc:	bl	112e4 <strcmp@plt>
   20800:	cmp	r0, #0
   20804:	ldrbeq	r3, [r4, #88]	; 0x58
   20808:	orreq	r3, r3, #4
   2080c:	strbeq	r3, [r4, #88]	; 0x58
   20810:	ldrb	r3, [r4, #88]	; 0x58
   20814:	bic	r3, r3, #8
   20818:	strb	r3, [r4, #88]	; 0x58
   2081c:	ldr	r3, [r4, #92]	; 0x5c
   20820:	cmp	r3, #1
   20824:	ble	208c0 <ftello64@plt+0xf240>
   20828:	ldrb	r5, [r4, #88]	; 0x58
   2082c:	ands	r5, r5, #4
   20830:	ldrne	r3, [pc, #2184]	; 210c0 <ftello64@plt+0xfa40>
   20834:	strne	r3, [r4, #60]	; 0x3c
   20838:	bne	208c0 <ftello64@plt+0xf240>
   2083c:	mov	r1, #1
   20840:	mov	r0, #32
   20844:	bl	22d94 <ftello64@plt+0x11714>
   20848:	cmp	r0, #0
   2084c:	str	r0, [r4, #60]	; 0x3c
   20850:	movne	r2, #1
   20854:	beq	205c8 <ftello64@plt+0xef48>
   20858:	lsl	fp, r5, #3
   2085c:	mov	r8, #0
   20860:	add	r3, r8, fp
   20864:	mov	r0, r3
   20868:	str	r2, [sp, #16]
   2086c:	str	r3, [sp, #12]
   20870:	bl	11548 <btowc@plt>
   20874:	ldr	r2, [sp, #16]
   20878:	ldr	r3, [sp, #12]
   2087c:	cmn	r0, #1
   20880:	ldrne	ip, [r4, #60]	; 0x3c
   20884:	ldrne	r1, [ip, r5]
   20888:	orrne	r1, r1, r2, lsl r8
   2088c:	strne	r1, [ip, r5]
   20890:	bics	r1, r3, #127	; 0x7f
   20894:	bne	208a8 <ftello64@plt+0xf228>
   20898:	cmp	r3, r0
   2089c:	ldrbne	r3, [r4, #88]	; 0x58
   208a0:	orrne	r3, r3, #8
   208a4:	strbne	r3, [r4, #88]	; 0x58
   208a8:	add	r8, r8, #1
   208ac:	cmp	r8, #32
   208b0:	bne	20860 <ftello64@plt+0xf1e0>
   208b4:	add	r5, r5, #4
   208b8:	cmp	r5, #32
   208bc:	bne	20858 <ftello64@plt+0xf1d8>
   208c0:	ldr	r3, [r4]
   208c4:	cmp	r3, #0
   208c8:	beq	205c8 <ftello64@plt+0xef48>
   208cc:	ldr	r3, [r4, #32]
   208d0:	cmp	r3, #0
   208d4:	beq	205c8 <ftello64@plt+0xef48>
   208d8:	mov	r5, #0
   208dc:	b	205cc <ftello64@plt+0xef4c>
   208e0:	add	r1, r7, #1
   208e4:	add	r0, sp, #44	; 0x2c
   208e8:	bl	1709c <ftello64@plt+0x5a1c>
   208ec:	cmp	r0, #0
   208f0:	beq	20684 <ftello64@plt+0xf004>
   208f4:	mov	r5, r0
   208f8:	b	206f4 <ftello64@plt+0xf074>
   208fc:	add	r0, sp, #44	; 0x2c
   20900:	bl	17c10 <ftello64@plt+0x6590>
   20904:	b	206f4 <ftello64@plt+0xf074>
   20908:	cmp	r3, #1
   2090c:	ble	2091c <ftello64@plt+0xf29c>
   20910:	add	r0, sp, #44	; 0x2c
   20914:	bl	175ec <ftello64@plt+0x5f6c>
   20918:	b	206f4 <ftello64@plt+0xf074>
   2091c:	cmp	fp, #0
   20920:	ldreq	r3, [sp, #80]	; 0x50
   20924:	streq	r3, [sp, #72]	; 0x48
   20928:	streq	r3, [sp, #76]	; 0x4c
   2092c:	beq	206f4 <ftello64@plt+0xf074>
   20930:	add	r0, sp, #44	; 0x2c
   20934:	bl	16a30 <ftello64@plt+0x53b0>
   20938:	b	206f4 <ftello64@plt+0xf074>
   2093c:	ldr	r9, [r5]
   20940:	mov	r0, r5
   20944:	bl	14340 <ftello64@plt+0x2cc0>
   20948:	mov	r5, r9
   2094c:	b	20708 <ftello64@plt+0xf088>
   20950:	ldr	r7, [r6]
   20954:	orr	r2, r9, #8388608	; 0x800000
   20958:	str	r5, [r6, #24]
   2095c:	add	r1, sp, #44	; 0x2c
   20960:	str	r9, [r7, #128]	; 0x80
   20964:	add	r0, sp, #32
   20968:	bl	1b570 <ftello64@plt+0x9ef0>
   2096c:	add	r3, sp, #24
   20970:	str	r3, [sp, #4]
   20974:	str	r5, [sp]
   20978:	mov	r3, r9
   2097c:	add	r2, sp, #32
   20980:	mov	r1, r6
   20984:	add	r0, sp, #44	; 0x2c
   20988:	bl	203d4 <ftello64@plt+0xed54>
   2098c:	ldr	r3, [sp, #24]
   20990:	adds	r3, r3, #0
   20994:	movne	r3, #1
   20998:	cmp	r0, #0
   2099c:	movne	r3, #0
   209a0:	cmp	r3, #0
   209a4:	mov	r9, r0
   209a8:	movne	r0, r5
   209ac:	bne	209f8 <ftello64@plt+0xf378>
   209b0:	mov	r2, r5
   209b4:	mov	r1, r5
   209b8:	mov	r3, #2
   209bc:	mov	r0, r7
   209c0:	bl	172d8 <ftello64@plt+0x5c58>
   209c4:	cmp	r9, #0
   209c8:	mov	r5, r0
   209cc:	beq	209e4 <ftello64@plt+0xf364>
   209d0:	mov	r3, #16
   209d4:	mov	r2, r5
   209d8:	mov	r1, r9
   209dc:	mov	r0, r7
   209e0:	bl	172d8 <ftello64@plt+0x5c58>
   209e4:	cmp	r0, #0
   209e8:	cmpne	r5, #0
   209ec:	moveq	r0, #0
   209f0:	moveq	r3, #12
   209f4:	streq	r3, [sp, #24]
   209f8:	cmp	r0, #0
   209fc:	str	r0, [r4, #52]	; 0x34
   20a00:	beq	20700 <ftello64@plt+0xf080>
   20a04:	ldr	r5, [r6]
   20a08:	mov	r7, #12
   20a0c:	ldr	r0, [r5, #4]
   20a10:	lsl	r0, r0, #2
   20a14:	bl	22ddc <ftello64@plt+0x1175c>
   20a18:	str	r0, [r5, #12]
   20a1c:	ldr	r0, [r5, #4]
   20a20:	lsl	r0, r0, #2
   20a24:	bl	22ddc <ftello64@plt+0x1175c>
   20a28:	str	r0, [r5, #16]
   20a2c:	ldr	r0, [r5, #4]
   20a30:	mul	r0, r7, r0
   20a34:	bl	22ddc <ftello64@plt+0x1175c>
   20a38:	str	r0, [r5, #20]
   20a3c:	ldr	r0, [r5, #4]
   20a40:	mul	r0, r7, r0
   20a44:	bl	22ddc <ftello64@plt+0x1175c>
   20a48:	ldr	r3, [r5, #12]
   20a4c:	cmp	r3, #0
   20a50:	str	r0, [r5, #24]
   20a54:	bne	20b50 <ftello64@plt+0xf4d0>
   20a58:	mov	r7, #12
   20a5c:	cmp	r7, #0
   20a60:	str	r7, [sp, #24]
   20a64:	bne	20700 <ftello64@plt+0xf080>
   20a68:	ldrb	r2, [r4, #88]	; 0x58
   20a6c:	ldr	r3, [sp, #16]
   20a70:	clz	r3, r3
   20a74:	lsr	r3, r3, #5
   20a78:	ands	r3, r3, r2, lsr #2
   20a7c:	beq	20a98 <ftello64@plt+0xf418>
   20a80:	ldr	r2, [r6, #20]
   20a84:	cmp	r2, #0
   20a88:	moveq	lr, r7
   20a8c:	ldreq	ip, [r4, #8]
   20a90:	moveq	r0, r7
   20a94:	beq	20e38 <ftello64@plt+0xf7b8>
   20a98:	ldr	r3, [r4, #52]	; 0x34
   20a9c:	ldr	r1, [r4, #24]
   20aa0:	mov	r9, #12
   20aa4:	ldr	r3, [r3, #12]
   20aa8:	add	r0, sp, #32
   20aac:	ldr	r3, [r3, #28]
   20ab0:	str	r3, [r4, #72]	; 0x48
   20ab4:	mla	r1, r9, r3, r1
   20ab8:	bl	1950c <ftello64@plt+0x7e8c>
   20abc:	cmp	r0, #0
   20ac0:	mov	r7, r0
   20ac4:	str	r0, [sp, #28]
   20ac8:	bne	20b00 <ftello64@plt+0xf480>
   20acc:	ldr	r3, [r4, #76]	; 0x4c
   20ad0:	cmp	r3, #0
   20ad4:	movgt	r5, r0
   20ad8:	bgt	20f48 <ftello64@plt+0xf8c8>
   20adc:	mov	r3, #0
   20ae0:	add	r2, sp, #32
   20ae4:	mov	r1, r4
   20ae8:	add	r0, sp, #28
   20aec:	bl	196bc <ftello64@plt+0x803c>
   20af0:	cmp	r0, #0
   20af4:	str	r0, [r4, #36]	; 0x24
   20af8:	bne	20fd0 <ftello64@plt+0xf950>
   20afc:	ldr	r7, [sp, #28]
   20b00:	str	r7, [sp, #24]
   20b04:	ldr	r7, [r6]
   20b08:	ldr	r5, [r7, #56]	; 0x38
   20b0c:	cmp	r5, #0
   20b10:	bne	21058 <ftello64@plt+0xf9d8>
   20b14:	mov	r3, #31
   20b18:	str	r3, [r7, #64]	; 0x40
   20b1c:	ldr	r0, [r7, #16]
   20b20:	str	r5, [r7, #56]	; 0x38
   20b24:	str	r5, [r7, #52]	; 0x34
   20b28:	bl	14340 <ftello64@plt+0x2cc0>
   20b2c:	str	r5, [r7, #16]
   20b30:	add	r0, sp, #44	; 0x2c
   20b34:	bl	18040 <ftello64@plt+0x69c0>
   20b38:	ldr	r3, [sp, #24]
   20b3c:	cmp	r3, #0
   20b40:	bne	20734 <ftello64@plt+0xf0b4>
   20b44:	ldr	r0, [sp, #24]
   20b48:	add	sp, sp, #132	; 0x84
   20b4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b50:	ldr	r3, [r5, #16]
   20b54:	cmp	r3, #0
   20b58:	beq	20a58 <ftello64@plt+0xf3d8>
   20b5c:	ldr	r9, [r5, #20]
   20b60:	cmp	r0, #0
   20b64:	cmpne	r9, #0
   20b68:	moveq	r9, #1
   20b6c:	movne	r9, #0
   20b70:	beq	20a58 <ftello64@plt+0xf3d8>
   20b74:	ldr	r0, [r6, #24]
   20b78:	lsl	r0, r0, #2
   20b7c:	bl	22ddc <ftello64@plt+0x1175c>
   20b80:	cmp	r0, #0
   20b84:	str	r0, [r5, #132]	; 0x84
   20b88:	ldrne	r2, [r6, #24]
   20b8c:	movne	r3, r9
   20b90:	bne	20c60 <ftello64@plt+0xf5e0>
   20b94:	mov	r2, r6
   20b98:	ldr	r1, [pc, #1316]	; 210c4 <ftello64@plt+0xfa44>
   20b9c:	ldr	r0, [r5, #52]	; 0x34
   20ba0:	bl	16fc4 <ftello64@plt+0x5944>
   20ba4:	subs	r7, r0, #0
   20ba8:	bne	20a5c <ftello64@plt+0xf3dc>
   20bac:	mov	r2, r5
   20bb0:	ldr	r1, [pc, #1296]	; 210c8 <ftello64@plt+0xfa48>
   20bb4:	ldr	r0, [r5, #52]	; 0x34
   20bb8:	bl	16fc4 <ftello64@plt+0x5944>
   20bbc:	subs	r7, r0, #0
   20bc0:	bne	20a5c <ftello64@plt+0xf3dc>
   20bc4:	mov	r2, r5
   20bc8:	ldr	r1, [pc, #1276]	; 210cc <ftello64@plt+0xfa4c>
   20bcc:	ldr	r0, [r5, #52]	; 0x34
   20bd0:	bl	17034 <ftello64@plt+0x59b4>
   20bd4:	mov	r2, r5
   20bd8:	ldr	r1, [pc, #1264]	; 210d0 <ftello64@plt+0xfa50>
   20bdc:	ldr	r0, [r5, #52]	; 0x34
   20be0:	bl	17034 <ftello64@plt+0x59b4>
   20be4:	subs	r7, r0, #0
   20be8:	bne	20a5c <ftello64@plt+0xf3dc>
   20bec:	mov	fp, r9
   20bf0:	mov	sl, r7
   20bf4:	ldr	r0, [r5, #8]
   20bf8:	cmp	r0, sl
   20bfc:	bne	20c10 <ftello64@plt+0xf590>
   20c00:	cmp	fp, #0
   20c04:	beq	20ce0 <ftello64@plt+0xf660>
   20c08:	mov	fp, r9
   20c0c:	mov	sl, #0
   20c10:	mov	r3, #12
   20c14:	mul	r3, r3, sl
   20c18:	str	r3, [sp, #12]
   20c1c:	ldr	r2, [sp, #12]
   20c20:	ldr	r3, [r5, #24]
   20c24:	add	r3, r3, r2
   20c28:	ldr	r3, [r3, #4]
   20c2c:	cmp	r3, #0
   20c30:	bne	20cd8 <ftello64@plt+0xf658>
   20c34:	mov	r3, #1
   20c38:	mov	r2, sl
   20c3c:	mov	r1, r5
   20c40:	add	r0, sp, #32
   20c44:	bl	1a454 <ftello64@plt+0x8dd4>
   20c48:	cmp	r0, #0
   20c4c:	beq	20cb4 <ftello64@plt+0xf634>
   20c50:	mov	r7, r0
   20c54:	b	20a5c <ftello64@plt+0xf3dc>
   20c58:	str	r3, [r0, r3, lsl #2]
   20c5c:	add	r3, r3, #1
   20c60:	cmp	r2, r3
   20c64:	bne	20c58 <ftello64@plt+0xf5d8>
   20c68:	mov	r2, r5
   20c6c:	ldr	r1, [pc, #1120]	; 210d4 <ftello64@plt+0xfa54>
   20c70:	ldr	r0, [r5, #52]	; 0x34
   20c74:	bl	17034 <ftello64@plt+0x59b4>
   20c78:	ldr	r2, [r6, #24]
   20c7c:	mov	r3, #0
   20c80:	cmp	r2, r3
   20c84:	bne	20c9c <ftello64@plt+0xf61c>
   20c88:	ldr	r0, [r5, #132]	; 0x84
   20c8c:	bl	14340 <ftello64@plt+0x2cc0>
   20c90:	mov	r3, #0
   20c94:	str	r3, [r5, #132]	; 0x84
   20c98:	b	20b94 <ftello64@plt+0xf514>
   20c9c:	ldr	r1, [r5, #132]	; 0x84
   20ca0:	ldr	r1, [r1, r3, lsl #2]
   20ca4:	cmp	r1, r3
   20ca8:	bne	20b94 <ftello64@plt+0xf514>
   20cac:	add	r3, r3, #1
   20cb0:	b	20c80 <ftello64@plt+0xf600>
   20cb4:	ldr	r3, [r5, #24]
   20cb8:	ldr	r2, [sp, #12]
   20cbc:	add	r3, r3, r2
   20cc0:	ldr	r3, [r3, #4]
   20cc4:	cmp	r3, #0
   20cc8:	bne	20cd8 <ftello64@plt+0xf658>
   20ccc:	ldr	r0, [sp, #40]	; 0x28
   20cd0:	bl	14340 <ftello64@plt+0x2cc0>
   20cd4:	mov	fp, #1
   20cd8:	add	sl, sl, #1
   20cdc:	b	20bf4 <ftello64@plt+0xf574>
   20ce0:	ldrb	r3, [r6, #28]
   20ce4:	tst	r3, #16
   20ce8:	beq	20cfc <ftello64@plt+0xf67c>
   20cec:	ldr	r3, [r5, #76]	; 0x4c
   20cf0:	cmp	r3, #0
   20cf4:	bne	20d14 <ftello64@plt+0xf694>
   20cf8:	b	20a5c <ftello64@plt+0xf3dc>
   20cfc:	ldr	r3, [r6, #24]
   20d00:	cmp	r3, #0
   20d04:	beq	20cec <ftello64@plt+0xf66c>
   20d08:	ldrb	r3, [r5, #88]	; 0x58
   20d0c:	tst	r3, #1
   20d10:	beq	20cec <ftello64@plt+0xf66c>
   20d14:	mov	r9, #12
   20d18:	mul	r0, r9, r0
   20d1c:	bl	22ddc <ftello64@plt+0x1175c>
   20d20:	cmp	r0, #0
   20d24:	movne	r3, #0
   20d28:	str	r0, [r5, #28]
   20d2c:	movne	r2, r3
   20d30:	beq	20a58 <ftello64@plt+0xf3d8>
   20d34:	ldr	r1, [r5, #8]
   20d38:	cmp	r3, r1
   20d3c:	bcc	20d84 <ftello64@plt+0xf704>
   20d40:	mov	r9, #0
   20d44:	mov	fp, #12
   20d48:	ldr	r3, [r5, #8]
   20d4c:	cmp	r9, r3
   20d50:	bcs	20a5c <ftello64@plt+0xf3dc>
   20d54:	mul	r3, fp, r9
   20d58:	ldr	r2, [r5, #24]
   20d5c:	mov	sl, #0
   20d60:	add	r2, r2, r3
   20d64:	ldr	r2, [r2, #8]
   20d68:	ldr	r1, [r5, #24]
   20d6c:	add	r1, r1, r3
   20d70:	ldr	r1, [r1, #4]
   20d74:	cmp	sl, r1
   20d78:	blt	20da4 <ftello64@plt+0xf724>
   20d7c:	add	r9, r9, #1
   20d80:	b	20d48 <ftello64@plt+0xf6c8>
   20d84:	mul	r0, r9, r3
   20d88:	ldr	ip, [r5, #28]
   20d8c:	add	r3, r3, #1
   20d90:	add	r1, ip, r0
   20d94:	str	r2, [ip, r0]
   20d98:	str	r2, [r1, #4]
   20d9c:	str	r2, [r1, #8]
   20da0:	b	20d34 <ftello64@plt+0xf6b4>
   20da4:	ldr	ip, [r2, sl, lsl #2]
   20da8:	ldr	r0, [r5, #28]
   20dac:	mov	r1, r9
   20db0:	mla	r0, fp, ip, r0
   20db4:	str	r3, [sp, #20]
   20db8:	str	r2, [sp, #12]
   20dbc:	bl	17130 <ftello64@plt+0x5ab0>
   20dc0:	cmp	r0, #0
   20dc4:	beq	20a58 <ftello64@plt+0xf3d8>
   20dc8:	add	sl, sl, #1
   20dcc:	ldr	r3, [sp, #20]
   20dd0:	ldr	r2, [sp, #12]
   20dd4:	b	20d68 <ftello64@plt+0xf6e8>
   20dd8:	ldr	r2, [r4]
   20ddc:	lsl	r5, r0, #3
   20de0:	add	r1, r2, r5
   20de4:	ldrb	r1, [r1, #4]
   20de8:	sub	r1, r1, #1
   20dec:	cmp	r1, #11
   20df0:	ldrls	pc, [pc, r1, lsl #2]
   20df4:	b	20ed0 <ftello64@plt+0xf850>
   20df8:	andeq	r0, r2, r8, lsr #28
   20dfc:	andeq	r0, r2, r4, lsr lr
   20e00:	andeq	r0, r2, ip, lsr #29
   20e04:	andeq	r0, r2, r4, lsr lr
   20e08:	ldrdeq	r0, [r2], -r4
   20e0c:	muleq	r2, r8, sl
   20e10:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20e14:	andeq	r0, r2, r4, lsr lr
   20e18:	andeq	r0, r2, r4, lsr lr
   20e1c:	andeq	r0, r2, r4, lsr lr
   20e20:	andeq	r0, r2, r4, lsr lr
   20e24:	andeq	r0, r2, r0, lsl #29
   20e28:	ldrsb	r2, [r2, r5]
   20e2c:	cmp	r2, #0
   20e30:	movlt	lr, r3
   20e34:	add	r0, r0, #1
   20e38:	cmp	r0, ip
   20e3c:	bne	20dd8 <ftello64@plt+0xf758>
   20e40:	orr	r3, lr, r7
   20e44:	tst	r3, #255	; 0xff
   20e48:	movne	r3, #0
   20e4c:	movne	r5, #7
   20e50:	bne	20f0c <ftello64@plt+0xf88c>
   20e54:	mov	r3, #1
   20e58:	str	r3, [r4, #92]	; 0x5c
   20e5c:	ldr	r2, [r4, #76]	; 0x4c
   20e60:	ldrb	r3, [r4, #88]	; 0x58
   20e64:	cmp	r2, #0
   20e68:	movle	r2, r7
   20e6c:	orrgt	r2, r7, #1
   20e70:	and	r7, r3, #249	; 0xf9
   20e74:	orr	r7, r7, r2, lsl #1
   20e78:	strb	r7, [r4, #88]	; 0x58
   20e7c:	b	20a98 <ftello64@plt+0xf418>
   20e80:	ldr	r2, [r2, r0, lsl #3]
   20e84:	cmp	r2, #32
   20e88:	beq	20e34 <ftello64@plt+0xf7b4>
   20e8c:	bhi	20e9c <ftello64@plt+0xf81c>
   20e90:	cmp	r2, #16
   20e94:	beq	20e34 <ftello64@plt+0xf7b4>
   20e98:	b	20a98 <ftello64@plt+0xf418>
   20e9c:	cmp	r2, #64	; 0x40
   20ea0:	beq	20e34 <ftello64@plt+0xf7b4>
   20ea4:	cmp	r2, #128	; 0x80
   20ea8:	b	20e94 <ftello64@plt+0xf814>
   20eac:	ldr	r2, [r2, r0, lsl #3]
   20eb0:	add	r1, r2, #12
   20eb4:	add	r2, r2, #28
   20eb8:	ldr	r5, [r1, #4]!
   20ebc:	cmp	r5, #0
   20ec0:	bne	20a98 <ftello64@plt+0xf418>
   20ec4:	cmp	r1, r2
   20ec8:	bne	20eb8 <ftello64@plt+0xf838>
   20ecc:	b	20e34 <ftello64@plt+0xf7b4>
   20ed0:	bl	11644 <abort@plt>
   20ed4:	mov	r7, r3
   20ed8:	b	20e34 <ftello64@plt+0xf7b4>
   20edc:	ldr	lr, [r4]
   20ee0:	lsl	ip, r3, #3
   20ee4:	add	r2, lr, ip
   20ee8:	ldrb	r1, [r2, #4]
   20eec:	cmp	r1, #1
   20ef0:	bne	20f18 <ftello64@plt+0xf898>
   20ef4:	ldrsb	r1, [lr, ip]
   20ef8:	cmp	r1, #0
   20efc:	ldrblt	r1, [r2, #6]
   20f00:	biclt	r1, r1, #32
   20f04:	strblt	r1, [r2, #6]
   20f08:	add	r3, r3, #1
   20f0c:	cmp	r0, r3
   20f10:	bne	20edc <ftello64@plt+0xf85c>
   20f14:	b	20e54 <ftello64@plt+0xf7d4>
   20f18:	cmp	r1, #5
   20f1c:	strbeq	r5, [r2, #4]
   20f20:	b	20f08 <ftello64@plt+0xf888>
   20f24:	ldr	ip, [sp, #40]	; 0x28
   20f28:	ldr	r1, [r4]
   20f2c:	ldr	r3, [ip, r5, lsl #2]
   20f30:	add	lr, r1, r3, lsl #3
   20f34:	ldrb	r2, [lr, #4]
   20f38:	cmp	r2, #4
   20f3c:	moveq	r2, #0
   20f40:	beq	20f80 <ftello64@plt+0xf900>
   20f44:	add	r5, r5, #1
   20f48:	ldr	r0, [sp, #36]	; 0x24
   20f4c:	cmp	r5, r0
   20f50:	blt	20f24 <ftello64@plt+0xf8a4>
   20f54:	b	20adc <ftello64@plt+0xf45c>
   20f58:	ldr	sl, [ip, r2, lsl #2]
   20f5c:	add	fp, r1, sl, lsl #3
   20f60:	ldrb	fp, [fp, #4]
   20f64:	cmp	fp, #9
   20f68:	bne	20f7c <ftello64@plt+0xf8fc>
   20f6c:	ldr	fp, [r1, sl, lsl #3]
   20f70:	ldr	sl, [lr]
   20f74:	cmp	fp, sl
   20f78:	beq	20f8c <ftello64@plt+0xf90c>
   20f7c:	add	r2, r2, #1
   20f80:	cmp	r2, r0
   20f84:	blt	20f58 <ftello64@plt+0xf8d8>
   20f88:	beq	20f44 <ftello64@plt+0xf8c4>
   20f8c:	ldr	r2, [r4, #20]
   20f90:	add	r0, sp, #32
   20f94:	mla	r3, r9, r3, r2
   20f98:	ldr	r3, [r3, #8]
   20f9c:	ldr	sl, [r3]
   20fa0:	mov	r1, sl
   20fa4:	bl	16a80 <ftello64@plt+0x5400>
   20fa8:	cmp	r0, #0
   20fac:	bne	20f44 <ftello64@plt+0xf8c4>
   20fb0:	ldr	r1, [r4, #24]
   20fb4:	add	r0, sp, #32
   20fb8:	mla	r1, r9, sl, r1
   20fbc:	bl	1a2f0 <ftello64@plt+0x8c70>
   20fc0:	subs	r5, r0, #0
   20fc4:	beq	20f44 <ftello64@plt+0xf8c4>
   20fc8:	mov	r7, r5
   20fcc:	b	20b00 <ftello64@plt+0xf480>
   20fd0:	ldrsb	r3, [r0, #52]	; 0x34
   20fd4:	cmp	r3, #0
   20fd8:	strge	r0, [r4, #48]	; 0x30
   20fdc:	strge	r0, [r4, #44]	; 0x2c
   20fe0:	strge	r0, [r4, #40]	; 0x28
   20fe4:	bge	2104c <ftello64@plt+0xf9cc>
   20fe8:	mov	r3, #1
   20fec:	add	r2, sp, #32
   20ff0:	mov	r1, r4
   20ff4:	add	r0, sp, #28
   20ff8:	bl	196bc <ftello64@plt+0x803c>
   20ffc:	mov	r3, #2
   21000:	add	r2, sp, #32
   21004:	mov	r1, r4
   21008:	str	r0, [r4, #40]	; 0x28
   2100c:	add	r0, sp, #28
   21010:	bl	196bc <ftello64@plt+0x803c>
   21014:	mov	r3, #6
   21018:	add	r2, sp, #32
   2101c:	mov	r1, r4
   21020:	str	r0, [r4, #44]	; 0x2c
   21024:	add	r0, sp, #28
   21028:	bl	196bc <ftello64@plt+0x803c>
   2102c:	ldr	r3, [r4, #40]	; 0x28
   21030:	cmp	r3, #0
   21034:	str	r0, [r4, #48]	; 0x30
   21038:	beq	20afc <ftello64@plt+0xf47c>
   2103c:	ldr	r3, [r4, #44]	; 0x2c
   21040:	cmp	r0, #0
   21044:	cmpne	r3, #0
   21048:	beq	20afc <ftello64@plt+0xf47c>
   2104c:	ldr	r0, [sp, #40]	; 0x28
   21050:	bl	14340 <ftello64@plt+0x2cc0>
   21054:	b	20b00 <ftello64@plt+0xf480>
   21058:	ldr	r9, [r5]
   2105c:	mov	r0, r5
   21060:	bl	14340 <ftello64@plt+0x2cc0>
   21064:	mov	r5, r9
   21068:	b	20b0c <ftello64@plt+0xf48c>
   2106c:	mov	r0, #12
   21070:	b	20b48 <ftello64@plt+0xf4c8>
   21074:	mov	r1, #0
   21078:	add	r0, r4, #136	; 0x88
   2107c:	bl	11368 <pthread_mutex_init@plt>
   21080:	cmp	r0, #0
   21084:	movne	r3, #12
   21088:	strne	r3, [sp, #24]
   2108c:	ldr	r3, [sp, #24]
   21090:	cmp	r3, #0
   21094:	beq	20604 <ftello64@plt+0xef84>
   21098:	mov	r0, r4
   2109c:	bl	18070 <ftello64@plt+0x69f0>
   210a0:	mov	r3, #0
   210a4:	str	r3, [r6]
   210a8:	str	r3, [r6, #4]
   210ac:	b	20b44 <ftello64@plt+0xf4c4>
   210b0:	beq	feacbb5c <optarg@@GLIBC_2.4+0xfea94964>
	...
   210bc:			; <UNDEFINED> instruction: 0x000263b2
   210c0:	andeq	r6, r2, r8, ror r4
   210c4:	andeq	r7, r1, r0, lsl r4
   210c8:	andeq	r9, r1, r0, ror #18
   210cc:	andeq	r9, r1, r4, asr #6
   210d0:	andeq	r8, r1, ip, ror #5
   210d4:	andeq	r9, r1, ip, lsr #5
   210d8:	ldr	r3, [pc, #96]	; 21140 <ftello64@plt+0xfac0>
   210dc:	mov	ip, r2
   210e0:	ldrb	r2, [r2, #28]
   210e4:	ldr	r3, [r3]
   210e8:	push	{r4, lr}
   210ec:	and	r2, r2, #239	; 0xef
   210f0:	lsr	lr, r3, #21
   210f4:	and	lr, lr, #16
   210f8:	orr	r2, r2, lr
   210fc:	orr	r2, r2, #128	; 0x80
   21100:	strb	r2, [ip, #28]
   21104:	mov	r2, r1
   21108:	mov	r1, r0
   2110c:	mov	r0, ip
   21110:	bl	20538 <ftello64@plt+0xeeb8>
   21114:	subs	r2, r0, #0
   21118:	popeq	{r4, pc}
   2111c:	ldr	r3, [pc, #32]	; 21144 <ftello64@plt+0xfac4>
   21120:	mov	r0, #0
   21124:	add	r1, r3, #32
   21128:	add	r3, r3, r2, lsl #2
   2112c:	pop	{r4, lr}
   21130:	mov	r2, #5
   21134:	ldr	r3, [r3, #416]	; 0x1a0
   21138:	add	r1, r1, r3
   2113c:	b	113b0 <dcgettext@plt>
   21140:	andeq	r7, r3, r4, asr #18
   21144:	andeq	r6, r2, r8, ror r4
   21148:	ldr	r3, [pc, #12]	; 2115c <ftello64@plt+0xfadc>
   2114c:	ldr	r2, [r3]
   21150:	str	r0, [r3]
   21154:	mov	r0, r2
   21158:	bx	lr
   2115c:	andeq	r7, r3, r4, asr #18
   21160:	push	{r4, r5, r6, lr}
   21164:	mov	r2, #256	; 0x100
   21168:	ldr	r5, [r0]
   2116c:	ldr	r6, [r0, #16]
   21170:	mov	r4, r0
   21174:	mov	r1, #0
   21178:	mov	r0, r6
   2117c:	bl	1153c <memset@plt>
   21180:	ldr	r1, [r5, #36]	; 0x24
   21184:	mov	r2, r6
   21188:	mov	r0, r4
   2118c:	bl	19b7c <ftello64@plt+0x84fc>
   21190:	ldr	r1, [r5, #40]	; 0x28
   21194:	ldr	r3, [r5, #36]	; 0x24
   21198:	cmp	r3, r1
   2119c:	beq	211ac <ftello64@plt+0xfb2c>
   211a0:	mov	r2, r6
   211a4:	mov	r0, r4
   211a8:	bl	19b7c <ftello64@plt+0x84fc>
   211ac:	ldr	r1, [r5, #44]	; 0x2c
   211b0:	ldr	r3, [r5, #36]	; 0x24
   211b4:	cmp	r3, r1
   211b8:	beq	211c8 <ftello64@plt+0xfb48>
   211bc:	mov	r2, r6
   211c0:	mov	r0, r4
   211c4:	bl	19b7c <ftello64@plt+0x84fc>
   211c8:	ldr	r1, [r5, #48]	; 0x30
   211cc:	ldr	r3, [r5, #36]	; 0x24
   211d0:	cmp	r3, r1
   211d4:	beq	211e4 <ftello64@plt+0xfb64>
   211d8:	mov	r2, r6
   211dc:	mov	r0, r4
   211e0:	bl	19b7c <ftello64@plt+0x84fc>
   211e4:	ldrb	r3, [r4, #28]
   211e8:	mov	r0, #0
   211ec:	orr	r3, r3, #8
   211f0:	strb	r3, [r4, #28]
   211f4:	pop	{r4, r5, r6, pc}
   211f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   211fc:	sub	sp, sp, #44	; 0x2c
   21200:	cmp	r3, r2
   21204:	ldr	ip, [sp, #80]	; 0x50
   21208:	movle	lr, #0
   2120c:	movgt	lr, #1
   21210:	orrs	lr, lr, r3, lsr #31
   21214:	ldr	r4, [sp, #88]	; 0x58
   21218:	ldr	fp, [r0]
   2121c:	add	r8, r3, ip
   21220:	mvnne	r7, #0
   21224:	bne	2139c <ftello64@plt+0xfd1c>
   21228:	cmp	r8, r2
   2122c:	bgt	213a8 <ftello64@plt+0xfd28>
   21230:	cmp	ip, #0
   21234:	cmpge	r3, r8
   21238:	movgt	lr, #1
   2123c:	movle	lr, #0
   21240:	bgt	213a8 <ftello64@plt+0xfd28>
   21244:	cmp	r8, #0
   21248:	movlt	r8, lr
   2124c:	blt	21264 <ftello64@plt+0xfbe4>
   21250:	cmp	r3, r8
   21254:	movgt	lr, #0
   21258:	movle	lr, #1
   2125c:	ands	ip, lr, ip, lsr #31
   21260:	movne	r8, #0
   21264:	ldr	lr, [pc, #700]	; 21528 <ftello64@plt+0xfea8>
   21268:	ldr	r6, [pc, #700]	; 2152c <ftello64@plt+0xfeac>
   2126c:	cmp	lr, #0
   21270:	mov	ip, #1
   21274:	moveq	ip, lr
   21278:	cmp	r6, #0
   2127c:	mov	lr, #1
   21280:	moveq	lr, r6
   21284:	mov	r7, r3
   21288:	orr	r3, ip, lr
   2128c:	ands	r3, r3, #255	; 0xff
   21290:	str	r2, [sp, #36]	; 0x24
   21294:	str	r1, [sp, #32]
   21298:	mov	r6, r0
   2129c:	str	r3, [sp, #28]
   212a0:	beq	212ac <ftello64@plt+0xfc2c>
   212a4:	add	r0, fp, #136	; 0x88
   212a8:	bl	1132c <pthread_mutex_lock@plt>
   212ac:	ldrb	r3, [r6, #28]
   212b0:	cmp	r8, r7
   212b4:	lsr	sl, r3, #5
   212b8:	and	sl, sl, #3
   212bc:	ble	212dc <ftello64@plt+0xfc5c>
   212c0:	ldr	r2, [r6, #16]
   212c4:	cmp	r2, #0
   212c8:	beq	212dc <ftello64@plt+0xfc5c>
   212cc:	tst	r3, #8
   212d0:	bne	212dc <ftello64@plt+0xfc5c>
   212d4:	mov	r0, r6
   212d8:	bl	21160 <ftello64@plt+0xfae0>
   212dc:	ldrb	r2, [r6, #28]
   212e0:	lsr	r3, r2, #4
   212e4:	and	r3, r3, #1
   212e8:	cmp	r4, #0
   212ec:	orreq	r3, r3, #1
   212f0:	cmp	r3, #0
   212f4:	movne	r5, #1
   212f8:	movne	r4, #0
   212fc:	bne	21328 <ftello64@plt+0xfca8>
   21300:	and	r2, r2, #6
   21304:	cmp	r2, #4
   21308:	ldr	r5, [r6, #24]
   2130c:	bne	213b0 <ftello64@plt+0xfd30>
   21310:	ldr	r2, [r4]
   21314:	cmp	r2, r5
   21318:	bhi	213b0 <ftello64@plt+0xfd30>
   2131c:	subs	r5, r2, #0
   21320:	movle	r5, #1
   21324:	movle	r4, r3
   21328:	lsl	r0, r5, #3
   2132c:	bl	22ddc <ftello64@plt+0x1175c>
   21330:	subs	r9, r0, #0
   21334:	mvneq	r7, #1
   21338:	beq	21388 <ftello64@plt+0xfd08>
   2133c:	ldr	r3, [sp, #84]	; 0x54
   21340:	str	sl, [sp, #16]
   21344:	str	r3, [sp, #4]
   21348:	str	r9, [sp, #12]
   2134c:	str	r5, [sp, #8]
   21350:	str	r8, [sp]
   21354:	mov	r3, r7
   21358:	ldr	r2, [sp, #36]	; 0x24
   2135c:	ldr	r1, [sp, #32]
   21360:	mov	r0, r6
   21364:	bl	1dbb8 <ftello64@plt+0xc538>
   21368:	cmp	r0, #0
   2136c:	beq	213b8 <ftello64@plt+0xfd38>
   21370:	cmp	r0, #1
   21374:	mvneq	r7, #0
   21378:	beq	21380 <ftello64@plt+0xfd00>
   2137c:	mvn	r7, #1
   21380:	mov	r0, r9
   21384:	bl	14340 <ftello64@plt+0x2cc0>
   21388:	ldr	r3, [sp, #28]
   2138c:	cmp	r3, #0
   21390:	beq	2139c <ftello64@plt+0xfd1c>
   21394:	add	r0, fp, #136	; 0x88
   21398:	bl	11278 <pthread_mutex_unlock@plt>
   2139c:	mov	r0, r7
   213a0:	add	sp, sp, #44	; 0x2c
   213a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   213a8:	mov	r8, r2
   213ac:	b	21264 <ftello64@plt+0xfbe4>
   213b0:	add	r5, r5, #1
   213b4:	b	21328 <ftello64@plt+0xfca8>
   213b8:	cmp	r4, #0
   213bc:	beq	2140c <ftello64@plt+0xfd8c>
   213c0:	ldrb	r8, [r6, #28]
   213c4:	add	sl, r5, #1
   213c8:	lsr	r8, r8, #1
   213cc:	ands	r8, r8, #3
   213d0:	bne	21450 <ftello64@plt+0xfdd0>
   213d4:	lsl	r8, sl, #2
   213d8:	mov	r0, r8
   213dc:	bl	22ddc <ftello64@plt+0x1175c>
   213e0:	cmp	r0, #0
   213e4:	str	r0, [r4, #4]
   213e8:	bne	21424 <ftello64@plt+0xfda4>
   213ec:	mov	r8, #0
   213f0:	ldrb	r3, [r6, #28]
   213f4:	and	r8, r8, #3
   213f8:	bic	r3, r3, #6
   213fc:	orr	r8, r3, r8, lsl #1
   21400:	tst	r8, #6
   21404:	strb	r8, [r6, #28]
   21408:	beq	2137c <ftello64@plt+0xfcfc>
   2140c:	ldrb	r3, [sp, #92]	; 0x5c
   21410:	cmp	r3, #0
   21414:	ldrne	r3, [r9, #4]
   21418:	subne	r7, r3, r7
   2141c:	ldreq	r7, [r9]
   21420:	b	21380 <ftello64@plt+0xfd00>
   21424:	mov	r0, r8
   21428:	bl	22ddc <ftello64@plt+0x1175c>
   2142c:	cmp	r0, #0
   21430:	mov	r8, r0
   21434:	str	r0, [r4, #8]
   21438:	strne	sl, [r4]
   2143c:	movne	r8, #1
   21440:	bne	214c0 <ftello64@plt+0xfe40>
   21444:	ldr	r0, [r4, #4]
   21448:	bl	14340 <ftello64@plt+0x2cc0>
   2144c:	b	213f0 <ftello64@plt+0xfd70>
   21450:	cmp	r8, #1
   21454:	movne	r8, #2
   21458:	bne	214c0 <ftello64@plt+0xfe40>
   2145c:	ldr	r3, [r4]
   21460:	cmp	r3, sl
   21464:	bcs	214c0 <ftello64@plt+0xfe40>
   21468:	lsl	r2, sl, #2
   2146c:	mov	r1, r2
   21470:	ldr	r0, [r4, #4]
   21474:	str	r2, [sp, #36]	; 0x24
   21478:	bl	22e1c <ftello64@plt+0x1179c>
   2147c:	subs	r3, r0, #0
   21480:	str	r3, [sp, #32]
   21484:	beq	213ec <ftello64@plt+0xfd6c>
   21488:	ldr	r2, [sp, #36]	; 0x24
   2148c:	ldr	r0, [r4, #8]
   21490:	mov	r1, r2
   21494:	bl	22e1c <ftello64@plt+0x1179c>
   21498:	ldr	r3, [sp, #32]
   2149c:	subs	r2, r0, #0
   214a0:	strne	r3, [r4, #4]
   214a4:	strne	r2, [r4, #8]
   214a8:	strne	sl, [r4]
   214ac:	bne	214c0 <ftello64@plt+0xfe40>
   214b0:	mov	r0, r3
   214b4:	str	r2, [sp, #32]
   214b8:	bl	14340 <ftello64@plt+0x2cc0>
   214bc:	b	213ec <ftello64@plt+0xfd6c>
   214c0:	mov	r2, r9
   214c4:	mov	r3, #0
   214c8:	cmp	r5, r3
   214cc:	add	r2, r2, #8
   214d0:	bgt	21508 <ftello64@plt+0xfe88>
   214d4:	bic	r5, r5, r5, asr #31
   214d8:	mvn	r2, #0
   214dc:	lsl	r3, r5, #2
   214e0:	ldr	r1, [r4]
   214e4:	cmp	r5, r1
   214e8:	bcs	213f0 <ftello64@plt+0xfd70>
   214ec:	ldr	r1, [r4, #4]
   214f0:	ldr	r0, [r4, #8]
   214f4:	add	r5, r5, #1
   214f8:	str	r2, [r0, r3]
   214fc:	str	r2, [r1, r3]
   21500:	add	r3, r3, #4
   21504:	b	214e0 <ftello64@plt+0xfe60>
   21508:	ldr	r1, [r4, #4]
   2150c:	ldr	r0, [r2, #-8]
   21510:	str	r0, [r1, r3, lsl #2]
   21514:	ldr	r1, [r4, #8]
   21518:	ldr	r0, [r2, #-4]
   2151c:	str	r0, [r1, r3, lsl #2]
   21520:	add	r3, r3, #1
   21524:	b	214c8 <ftello64@plt+0xfe48>
	...
   21530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21534:	sub	sp, sp, #20
   21538:	mov	r7, r3
   2153c:	ldr	r9, [sp, #72]	; 0x48
   21540:	ldr	r5, [sp, #56]	; 0x38
   21544:	orr	r3, r2, r9
   21548:	orrs	r3, r3, r5
   2154c:	bpl	21574 <ftello64@plt+0xfef4>
   21550:	mvn	r4, #1
   21554:	mov	r0, r4
   21558:	add	sp, sp, #20
   2155c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21560:	mov	r7, r8
   21564:	mov	r6, #0
   21568:	b	215dc <ftello64@plt+0xff5c>
   2156c:	mov	r6, r4
   21570:	b	215dc <ftello64@plt+0xff5c>
   21574:	cmp	r5, #0
   21578:	mov	sl, r0
   2157c:	mov	r8, r1
   21580:	mov	r4, r2
   21584:	blt	21598 <ftello64@plt+0xff18>
   21588:	mvn	r3, #-2147483648	; 0x80000000
   2158c:	sub	r3, r3, r5
   21590:	cmp	r4, r3
   21594:	bgt	21550 <ftello64@plt+0xfed0>
   21598:	cmp	r5, #0
   2159c:	add	fp, r4, r5
   215a0:	ble	21560 <ftello64@plt+0xfee0>
   215a4:	cmp	r4, #0
   215a8:	beq	2156c <ftello64@plt+0xfeec>
   215ac:	mov	r0, fp
   215b0:	bl	22ddc <ftello64@plt+0x1175c>
   215b4:	subs	r6, r0, #0
   215b8:	beq	21550 <ftello64@plt+0xfed0>
   215bc:	mov	r2, r4
   215c0:	mov	r1, r8
   215c4:	bl	11350 <memcpy@plt>
   215c8:	mov	r1, r7
   215cc:	mov	r2, r5
   215d0:	add	r0, r6, r4
   215d4:	bl	11350 <memcpy@plt>
   215d8:	mov	r7, r6
   215dc:	ldrb	r3, [sp, #76]	; 0x4c
   215e0:	str	r9, [sp, #4]
   215e4:	mov	r2, fp
   215e8:	str	r3, [sp, #12]
   215ec:	ldr	r3, [sp, #68]	; 0x44
   215f0:	mov	r1, r7
   215f4:	str	r3, [sp, #8]
   215f8:	ldr	r3, [sp, #64]	; 0x40
   215fc:	mov	r0, sl
   21600:	str	r3, [sp]
   21604:	ldr	r3, [sp, #60]	; 0x3c
   21608:	bl	211f8 <ftello64@plt+0xfb78>
   2160c:	mov	r4, r0
   21610:	mov	r0, r6
   21614:	bl	14340 <ftello64@plt+0x2cc0>
   21618:	b	21554 <ftello64@plt+0xfed4>
   2161c:	ldr	r3, [pc, #232]	; 2170c <ftello64@plt+0x1008c>
   21620:	tst	r2, #1
   21624:	push	{r4, r5, r6, r7, r8, lr}
   21628:	mov	r4, r0
   2162c:	ldr	r6, [pc, #220]	; 21710 <ftello64@plt+0x10090>
   21630:	moveq	r6, r3
   21634:	mov	r3, #0
   21638:	str	r3, [r0]
   2163c:	str	r3, [r0, #4]
   21640:	str	r3, [r0, #8]
   21644:	mov	r0, #256	; 0x100
   21648:	mov	r7, r1
   2164c:	mov	r5, r2
   21650:	bl	22ddc <ftello64@plt+0x1175c>
   21654:	cmp	r0, #0
   21658:	str	r0, [r4, #16]
   2165c:	beq	21704 <ftello64@plt+0x10084>
   21660:	ldrb	r2, [r4, #28]
   21664:	tst	r5, #2
   21668:	movne	r3, #4194304	; 0x400000
   2166c:	moveq	r3, #0
   21670:	tst	r5, #4
   21674:	orrne	r2, r2, #128	; 0x80
   21678:	biceq	r2, r2, #128	; 0x80
   2167c:	strb	r2, [r4, #28]
   21680:	ldrb	r2, [r4, #28]
   21684:	lsl	r5, r5, #1
   21688:	and	r5, r5, #16
   2168c:	bic	r2, r2, #16
   21690:	orr	r6, r6, r3
   21694:	orr	r5, r5, r2
   21698:	mov	r3, #0
   2169c:	bicne	r6, r6, #64	; 0x40
   216a0:	strb	r5, [r4, #28]
   216a4:	str	r3, [r4, #20]
   216a8:	mov	r0, r7
   216ac:	orrne	r6, r6, #256	; 0x100
   216b0:	bl	114e8 <strlen@plt>
   216b4:	mov	r3, r6
   216b8:	mov	r1, r7
   216bc:	mov	r2, r0
   216c0:	mov	r0, r4
   216c4:	bl	20538 <ftello64@plt+0xeeb8>
   216c8:	cmp	r0, #16
   216cc:	mov	r5, r0
   216d0:	beq	216ec <ftello64@plt+0x1006c>
   216d4:	cmp	r0, #0
   216d8:	bne	216f0 <ftello64@plt+0x10070>
   216dc:	mov	r0, r4
   216e0:	bl	21160 <ftello64@plt+0xfae0>
   216e4:	mov	r0, r5
   216e8:	pop	{r4, r5, r6, r7, r8, pc}
   216ec:	mov	r5, #8
   216f0:	ldr	r0, [r4, #16]
   216f4:	bl	14340 <ftello64@plt+0x2cc0>
   216f8:	mov	r3, #0
   216fc:	str	r3, [r4, #16]
   21700:	b	216e4 <ftello64@plt+0x10064>
   21704:	mov	r0, #12
   21708:	pop	{r4, r5, r6, r7, r8, pc}
   2170c:	smlabteq	r1, r6, r2, r0
   21710:	strdeq	fp, [r3], -ip
   21714:	cmp	r0, #16
   21718:	push	{r4, r5, r6, r7, r8, lr}
   2171c:	bls	21724 <ftello64@plt+0x100a4>
   21720:	bl	11644 <abort@plt>
   21724:	mov	r4, r3
   21728:	ldr	r3, [pc, #88]	; 21788 <ftello64@plt+0x10108>
   2172c:	mov	r6, r2
   21730:	add	r1, r3, #32
   21734:	add	r3, r3, r0, lsl #2
   21738:	mov	r2, #5
   2173c:	ldr	r3, [r3, #416]	; 0x1a0
   21740:	mov	r0, #0
   21744:	add	r1, r1, r3
   21748:	bl	113b0 <dcgettext@plt>
   2174c:	mov	r7, r0
   21750:	bl	114e8 <strlen@plt>
   21754:	cmp	r4, #0
   21758:	add	r5, r0, #1
   2175c:	beq	21780 <ftello64@plt+0x10100>
   21760:	cmp	r5, r4
   21764:	subhi	r2, r4, #1
   21768:	movhi	r3, #0
   2176c:	strbhi	r3, [r6, r2]
   21770:	movls	r2, r5
   21774:	mov	r1, r7
   21778:	mov	r0, r6
   2177c:	bl	11350 <memcpy@plt>
   21780:	mov	r0, r5
   21784:	pop	{r4, r5, r6, r7, r8, pc}
   21788:	andeq	r6, r2, r8, ror r4
   2178c:	push	{r4, r5, r6, lr}
   21790:	mov	r4, r0
   21794:	ldr	r5, [r0]
   21798:	cmp	r5, #0
   2179c:	beq	217dc <ftello64@plt+0x1015c>
   217a0:	ldr	r2, [pc, #92]	; 21804 <ftello64@plt+0x10184>
   217a4:	ldr	r1, [pc, #92]	; 21808 <ftello64@plt+0x10188>
   217a8:	cmp	r2, #0
   217ac:	mov	r3, #1
   217b0:	moveq	r3, r2
   217b4:	cmp	r1, #0
   217b8:	mov	r2, #1
   217bc:	moveq	r2, r1
   217c0:	orr	r3, r3, r2
   217c4:	tst	r3, #1
   217c8:	beq	217d4 <ftello64@plt+0x10154>
   217cc:	add	r0, r5, #136	; 0x88
   217d0:	bl	112f0 <pthread_mutex_destroy@plt>
   217d4:	mov	r0, r5
   217d8:	bl	18070 <ftello64@plt+0x69f0>
   217dc:	mov	r5, #0
   217e0:	ldr	r0, [r4, #16]
   217e4:	str	r5, [r4]
   217e8:	str	r5, [r4, #4]
   217ec:	bl	14340 <ftello64@plt+0x2cc0>
   217f0:	str	r5, [r4, #16]
   217f4:	ldr	r0, [r4, #20]
   217f8:	bl	14340 <ftello64@plt+0x2cc0>
   217fc:	str	r5, [r4, #20]
   21800:	pop	{r4, r5, r6, pc}
	...
   2180c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21810:	sub	sp, sp, #36	; 0x24
   21814:	ldr	r9, [sp, #72]	; 0x48
   21818:	bics	ip, r9, #7
   2181c:	movne	r0, #2
   21820:	bne	218e4 <ftello64@plt+0x10264>
   21824:	ands	fp, r9, #4
   21828:	mov	r8, r3
   2182c:	str	r2, [sp, #28]
   21830:	mov	r7, r1
   21834:	mov	r6, r0
   21838:	ldrne	fp, [r3]
   2183c:	ldrne	r5, [r3, #4]
   21840:	bne	21850 <ftello64@plt+0x101d0>
   21844:	mov	r0, r1
   21848:	bl	114e8 <strlen@plt>
   2184c:	mov	r5, r0
   21850:	ldr	r2, [pc, #148]	; 218ec <ftello64@plt+0x1026c>
   21854:	ldr	r1, [pc, #148]	; 218f0 <ftello64@plt+0x10270>
   21858:	cmp	r2, #0
   2185c:	mov	r4, #1
   21860:	moveq	r4, r2
   21864:	cmp	r1, #0
   21868:	mov	r2, #1
   2186c:	moveq	r2, r1
   21870:	orr	r4, r4, r2
   21874:	ands	r4, r4, #255	; 0xff
   21878:	ldr	sl, [r6]
   2187c:	beq	21888 <ftello64@plt+0x10208>
   21880:	add	r0, sl, #136	; 0x88
   21884:	bl	1132c <pthread_mutex_lock@plt>
   21888:	ldrb	r2, [r6, #28]
   2188c:	mov	r1, r7
   21890:	str	r5, [sp, #4]
   21894:	tst	r2, #16
   21898:	movne	r2, #0
   2189c:	ldreq	r3, [sp, #28]
   218a0:	strne	r2, [sp, #12]
   218a4:	strne	r2, [sp, #8]
   218a8:	streq	r3, [sp, #8]
   218ac:	streq	r8, [sp, #12]
   218b0:	str	r5, [sp]
   218b4:	mov	r2, r5
   218b8:	str	r9, [sp, #16]
   218bc:	mov	r3, fp
   218c0:	mov	r0, r6
   218c4:	bl	1dbb8 <ftello64@plt+0xc538>
   218c8:	cmp	r4, #0
   218cc:	mov	r5, r0
   218d0:	beq	218dc <ftello64@plt+0x1025c>
   218d4:	add	r0, sl, #136	; 0x88
   218d8:	bl	11278 <pthread_mutex_unlock@plt>
   218dc:	adds	r0, r5, #0
   218e0:	movne	r0, #1
   218e4:	add	sp, sp, #36	; 0x24
   218e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...
   218f4:	push	{r0, r1, r2, r3, r4, lr}
   218f8:	mov	ip, #1
   218fc:	str	ip, [sp, #12]
   21900:	ldr	ip, [sp, #24]
   21904:	stmib	sp, {r2, ip}
   21908:	mov	ip, #0
   2190c:	str	ip, [sp]
   21910:	bl	211f8 <ftello64@plt+0xfb78>
   21914:	add	sp, sp, #20
   21918:	pop	{pc}		; (ldr pc, [sp], #4)
   2191c:	push	{r0, r1, r2, r3, r4, lr}
   21920:	mov	ip, #0
   21924:	str	ip, [sp, #12]
   21928:	ldr	ip, [sp, #28]
   2192c:	stmib	sp, {r2, ip}
   21930:	ldr	ip, [sp, #24]
   21934:	str	ip, [sp]
   21938:	bl	211f8 <ftello64@plt+0xfb78>
   2193c:	add	sp, sp, #20
   21940:	pop	{pc}		; (ldr pc, [sp], #4)
   21944:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   21948:	mov	ip, #1
   2194c:	str	ip, [sp, #20]
   21950:	ldr	ip, [sp, #44]	; 0x2c
   21954:	str	ip, [sp, #16]
   21958:	ldr	ip, [sp, #40]	; 0x28
   2195c:	str	ip, [sp, #12]
   21960:	mov	ip, #0
   21964:	str	ip, [sp, #8]
   21968:	ldr	ip, [sp, #36]	; 0x24
   2196c:	str	ip, [sp, #4]
   21970:	ldr	ip, [sp, #32]
   21974:	str	ip, [sp]
   21978:	bl	21530 <ftello64@plt+0xfeb0>
   2197c:	add	sp, sp, #28
   21980:	pop	{pc}		; (ldr pc, [sp], #4)
   21984:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   21988:	mov	ip, #0
   2198c:	str	ip, [sp, #20]
   21990:	ldr	ip, [sp, #48]	; 0x30
   21994:	str	ip, [sp, #16]
   21998:	ldr	ip, [sp, #44]	; 0x2c
   2199c:	str	ip, [sp, #12]
   219a0:	ldr	ip, [sp, #40]	; 0x28
   219a4:	str	ip, [sp, #8]
   219a8:	ldr	ip, [sp, #36]	; 0x24
   219ac:	str	ip, [sp, #4]
   219b0:	ldr	ip, [sp, #32]
   219b4:	str	ip, [sp]
   219b8:	bl	21530 <ftello64@plt+0xfeb0>
   219bc:	add	sp, sp, #28
   219c0:	pop	{pc}		; (ldr pc, [sp], #4)
   219c4:	ldrb	ip, [r0, #28]
   219c8:	cmp	r2, #0
   219cc:	bicne	ip, ip, #4
   219d0:	orrne	ip, ip, #2
   219d4:	strbne	ip, [r0, #28]
   219d8:	stmne	r1, {r2, r3}
   219dc:	ldrne	r3, [sp]
   219e0:	biceq	ip, ip, #6
   219e4:	strbeq	ip, [r0, #28]
   219e8:	strne	r3, [r1, #8]
   219ec:	streq	r2, [r1]
   219f0:	streq	r2, [r1, #8]
   219f4:	streq	r2, [r1, #4]
   219f8:	bx	lr
   219fc:	push	{r4, r5, r6, lr}
   21a00:	mov	r2, r1
   21a04:	mov	r4, r1
   21a08:	mov	r1, #0
   21a0c:	mov	r5, r0
   21a10:	bl	11578 <memchr@plt>
   21a14:	cmp	r0, #0
   21a18:	subne	r4, r0, r5
   21a1c:	addne	r4, r4, #1
   21a20:	mov	r0, r4
   21a24:	pop	{r4, r5, r6, pc}
   21a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21a2c:	sub	sp, sp, #68	; 0x44
   21a30:	mov	r8, r1
   21a34:	bl	113bc <strdup@plt>
   21a38:	subs	r4, r0, #0
   21a3c:	bne	21a44 <ftello64@plt+0x103c4>
   21a40:	bl	22860 <ftello64@plt+0x111e0>
   21a44:	bl	1141c <__ctype_get_mb_cur_max@plt>
   21a48:	cmp	r0, #1
   21a4c:	bls	21e08 <ftello64@plt+0x10788>
   21a50:	cmp	r8, #0
   21a54:	bne	21b28 <ftello64@plt+0x104a8>
   21a58:	mov	r0, r4
   21a5c:	str	r4, [sp, #24]
   21a60:	bl	114e8 <strlen@plt>
   21a64:	ldr	sl, [pc, #1084]	; 21ea8 <ftello64@plt+0x10828>
   21a68:	mov	r2, #0
   21a6c:	add	r8, sp, #12
   21a70:	mov	r7, r2
   21a74:	mov	r5, r2
   21a78:	mov	r9, #1
   21a7c:	str	r2, [sp, #12]
   21a80:	strb	r2, [sp, #8]
   21a84:	str	r2, [r8, #4]
   21a88:	strb	r2, [sp, #20]
   21a8c:	add	r0, r4, r0
   21a90:	str	r0, [sp, #4]
   21a94:	ldr	r6, [sp, #24]
   21a98:	ldr	fp, [sp, #4]
   21a9c:	cmp	r6, fp
   21aa0:	bcs	21df8 <ftello64@plt+0x10778>
   21aa4:	ldrb	r3, [sp, #20]
   21aa8:	cmp	r3, #0
   21aac:	bne	21aec <ftello64@plt+0x1046c>
   21ab0:	ldrb	r3, [sp, #8]
   21ab4:	cmp	r3, #0
   21ab8:	bne	21d70 <ftello64@plt+0x106f0>
   21abc:	ldrb	r3, [r6]
   21ac0:	lsr	r2, r3, #5
   21ac4:	and	r3, r3, #31
   21ac8:	ldr	r2, [sl, r2, lsl #2]
   21acc:	lsr	r3, r2, r3
   21ad0:	tst	r3, #1
   21ad4:	beq	21d5c <ftello64@plt+0x106dc>
   21ad8:	str	r9, [sp, #28]
   21adc:	ldrb	r3, [r6]
   21ae0:	strb	r9, [sp, #32]
   21ae4:	str	r3, [sp, #36]	; 0x24
   21ae8:	strb	r9, [sp, #20]
   21aec:	cmp	r5, #0
   21af0:	ldr	r6, [sp, #24]
   21af4:	beq	21cf4 <ftello64@plt+0x10674>
   21af8:	cmp	r5, #1
   21afc:	bne	21d28 <ftello64@plt+0x106a8>
   21b00:	ldrb	r3, [sp, #32]
   21b04:	cmp	r3, #0
   21b08:	beq	21d10 <ftello64@plt+0x10690>
   21b0c:	ldr	r0, [sp, #36]	; 0x24
   21b10:	bl	114dc <iswspace@plt>
   21b14:	cmp	r0, #0
   21b18:	movne	r7, r6
   21b1c:	moveq	r5, #1
   21b20:	movne	r5, #2
   21b24:	b	21d10 <ftello64@plt+0x10690>
   21b28:	mov	r0, r4
   21b2c:	str	r4, [sp, #24]
   21b30:	bl	114e8 <strlen@plt>
   21b34:	ldr	r9, [pc, #876]	; 21ea8 <ftello64@plt+0x10828>
   21b38:	add	r5, sp, #12
   21b3c:	mov	r6, #1
   21b40:	mov	r3, #0
   21b44:	str	r3, [sp, #12]
   21b48:	strb	r3, [sp, #8]
   21b4c:	str	r3, [r5, #4]
   21b50:	strb	r3, [sp, #20]
   21b54:	add	r0, r4, r0
   21b58:	str	r0, [sp, #4]
   21b5c:	ldr	r7, [sp, #24]
   21b60:	ldr	sl, [sp, #4]
   21b64:	cmp	r7, sl
   21b68:	bcc	21b9c <ftello64@plt+0x1051c>
   21b6c:	ldr	r5, [sp, #24]
   21b70:	mov	r0, r5
   21b74:	bl	114e8 <strlen@plt>
   21b78:	mov	r1, r5
   21b7c:	add	r2, r0, #1
   21b80:	mov	r0, r4
   21b84:	bl	11314 <memmove@plt>
   21b88:	cmp	r8, #1
   21b8c:	bne	21a58 <ftello64@plt+0x103d8>
   21b90:	mov	r0, r4
   21b94:	add	sp, sp, #68	; 0x44
   21b98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21b9c:	ldrb	r3, [sp, #20]
   21ba0:	cmp	r3, #0
   21ba4:	bne	21be4 <ftello64@plt+0x10564>
   21ba8:	ldrb	r3, [sp, #8]
   21bac:	cmp	r3, #0
   21bb0:	bne	21c44 <ftello64@plt+0x105c4>
   21bb4:	ldrb	r3, [r7]
   21bb8:	lsr	r2, r3, #5
   21bbc:	and	r3, r3, #31
   21bc0:	ldr	r2, [r9, r2, lsl #2]
   21bc4:	lsr	r3, r2, r3
   21bc8:	tst	r3, #1
   21bcc:	beq	21c1c <ftello64@plt+0x1059c>
   21bd0:	str	r6, [sp, #28]
   21bd4:	ldrb	r3, [r7]
   21bd8:	strb	r6, [sp, #32]
   21bdc:	str	r3, [sp, #36]	; 0x24
   21be0:	strb	r6, [sp, #20]
   21be4:	ldrb	r3, [sp, #32]
   21be8:	cmp	r3, #0
   21bec:	beq	21b6c <ftello64@plt+0x104ec>
   21bf0:	ldr	r0, [sp, #36]	; 0x24
   21bf4:	bl	114dc <iswspace@plt>
   21bf8:	cmp	r0, #0
   21bfc:	beq	21b6c <ftello64@plt+0x104ec>
   21c00:	ldr	r3, [sp, #24]
   21c04:	ldr	r2, [sp, #28]
   21c08:	add	r3, r3, r2
   21c0c:	str	r3, [sp, #24]
   21c10:	mov	r3, #0
   21c14:	strb	r3, [sp, #20]
   21c18:	b	21b5c <ftello64@plt+0x104dc>
   21c1c:	mov	r0, r5
   21c20:	bl	11380 <mbsinit@plt>
   21c24:	cmp	r0, #0
   21c28:	bne	21c40 <ftello64@plt+0x105c0>
   21c2c:	ldr	r3, [pc, #632]	; 21eac <ftello64@plt+0x1082c>
   21c30:	ldr	r1, [pc, #632]	; 21eb0 <ftello64@plt+0x10830>
   21c34:	ldr	r0, [pc, #632]	; 21eb4 <ftello64@plt+0x10834>
   21c38:	mov	r2, #135	; 0x87
   21c3c:	bl	11668 <__assert_fail@plt>
   21c40:	strb	r6, [sp, #8]
   21c44:	mov	r3, r5
   21c48:	sub	r2, sl, r7
   21c4c:	mov	r1, r7
   21c50:	add	r0, sp, #36	; 0x24
   21c54:	bl	23258 <ftello64@plt+0x11bd8>
   21c58:	cmn	r0, #1
   21c5c:	str	r0, [sp, #28]
   21c60:	streq	r6, [sp, #28]
   21c64:	beq	21c80 <ftello64@plt+0x10600>
   21c68:	cmn	r0, #2
   21c6c:	ldr	r2, [sp, #24]
   21c70:	bne	21c8c <ftello64@plt+0x1060c>
   21c74:	ldr	r3, [sp, #4]
   21c78:	sub	r3, r3, r2
   21c7c:	str	r3, [sp, #28]
   21c80:	mov	r3, #0
   21c84:	strb	r3, [sp, #32]
   21c88:	b	21be0 <ftello64@plt+0x10560>
   21c8c:	cmp	r0, #0
   21c90:	bne	21cd8 <ftello64@plt+0x10658>
   21c94:	str	r6, [sp, #28]
   21c98:	ldrb	r3, [r2]
   21c9c:	cmp	r3, #0
   21ca0:	beq	21cb8 <ftello64@plt+0x10638>
   21ca4:	ldr	r3, [pc, #512]	; 21eac <ftello64@plt+0x1082c>
   21ca8:	mov	r2, #162	; 0xa2
   21cac:	ldr	r1, [pc, #508]	; 21eb0 <ftello64@plt+0x10830>
   21cb0:	ldr	r0, [pc, #512]	; 21eb8 <ftello64@plt+0x10838>
   21cb4:	b	21c3c <ftello64@plt+0x105bc>
   21cb8:	ldr	r3, [sp, #36]	; 0x24
   21cbc:	cmp	r3, #0
   21cc0:	beq	21cd8 <ftello64@plt+0x10658>
   21cc4:	ldr	r3, [pc, #480]	; 21eac <ftello64@plt+0x1082c>
   21cc8:	mov	r2, #163	; 0xa3
   21ccc:	ldr	r1, [pc, #476]	; 21eb0 <ftello64@plt+0x10830>
   21cd0:	ldr	r0, [pc, #484]	; 21ebc <ftello64@plt+0x1083c>
   21cd4:	b	21c3c <ftello64@plt+0x105bc>
   21cd8:	mov	r0, r5
   21cdc:	strb	r6, [sp, #32]
   21ce0:	bl	11380 <mbsinit@plt>
   21ce4:	cmp	r0, #0
   21ce8:	movne	r3, #0
   21cec:	strbne	r3, [sp, #8]
   21cf0:	b	21be0 <ftello64@plt+0x10560>
   21cf4:	ldrb	r3, [sp, #32]
   21cf8:	cmp	r3, #0
   21cfc:	beq	21d54 <ftello64@plt+0x106d4>
   21d00:	ldr	r0, [sp, #36]	; 0x24
   21d04:	bl	114dc <iswspace@plt>
   21d08:	clz	r5, r0
   21d0c:	lsr	r5, r5, #5
   21d10:	ldr	r3, [sp, #28]
   21d14:	add	r3, r6, r3
   21d18:	str	r3, [sp, #24]
   21d1c:	mov	r3, #0
   21d20:	strb	r3, [sp, #20]
   21d24:	b	21a94 <ftello64@plt+0x10414>
   21d28:	cmp	r5, #2
   21d2c:	bne	21d54 <ftello64@plt+0x106d4>
   21d30:	ldrb	r3, [sp, #32]
   21d34:	cmp	r3, #0
   21d38:	beq	21d54 <ftello64@plt+0x106d4>
   21d3c:	ldr	r0, [sp, #36]	; 0x24
   21d40:	bl	114dc <iswspace@plt>
   21d44:	cmp	r0, #0
   21d48:	movne	r5, #2
   21d4c:	moveq	r5, #1
   21d50:	b	21d10 <ftello64@plt+0x10690>
   21d54:	mov	r5, #1
   21d58:	b	21d10 <ftello64@plt+0x10690>
   21d5c:	mov	r0, r8
   21d60:	bl	11380 <mbsinit@plt>
   21d64:	cmp	r0, #0
   21d68:	beq	21c2c <ftello64@plt+0x105ac>
   21d6c:	strb	r9, [sp, #8]
   21d70:	mov	r3, r8
   21d74:	sub	r2, fp, r6
   21d78:	mov	r1, r6
   21d7c:	add	r0, sp, #36	; 0x24
   21d80:	bl	23258 <ftello64@plt+0x11bd8>
   21d84:	cmn	r0, #1
   21d88:	str	r0, [sp, #28]
   21d8c:	streq	r9, [sp, #28]
   21d90:	beq	21dac <ftello64@plt+0x1072c>
   21d94:	cmn	r0, #2
   21d98:	ldr	r2, [sp, #24]
   21d9c:	bne	21db8 <ftello64@plt+0x10738>
   21da0:	ldr	r3, [sp, #4]
   21da4:	sub	r3, r3, r2
   21da8:	str	r3, [sp, #28]
   21dac:	mov	r3, #0
   21db0:	strb	r3, [sp, #32]
   21db4:	b	21ae8 <ftello64@plt+0x10468>
   21db8:	cmp	r0, #0
   21dbc:	bne	21ddc <ftello64@plt+0x1075c>
   21dc0:	str	r9, [sp, #28]
   21dc4:	ldrb	r3, [r2]
   21dc8:	cmp	r3, #0
   21dcc:	bne	21ca4 <ftello64@plt+0x10624>
   21dd0:	ldr	r3, [sp, #36]	; 0x24
   21dd4:	cmp	r3, #0
   21dd8:	bne	21cc4 <ftello64@plt+0x10644>
   21ddc:	mov	r0, r8
   21de0:	strb	r9, [sp, #32]
   21de4:	bl	11380 <mbsinit@plt>
   21de8:	cmp	r0, #0
   21dec:	movne	r3, #0
   21df0:	strbne	r3, [sp, #8]
   21df4:	b	21ae8 <ftello64@plt+0x10468>
   21df8:	cmp	r5, #2
   21dfc:	moveq	r3, #0
   21e00:	strbeq	r3, [r7]
   21e04:	b	21b90 <ftello64@plt+0x10510>
   21e08:	cmp	r8, #0
   21e0c:	movne	r6, r4
   21e10:	bne	21e5c <ftello64@plt+0x107dc>
   21e14:	mov	r0, r4
   21e18:	bl	114e8 <strlen@plt>
   21e1c:	mov	r7, #0
   21e20:	sub	r0, r0, #1
   21e24:	add	r5, r4, r0
   21e28:	cmp	r4, r5
   21e2c:	mov	r6, r5
   21e30:	bhi	21b90 <ftello64@plt+0x10510>
   21e34:	bl	114c4 <__ctype_b_loc@plt>
   21e38:	ldrb	r3, [r6]
   21e3c:	sub	r5, r5, #1
   21e40:	lsl	r3, r3, #1
   21e44:	ldr	r2, [r0]
   21e48:	ldrh	r3, [r2, r3]
   21e4c:	tst	r3, #8192	; 0x2000
   21e50:	beq	21b90 <ftello64@plt+0x10510>
   21e54:	strb	r7, [r5, #1]
   21e58:	b	21e28 <ftello64@plt+0x107a8>
   21e5c:	mov	r7, r6
   21e60:	ldrb	r5, [r6], #1
   21e64:	cmp	r5, #0
   21e68:	beq	21e84 <ftello64@plt+0x10804>
   21e6c:	bl	114c4 <__ctype_b_loc@plt>
   21e70:	lsl	r5, r5, #1
   21e74:	ldr	r3, [r0]
   21e78:	ldrh	r3, [r3, r5]
   21e7c:	tst	r3, #8192	; 0x2000
   21e80:	bne	21e5c <ftello64@plt+0x107dc>
   21e84:	mov	r0, r7
   21e88:	bl	114e8 <strlen@plt>
   21e8c:	mov	r1, r7
   21e90:	add	r2, r0, #1
   21e94:	mov	r0, r4
   21e98:	bl	11314 <memmove@plt>
   21e9c:	cmp	r8, #1
   21ea0:	bne	21e14 <ftello64@plt+0x10794>
   21ea4:	b	21b90 <ftello64@plt+0x10510>
   21ea8:	andeq	r6, r2, r4, lsr #20
   21eac:	muleq	r2, pc, r6	; <UNPREDICTABLE>
   21eb0:			; <UNDEFINED> instruction: 0x000266b1
   21eb4:	andeq	r6, r2, r6, ror #6
   21eb8:	andeq	r6, r2, sp, ror r3
   21ebc:	muleq	r2, r4, r3
   21ec0:	push	{r4, r5, r6, lr}
   21ec4:	sub	sp, sp, #32
   21ec8:	cmp	r1, #0
   21ecc:	mov	r5, r0
   21ed0:	ldr	r4, [sp, #48]	; 0x30
   21ed4:	ldr	r6, [sp, #52]	; 0x34
   21ed8:	beq	21f8c <ftello64@plt+0x1090c>
   21edc:	stm	sp, {r2, r3}
   21ee0:	mov	r3, r1
   21ee4:	ldr	r2, [pc, #860]	; 22248 <ftello64@plt+0x10bc8>
   21ee8:	mov	r1, #1
   21eec:	bl	1156c <__fprintf_chk@plt>
   21ef0:	mov	r2, #5
   21ef4:	ldr	r1, [pc, #848]	; 2224c <ftello64@plt+0x10bcc>
   21ef8:	mov	r0, #0
   21efc:	bl	113b0 <dcgettext@plt>
   21f00:	ldr	r3, [pc, #840]	; 22250 <ftello64@plt+0x10bd0>
   21f04:	ldr	r2, [pc, #840]	; 22254 <ftello64@plt+0x10bd4>
   21f08:	str	r3, [sp]
   21f0c:	mov	r1, #1
   21f10:	mov	r3, r0
   21f14:	mov	r0, r5
   21f18:	bl	1156c <__fprintf_chk@plt>
   21f1c:	mov	r1, r5
   21f20:	mov	r0, #10
   21f24:	bl	113a4 <fputc_unlocked@plt>
   21f28:	mov	r2, #5
   21f2c:	ldr	r1, [pc, #804]	; 22258 <ftello64@plt+0x10bd8>
   21f30:	mov	r0, #0
   21f34:	bl	113b0 <dcgettext@plt>
   21f38:	mov	r1, #1
   21f3c:	ldr	r3, [pc, #792]	; 2225c <ftello64@plt+0x10bdc>
   21f40:	mov	r2, r0
   21f44:	mov	r0, r5
   21f48:	bl	1156c <__fprintf_chk@plt>
   21f4c:	mov	r1, r5
   21f50:	mov	r0, #10
   21f54:	bl	113a4 <fputc_unlocked@plt>
   21f58:	cmp	r6, #9
   21f5c:	ldrls	pc, [pc, r6, lsl #2]
   21f60:	b	2223c <ftello64@plt+0x10bbc>
   21f64:	andeq	r2, r2, ip, ror r0
   21f68:	andeq	r1, r2, r4, lsr #31
   21f6c:	ldrdeq	r1, [r2], -r0
   21f70:	andeq	r2, r2, r4
   21f74:	andeq	r2, r2, r0, asr #32
   21f78:	andeq	r2, r2, r4, lsl #1
   21f7c:	andeq	r2, r2, ip, asr #1
   21f80:	andeq	r2, r2, ip, lsl r1
   21f84:	andeq	r2, r2, r4, ror r1
   21f88:	ldrdeq	r2, [r2], -r4
   21f8c:	str	r3, [sp]
   21f90:	mov	r1, #1
   21f94:	mov	r3, r2
   21f98:	ldr	r2, [pc, #704]	; 22260 <ftello64@plt+0x10be0>
   21f9c:	bl	1156c <__fprintf_chk@plt>
   21fa0:	b	21ef0 <ftello64@plt+0x10870>
   21fa4:	mov	r2, #5
   21fa8:	ldr	r1, [pc, #692]	; 22264 <ftello64@plt+0x10be4>
   21fac:	mov	r0, #0
   21fb0:	bl	113b0 <dcgettext@plt>
   21fb4:	ldr	r3, [r4]
   21fb8:	mov	r1, #1
   21fbc:	mov	r2, r0
   21fc0:	mov	r0, r5
   21fc4:	add	sp, sp, #32
   21fc8:	pop	{r4, r5, r6, lr}
   21fcc:	b	1156c <__fprintf_chk@plt>
   21fd0:	mov	r2, #5
   21fd4:	ldr	r1, [pc, #652]	; 22268 <ftello64@plt+0x10be8>
   21fd8:	mov	r0, #0
   21fdc:	bl	113b0 <dcgettext@plt>
   21fe0:	ldr	r3, [r4, #4]
   21fe4:	mov	r1, #1
   21fe8:	str	r3, [sp, #48]	; 0x30
   21fec:	ldr	r3, [r4]
   21ff0:	mov	r2, r0
   21ff4:	mov	r0, r5
   21ff8:	add	sp, sp, #32
   21ffc:	pop	{r4, r5, r6, lr}
   22000:	b	1156c <__fprintf_chk@plt>
   22004:	mov	r2, #5
   22008:	ldr	r1, [pc, #604]	; 2226c <ftello64@plt+0x10bec>
   2200c:	mov	r0, #0
   22010:	bl	113b0 <dcgettext@plt>
   22014:	ldr	r3, [r4, #8]
   22018:	mov	r1, #1
   2201c:	str	r3, [sp, #52]	; 0x34
   22020:	ldr	r3, [r4, #4]
   22024:	str	r3, [sp, #48]	; 0x30
   22028:	ldr	r3, [r4]
   2202c:	mov	r2, r0
   22030:	mov	r0, r5
   22034:	add	sp, sp, #32
   22038:	pop	{r4, r5, r6, lr}
   2203c:	b	1156c <__fprintf_chk@plt>
   22040:	mov	r2, #5
   22044:	ldr	r1, [pc, #548]	; 22270 <ftello64@plt+0x10bf0>
   22048:	mov	r0, #0
   2204c:	bl	113b0 <dcgettext@plt>
   22050:	ldr	r3, [r4, #12]
   22054:	mov	r1, #1
   22058:	str	r3, [sp, #8]
   2205c:	ldr	r3, [r4, #8]
   22060:	str	r3, [sp, #4]
   22064:	ldr	r3, [r4, #4]
   22068:	str	r3, [sp]
   2206c:	ldr	r3, [r4]
   22070:	mov	r2, r0
   22074:	mov	r0, r5
   22078:	bl	1156c <__fprintf_chk@plt>
   2207c:	add	sp, sp, #32
   22080:	pop	{r4, r5, r6, pc}
   22084:	mov	r2, #5
   22088:	ldr	r1, [pc, #484]	; 22274 <ftello64@plt+0x10bf4>
   2208c:	mov	r0, #0
   22090:	bl	113b0 <dcgettext@plt>
   22094:	ldr	r3, [r4, #16]
   22098:	mov	r1, #1
   2209c:	str	r3, [sp, #12]
   220a0:	ldr	r3, [r4, #12]
   220a4:	str	r3, [sp, #8]
   220a8:	ldr	r3, [r4, #8]
   220ac:	str	r3, [sp, #4]
   220b0:	ldr	r3, [r4, #4]
   220b4:	str	r3, [sp]
   220b8:	ldr	r3, [r4]
   220bc:	mov	r2, r0
   220c0:	mov	r0, r5
   220c4:	bl	1156c <__fprintf_chk@plt>
   220c8:	b	2207c <ftello64@plt+0x109fc>
   220cc:	mov	r2, #5
   220d0:	ldr	r1, [pc, #416]	; 22278 <ftello64@plt+0x10bf8>
   220d4:	mov	r0, #0
   220d8:	bl	113b0 <dcgettext@plt>
   220dc:	ldr	r3, [r4, #20]
   220e0:	mov	r1, #1
   220e4:	str	r3, [sp, #16]
   220e8:	ldr	r3, [r4, #16]
   220ec:	str	r3, [sp, #12]
   220f0:	ldr	r3, [r4, #12]
   220f4:	str	r3, [sp, #8]
   220f8:	ldr	r3, [r4, #8]
   220fc:	str	r3, [sp, #4]
   22100:	ldr	r3, [r4, #4]
   22104:	str	r3, [sp]
   22108:	ldr	r3, [r4]
   2210c:	mov	r2, r0
   22110:	mov	r0, r5
   22114:	bl	1156c <__fprintf_chk@plt>
   22118:	b	2207c <ftello64@plt+0x109fc>
   2211c:	mov	r2, #5
   22120:	ldr	r1, [pc, #340]	; 2227c <ftello64@plt+0x10bfc>
   22124:	mov	r0, #0
   22128:	bl	113b0 <dcgettext@plt>
   2212c:	ldr	r3, [r4, #24]
   22130:	mov	r1, #1
   22134:	str	r3, [sp, #20]
   22138:	ldr	r3, [r4, #20]
   2213c:	str	r3, [sp, #16]
   22140:	ldr	r3, [r4, #16]
   22144:	str	r3, [sp, #12]
   22148:	ldr	r3, [r4, #12]
   2214c:	str	r3, [sp, #8]
   22150:	ldr	r3, [r4, #8]
   22154:	str	r3, [sp, #4]
   22158:	ldr	r3, [r4, #4]
   2215c:	str	r3, [sp]
   22160:	ldr	r3, [r4]
   22164:	mov	r2, r0
   22168:	mov	r0, r5
   2216c:	bl	1156c <__fprintf_chk@plt>
   22170:	b	2207c <ftello64@plt+0x109fc>
   22174:	mov	r2, #5
   22178:	ldr	r1, [pc, #256]	; 22280 <ftello64@plt+0x10c00>
   2217c:	mov	r0, #0
   22180:	bl	113b0 <dcgettext@plt>
   22184:	ldr	r3, [r4, #28]
   22188:	mov	r1, #1
   2218c:	str	r3, [sp, #24]
   22190:	ldr	r3, [r4, #24]
   22194:	str	r3, [sp, #20]
   22198:	ldr	r3, [r4, #20]
   2219c:	str	r3, [sp, #16]
   221a0:	ldr	r3, [r4, #16]
   221a4:	str	r3, [sp, #12]
   221a8:	ldr	r3, [r4, #12]
   221ac:	str	r3, [sp, #8]
   221b0:	ldr	r3, [r4, #8]
   221b4:	str	r3, [sp, #4]
   221b8:	ldr	r3, [r4, #4]
   221bc:	str	r3, [sp]
   221c0:	ldr	r3, [r4]
   221c4:	mov	r2, r0
   221c8:	mov	r0, r5
   221cc:	bl	1156c <__fprintf_chk@plt>
   221d0:	b	2207c <ftello64@plt+0x109fc>
   221d4:	ldr	r1, [pc, #168]	; 22284 <ftello64@plt+0x10c04>
   221d8:	mov	r2, #5
   221dc:	mov	r0, #0
   221e0:	bl	113b0 <dcgettext@plt>
   221e4:	ldr	r3, [r4, #32]
   221e8:	mov	r1, #1
   221ec:	str	r3, [sp, #28]
   221f0:	ldr	r3, [r4, #28]
   221f4:	str	r3, [sp, #24]
   221f8:	ldr	r3, [r4, #24]
   221fc:	str	r3, [sp, #20]
   22200:	ldr	r3, [r4, #20]
   22204:	str	r3, [sp, #16]
   22208:	ldr	r3, [r4, #16]
   2220c:	str	r3, [sp, #12]
   22210:	ldr	r3, [r4, #12]
   22214:	str	r3, [sp, #8]
   22218:	ldr	r3, [r4, #8]
   2221c:	str	r3, [sp, #4]
   22220:	ldr	r3, [r4, #4]
   22224:	str	r3, [sp]
   22228:	ldr	r3, [r4]
   2222c:	mov	r2, r0
   22230:	mov	r0, r5
   22234:	bl	1156c <__fprintf_chk@plt>
   22238:	b	2207c <ftello64@plt+0x109fc>
   2223c:	mov	r2, #5
   22240:	ldr	r1, [pc, #64]	; 22288 <ftello64@plt+0x10c08>
   22244:	b	221dc <ftello64@plt+0x10b5c>
   22248:			; <UNDEFINED> instruction: 0x000266be
   2224c:	ldrdeq	r6, [r2], -r1
   22250:	andeq	r0, r0, r6, ror #15
   22254:	muleq	r2, pc, r9	; <UNPREDICTABLE>
   22258:	ldrdeq	r6, [r2], -r5
   2225c:	andeq	r6, r2, r0, lsl #15
   22260:	andeq	r6, r2, sl, asr #13
   22264:	andeq	r6, r2, r2, lsr #15
   22268:			; <UNDEFINED> instruction: 0x000267b2
   2226c:	andeq	r6, r2, r9, asr #15
   22270:	andeq	r6, r2, r5, ror #15
   22274:	andeq	r6, r2, r5, lsl #16
   22278:	andeq	r6, r2, r9, lsr #16
   2227c:	andeq	r6, r2, r1, asr r8
   22280:	andeq	r6, r2, sp, ror r8
   22284:	andeq	r6, r2, sp, lsr #17
   22288:	andeq	r6, r2, r1, ror #17
   2228c:	push	{r0, r1, r4, lr}
   22290:	mov	ip, #0
   22294:	ldr	lr, [sp, #16]
   22298:	ldr	r4, [lr, ip, lsl #2]
   2229c:	cmp	r4, #0
   222a0:	bne	222b8 <ftello64@plt+0x10c38>
   222a4:	str	ip, [sp, #4]
   222a8:	str	lr, [sp]
   222ac:	bl	21ec0 <ftello64@plt+0x10840>
   222b0:	add	sp, sp, #8
   222b4:	pop	{r4, pc}
   222b8:	add	ip, ip, #1
   222bc:	b	22298 <ftello64@plt+0x10c18>
   222c0:	push	{r4, r5, lr}
   222c4:	sub	sp, sp, #52	; 0x34
   222c8:	mov	ip, #0
   222cc:	ldr	r5, [sp, #64]	; 0x40
   222d0:	add	lr, sp, #8
   222d4:	ldr	r4, [r5, ip, lsl #2]
   222d8:	cmp	r4, #0
   222dc:	str	r4, [lr, ip, lsl #2]
   222e0:	beq	222f0 <ftello64@plt+0x10c70>
   222e4:	add	ip, ip, #1
   222e8:	cmp	ip, #10
   222ec:	bne	222d4 <ftello64@plt+0x10c54>
   222f0:	str	ip, [sp, #4]
   222f4:	str	lr, [sp]
   222f8:	bl	21ec0 <ftello64@plt+0x10840>
   222fc:	add	sp, sp, #52	; 0x34
   22300:	pop	{r4, r5, pc}
   22304:	push	{r3}		; (str r3, [sp, #-4]!)
   22308:	push	{r0, r1, r2, r3, lr}
   2230c:	add	r3, sp, #24
   22310:	str	r3, [sp, #12]
   22314:	str	r3, [sp]
   22318:	ldr	r3, [sp, #20]
   2231c:	bl	222c0 <ftello64@plt+0x10c40>
   22320:	add	sp, sp, #16
   22324:	pop	{lr}		; (ldr lr, [sp], #4)
   22328:	add	sp, sp, #4
   2232c:	bx	lr
   22330:	ldr	r3, [pc, #116]	; 223ac <ftello64@plt+0x10d2c>
   22334:	push	{r4, lr}
   22338:	mov	r0, #10
   2233c:	ldr	r1, [r3]
   22340:	bl	113a4 <fputc_unlocked@plt>
   22344:	mov	r2, #5
   22348:	ldr	r1, [pc, #96]	; 223b0 <ftello64@plt+0x10d30>
   2234c:	mov	r0, #0
   22350:	bl	113b0 <dcgettext@plt>
   22354:	ldr	r2, [pc, #88]	; 223b4 <ftello64@plt+0x10d34>
   22358:	mov	r1, r0
   2235c:	mov	r0, #1
   22360:	bl	11554 <__printf_chk@plt>
   22364:	mov	r2, #5
   22368:	ldr	r1, [pc, #72]	; 223b8 <ftello64@plt+0x10d38>
   2236c:	mov	r0, #0
   22370:	bl	113b0 <dcgettext@plt>
   22374:	ldr	r3, [pc, #64]	; 223bc <ftello64@plt+0x10d3c>
   22378:	ldr	r2, [pc, #64]	; 223c0 <ftello64@plt+0x10d40>
   2237c:	mov	r1, r0
   22380:	mov	r0, #1
   22384:	bl	11554 <__printf_chk@plt>
   22388:	mov	r2, #5
   2238c:	ldr	r1, [pc, #48]	; 223c4 <ftello64@plt+0x10d44>
   22390:	mov	r0, #0
   22394:	bl	113b0 <dcgettext@plt>
   22398:	ldr	r2, [pc, #40]	; 223c8 <ftello64@plt+0x10d48>
   2239c:	pop	{r4, lr}
   223a0:	mov	r1, r0
   223a4:	mov	r0, #1
   223a8:	b	11554 <__printf_chk@plt>
   223ac:	strdeq	r7, [r3], -r4
   223b0:	andeq	r6, r2, sp, lsl r9
   223b4:	andeq	r6, r2, r1, lsr r9
   223b8:	andeq	r6, r2, r7, asr #18
   223bc:	andeq	r5, r2, r1, ror pc
   223c0:	muleq	r2, r9, pc	; <UNPREDICTABLE>
   223c4:	andeq	r6, r2, fp, asr r9
   223c8:	andeq	r6, r2, r2, lsl #19
   223cc:	push	{r4, lr}
   223d0:	bl	22ddc <ftello64@plt+0x1175c>
   223d4:	cmp	r0, #0
   223d8:	popne	{r4, pc}
   223dc:	bl	22860 <ftello64@plt+0x111e0>
   223e0:	push	{r4, lr}
   223e4:	bl	22ddc <ftello64@plt+0x1175c>
   223e8:	cmp	r0, #0
   223ec:	popne	{r4, pc}
   223f0:	bl	22860 <ftello64@plt+0x111e0>
   223f4:	b	223cc <ftello64@plt+0x10d4c>
   223f8:	push	{r4, r5, r6, lr}
   223fc:	mov	r5, r0
   22400:	mov	r4, r1
   22404:	bl	22e1c <ftello64@plt+0x1179c>
   22408:	cmp	r0, #0
   2240c:	popne	{r4, r5, r6, pc}
   22410:	adds	r4, r4, #0
   22414:	movne	r4, #1
   22418:	cmp	r5, #0
   2241c:	orreq	r4, r4, #1
   22420:	cmp	r4, #0
   22424:	popeq	{r4, r5, r6, pc}
   22428:	bl	22860 <ftello64@plt+0x111e0>
   2242c:	push	{r4, lr}
   22430:	cmp	r1, #0
   22434:	orreq	r1, r1, #1
   22438:	bl	22e1c <ftello64@plt+0x1179c>
   2243c:	cmp	r0, #0
   22440:	popne	{r4, pc}
   22444:	bl	22860 <ftello64@plt+0x111e0>
   22448:	push	{r4, r5, r6, lr}
   2244c:	mov	r6, r0
   22450:	mov	r5, r1
   22454:	mov	r4, r2
   22458:	bl	247f0 <ftello64@plt+0x13170>
   2245c:	cmp	r0, #0
   22460:	popne	{r4, r5, r6, pc}
   22464:	cmp	r6, #0
   22468:	beq	22478 <ftello64@plt+0x10df8>
   2246c:	cmp	r5, #0
   22470:	cmpne	r4, #0
   22474:	popeq	{r4, r5, r6, pc}
   22478:	bl	22860 <ftello64@plt+0x111e0>
   2247c:	b	22448 <ftello64@plt+0x10dc8>
   22480:	cmp	r2, #0
   22484:	cmpne	r1, #0
   22488:	moveq	r2, #1
   2248c:	moveq	r1, r2
   22490:	push	{r4, lr}
   22494:	bl	247f0 <ftello64@plt+0x13170>
   22498:	cmp	r0, #0
   2249c:	popne	{r4, pc}
   224a0:	bl	22860 <ftello64@plt+0x111e0>
   224a4:	mov	r2, r1
   224a8:	mov	r1, r0
   224ac:	mov	r0, #0
   224b0:	b	22448 <ftello64@plt+0x10dc8>
   224b4:	mov	r2, r1
   224b8:	mov	r1, r0
   224bc:	mov	r0, #0
   224c0:	b	22480 <ftello64@plt+0x10e00>
   224c4:	push	{r4, r5, r6, r7, r8, lr}
   224c8:	subs	r7, r0, #0
   224cc:	mov	r5, r1
   224d0:	mov	r6, r2
   224d4:	ldr	r4, [r1]
   224d8:	bne	22514 <ftello64@plt+0x10e94>
   224dc:	cmp	r4, #0
   224e0:	bne	224fc <ftello64@plt+0x10e7c>
   224e4:	mov	r1, r2
   224e8:	mov	r0, #64	; 0x40
   224ec:	bl	25010 <ftello64@plt+0x13990>
   224f0:	cmp	r0, #0
   224f4:	movne	r4, r0
   224f8:	addeq	r4, r0, #1
   224fc:	mov	r2, r6
   22500:	mov	r1, r4
   22504:	mov	r0, r7
   22508:	bl	22448 <ftello64@plt+0x10dc8>
   2250c:	str	r4, [r5]
   22510:	pop	{r4, r5, r6, r7, r8, pc}
   22514:	lsr	r2, r4, #1
   22518:	add	r3, r2, #1
   2251c:	mvn	r3, r3
   22520:	cmp	r4, r3
   22524:	addls	r4, r4, #1
   22528:	addls	r4, r4, r2
   2252c:	bls	224fc <ftello64@plt+0x10e7c>
   22530:	bl	22860 <ftello64@plt+0x111e0>
   22534:	mov	r2, #1
   22538:	b	224c4 <ftello64@plt+0x10e44>
   2253c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22540:	mov	sl, r0
   22544:	ldr	r8, [r1]
   22548:	mov	fp, r1
   2254c:	mov	r5, r2
   22550:	asrs	r4, r8, #1
   22554:	mov	r9, r3
   22558:	ldr	r7, [sp, #48]	; 0x30
   2255c:	bpl	225f8 <ftello64@plt+0x10f78>
   22560:	rsb	r2, r4, #-2147483648	; 0x80000000
   22564:	cmp	r8, r2
   22568:	movge	r2, #0
   2256c:	movlt	r2, #1
   22570:	mvn	r3, r9
   22574:	cmp	r2, #0
   22578:	lsr	r3, r3, #31
   2257c:	addeq	r4, r4, r8
   22580:	mvnne	r4, #-2147483648	; 0x80000000
   22584:	mov	r0, r3
   22588:	cmp	r9, r4
   2258c:	movge	r0, #0
   22590:	andlt	r0, r0, #1
   22594:	cmp	r0, #0
   22598:	str	r3, [sp, #4]
   2259c:	bne	2276c <ftello64@plt+0x110ec>
   225a0:	cmp	r7, #0
   225a4:	bge	226b8 <ftello64@plt+0x11038>
   225a8:	cmp	r4, #0
   225ac:	bge	22610 <ftello64@plt+0x10f90>
   225b0:	mov	r1, r7
   225b4:	mvn	r0, #-2147483648	; 0x80000000
   225b8:	bl	2521c <ftello64@plt+0x13b9c>
   225bc:	cmp	r0, r4
   225c0:	movle	r0, #0
   225c4:	movgt	r0, #1
   225c8:	cmp	r0, #0
   225cc:	mvnne	r6, #-2147483648	; 0x80000000
   225d0:	beq	22620 <ftello64@plt+0x10fa0>
   225d4:	mov	r1, r7
   225d8:	mov	r0, r6
   225dc:	bl	2521c <ftello64@plt+0x13b9c>
   225e0:	mov	r1, r7
   225e4:	mov	r4, r0
   225e8:	mov	r0, r6
   225ec:	bl	2543c <ftello64@plt+0x13dbc>
   225f0:	sub	r1, r6, r1
   225f4:	b	22630 <ftello64@plt+0x10fb0>
   225f8:	mvn	r2, #-2147483648	; 0x80000000
   225fc:	sub	r2, r2, r4
   22600:	cmp	r8, r2
   22604:	movle	r2, #0
   22608:	movgt	r2, #1
   2260c:	b	22570 <ftello64@plt+0x10ef0>
   22610:	cmn	r7, #1
   22614:	movne	r1, r7
   22618:	movne	r0, #-2147483648	; 0x80000000
   2261c:	bne	22784 <ftello64@plt+0x11104>
   22620:	mul	r1, r7, r4
   22624:	cmp	r1, #63	; 0x3f
   22628:	movle	r6, #64	; 0x40
   2262c:	ble	225d4 <ftello64@plt+0x10f54>
   22630:	cmp	sl, #0
   22634:	sub	r2, r4, r8
   22638:	streq	sl, [fp]
   2263c:	cmp	r2, r5
   22640:	bge	22714 <ftello64@plt+0x11094>
   22644:	cmp	r5, #0
   22648:	bge	226e0 <ftello64@plt+0x11060>
   2264c:	rsb	r2, r5, #-2147483648	; 0x80000000
   22650:	cmp	r8, r2
   22654:	movge	r2, #0
   22658:	movlt	r2, #1
   2265c:	cmp	r2, #0
   22660:	bne	226b4 <ftello64@plt+0x11034>
   22664:	ldr	r0, [sp, #4]
   22668:	add	r5, r8, r5
   2266c:	cmp	r9, r5
   22670:	movge	r0, #0
   22674:	andlt	r0, r0, #1
   22678:	cmp	r0, #0
   2267c:	mov	r4, r5
   22680:	bne	226b4 <ftello64@plt+0x11034>
   22684:	cmp	r7, #0
   22688:	bge	22728 <ftello64@plt+0x110a8>
   2268c:	cmp	r5, #0
   22690:	bge	22700 <ftello64@plt+0x11080>
   22694:	mov	r1, r7
   22698:	mvn	r0, #-2147483648	; 0x80000000
   2269c:	bl	2521c <ftello64@plt+0x13b9c>
   226a0:	cmp	r5, r0
   226a4:	movge	r0, #0
   226a8:	movlt	r0, #1
   226ac:	cmp	r0, #0
   226b0:	beq	22710 <ftello64@plt+0x11090>
   226b4:	bl	22860 <ftello64@plt+0x111e0>
   226b8:	beq	22620 <ftello64@plt+0x10fa0>
   226bc:	cmp	r4, #0
   226c0:	bge	2277c <ftello64@plt+0x110fc>
   226c4:	cmn	r4, #1
   226c8:	beq	22620 <ftello64@plt+0x10fa0>
   226cc:	mov	r1, r4
   226d0:	mov	r0, #-2147483648	; 0x80000000
   226d4:	bl	2521c <ftello64@plt+0x13b9c>
   226d8:	cmp	r7, r0
   226dc:	b	225c0 <ftello64@plt+0x10f40>
   226e0:	cmp	r8, #0
   226e4:	blt	22664 <ftello64@plt+0x10fe4>
   226e8:	mvn	r2, #-2147483648	; 0x80000000
   226ec:	sub	r2, r2, r5
   226f0:	cmp	r8, r2
   226f4:	movle	r2, #0
   226f8:	movgt	r2, #1
   226fc:	b	2265c <ftello64@plt+0x10fdc>
   22700:	cmn	r7, #1
   22704:	movne	r1, r7
   22708:	movne	r0, #-2147483648	; 0x80000000
   2270c:	bne	22760 <ftello64@plt+0x110e0>
   22710:	mul	r1, r5, r7
   22714:	mov	r0, sl
   22718:	bl	223f8 <ftello64@plt+0x10d78>
   2271c:	str	r4, [fp]
   22720:	add	sp, sp, #12
   22724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22728:	beq	22710 <ftello64@plt+0x11090>
   2272c:	cmp	r5, #0
   22730:	movge	r1, r7
   22734:	mvnge	r0, #-2147483648	; 0x80000000
   22738:	bge	22760 <ftello64@plt+0x110e0>
   2273c:	cmn	r5, #1
   22740:	beq	22710 <ftello64@plt+0x11090>
   22744:	mov	r1, r5
   22748:	mov	r0, #-2147483648	; 0x80000000
   2274c:	bl	2521c <ftello64@plt+0x13b9c>
   22750:	cmp	r7, r0
   22754:	movle	r0, #0
   22758:	movgt	r0, #1
   2275c:	b	226ac <ftello64@plt+0x1102c>
   22760:	bl	2521c <ftello64@plt+0x13b9c>
   22764:	cmp	r5, r0
   22768:	b	22754 <ftello64@plt+0x110d4>
   2276c:	cmp	r7, #0
   22770:	mov	r4, r9
   22774:	blt	22610 <ftello64@plt+0x10f90>
   22778:	beq	22620 <ftello64@plt+0x10fa0>
   2277c:	mov	r1, r7
   22780:	mvn	r0, #-2147483648	; 0x80000000
   22784:	bl	2521c <ftello64@plt+0x13b9c>
   22788:	cmp	r0, r4
   2278c:	movge	r0, #0
   22790:	movlt	r0, #1
   22794:	b	225c8 <ftello64@plt+0x10f48>
   22798:	push	{r4, lr}
   2279c:	bl	22d94 <ftello64@plt+0x11714>
   227a0:	cmp	r0, #0
   227a4:	popne	{r4, pc}
   227a8:	bl	22860 <ftello64@plt+0x111e0>
   227ac:	mov	r1, #1
   227b0:	b	22798 <ftello64@plt+0x11118>
   227b4:	push	{r4, lr}
   227b8:	bl	22d94 <ftello64@plt+0x11714>
   227bc:	cmp	r0, #0
   227c0:	popne	{r4, pc}
   227c4:	bl	22860 <ftello64@plt+0x111e0>
   227c8:	mov	r1, #1
   227cc:	b	227b4 <ftello64@plt+0x11134>
   227d0:	push	{r4, r5, r6, lr}
   227d4:	mov	r4, r1
   227d8:	mov	r5, r0
   227dc:	mov	r0, r1
   227e0:	bl	223cc <ftello64@plt+0x10d4c>
   227e4:	mov	r2, r4
   227e8:	mov	r1, r5
   227ec:	pop	{r4, r5, r6, lr}
   227f0:	b	11350 <memcpy@plt>
   227f4:	push	{r4, r5, r6, lr}
   227f8:	mov	r4, r1
   227fc:	mov	r5, r0
   22800:	mov	r0, r1
   22804:	bl	223e0 <ftello64@plt+0x10d60>
   22808:	mov	r2, r4
   2280c:	mov	r1, r5
   22810:	pop	{r4, r5, r6, lr}
   22814:	b	11350 <memcpy@plt>
   22818:	push	{r4, r5, r6, lr}
   2281c:	mov	r5, r0
   22820:	add	r0, r1, #1
   22824:	mov	r4, r1
   22828:	bl	223e0 <ftello64@plt+0x10d60>
   2282c:	mov	r2, #0
   22830:	mov	r1, r5
   22834:	strb	r2, [r0, r4]
   22838:	mov	r2, r4
   2283c:	pop	{r4, r5, r6, lr}
   22840:	b	11350 <memcpy@plt>
   22844:	push	{r4, lr}
   22848:	mov	r4, r0
   2284c:	bl	114e8 <strlen@plt>
   22850:	add	r1, r0, #1
   22854:	mov	r0, r4
   22858:	pop	{r4, lr}
   2285c:	b	227d0 <ftello64@plt+0x11150>
   22860:	ldr	r3, [pc, #44]	; 22894 <ftello64@plt+0x11214>
   22864:	push	{r4, lr}
   22868:	mov	r2, #5
   2286c:	ldr	r1, [pc, #36]	; 22898 <ftello64@plt+0x11218>
   22870:	mov	r0, #0
   22874:	ldr	r4, [r3]
   22878:	bl	113b0 <dcgettext@plt>
   2287c:	ldr	r2, [pc, #24]	; 2289c <ftello64@plt+0x1121c>
   22880:	mov	r1, #0
   22884:	mov	r3, r0
   22888:	mov	r0, r4
   2288c:	bl	11458 <error@plt>
   22890:	bl	11644 <abort@plt>
   22894:	muleq	r3, r0, r1
   22898:	andeq	r6, r2, lr, asr #19
   2289c:	andeq	r6, r2, r1, ror #5
   228a0:	push	{r0, r1, r4, lr}
   228a4:	ldr	ip, [sp, #16]
   228a8:	str	ip, [sp]
   228ac:	bl	2483c <ftello64@plt+0x131bc>
   228b0:	subs	r4, r0, #0
   228b4:	bge	228cc <ftello64@plt+0x1124c>
   228b8:	bl	11500 <__errno_location@plt>
   228bc:	ldr	r3, [r0]
   228c0:	cmp	r3, #12
   228c4:	bne	228cc <ftello64@plt+0x1124c>
   228c8:	bl	22860 <ftello64@plt+0x111e0>
   228cc:	mov	r0, r4
   228d0:	add	sp, sp, #8
   228d4:	pop	{r4, pc}
   228d8:	push	{r4, lr}
   228dc:	bl	24a4c <ftello64@plt+0x133cc>
   228e0:	subs	r4, r0, #0
   228e4:	bne	228fc <ftello64@plt+0x1127c>
   228e8:	bl	11500 <__errno_location@plt>
   228ec:	ldr	r3, [r0]
   228f0:	cmp	r3, #12
   228f4:	bne	228fc <ftello64@plt+0x1127c>
   228f8:	bl	22860 <ftello64@plt+0x111e0>
   228fc:	mov	r0, r4
   22900:	pop	{r4, pc}
   22904:	push	{r4, lr}
   22908:	bl	24c20 <ftello64@plt+0x135a0>
   2290c:	subs	r4, r0, #0
   22910:	bne	22928 <ftello64@plt+0x112a8>
   22914:	bl	11500 <__errno_location@plt>
   22918:	ldr	r3, [r0]
   2291c:	cmp	r3, #12
   22920:	bne	22928 <ftello64@plt+0x112a8>
   22924:	bl	22860 <ftello64@plt+0x111e0>
   22928:	mov	r0, r4
   2292c:	pop	{r4, pc}
   22930:	push	{r4, r5, r6, r7, r8, lr}
   22934:	subs	r4, r1, #0
   22938:	mov	r5, r0
   2293c:	bge	229f8 <ftello64@plt+0x11378>
   22940:	ldrd	r6, [r0]
   22944:	cmp	r6, #0
   22948:	sbcs	r3, r7, #0
   2294c:	bge	229ac <ftello64@plt+0x1132c>
   22950:	asr	r3, r4, #31
   22954:	mov	r2, r4
   22958:	mvn	r0, #0
   2295c:	mvn	r1, #-2147483648	; 0x80000000
   22960:	bl	2545c <ftello64@plt+0x13ddc>
   22964:	cmp	r6, r0
   22968:	sbcs	r3, r7, r1
   2296c:	movlt	r3, #1
   22970:	movge	r3, #0
   22974:	cmp	r3, #0
   22978:	movne	r2, #0
   2297c:	movne	r3, #-2147483648	; 0x80000000
   22980:	bne	229ec <ftello64@plt+0x1136c>
   22984:	ldr	r2, [r5]
   22988:	asr	r3, r4, #31
   2298c:	ldr	r1, [r5, #4]
   22990:	mul	r3, r3, r2
   22994:	mov	r0, #0
   22998:	mla	r1, r4, r1, r3
   2299c:	umull	r2, r3, r2, r4
   229a0:	add	r3, r1, r3
   229a4:	strd	r2, [r5]
   229a8:	pop	{r4, r5, r6, r7, r8, pc}
   229ac:	cmn	r4, #1
   229b0:	moveq	r3, #0
   229b4:	beq	229dc <ftello64@plt+0x1135c>
   229b8:	mov	r2, r4
   229bc:	asr	r3, r4, #31
   229c0:	mov	r0, #0
   229c4:	mov	r1, #-2147483648	; 0x80000000
   229c8:	bl	2545c <ftello64@plt+0x13ddc>
   229cc:	cmp	r0, r6
   229d0:	sbcs	r3, r1, r7
   229d4:	movlt	r3, #1
   229d8:	movge	r3, #0
   229dc:	cmp	r3, #0
   229e0:	mvnne	r2, #0
   229e4:	mvnne	r3, #-2147483648	; 0x80000000
   229e8:	beq	22984 <ftello64@plt+0x11304>
   229ec:	strd	r2, [r5]
   229f0:	mov	r0, #1
   229f4:	pop	{r4, r5, r6, r7, r8, pc}
   229f8:	beq	22984 <ftello64@plt+0x11304>
   229fc:	ldrd	r6, [r0]
   22a00:	cmp	r6, #0
   22a04:	sbcs	r3, r7, #0
   22a08:	bge	22a4c <ftello64@plt+0x113cc>
   22a0c:	mvn	r3, #0
   22a10:	cmp	r7, r3
   22a14:	mvn	r2, #0
   22a18:	cmpeq	r6, r2
   22a1c:	moveq	r3, #0
   22a20:	beq	22974 <ftello64@plt+0x112f4>
   22a24:	mov	r2, r6
   22a28:	mov	r3, r7
   22a2c:	mov	r0, #0
   22a30:	mov	r1, #-2147483648	; 0x80000000
   22a34:	bl	2545c <ftello64@plt+0x13ddc>
   22a38:	asr	r3, r4, #31
   22a3c:	mov	r2, r4
   22a40:	cmp	r0, r4
   22a44:	sbcs	r3, r1, r3
   22a48:	b	2296c <ftello64@plt+0x112ec>
   22a4c:	mov	r2, r4
   22a50:	asr	r3, r4, #31
   22a54:	mvn	r0, #0
   22a58:	mvn	r1, #-2147483648	; 0x80000000
   22a5c:	b	229c8 <ftello64@plt+0x11348>
   22a60:	push	{r4, r5, r6, r7, r8, lr}
   22a64:	mov	r6, r0
   22a68:	mov	r7, r1
   22a6c:	mov	r5, r2
   22a70:	mov	r4, #0
   22a74:	cmp	r5, #0
   22a78:	bne	22a84 <ftello64@plt+0x11404>
   22a7c:	mov	r0, r4
   22a80:	pop	{r4, r5, r6, r7, r8, pc}
   22a84:	mov	r1, r7
   22a88:	mov	r0, r6
   22a8c:	bl	22930 <ftello64@plt+0x112b0>
   22a90:	sub	r5, r5, #1
   22a94:	orr	r4, r4, r0
   22a98:	b	22a74 <ftello64@plt+0x113f4>
   22a9c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   22aa0:	cmp	r2, #36	; 0x24
   22aa4:	ldr	r9, [sp, #48]	; 0x30
   22aa8:	bls	22ac0 <ftello64@plt+0x11440>
   22aac:	ldr	r3, [pc, #724]	; 22d88 <ftello64@plt+0x11708>
   22ab0:	mov	r2, #85	; 0x55
   22ab4:	ldr	r1, [pc, #720]	; 22d8c <ftello64@plt+0x1170c>
   22ab8:	ldr	r0, [pc, #720]	; 22d90 <ftello64@plt+0x11710>
   22abc:	bl	11668 <__assert_fail@plt>
   22ac0:	cmp	r1, #0
   22ac4:	mov	r7, r1
   22ac8:	mov	r4, r0
   22acc:	addeq	r7, sp, #4
   22ad0:	mov	r6, r2
   22ad4:	mov	r8, r3
   22ad8:	bl	11500 <__errno_location@plt>
   22adc:	mov	r5, #0
   22ae0:	mov	r2, r6
   22ae4:	mov	r1, r7
   22ae8:	str	r5, [r0]
   22aec:	mov	sl, r0
   22af0:	mov	r0, r4
   22af4:	bl	11584 <strtoimax@plt>
   22af8:	ldr	r6, [r7]
   22afc:	cmp	r4, r6
   22b00:	strd	r0, [sp, #8]
   22b04:	bne	22b68 <ftello64@plt+0x114e8>
   22b08:	cmp	r9, r5
   22b0c:	beq	22d80 <ftello64@plt+0x11700>
   22b10:	ldrb	r1, [r6]
   22b14:	cmp	r1, r5
   22b18:	beq	22d80 <ftello64@plt+0x11700>
   22b1c:	mov	r0, r9
   22b20:	bl	114f4 <strchr@plt>
   22b24:	cmp	r0, r5
   22b28:	beq	22d80 <ftello64@plt+0x11700>
   22b2c:	mov	r2, #1
   22b30:	mov	r3, #0
   22b34:	strd	r2, [sp, #8]
   22b38:	ldrb	r4, [r6]
   22b3c:	cmp	r4, #0
   22b40:	beq	22c80 <ftello64@plt+0x11600>
   22b44:	mov	r1, r4
   22b48:	mov	r0, r9
   22b4c:	bl	114f4 <strchr@plt>
   22b50:	cmp	r0, #0
   22b54:	bne	22b98 <ftello64@plt+0x11518>
   22b58:	ldrd	r2, [sp, #8]
   22b5c:	orr	r5, r5, #2
   22b60:	strd	r2, [r8]
   22b64:	b	22b8c <ftello64@plt+0x1150c>
   22b68:	ldr	r5, [sl]
   22b6c:	cmp	r5, #0
   22b70:	beq	22b80 <ftello64@plt+0x11500>
   22b74:	cmp	r5, #34	; 0x22
   22b78:	bne	22d80 <ftello64@plt+0x11700>
   22b7c:	mov	r5, #1
   22b80:	cmp	r9, #0
   22b84:	bne	22b38 <ftello64@plt+0x114b8>
   22b88:	strd	r0, [r8]
   22b8c:	mov	r0, r5
   22b90:	add	sp, sp, #16
   22b94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22b98:	cmp	r4, #84	; 0x54
   22b9c:	beq	22bf0 <ftello64@plt+0x11570>
   22ba0:	bhi	22bd8 <ftello64@plt+0x11558>
   22ba4:	cmp	r4, #75	; 0x4b
   22ba8:	beq	22bf0 <ftello64@plt+0x11570>
   22bac:	bhi	22bc8 <ftello64@plt+0x11548>
   22bb0:	cmp	r4, #69	; 0x45
   22bb4:	beq	22bf0 <ftello64@plt+0x11570>
   22bb8:	cmp	r4, #71	; 0x47
   22bbc:	beq	22bf0 <ftello64@plt+0x11570>
   22bc0:	mov	r6, #1
   22bc4:	b	22cb4 <ftello64@plt+0x11634>
   22bc8:	cmp	r4, #77	; 0x4d
   22bcc:	beq	22bf0 <ftello64@plt+0x11570>
   22bd0:	cmp	r4, #80	; 0x50
   22bd4:	b	22bbc <ftello64@plt+0x1153c>
   22bd8:	cmp	r4, #103	; 0x67
   22bdc:	beq	22bf0 <ftello64@plt+0x11570>
   22be0:	bhi	22c8c <ftello64@plt+0x1160c>
   22be4:	sub	r3, r4, #89	; 0x59
   22be8:	cmp	r3, #1
   22bec:	bhi	22bc0 <ftello64@plt+0x11540>
   22bf0:	mov	r1, #48	; 0x30
   22bf4:	mov	r0, r9
   22bf8:	bl	114f4 <strchr@plt>
   22bfc:	cmp	r0, #0
   22c00:	beq	22bc0 <ftello64@plt+0x11540>
   22c04:	ldrb	r3, [r6, #1]
   22c08:	cmp	r3, #68	; 0x44
   22c0c:	beq	22c20 <ftello64@plt+0x115a0>
   22c10:	cmp	r3, #105	; 0x69
   22c14:	beq	22ca4 <ftello64@plt+0x11624>
   22c18:	cmp	r3, #66	; 0x42
   22c1c:	bne	22bc0 <ftello64@plt+0x11540>
   22c20:	mov	r6, #2
   22c24:	mov	r1, #1000	; 0x3e8
   22c28:	cmp	r4, #89	; 0x59
   22c2c:	beq	22d68 <ftello64@plt+0x116e8>
   22c30:	bhi	22cdc <ftello64@plt+0x1165c>
   22c34:	cmp	r4, #75	; 0x4b
   22c38:	beq	22d1c <ftello64@plt+0x1169c>
   22c3c:	bhi	22cbc <ftello64@plt+0x1163c>
   22c40:	cmp	r4, #69	; 0x45
   22c44:	beq	22d44 <ftello64@plt+0x116c4>
   22c48:	cmp	r4, #71	; 0x47
   22c4c:	beq	22d50 <ftello64@plt+0x116d0>
   22c50:	cmp	r4, #66	; 0x42
   22c54:	moveq	r1, #1024	; 0x400
   22c58:	bne	22b58 <ftello64@plt+0x114d8>
   22c5c:	add	r0, sp, #8
   22c60:	bl	22930 <ftello64@plt+0x112b0>
   22c64:	ldr	r3, [r7]
   22c68:	orr	r5, r5, r0
   22c6c:	add	r2, r3, r6
   22c70:	str	r2, [r7]
   22c74:	ldrb	r3, [r3, r6]
   22c78:	cmp	r3, #0
   22c7c:	orrne	r5, r5, #2
   22c80:	ldrd	r2, [sp, #8]
   22c84:	strd	r2, [r8]
   22c88:	b	22b8c <ftello64@plt+0x1150c>
   22c8c:	cmp	r4, #109	; 0x6d
   22c90:	beq	22bf0 <ftello64@plt+0x11570>
   22c94:	cmp	r4, #116	; 0x74
   22c98:	beq	22bf0 <ftello64@plt+0x11570>
   22c9c:	cmp	r4, #107	; 0x6b
   22ca0:	b	22bbc <ftello64@plt+0x1153c>
   22ca4:	ldrb	r6, [r6, #2]
   22ca8:	cmp	r6, #66	; 0x42
   22cac:	movne	r6, #1
   22cb0:	moveq	r6, #3
   22cb4:	mov	r1, #1024	; 0x400
   22cb8:	b	22c28 <ftello64@plt+0x115a8>
   22cbc:	cmp	r4, #80	; 0x50
   22cc0:	beq	22d58 <ftello64@plt+0x116d8>
   22cc4:	cmp	r4, #84	; 0x54
   22cc8:	beq	22d60 <ftello64@plt+0x116e0>
   22ccc:	cmp	r4, #77	; 0x4d
   22cd0:	bne	22b58 <ftello64@plt+0x114d8>
   22cd4:	mov	r2, #2
   22cd8:	b	22d48 <ftello64@plt+0x116c8>
   22cdc:	cmp	r4, #103	; 0x67
   22ce0:	beq	22d50 <ftello64@plt+0x116d0>
   22ce4:	bhi	22d08 <ftello64@plt+0x11688>
   22ce8:	cmp	r4, #98	; 0x62
   22cec:	beq	22d3c <ftello64@plt+0x116bc>
   22cf0:	cmp	r4, #99	; 0x63
   22cf4:	beq	22d78 <ftello64@plt+0x116f8>
   22cf8:	cmp	r4, #90	; 0x5a
   22cfc:	bne	22b58 <ftello64@plt+0x114d8>
   22d00:	mov	r2, #7
   22d04:	b	22d48 <ftello64@plt+0x116c8>
   22d08:	cmp	r4, #109	; 0x6d
   22d0c:	beq	22cd4 <ftello64@plt+0x11654>
   22d10:	bhi	22d24 <ftello64@plt+0x116a4>
   22d14:	cmp	r4, #107	; 0x6b
   22d18:	bne	22b58 <ftello64@plt+0x114d8>
   22d1c:	mov	r2, #1
   22d20:	b	22d48 <ftello64@plt+0x116c8>
   22d24:	cmp	r4, #116	; 0x74
   22d28:	beq	22d60 <ftello64@plt+0x116e0>
   22d2c:	cmp	r4, #119	; 0x77
   22d30:	moveq	r1, #2
   22d34:	beq	22c5c <ftello64@plt+0x115dc>
   22d38:	b	22b58 <ftello64@plt+0x114d8>
   22d3c:	mov	r1, #512	; 0x200
   22d40:	b	22c5c <ftello64@plt+0x115dc>
   22d44:	mov	r2, #6
   22d48:	add	r0, sp, #8
   22d4c:	b	22d70 <ftello64@plt+0x116f0>
   22d50:	mov	r2, #3
   22d54:	b	22d48 <ftello64@plt+0x116c8>
   22d58:	mov	r2, #5
   22d5c:	b	22d48 <ftello64@plt+0x116c8>
   22d60:	mov	r2, #4
   22d64:	b	22d48 <ftello64@plt+0x116c8>
   22d68:	mov	r2, #8
   22d6c:	add	r0, sp, r2
   22d70:	bl	22a60 <ftello64@plt+0x113e0>
   22d74:	b	22c64 <ftello64@plt+0x115e4>
   22d78:	mov	r0, #0
   22d7c:	b	22c64 <ftello64@plt+0x115e4>
   22d80:	mov	r5, #4
   22d84:	b	22b8c <ftello64@plt+0x1150c>
   22d88:	ldrdeq	r6, [r2], -pc	; <UNPREDICTABLE>
   22d8c:	andeq	r6, r2, sl, ror #19
   22d90:	strdeq	r6, [r2], -r8
   22d94:	cmp	r1, #0
   22d98:	cmpne	r0, #0
   22d9c:	moveq	r1, #1
   22da0:	moveq	r0, r1
   22da4:	umull	r2, r3, r0, r1
   22da8:	adds	r3, r3, #0
   22dac:	movne	r3, #1
   22db0:	cmp	r2, #0
   22db4:	blt	22dc4 <ftello64@plt+0x11744>
   22db8:	cmp	r3, #0
   22dbc:	bne	22dc4 <ftello64@plt+0x11744>
   22dc0:	b	11284 <calloc@plt>
   22dc4:	push	{r4, lr}
   22dc8:	bl	11500 <__errno_location@plt>
   22dcc:	mov	r3, #12
   22dd0:	str	r3, [r0]
   22dd4:	mov	r0, #0
   22dd8:	pop	{r4, pc}
   22ddc:	cmp	r0, #0
   22de0:	mov	r3, #0
   22de4:	moveq	r0, #1
   22de8:	adds	r3, r3, #0
   22dec:	movne	r3, #1
   22df0:	cmp	r0, #0
   22df4:	blt	22e04 <ftello64@plt+0x11784>
   22df8:	cmp	r3, #0
   22dfc:	bne	22e04 <ftello64@plt+0x11784>
   22e00:	b	11470 <malloc@plt>
   22e04:	push	{r4, lr}
   22e08:	bl	11500 <__errno_location@plt>
   22e0c:	mov	r3, #12
   22e10:	str	r3, [r0]
   22e14:	mov	r0, #0
   22e18:	pop	{r4, pc}
   22e1c:	cmp	r0, #0
   22e20:	push	{r4, lr}
   22e24:	mov	r4, r1
   22e28:	bne	22e38 <ftello64@plt+0x117b8>
   22e2c:	mov	r0, r1
   22e30:	pop	{r4, lr}
   22e34:	b	22ddc <ftello64@plt+0x1175c>
   22e38:	cmp	r1, #0
   22e3c:	bne	22e4c <ftello64@plt+0x117cc>
   22e40:	bl	14340 <ftello64@plt+0x2cc0>
   22e44:	mov	r0, #0
   22e48:	pop	{r4, pc}
   22e4c:	cmp	r1, #0
   22e50:	blt	22e60 <ftello64@plt+0x117e0>
   22e54:	mov	r3, #0
   22e58:	cmp	r3, r3
   22e5c:	beq	22e70 <ftello64@plt+0x117f0>
   22e60:	bl	11500 <__errno_location@plt>
   22e64:	mov	r3, #12
   22e68:	str	r3, [r0]
   22e6c:	b	22e44 <ftello64@plt+0x117c4>
   22e70:	pop	{r4, lr}
   22e74:	b	113d4 <realloc@plt>
   22e78:	cmp	r0, r1
   22e7c:	beq	22ecc <ftello64@plt+0x1184c>
   22e80:	sub	r2, r0, #1
   22e84:	sub	r1, r1, #1
   22e88:	ldrb	r3, [r2, #1]!
   22e8c:	sub	r0, r3, #65	; 0x41
   22e90:	cmp	r0, #25
   22e94:	ldrb	r0, [r1, #1]!
   22e98:	addls	r3, r3, #32
   22e9c:	sub	ip, r0, #65	; 0x41
   22ea0:	cmp	ip, #25
   22ea4:	addls	r0, r0, #32
   22ea8:	uxtb	r3, r3
   22eac:	cmp	r3, #0
   22eb0:	uxtb	r0, r0
   22eb4:	bne	22ec0 <ftello64@plt+0x11840>
   22eb8:	sub	r0, r3, r0
   22ebc:	bx	lr
   22ec0:	cmp	r3, r0
   22ec4:	beq	22e88 <ftello64@plt+0x11808>
   22ec8:	b	22eb8 <ftello64@plt+0x11838>
   22ecc:	mov	r0, #0
   22ed0:	bx	lr
   22ed4:	push	{r4, r5, r6, lr}
   22ed8:	mov	r4, r0
   22edc:	bl	11434 <__fpending@plt>
   22ee0:	mov	r5, r0
   22ee4:	mov	r0, r4
   22ee8:	bl	11440 <ferror_unlocked@plt>
   22eec:	mov	r6, r0
   22ef0:	mov	r0, r4
   22ef4:	bl	22ffc <ftello64@plt+0x1197c>
   22ef8:	cmp	r6, #0
   22efc:	mov	r4, r0
   22f00:	bne	22f2c <ftello64@plt+0x118ac>
   22f04:	cmp	r0, #0
   22f08:	beq	22f24 <ftello64@plt+0x118a4>
   22f0c:	cmp	r5, #0
   22f10:	bne	22f3c <ftello64@plt+0x118bc>
   22f14:	bl	11500 <__errno_location@plt>
   22f18:	ldr	r4, [r0]
   22f1c:	subs	r4, r4, #9
   22f20:	mvnne	r4, #0
   22f24:	mov	r0, r4
   22f28:	pop	{r4, r5, r6, pc}
   22f2c:	cmp	r0, #0
   22f30:	bne	22f3c <ftello64@plt+0x118bc>
   22f34:	bl	11500 <__errno_location@plt>
   22f38:	str	r4, [r0]
   22f3c:	mvn	r4, #0
   22f40:	b	22f24 <ftello64@plt+0x118a4>
   22f44:	ldr	ip, [r0, #4]
   22f48:	cmp	ip, r1
   22f4c:	bcc	22f5c <ftello64@plt+0x118dc>
   22f50:	str	r1, [r0]
   22f54:	mov	r0, #1
   22f58:	bx	lr
   22f5c:	cmp	r3, #0
   22f60:	push	{r4, r5, r6, r7, r8, lr}
   22f64:	mov	r7, r3
   22f68:	mov	r6, r2
   22f6c:	mov	r5, r1
   22f70:	mov	r4, r0
   22f74:	beq	22f8c <ftello64@plt+0x1190c>
   22f78:	mov	r1, r3
   22f7c:	mvn	r0, #0
   22f80:	bl	25010 <ftello64@plt+0x13990>
   22f84:	cmp	r5, r0
   22f88:	bhi	22fec <ftello64@plt+0x1196c>
   22f8c:	ldr	r0, [r4, #8]
   22f90:	mul	r1, r7, r5
   22f94:	cmp	r0, r6
   22f98:	bne	22fdc <ftello64@plt+0x1195c>
   22f9c:	mov	r0, r1
   22fa0:	bl	22ddc <ftello64@plt+0x1175c>
   22fa4:	subs	r6, r0, #0
   22fa8:	bne	22fb4 <ftello64@plt+0x11934>
   22fac:	mov	r0, #0
   22fb0:	pop	{r4, r5, r6, r7, r8, pc}
   22fb4:	ldr	r1, [r4, #8]
   22fb8:	cmp	r1, #0
   22fbc:	beq	22fcc <ftello64@plt+0x1194c>
   22fc0:	ldr	r2, [r4]
   22fc4:	mul	r2, r2, r7
   22fc8:	bl	11350 <memcpy@plt>
   22fcc:	stmib	r4, {r5, r6}
   22fd0:	str	r5, [r4]
   22fd4:	mov	r0, #1
   22fd8:	pop	{r4, r5, r6, r7, r8, pc}
   22fdc:	bl	22e1c <ftello64@plt+0x1179c>
   22fe0:	subs	r6, r0, #0
   22fe4:	bne	22fcc <ftello64@plt+0x1194c>
   22fe8:	b	22fac <ftello64@plt+0x1192c>
   22fec:	bl	11500 <__errno_location@plt>
   22ff0:	mov	r3, #12
   22ff4:	str	r3, [r0]
   22ff8:	b	22fac <ftello64@plt+0x1192c>
   22ffc:	push	{r0, r1, r2, r4, r5, lr}
   23000:	mov	r4, r0
   23004:	bl	11560 <fileno@plt>
   23008:	cmp	r0, #0
   2300c:	mov	r0, r4
   23010:	bge	23020 <ftello64@plt+0x119a0>
   23014:	add	sp, sp, #12
   23018:	pop	{r4, r5, lr}
   2301c:	b	11590 <fclose@plt>
   23020:	bl	11494 <__freading@plt>
   23024:	cmp	r0, #0
   23028:	bne	23064 <ftello64@plt+0x119e4>
   2302c:	mov	r0, r4
   23030:	bl	230a4 <ftello64@plt+0x11a24>
   23034:	cmp	r0, #0
   23038:	bne	23098 <ftello64@plt+0x11a18>
   2303c:	mov	r5, #0
   23040:	mov	r0, r4
   23044:	bl	11590 <fclose@plt>
   23048:	cmp	r5, #0
   2304c:	beq	2305c <ftello64@plt+0x119dc>
   23050:	bl	11500 <__errno_location@plt>
   23054:	str	r5, [r0]
   23058:	mvn	r0, #0
   2305c:	add	sp, sp, #12
   23060:	pop	{r4, r5, pc}
   23064:	mov	r0, r4
   23068:	bl	11560 <fileno@plt>
   2306c:	mov	r3, #1
   23070:	str	r3, [sp]
   23074:	mov	r2, #0
   23078:	mov	r3, #0
   2307c:	bl	11410 <lseek64@plt>
   23080:	mvn	r3, #0
   23084:	mvn	r2, #0
   23088:	cmp	r1, r3
   2308c:	cmpeq	r0, r2
   23090:	bne	2302c <ftello64@plt+0x119ac>
   23094:	b	2303c <ftello64@plt+0x119bc>
   23098:	bl	11500 <__errno_location@plt>
   2309c:	ldr	r5, [r0]
   230a0:	b	23040 <ftello64@plt+0x119c0>
   230a4:	push	{r0, r1, r4, lr}
   230a8:	subs	r4, r0, #0
   230ac:	bne	230c0 <ftello64@plt+0x11a40>
   230b0:	mov	r0, r4
   230b4:	add	sp, sp, #8
   230b8:	pop	{r4, lr}
   230bc:	b	112fc <fflush@plt>
   230c0:	bl	11494 <__freading@plt>
   230c4:	cmp	r0, #0
   230c8:	beq	230b0 <ftello64@plt+0x11a30>
   230cc:	ldr	r3, [r4]
   230d0:	tst	r3, #256	; 0x100
   230d4:	beq	230b0 <ftello64@plt+0x11a30>
   230d8:	mov	r3, #1
   230dc:	str	r3, [sp]
   230e0:	mov	r2, #0
   230e4:	mov	r3, #0
   230e8:	mov	r0, r4
   230ec:	bl	230f4 <ftello64@plt+0x11a74>
   230f0:	b	230b0 <ftello64@plt+0x11a30>
   230f4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   230f8:	mov	r4, r0
   230fc:	ldmib	r0, {ip, lr}
   23100:	ldr	r8, [sp, #32]
   23104:	cmp	lr, ip
   23108:	bne	23174 <ftello64@plt+0x11af4>
   2310c:	ldr	lr, [r0, #20]
   23110:	ldr	ip, [r0, #16]
   23114:	cmp	lr, ip
   23118:	bne	23174 <ftello64@plt+0x11af4>
   2311c:	ldr	r5, [r0, #36]	; 0x24
   23120:	cmp	r5, #0
   23124:	bne	23174 <ftello64@plt+0x11af4>
   23128:	mov	r6, r2
   2312c:	mov	r7, r3
   23130:	bl	11560 <fileno@plt>
   23134:	mov	r2, r6
   23138:	mov	r3, r7
   2313c:	str	r8, [sp]
   23140:	bl	11410 <lseek64@plt>
   23144:	mvn	r3, #0
   23148:	mvn	r2, #0
   2314c:	cmp	r1, r3
   23150:	cmpeq	r0, r2
   23154:	mvneq	r0, #0
   23158:	ldrne	r3, [r4]
   2315c:	strdne	r0, [r4, #80]	; 0x50
   23160:	movne	r0, r5
   23164:	bicne	r3, r3, #16
   23168:	strne	r3, [r4]
   2316c:	add	sp, sp, #8
   23170:	pop	{r4, r5, r6, r7, r8, pc}
   23174:	str	r8, [sp, #32]
   23178:	mov	r0, r4
   2317c:	add	sp, sp, #8
   23180:	pop	{r4, r5, r6, r7, r8, lr}
   23184:	b	115a8 <fseeko64@plt>
   23188:	push	{r4, lr}
   2318c:	mov	r0, #14
   23190:	bl	115e4 <nl_langinfo@plt>
   23194:	ldr	r3, [pc, #24]	; 231b4 <ftello64@plt+0x11b34>
   23198:	cmp	r0, #0
   2319c:	moveq	r0, r3
   231a0:	ldr	r3, [pc, #16]	; 231b8 <ftello64@plt+0x11b38>
   231a4:	ldrb	r2, [r0]
   231a8:	cmp	r2, #0
   231ac:	moveq	r0, r3
   231b0:	pop	{r4, pc}
   231b4:	andeq	r5, r2, r9, lsr #22
   231b8:	andeq	r6, r2, lr, lsl sl
   231bc:	push	{r4, lr}
   231c0:	mov	r4, r0
   231c4:	bl	11308 <wcwidth@plt>
   231c8:	cmp	r0, #0
   231cc:	popge	{r4, pc}
   231d0:	mov	r0, r4
   231d4:	bl	113ec <iswcntrl@plt>
   231d8:	clz	r0, r0
   231dc:	lsr	r0, r0, #5
   231e0:	pop	{r4, pc}
   231e4:	mov	r3, r1
   231e8:	push	{r4, r5, r6, lr}
   231ec:	mov	r5, r1
   231f0:	ldr	r1, [r3], #16
   231f4:	mov	r4, r0
   231f8:	cmp	r1, r3
   231fc:	strne	r1, [r0]
   23200:	bne	23218 <ftello64@plt+0x11b98>
   23204:	add	r3, r0, #16
   23208:	ldr	r2, [r5, #4]
   2320c:	mov	r0, r3
   23210:	bl	11350 <memcpy@plt>
   23214:	str	r0, [r4]
   23218:	ldr	r3, [r5, #4]
   2321c:	str	r3, [r4, #4]
   23220:	ldrb	r3, [r5, #8]
   23224:	cmp	r3, #0
   23228:	strb	r3, [r4, #8]
   2322c:	ldrne	r3, [r5, #12]
   23230:	strne	r3, [r4, #12]
   23234:	pop	{r4, r5, r6, pc}
   23238:	ldr	r3, [pc, #20]	; 23254 <ftello64@plt+0x11bd4>
   2323c:	lsr	r2, r0, #5
   23240:	and	r0, r0, #31
   23244:	ldr	r3, [r3, r2, lsl #2]
   23248:	lsr	r0, r3, r0
   2324c:	and	r0, r0, #1
   23250:	bx	lr
   23254:	andeq	r6, r2, r4, lsr #20
   23258:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2325c:	subs	r5, r0, #0
   23260:	addeq	r5, sp, #4
   23264:	mov	r0, r5
   23268:	mov	r7, r2
   2326c:	mov	r6, r1
   23270:	bl	1144c <mbrtowc@plt>
   23274:	cmp	r7, #0
   23278:	cmnne	r0, #3
   2327c:	mov	r4, r0
   23280:	bls	2329c <ftello64@plt+0x11c1c>
   23284:	mov	r0, #0
   23288:	bl	24cdc <ftello64@plt+0x1365c>
   2328c:	cmp	r0, #0
   23290:	moveq	r4, #1
   23294:	ldrbeq	r3, [r6]
   23298:	streq	r3, [r5]
   2329c:	mov	r0, r4
   232a0:	add	sp, sp, #12
   232a4:	pop	{r4, r5, r6, r7, pc}
   232a8:	push	{r4, r5, r6, r7, fp, lr}
   232ac:	mov	r7, r3
   232b0:	lsrs	r3, r2, #30
   232b4:	mov	r4, r0
   232b8:	movne	r3, #1
   232bc:	moveq	r3, #0
   232c0:	lsls	r0, r2, #2
   232c4:	add	fp, sp, #20
   232c8:	bmi	232d4 <ftello64@plt+0x11c54>
   232cc:	cmp	r3, #0
   232d0:	beq	232e0 <ftello64@plt+0x11c60>
   232d4:	mov	r0, #0
   232d8:	sub	sp, fp, #20
   232dc:	pop	{r4, r5, r6, r7, fp, pc}
   232e0:	cmp	r0, #4016	; 0xfb0
   232e4:	mov	r5, r1
   232e8:	mov	r6, r2
   232ec:	bhi	2336c <ftello64@plt+0x11cec>
   232f0:	add	r0, r0, #29
   232f4:	bic	r0, r0, #7
   232f8:	sub	sp, sp, r0
   232fc:	add	r0, sp, #15
   23300:	bic	r0, r0, #15
   23304:	cmp	r0, #0
   23308:	beq	232d4 <ftello64@plt+0x11c54>
   2330c:	mov	r3, #1
   23310:	str	r3, [r0, #4]
   23314:	mov	ip, #0
   23318:	mov	r3, r5
   2331c:	mov	lr, #2
   23320:	cmp	lr, r6
   23324:	bcc	23374 <ftello64@plt+0x11cf4>
   23328:	mov	r3, r4
   2332c:	mov	ip, #0
   23330:	str	ip, [r7]
   23334:	ldrb	r2, [r3]
   23338:	cmp	r2, #0
   2333c:	beq	23360 <ftello64@plt+0x11ce0>
   23340:	ldrb	r1, [r5, ip]
   23344:	cmp	r1, r2
   23348:	bne	233b0 <ftello64@plt+0x11d30>
   2334c:	add	ip, ip, #1
   23350:	cmp	r6, ip
   23354:	add	r3, r3, #1
   23358:	bne	23334 <ftello64@plt+0x11cb4>
   2335c:	str	r4, [r7]
   23360:	bl	24d88 <ftello64@plt+0x13708>
   23364:	mov	r0, #1
   23368:	b	232d8 <ftello64@plt+0x11c58>
   2336c:	bl	24d38 <ftello64@plt+0x136b8>
   23370:	b	23304 <ftello64@plt+0x11c84>
   23374:	ldrb	r1, [r3, #1]!
   23378:	ldrb	r2, [r5, ip]
   2337c:	cmp	r2, r1
   23380:	bne	23398 <ftello64@plt+0x11d18>
   23384:	add	ip, ip, #1
   23388:	sub	r2, lr, ip
   2338c:	str	r2, [r0, lr, lsl #2]
   23390:	add	lr, lr, #1
   23394:	b	23320 <ftello64@plt+0x11ca0>
   23398:	cmp	ip, #0
   2339c:	streq	lr, [r0, lr, lsl #2]
   233a0:	beq	23390 <ftello64@plt+0x11d10>
   233a4:	ldr	r2, [r0, ip, lsl #2]
   233a8:	sub	ip, ip, r2
   233ac:	b	23378 <ftello64@plt+0x11cf8>
   233b0:	cmp	ip, #0
   233b4:	addeq	r4, r4, #1
   233b8:	ldrne	r2, [r0, ip, lsl #2]
   233bc:	addeq	r3, r3, #1
   233c0:	addne	r4, r4, r2
   233c4:	subne	ip, ip, r2
   233c8:	b	23334 <ftello64@plt+0x11cb4>
   233cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   233d0:	add	fp, sp, #32
   233d4:	sub	sp, sp, #196	; 0xc4
   233d8:	str	r0, [fp, #-220]	; 0xffffff24
   233dc:	mov	r0, r1
   233e0:	mov	r5, r1
   233e4:	str	r2, [fp, #-224]	; 0xffffff20
   233e8:	bl	24dac <ftello64@plt+0x1372c>
   233ec:	mov	r7, #0
   233f0:	str	r0, [fp, #-208]	; 0xffffff30
   233f4:	ldr	r3, [fp, #-208]	; 0xffffff30
   233f8:	mov	r6, r0
   233fc:	lsl	r0, r3, #2
   23400:	adds	r0, r0, r6
   23404:	lsr	r1, r3, #30
   23408:	adc	r1, r1, r7
   2340c:	adds	r0, r0, r0
   23410:	adc	r1, r1, r1
   23414:	adds	r6, r6, r0
   23418:	adc	r7, r7, r1
   2341c:	lsl	r0, r6, #2
   23420:	lsl	r1, r7, #2
   23424:	orr	r1, r1, r6, lsr #30
   23428:	adds	r1, r1, #0
   2342c:	movne	r1, #1
   23430:	cmp	r0, #0
   23434:	blt	23440 <ftello64@plt+0x11dc0>
   23438:	cmp	r1, #0
   2343c:	beq	23454 <ftello64@plt+0x11dd4>
   23440:	mov	r3, #0
   23444:	str	r3, [fp, #-216]	; 0xffffff28
   23448:	ldr	r0, [fp, #-216]	; 0xffffff28
   2344c:	sub	sp, fp, #32
   23450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23454:	ldr	r3, [fp, #-208]	; 0xffffff30
   23458:	mov	r0, #44	; 0x2c
   2345c:	mul	r0, r0, r3
   23460:	cmp	r0, #4016	; 0xfb0
   23464:	bhi	23544 <ftello64@plt+0x11ec4>
   23468:	add	r0, r0, #29
   2346c:	bic	r0, r0, #7
   23470:	sub	sp, sp, r0
   23474:	add	r4, sp, #15
   23478:	bic	r4, r4, #15
   2347c:	cmp	r4, #0
   23480:	beq	23440 <ftello64@plt+0x11dc0>
   23484:	ldr	r2, [fp, #-208]	; 0xffffff30
   23488:	mov	r3, #40	; 0x28
   2348c:	sub	r7, fp, #36	; 0x24
   23490:	mla	r3, r3, r2, r4
   23494:	ldr	sl, [pc, #1876]	; 23bf0 <ftello64@plt+0x12570>
   23498:	str	r3, [fp, #-212]	; 0xffffff2c
   2349c:	mov	r3, #0
   234a0:	strb	r3, [r7, #-168]!	; 0xffffff58
   234a4:	str	r5, [fp, #-188]	; 0xffffff44
   234a8:	add	r6, r7, #4
   234ac:	add	r5, r4, #16
   234b0:	add	r9, r7, #28
   234b4:	str	r3, [fp, #-200]	; 0xffffff38
   234b8:	str	r3, [r6, #4]
   234bc:	strb	r3, [fp, #-192]	; 0xffffff40
   234c0:	ldrb	r3, [fp, #-204]	; 0xffffff34
   234c4:	ldr	r8, [fp, #-188]	; 0xffffff44
   234c8:	cmp	r3, #0
   234cc:	bne	2357c <ftello64@plt+0x11efc>
   234d0:	ldrb	r3, [r8]
   234d4:	lsr	r2, r3, #5
   234d8:	and	r3, r3, #31
   234dc:	ldr	r2, [sl, r2, lsl #2]
   234e0:	lsr	r3, r2, r3
   234e4:	tst	r3, #1
   234e8:	beq	23550 <ftello64@plt+0x11ed0>
   234ec:	mov	r3, #1
   234f0:	str	r3, [fp, #-184]	; 0xffffff48
   234f4:	ldrb	r2, [r8]
   234f8:	str	r2, [fp, #-176]	; 0xffffff50
   234fc:	strb	r3, [fp, #-180]	; 0xffffff4c
   23500:	ldrb	r3, [fp, #-180]	; 0xffffff4c
   23504:	mov	r2, #1
   23508:	strb	r2, [fp, #-192]	; 0xffffff40
   2350c:	cmp	r3, #0
   23510:	str	r3, [fp, #-216]	; 0xffffff28
   23514:	beq	23b70 <ftello64@plt+0x124f0>
   23518:	ldr	r3, [fp, #-176]	; 0xffffff50
   2351c:	cmp	r3, #0
   23520:	bne	23b70 <ftello64@plt+0x124f0>
   23524:	ldr	r1, [fp, #-212]	; 0xffffff2c
   23528:	mov	r7, r4
   2352c:	mov	r5, r3
   23530:	str	r2, [r1, #4]
   23534:	mov	r6, #2
   23538:	mov	r8, #40	; 0x28
   2353c:	mov	r9, r3
   23540:	b	23698 <ftello64@plt+0x12018>
   23544:	bl	24d38 <ftello64@plt+0x136b8>
   23548:	mov	r4, r0
   2354c:	b	2347c <ftello64@plt+0x11dfc>
   23550:	mov	r0, r6
   23554:	bl	11380 <mbsinit@plt>
   23558:	cmp	r0, #0
   2355c:	bne	23574 <ftello64@plt+0x11ef4>
   23560:	ldr	r3, [pc, #1676]	; 23bf4 <ftello64@plt+0x12574>
   23564:	ldr	r1, [pc, #1676]	; 23bf8 <ftello64@plt+0x12578>
   23568:	ldr	r0, [pc, #1676]	; 23bfc <ftello64@plt+0x1257c>
   2356c:	mov	r2, #143	; 0x8f
   23570:	bl	11668 <__assert_fail@plt>
   23574:	mov	r3, #1
   23578:	strb	r3, [fp, #-204]	; 0xffffff34
   2357c:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23580:	mov	r1, r0
   23584:	mov	r0, r8
   23588:	bl	219fc <ftello64@plt+0x1037c>
   2358c:	mov	r3, r6
   23590:	mov	r1, r8
   23594:	mov	r2, r0
   23598:	mov	r0, r9
   2359c:	bl	23258 <ftello64@plt+0x11bd8>
   235a0:	cmn	r0, #1
   235a4:	str	r0, [fp, #-184]	; 0xffffff48
   235a8:	bne	235bc <ftello64@plt+0x11f3c>
   235ac:	mov	r3, #1
   235b0:	str	r3, [fp, #-184]	; 0xffffff48
   235b4:	mov	r3, #0
   235b8:	b	234fc <ftello64@plt+0x11e7c>
   235bc:	cmn	r0, #2
   235c0:	bne	235d4 <ftello64@plt+0x11f54>
   235c4:	ldr	r0, [fp, #-188]	; 0xffffff44
   235c8:	bl	114e8 <strlen@plt>
   235cc:	str	r0, [fp, #-184]	; 0xffffff48
   235d0:	b	235b4 <ftello64@plt+0x11f34>
   235d4:	cmp	r0, #0
   235d8:	bne	23628 <ftello64@plt+0x11fa8>
   235dc:	mov	r3, #1
   235e0:	str	r3, [fp, #-184]	; 0xffffff48
   235e4:	ldr	r3, [fp, #-188]	; 0xffffff44
   235e8:	ldrb	r3, [r3]
   235ec:	cmp	r3, #0
   235f0:	beq	23608 <ftello64@plt+0x11f88>
   235f4:	ldr	r3, [pc, #1528]	; 23bf4 <ftello64@plt+0x12574>
   235f8:	mov	r2, #171	; 0xab
   235fc:	ldr	r1, [pc, #1524]	; 23bf8 <ftello64@plt+0x12578>
   23600:	ldr	r0, [pc, #1528]	; 23c00 <ftello64@plt+0x12580>
   23604:	b	23570 <ftello64@plt+0x11ef0>
   23608:	ldr	r3, [fp, #-176]	; 0xffffff50
   2360c:	cmp	r3, #0
   23610:	beq	23628 <ftello64@plt+0x11fa8>
   23614:	ldr	r3, [pc, #1496]	; 23bf4 <ftello64@plt+0x12574>
   23618:	mov	r2, #172	; 0xac
   2361c:	ldr	r1, [pc, #1492]	; 23bf8 <ftello64@plt+0x12578>
   23620:	ldr	r0, [pc, #1500]	; 23c04 <ftello64@plt+0x12584>
   23624:	b	23570 <ftello64@plt+0x11ef0>
   23628:	mov	r3, #1
   2362c:	mov	r0, r6
   23630:	strb	r3, [fp, #-180]	; 0xffffff4c
   23634:	bl	11380 <mbsinit@plt>
   23638:	cmp	r0, #0
   2363c:	movne	r3, #0
   23640:	strbne	r3, [fp, #-204]	; 0xffffff34
   23644:	b	23500 <ftello64@plt+0x11e80>
   23648:	ldrb	sl, [r7, #48]	; 0x30
   2364c:	cmp	sl, #0
   23650:	beq	23794 <ftello64@plt+0x12114>
   23654:	mla	r3, r8, r5, r4
   23658:	ldrb	r2, [r3, #8]
   2365c:	cmp	r2, #0
   23660:	beq	23794 <ftello64@plt+0x12114>
   23664:	ldr	r0, [r7, #52]	; 0x34
   23668:	ldr	r3, [r3, #12]
   2366c:	sub	r0, r0, r3
   23670:	clz	r0, r0
   23674:	lsr	r0, r0, #5
   23678:	cmp	r0, #0
   2367c:	beq	237cc <ftello64@plt+0x1214c>
   23680:	ldr	r2, [fp, #-212]	; 0xffffff2c
   23684:	add	r5, r5, #1
   23688:	sub	r3, r6, r5
   2368c:	str	r3, [r2, r6, lsl #2]
   23690:	add	r6, r6, #1
   23694:	add	r7, r7, #40	; 0x28
   23698:	ldr	r3, [fp, #-208]	; 0xffffff30
   2369c:	cmp	r6, r3
   236a0:	bcc	23648 <ftello64@plt+0x11fc8>
   236a4:	ldr	r3, [fp, #-224]	; 0xffffff20
   236a8:	mov	r6, #0
   236ac:	sub	r7, fp, #36	; 0x24
   236b0:	str	r6, [r3]
   236b4:	ldr	r3, [fp, #-220]	; 0xffffff24
   236b8:	sub	r8, fp, #36	; 0x24
   236bc:	str	r3, [fp, #-132]	; 0xffffff7c
   236c0:	mov	r5, #1
   236c4:	ldr	r3, [fp, #-220]	; 0xffffff24
   236c8:	strb	r6, [r7, #-112]!	; 0xffffff90
   236cc:	str	r6, [fp, #-144]	; 0xffffff70
   236d0:	strb	r6, [r8, #-56]!	; 0xffffffc8
   236d4:	str	r6, [r7, #8]
   236d8:	str	r6, [fp, #-88]	; 0xffffffa8
   236dc:	strb	r6, [fp, #-136]	; 0xffffff78
   236e0:	str	r6, [r8, #8]
   236e4:	str	r3, [fp, #-76]	; 0xffffffb4
   236e8:	strb	r6, [fp, #-80]	; 0xffffffb0
   236ec:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   236f0:	cmp	r3, #0
   236f4:	bne	2373c <ftello64@plt+0x120bc>
   236f8:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   236fc:	ldr	r9, [fp, #-76]	; 0xffffffb4
   23700:	cmp	r3, #0
   23704:	bne	23ad8 <ftello64@plt+0x12458>
   23708:	ldrb	r3, [r9]
   2370c:	ldr	r1, [pc, #1244]	; 23bf0 <ftello64@plt+0x12570>
   23710:	lsr	r2, r3, #5
   23714:	and	r3, r3, #31
   23718:	ldr	r2, [r1, r2, lsl #2]
   2371c:	lsr	r3, r2, r3
   23720:	tst	r3, #1
   23724:	beq	23ac4 <ftello64@plt+0x12444>
   23728:	str	r5, [fp, #-72]	; 0xffffffb8
   2372c:	ldrb	r3, [r9]
   23730:	strb	r5, [fp, #-68]	; 0xffffffbc
   23734:	str	r3, [fp, #-64]	; 0xffffffc0
   23738:	strb	r5, [fp, #-80]	; 0xffffffb0
   2373c:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   23740:	cmp	r0, #0
   23744:	beq	23754 <ftello64@plt+0x120d4>
   23748:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2374c:	cmp	r3, #0
   23750:	beq	23838 <ftello64@plt+0x121b8>
   23754:	mov	r3, #40	; 0x28
   23758:	mla	r3, r3, r6, r4
   2375c:	ldrb	r2, [r3, #8]
   23760:	ands	r0, r0, r2
   23764:	bne	237e8 <ftello64@plt+0x12168>
   23768:	ldr	r2, [r3, #4]
   2376c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   23770:	cmp	r2, r1
   23774:	bne	2378c <ftello64@plt+0x1210c>
   23778:	ldr	r1, [fp, #-76]	; 0xffffffb4
   2377c:	ldr	r0, [r3]
   23780:	bl	1138c <memcmp@plt>
   23784:	clz	r0, r0
   23788:	lsr	r0, r0, #5
   2378c:	and	r0, r0, #1
   23790:	b	237fc <ftello64@plt+0x1217c>
   23794:	mul	r3, r8, r5
   23798:	ldr	r2, [r7, #44]	; 0x2c
   2379c:	add	r1, r4, r3
   237a0:	ldr	r1, [r1, #4]
   237a4:	cmp	r2, r1
   237a8:	movne	r0, r9
   237ac:	bne	237c4 <ftello64@plt+0x12144>
   237b0:	ldr	r1, [r4, r3]
   237b4:	ldr	r0, [r7, #40]	; 0x28
   237b8:	bl	1138c <memcmp@plt>
   237bc:	clz	r0, r0
   237c0:	lsr	r0, r0, #5
   237c4:	and	r0, r0, #1
   237c8:	b	23678 <ftello64@plt+0x11ff8>
   237cc:	cmp	r5, #0
   237d0:	ldr	r3, [fp, #-212]	; 0xffffff2c
   237d4:	streq	r6, [r3, r6, lsl #2]
   237d8:	beq	23690 <ftello64@plt+0x12010>
   237dc:	ldr	r3, [r3, r5, lsl #2]
   237e0:	sub	r5, r5, r3
   237e4:	b	2364c <ftello64@plt+0x11fcc>
   237e8:	ldr	r0, [r3, #12]
   237ec:	ldr	r3, [fp, #-64]	; 0xffffffc0
   237f0:	sub	r0, r0, r3
   237f4:	clz	r0, r0
   237f8:	lsr	r0, r0, #5
   237fc:	cmp	r0, #0
   23800:	beq	23844 <ftello64@plt+0x121c4>
   23804:	ldr	r3, [fp, #-76]	; 0xffffffb4
   23808:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2380c:	add	r6, r6, #1
   23810:	add	r3, r3, r2
   23814:	str	r3, [fp, #-76]	; 0xffffffb4
   23818:	mov	r3, #0
   2381c:	strb	r3, [fp, #-80]	; 0xffffffb0
   23820:	ldr	r3, [fp, #-208]	; 0xffffff30
   23824:	cmp	r3, r6
   23828:	bne	236ec <ftello64@plt+0x1206c>
   2382c:	ldr	r2, [fp, #-224]	; 0xffffff20
   23830:	ldr	r3, [fp, #-132]	; 0xffffff7c
   23834:	str	r3, [r2]
   23838:	mov	r0, r4
   2383c:	bl	24d88 <ftello64@plt+0x13708>
   23840:	b	23448 <ftello64@plt+0x11dc8>
   23844:	cmp	r6, #0
   23848:	beq	23980 <ftello64@plt+0x12300>
   2384c:	ldr	r3, [fp, #-212]	; 0xffffff2c
   23850:	ldr	sl, [r3, r6, lsl #2]
   23854:	add	r3, r7, #4
   23858:	sub	r6, r6, sl
   2385c:	str	r3, [fp, #-220]	; 0xffffff24
   23860:	cmp	sl, #0
   23864:	beq	236ec <ftello64@plt+0x1206c>
   23868:	ldrb	r3, [fp, #-136]	; 0xffffff78
   2386c:	cmp	r3, #0
   23870:	bne	238b8 <ftello64@plt+0x12238>
   23874:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   23878:	ldr	r9, [fp, #-132]	; 0xffffff7c
   2387c:	cmp	r3, #0
   23880:	bne	238e8 <ftello64@plt+0x12268>
   23884:	ldrb	r3, [r9]
   23888:	ldr	r1, [pc, #864]	; 23bf0 <ftello64@plt+0x12570>
   2388c:	lsr	r2, r3, #5
   23890:	and	r3, r3, #31
   23894:	ldr	r2, [r1, r2, lsl #2]
   23898:	lsr	r3, r2, r3
   2389c:	tst	r3, #1
   238a0:	beq	238d4 <ftello64@plt+0x12254>
   238a4:	str	r5, [fp, #-128]	; 0xffffff80
   238a8:	ldrb	r3, [r9]
   238ac:	strb	r5, [fp, #-124]	; 0xffffff84
   238b0:	str	r3, [fp, #-120]	; 0xffffff88
   238b4:	strb	r5, [fp, #-136]	; 0xffffff78
   238b8:	ldrb	r3, [fp, #-124]	; 0xffffff84
   238bc:	cmp	r3, #0
   238c0:	beq	23bd0 <ftello64@plt+0x12550>
   238c4:	ldr	r3, [fp, #-120]	; 0xffffff88
   238c8:	cmp	r3, #0
   238cc:	bne	23bd0 <ftello64@plt+0x12550>
   238d0:	bl	11644 <abort@plt>
   238d4:	ldr	r0, [fp, #-220]	; 0xffffff24
   238d8:	bl	11380 <mbsinit@plt>
   238dc:	cmp	r0, #0
   238e0:	beq	23560 <ftello64@plt+0x11ee0>
   238e4:	strb	r5, [fp, #-148]	; 0xffffff6c
   238e8:	bl	1141c <__ctype_get_mb_cur_max@plt>
   238ec:	mov	r1, r0
   238f0:	mov	r0, r9
   238f4:	bl	219fc <ftello64@plt+0x1037c>
   238f8:	ldr	r3, [fp, #-220]	; 0xffffff24
   238fc:	mov	r1, r9
   23900:	mov	r2, r0
   23904:	add	r0, r7, #28
   23908:	bl	23258 <ftello64@plt+0x11bd8>
   2390c:	cmn	r0, #1
   23910:	str	r0, [fp, #-128]	; 0xffffff80
   23914:	streq	r5, [fp, #-128]	; 0xffffff80
   23918:	beq	23930 <ftello64@plt+0x122b0>
   2391c:	cmn	r0, #2
   23920:	bne	2393c <ftello64@plt+0x122bc>
   23924:	ldr	r0, [fp, #-132]	; 0xffffff7c
   23928:	bl	114e8 <strlen@plt>
   2392c:	str	r0, [fp, #-128]	; 0xffffff80
   23930:	mov	r3, #0
   23934:	strb	r3, [fp, #-124]	; 0xffffff84
   23938:	b	238b4 <ftello64@plt+0x12234>
   2393c:	cmp	r0, #0
   23940:	bne	23964 <ftello64@plt+0x122e4>
   23944:	ldr	r3, [fp, #-132]	; 0xffffff7c
   23948:	str	r5, [fp, #-128]	; 0xffffff80
   2394c:	ldrb	r3, [r3]
   23950:	cmp	r3, #0
   23954:	bne	235f4 <ftello64@plt+0x11f74>
   23958:	ldr	r3, [fp, #-120]	; 0xffffff88
   2395c:	cmp	r3, #0
   23960:	bne	23614 <ftello64@plt+0x11f94>
   23964:	ldr	r0, [fp, #-220]	; 0xffffff24
   23968:	strb	r5, [fp, #-124]	; 0xffffff84
   2396c:	bl	11380 <mbsinit@plt>
   23970:	cmp	r0, #0
   23974:	movne	r3, #0
   23978:	strbne	r3, [fp, #-148]	; 0xffffff6c
   2397c:	b	238b4 <ftello64@plt+0x12234>
   23980:	ldrb	r3, [fp, #-136]	; 0xffffff78
   23984:	cmp	r3, #0
   23988:	bne	239d0 <ftello64@plt+0x12350>
   2398c:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   23990:	ldr	r9, [fp, #-132]	; 0xffffff7c
   23994:	cmp	r3, #0
   23998:	bne	23a2c <ftello64@plt+0x123ac>
   2399c:	ldrb	r3, [r9]
   239a0:	ldr	r1, [pc, #584]	; 23bf0 <ftello64@plt+0x12570>
   239a4:	lsr	r2, r3, #5
   239a8:	and	r3, r3, #31
   239ac:	ldr	r2, [r1, r2, lsl #2]
   239b0:	lsr	r3, r2, r3
   239b4:	tst	r3, #1
   239b8:	beq	23a18 <ftello64@plt+0x12398>
   239bc:	str	r5, [fp, #-128]	; 0xffffff80
   239c0:	ldrb	r3, [r9]
   239c4:	strb	r5, [fp, #-124]	; 0xffffff84
   239c8:	str	r3, [fp, #-120]	; 0xffffff88
   239cc:	strb	r5, [fp, #-136]	; 0xffffff78
   239d0:	ldrb	r3, [fp, #-124]	; 0xffffff84
   239d4:	cmp	r3, #0
   239d8:	beq	239e8 <ftello64@plt+0x12368>
   239dc:	ldr	r3, [fp, #-120]	; 0xffffff88
   239e0:	cmp	r3, #0
   239e4:	beq	238d0 <ftello64@plt+0x12250>
   239e8:	ldr	r2, [fp, #-128]	; 0xffffff80
   239ec:	ldr	r3, [fp, #-132]	; 0xffffff7c
   239f0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   239f4:	add	r3, r3, r2
   239f8:	str	r3, [fp, #-132]	; 0xffffff7c
   239fc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   23a00:	mov	r2, #0
   23a04:	add	r3, r3, r1
   23a08:	strb	r2, [fp, #-136]	; 0xffffff78
   23a0c:	str	r3, [fp, #-76]	; 0xffffffb4
   23a10:	strb	r2, [fp, #-80]	; 0xffffffb0
   23a14:	b	236ec <ftello64@plt+0x1206c>
   23a18:	add	r0, r7, #4
   23a1c:	bl	11380 <mbsinit@plt>
   23a20:	cmp	r0, #0
   23a24:	beq	23560 <ftello64@plt+0x11ee0>
   23a28:	strb	r5, [fp, #-148]	; 0xffffff6c
   23a2c:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23a30:	mov	r1, r0
   23a34:	mov	r0, r9
   23a38:	bl	219fc <ftello64@plt+0x1037c>
   23a3c:	add	r3, r7, #4
   23a40:	mov	r1, r9
   23a44:	mov	r2, r0
   23a48:	add	r0, r7, #28
   23a4c:	bl	23258 <ftello64@plt+0x11bd8>
   23a50:	cmn	r0, #1
   23a54:	str	r0, [fp, #-128]	; 0xffffff80
   23a58:	streq	r5, [fp, #-128]	; 0xffffff80
   23a5c:	beq	23a74 <ftello64@plt+0x123f4>
   23a60:	cmn	r0, #2
   23a64:	bne	23a80 <ftello64@plt+0x12400>
   23a68:	ldr	r0, [fp, #-132]	; 0xffffff7c
   23a6c:	bl	114e8 <strlen@plt>
   23a70:	str	r0, [fp, #-128]	; 0xffffff80
   23a74:	mov	r3, #0
   23a78:	strb	r3, [fp, #-124]	; 0xffffff84
   23a7c:	b	239cc <ftello64@plt+0x1234c>
   23a80:	cmp	r0, #0
   23a84:	bne	23aa8 <ftello64@plt+0x12428>
   23a88:	ldr	r3, [fp, #-132]	; 0xffffff7c
   23a8c:	str	r5, [fp, #-128]	; 0xffffff80
   23a90:	ldrb	r3, [r3]
   23a94:	cmp	r3, #0
   23a98:	bne	235f4 <ftello64@plt+0x11f74>
   23a9c:	ldr	r3, [fp, #-120]	; 0xffffff88
   23aa0:	cmp	r3, #0
   23aa4:	bne	23614 <ftello64@plt+0x11f94>
   23aa8:	add	r0, r7, #4
   23aac:	strb	r5, [fp, #-124]	; 0xffffff84
   23ab0:	bl	11380 <mbsinit@plt>
   23ab4:	cmp	r0, #0
   23ab8:	movne	r3, #0
   23abc:	strbne	r3, [fp, #-148]	; 0xffffff6c
   23ac0:	b	239cc <ftello64@plt+0x1234c>
   23ac4:	add	r0, r8, #4
   23ac8:	bl	11380 <mbsinit@plt>
   23acc:	cmp	r0, #0
   23ad0:	beq	23560 <ftello64@plt+0x11ee0>
   23ad4:	strb	r5, [fp, #-92]	; 0xffffffa4
   23ad8:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23adc:	mov	r1, r0
   23ae0:	mov	r0, r9
   23ae4:	bl	219fc <ftello64@plt+0x1037c>
   23ae8:	add	r3, r8, #4
   23aec:	mov	r1, r9
   23af0:	mov	r2, r0
   23af4:	add	r0, r8, #28
   23af8:	bl	23258 <ftello64@plt+0x11bd8>
   23afc:	cmn	r0, #1
   23b00:	str	r0, [fp, #-72]	; 0xffffffb8
   23b04:	streq	r5, [fp, #-72]	; 0xffffffb8
   23b08:	beq	23b20 <ftello64@plt+0x124a0>
   23b0c:	cmn	r0, #2
   23b10:	bne	23b2c <ftello64@plt+0x124ac>
   23b14:	ldr	r0, [fp, #-76]	; 0xffffffb4
   23b18:	bl	114e8 <strlen@plt>
   23b1c:	str	r0, [fp, #-72]	; 0xffffffb8
   23b20:	mov	r3, #0
   23b24:	strb	r3, [fp, #-68]	; 0xffffffbc
   23b28:	b	23738 <ftello64@plt+0x120b8>
   23b2c:	cmp	r0, #0
   23b30:	bne	23b54 <ftello64@plt+0x124d4>
   23b34:	ldr	r3, [fp, #-76]	; 0xffffffb4
   23b38:	str	r5, [fp, #-72]	; 0xffffffb8
   23b3c:	ldrb	r3, [r3]
   23b40:	cmp	r3, #0
   23b44:	bne	235f4 <ftello64@plt+0x11f74>
   23b48:	ldr	r3, [fp, #-64]	; 0xffffffc0
   23b4c:	cmp	r3, #0
   23b50:	bne	23614 <ftello64@plt+0x11f94>
   23b54:	add	r0, r8, #4
   23b58:	strb	r5, [fp, #-68]	; 0xffffffbc
   23b5c:	bl	11380 <mbsinit@plt>
   23b60:	cmp	r0, #0
   23b64:	movne	r3, #0
   23b68:	strbne	r3, [fp, #-92]	; 0xffffffa4
   23b6c:	b	23738 <ftello64@plt+0x120b8>
   23b70:	ldr	r8, [fp, #-188]	; 0xffffff44
   23b74:	add	r3, r7, #32
   23b78:	cmp	r8, r3
   23b7c:	strne	r8, [r5, #-16]
   23b80:	bne	23b98 <ftello64@plt+0x12518>
   23b84:	ldr	r2, [fp, #-184]	; 0xffffff48
   23b88:	mov	r1, r8
   23b8c:	mov	r0, r5
   23b90:	bl	11350 <memcpy@plt>
   23b94:	str	r5, [r5, #-16]
   23b98:	ldrb	r2, [fp, #-216]	; 0xffffff28
   23b9c:	ldr	r3, [fp, #-184]	; 0xffffff48
   23ba0:	add	r5, r5, #40	; 0x28
   23ba4:	strb	r2, [r5, #-48]	; 0xffffffd0
   23ba8:	ldr	r2, [fp, #-216]	; 0xffffff28
   23bac:	str	r3, [r5, #-52]	; 0xffffffcc
   23bb0:	cmp	r2, #0
   23bb4:	add	r8, r8, r3
   23bb8:	ldrne	r2, [fp, #-176]	; 0xffffff50
   23bbc:	mov	r3, #0
   23bc0:	strne	r2, [r5, #-44]	; 0xffffffd4
   23bc4:	str	r8, [fp, #-188]	; 0xffffff44
   23bc8:	strb	r3, [fp, #-192]	; 0xffffff40
   23bcc:	b	234c0 <ftello64@plt+0x11e40>
   23bd0:	ldr	r3, [fp, #-132]	; 0xffffff7c
   23bd4:	ldr	r2, [fp, #-128]	; 0xffffff80
   23bd8:	sub	sl, sl, #1
   23bdc:	add	r3, r3, r2
   23be0:	str	r3, [fp, #-132]	; 0xffffff7c
   23be4:	mov	r3, #0
   23be8:	strb	r3, [fp, #-136]	; 0xffffff78
   23bec:	b	23860 <ftello64@plt+0x121e0>
   23bf0:	andeq	r6, r2, r4, lsr #20
   23bf4:	andeq	r6, r2, r4, asr #20
   23bf8:	andeq	r6, r2, r8, asr r3
   23bfc:	andeq	r6, r2, r6, ror #6
   23c00:	andeq	r6, r2, sp, ror r3
   23c04:	muleq	r2, r4, r3
   23c08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23c0c:	sub	sp, sp, #308	; 0x134
   23c10:	mov	r6, r1
   23c14:	mov	r4, r0
   23c18:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23c1c:	ldrb	r7, [r6]
   23c20:	cmp	r0, #1
   23c24:	bls	244f4 <ftello64@plt+0x12e74>
   23c28:	add	r8, sp, #304	; 0x130
   23c2c:	mov	r3, #0
   23c30:	ldr	r2, [pc, #2976]	; 247d8 <ftello64@plt+0x13158>
   23c34:	strb	r3, [r8, #-280]!	; 0xfffffee8
   23c38:	str	r3, [sp, #28]
   23c3c:	str	r3, [sp, #32]
   23c40:	strb	r3, [sp, #36]	; 0x24
   23c44:	lsr	r3, r7, #5
   23c48:	and	r5, r7, #31
   23c4c:	ldr	r3, [r2, r3, lsl #2]
   23c50:	str	r6, [sp, #40]	; 0x28
   23c54:	str	r2, [sp]
   23c58:	lsr	r5, r3, r5
   23c5c:	ands	r5, r5, #1
   23c60:	beq	23c9c <ftello64@plt+0x1261c>
   23c64:	mov	r3, #1
   23c68:	str	r3, [sp, #44]	; 0x2c
   23c6c:	str	r7, [sp, #52]	; 0x34
   23c70:	strb	r3, [sp, #48]	; 0x30
   23c74:	mov	r3, #1
   23c78:	strb	r3, [sp, #36]	; 0x24
   23c7c:	ldrb	r3, [sp, #48]	; 0x30
   23c80:	cmp	r3, #0
   23c84:	beq	245d0 <ftello64@plt+0x12f50>
   23c88:	ldr	r3, [sp, #52]	; 0x34
   23c8c:	cmp	r3, #0
   23c90:	bne	245d0 <ftello64@plt+0x12f50>
   23c94:	mov	r0, r4
   23c98:	b	244ec <ftello64@plt+0x12e6c>
   23c9c:	add	r0, sp, #28
   23ca0:	bl	11380 <mbsinit@plt>
   23ca4:	cmp	r0, #0
   23ca8:	bne	23cc0 <ftello64@plt+0x12640>
   23cac:	ldr	r3, [pc, #2856]	; 247dc <ftello64@plt+0x1315c>
   23cb0:	ldr	r1, [pc, #2856]	; 247e0 <ftello64@plt+0x13160>
   23cb4:	ldr	r0, [pc, #2856]	; 247e4 <ftello64@plt+0x13164>
   23cb8:	mov	r2, #143	; 0x8f
   23cbc:	bl	11668 <__assert_fail@plt>
   23cc0:	mov	r7, #1
   23cc4:	strb	r7, [sp, #24]
   23cc8:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23ccc:	mov	r1, r0
   23cd0:	mov	r0, r6
   23cd4:	bl	219fc <ftello64@plt+0x1037c>
   23cd8:	add	r3, sp, #28
   23cdc:	mov	r1, r6
   23ce0:	mov	r2, r0
   23ce4:	add	r0, r8, #28
   23ce8:	bl	23258 <ftello64@plt+0x11bd8>
   23cec:	cmn	r0, #1
   23cf0:	str	r0, [sp, #44]	; 0x2c
   23cf4:	streq	r7, [sp, #44]	; 0x2c
   23cf8:	beq	23d10 <ftello64@plt+0x12690>
   23cfc:	cmn	r0, #2
   23d00:	bne	23d18 <ftello64@plt+0x12698>
   23d04:	ldr	r0, [sp, #40]	; 0x28
   23d08:	bl	114e8 <strlen@plt>
   23d0c:	str	r0, [sp, #44]	; 0x2c
   23d10:	strb	r5, [sp, #48]	; 0x30
   23d14:	b	23c74 <ftello64@plt+0x125f4>
   23d18:	cmp	r0, #0
   23d1c:	bne	23d68 <ftello64@plt+0x126e8>
   23d20:	ldr	r3, [sp, #40]	; 0x28
   23d24:	str	r7, [sp, #44]	; 0x2c
   23d28:	ldrb	r3, [r3]
   23d2c:	cmp	r3, #0
   23d30:	beq	23d48 <ftello64@plt+0x126c8>
   23d34:	ldr	r3, [pc, #2720]	; 247dc <ftello64@plt+0x1315c>
   23d38:	mov	r2, #171	; 0xab
   23d3c:	ldr	r1, [pc, #2716]	; 247e0 <ftello64@plt+0x13160>
   23d40:	ldr	r0, [pc, #2720]	; 247e8 <ftello64@plt+0x13168>
   23d44:	b	23cbc <ftello64@plt+0x1263c>
   23d48:	ldr	r3, [sp, #52]	; 0x34
   23d4c:	cmp	r3, #0
   23d50:	beq	23d68 <ftello64@plt+0x126e8>
   23d54:	ldr	r3, [pc, #2688]	; 247dc <ftello64@plt+0x1315c>
   23d58:	mov	r2, #172	; 0xac
   23d5c:	ldr	r1, [pc, #2684]	; 247e0 <ftello64@plt+0x13160>
   23d60:	ldr	r0, [pc, #2692]	; 247ec <ftello64@plt+0x1316c>
   23d64:	b	23cbc <ftello64@plt+0x1263c>
   23d68:	mov	r3, #1
   23d6c:	add	r0, sp, #28
   23d70:	strb	r3, [sp, #48]	; 0x30
   23d74:	bl	11380 <mbsinit@plt>
   23d78:	cmp	r0, #0
   23d7c:	movne	r3, #0
   23d80:	strbne	r3, [sp, #24]
   23d84:	b	23c74 <ftello64@plt+0x125f4>
   23d88:	add	r0, r9, #4
   23d8c:	bl	11380 <mbsinit@plt>
   23d90:	cmp	r0, #0
   23d94:	beq	23cac <ftello64@plt+0x1262c>
   23d98:	mov	r3, #1
   23d9c:	strb	r3, [sp, #136]	; 0x88
   23da0:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23da4:	mov	r1, r0
   23da8:	mov	r0, sl
   23dac:	bl	219fc <ftello64@plt+0x1037c>
   23db0:	add	r3, r9, #4
   23db4:	mov	r1, sl
   23db8:	mov	r2, r0
   23dbc:	add	r0, r9, #28
   23dc0:	bl	23258 <ftello64@plt+0x11bd8>
   23dc4:	cmn	r0, #1
   23dc8:	str	r0, [sp, #156]	; 0x9c
   23dcc:	bne	23de0 <ftello64@plt+0x12760>
   23dd0:	mov	r3, #1
   23dd4:	str	r3, [sp, #156]	; 0x9c
   23dd8:	mov	r3, #0
   23ddc:	b	244c8 <ftello64@plt+0x12e48>
   23de0:	cmn	r0, #2
   23de4:	bne	23df8 <ftello64@plt+0x12778>
   23de8:	ldr	r0, [sp, #152]	; 0x98
   23dec:	bl	114e8 <strlen@plt>
   23df0:	str	r0, [sp, #156]	; 0x9c
   23df4:	b	23dd8 <ftello64@plt+0x12758>
   23df8:	cmp	r0, #0
   23dfc:	bne	23e24 <ftello64@plt+0x127a4>
   23e00:	mov	r3, #1
   23e04:	str	r3, [sp, #156]	; 0x9c
   23e08:	ldr	r3, [sp, #152]	; 0x98
   23e0c:	ldrb	r3, [r3]
   23e10:	cmp	r3, #0
   23e14:	bne	23d34 <ftello64@plt+0x126b4>
   23e18:	ldr	r3, [sp, #164]	; 0xa4
   23e1c:	cmp	r3, #0
   23e20:	bne	23d54 <ftello64@plt+0x126d4>
   23e24:	mov	r3, #1
   23e28:	add	r0, r9, #4
   23e2c:	strb	r3, [sp, #160]	; 0xa0
   23e30:	bl	11380 <mbsinit@plt>
   23e34:	cmp	r0, #0
   23e38:	movne	r3, #0
   23e3c:	strbne	r3, [sp, #136]	; 0x88
   23e40:	b	244cc <ftello64@plt+0x12e4c>
   23e44:	ldrb	r3, [sp, #92]	; 0x5c
   23e48:	cmp	r3, #0
   23e4c:	bne	23e9c <ftello64@plt+0x1281c>
   23e50:	ldrb	r3, [sp, #80]	; 0x50
   23e54:	ldr	sl, [sp, #96]	; 0x60
   23e58:	cmp	r3, #0
   23e5c:	bne	23eec <ftello64@plt+0x1286c>
   23e60:	ldrb	r3, [sl]
   23e64:	ldr	r1, [sp]
   23e68:	lsr	r2, r3, #5
   23e6c:	and	r3, r3, #31
   23e70:	ldr	r2, [r1, r2, lsl #2]
   23e74:	lsr	r3, r2, r3
   23e78:	tst	r3, #1
   23e7c:	beq	23ed4 <ftello64@plt+0x12854>
   23e80:	mov	r3, #1
   23e84:	str	r3, [sp, #100]	; 0x64
   23e88:	ldrb	r2, [sl]
   23e8c:	str	r2, [sp, #108]	; 0x6c
   23e90:	strb	r3, [sp, #104]	; 0x68
   23e94:	mov	r3, #1
   23e98:	strb	r3, [sp, #92]	; 0x5c
   23e9c:	ldrb	r3, [sp, #104]	; 0x68
   23ea0:	cmp	r3, #0
   23ea4:	beq	23eb4 <ftello64@plt+0x12834>
   23ea8:	ldr	r3, [sp, #108]	; 0x6c
   23eac:	cmp	r3, #0
   23eb0:	beq	24658 <ftello64@plt+0x12fd8>
   23eb4:	ldr	r3, [sp, #96]	; 0x60
   23eb8:	ldr	r2, [sp, #100]	; 0x64
   23ebc:	sub	r5, r5, #1
   23ec0:	add	r3, r3, r2
   23ec4:	str	r3, [sp, #96]	; 0x60
   23ec8:	mov	r3, #0
   23ecc:	strb	r3, [sp, #92]	; 0x5c
   23ed0:	b	24650 <ftello64@plt+0x12fd0>
   23ed4:	add	r0, r7, #4
   23ed8:	bl	11380 <mbsinit@plt>
   23edc:	cmp	r0, #0
   23ee0:	beq	23cac <ftello64@plt+0x1262c>
   23ee4:	mov	r3, #1
   23ee8:	strb	r3, [sp, #80]	; 0x50
   23eec:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23ef0:	mov	r1, r0
   23ef4:	mov	r0, sl
   23ef8:	bl	219fc <ftello64@plt+0x1037c>
   23efc:	add	r3, r7, #4
   23f00:	mov	r1, sl
   23f04:	mov	r2, r0
   23f08:	add	r0, r7, #28
   23f0c:	bl	23258 <ftello64@plt+0x11bd8>
   23f10:	cmn	r0, #1
   23f14:	str	r0, [sp, #100]	; 0x64
   23f18:	bne	23f2c <ftello64@plt+0x128ac>
   23f1c:	mov	r3, #1
   23f20:	str	r3, [sp, #100]	; 0x64
   23f24:	mov	r3, #0
   23f28:	b	23e90 <ftello64@plt+0x12810>
   23f2c:	cmn	r0, #2
   23f30:	bne	23f44 <ftello64@plt+0x128c4>
   23f34:	ldr	r0, [sp, #96]	; 0x60
   23f38:	bl	114e8 <strlen@plt>
   23f3c:	str	r0, [sp, #100]	; 0x64
   23f40:	b	23f24 <ftello64@plt+0x128a4>
   23f44:	cmp	r0, #0
   23f48:	bne	23f70 <ftello64@plt+0x128f0>
   23f4c:	mov	r3, #1
   23f50:	str	r3, [sp, #100]	; 0x64
   23f54:	ldr	r3, [sp, #96]	; 0x60
   23f58:	ldrb	r3, [r3]
   23f5c:	cmp	r3, #0
   23f60:	bne	23d34 <ftello64@plt+0x126b4>
   23f64:	ldr	r3, [sp, #108]	; 0x6c
   23f68:	cmp	r3, #0
   23f6c:	bne	23d54 <ftello64@plt+0x126d4>
   23f70:	mov	r3, #1
   23f74:	ldr	r0, [sp, #16]
   23f78:	strb	r3, [sp, #104]	; 0x68
   23f7c:	bl	11380 <mbsinit@plt>
   23f80:	cmp	r0, #0
   23f84:	movne	r3, #0
   23f88:	strbne	r3, [sp, #80]	; 0x50
   23f8c:	b	23e94 <ftello64@plt+0x12814>
   23f90:	add	r0, r7, #4
   23f94:	bl	11380 <mbsinit@plt>
   23f98:	cmp	r0, #0
   23f9c:	beq	23cac <ftello64@plt+0x1262c>
   23fa0:	mov	r3, #1
   23fa4:	strb	r3, [sp, #80]	; 0x50
   23fa8:	bl	1141c <__ctype_get_mb_cur_max@plt>
   23fac:	mov	r1, r0
   23fb0:	mov	r0, r5
   23fb4:	bl	219fc <ftello64@plt+0x1037c>
   23fb8:	add	r3, r7, #4
   23fbc:	mov	r1, r5
   23fc0:	mov	r2, r0
   23fc4:	add	r0, r7, #28
   23fc8:	bl	23258 <ftello64@plt+0x11bd8>
   23fcc:	cmn	r0, #1
   23fd0:	str	r0, [sp, #100]	; 0x64
   23fd4:	bne	23fe8 <ftello64@plt+0x12968>
   23fd8:	mov	r3, #1
   23fdc:	str	r3, [sp, #100]	; 0x64
   23fe0:	mov	r3, #0
   23fe4:	b	246a4 <ftello64@plt+0x13024>
   23fe8:	cmn	r0, #2
   23fec:	bne	24000 <ftello64@plt+0x12980>
   23ff0:	ldr	r0, [sp, #96]	; 0x60
   23ff4:	bl	114e8 <strlen@plt>
   23ff8:	str	r0, [sp, #100]	; 0x64
   23ffc:	b	23fe0 <ftello64@plt+0x12960>
   24000:	cmp	r0, #0
   24004:	bne	2402c <ftello64@plt+0x129ac>
   24008:	mov	r3, #1
   2400c:	str	r3, [sp, #100]	; 0x64
   24010:	ldr	r3, [sp, #96]	; 0x60
   24014:	ldrb	r3, [r3]
   24018:	cmp	r3, #0
   2401c:	bne	23d34 <ftello64@plt+0x126b4>
   24020:	ldr	r3, [sp, #108]	; 0x6c
   24024:	cmp	r3, #0
   24028:	bne	23d54 <ftello64@plt+0x126d4>
   2402c:	mov	r3, #1
   24030:	ldr	r0, [sp, #16]
   24034:	strb	r3, [sp, #104]	; 0x68
   24038:	bl	11380 <mbsinit@plt>
   2403c:	cmp	r0, #0
   24040:	movne	r3, #0
   24044:	strbne	r3, [sp, #80]	; 0x50
   24048:	b	246a8 <ftello64@plt+0x13028>
   2404c:	mov	r5, r8
   24050:	ldr	r3, [sp, #8]
   24054:	add	r8, r8, #1
   24058:	add	r3, r3, #1
   2405c:	str	r3, [sp, #8]
   24060:	ldrb	r3, [sp, #160]	; 0xa0
   24064:	cmp	r3, #0
   24068:	beq	241a8 <ftello64@plt+0x12b28>
   2406c:	ldrb	r3, [sp, #48]	; 0x30
   24070:	cmp	r3, #0
   24074:	beq	241a8 <ftello64@plt+0x12b28>
   24078:	ldr	r3, [sp, #52]	; 0x34
   2407c:	ldr	r0, [sp, #164]	; 0xa4
   24080:	sub	r0, r0, r3
   24084:	clz	r0, r0
   24088:	lsr	r0, r0, #5
   2408c:	cmp	r0, #0
   24090:	beq	2446c <ftello64@plt+0x12dec>
   24094:	mov	lr, r9
   24098:	add	ip, sp, #192	; 0xc0
   2409c:	ldm	lr!, {r0, r1, r2, r3}
   240a0:	add	sl, sp, #304	; 0x130
   240a4:	stmia	ip!, {r0, r1, r2, r3}
   240a8:	ldm	lr!, {r0, r1, r2, r3}
   240ac:	stmia	ip!, {r0, r1, r2, r3}
   240b0:	ldm	lr!, {r0, r1, r2, r3}
   240b4:	stmia	ip!, {r0, r1, r2, r3}
   240b8:	ldm	lr, {r0, r1}
   240bc:	ldr	r2, [sp, #212]	; 0xd4
   240c0:	ldr	r3, [sp, #208]	; 0xd0
   240c4:	stm	ip, {r0, r1}
   240c8:	add	r3, r3, r2
   240cc:	mov	r2, #0
   240d0:	str	r3, [sp, #208]	; 0xd0
   240d4:	strb	r2, [sp, #204]	; 0xcc
   240d8:	str	r6, [sp, #264]	; 0x108
   240dc:	ldrb	r1, [r6]
   240e0:	strb	r2, [sl, #-56]!	; 0xffffffc8
   240e4:	add	r3, sl, #4
   240e8:	ldr	ip, [sp]
   240ec:	str	r2, [sp, #252]	; 0xfc
   240f0:	str	r2, [r3, #4]
   240f4:	strb	r2, [sp, #260]	; 0x104
   240f8:	lsr	r2, r1, #5
   240fc:	and	r0, r1, #31
   24100:	ldr	r2, [ip, r2, lsl #2]
   24104:	lsr	r2, r2, r0
   24108:	ands	r2, r2, #1
   2410c:	movne	r3, #1
   24110:	str	r2, [sp, #12]
   24114:	strne	r3, [sp, #268]	; 0x10c
   24118:	strne	r1, [sp, #276]	; 0x114
   2411c:	bne	24174 <ftello64@plt+0x12af4>
   24120:	mov	r0, r3
   24124:	str	r3, [sp, #20]
   24128:	bl	11380 <mbsinit@plt>
   2412c:	cmp	r0, #0
   24130:	beq	23cac <ftello64@plt+0x1262c>
   24134:	mov	fp, #1
   24138:	strb	fp, [sp, #248]	; 0xf8
   2413c:	bl	1141c <__ctype_get_mb_cur_max@plt>
   24140:	mov	r1, r0
   24144:	mov	r0, r6
   24148:	bl	219fc <ftello64@plt+0x1037c>
   2414c:	ldr	r3, [sp, #20]
   24150:	mov	r1, r6
   24154:	mov	r2, r0
   24158:	add	r0, sl, #28
   2415c:	bl	23258 <ftello64@plt+0x11bd8>
   24160:	cmn	r0, #1
   24164:	str	r0, [sp, #268]	; 0x10c
   24168:	bne	241d4 <ftello64@plt+0x12b54>
   2416c:	str	fp, [sp, #268]	; 0x10c
   24170:	ldrb	r3, [sp, #12]
   24174:	strb	r3, [sp, #272]	; 0x110
   24178:	mov	r3, #1
   2417c:	strb	r3, [sp, #260]	; 0x104
   24180:	ldrb	r3, [sp, #272]	; 0x110
   24184:	cmp	r3, #0
   24188:	beq	246ec <ftello64@plt+0x1306c>
   2418c:	ldr	r3, [sp, #276]	; 0x114
   24190:	cmp	r3, #0
   24194:	bne	246ec <ftello64@plt+0x1306c>
   24198:	bl	11644 <abort@plt>
   2419c:	mov	r5, r8
   241a0:	str	r3, [sp, #4]
   241a4:	b	24050 <ftello64@plt+0x129d0>
   241a8:	ldr	r2, [sp, #156]	; 0x9c
   241ac:	ldr	r3, [sp, #44]	; 0x2c
   241b0:	cmp	r2, r3
   241b4:	movne	r0, #0
   241b8:	bne	2408c <ftello64@plt+0x12a0c>
   241bc:	ldr	r1, [sp, #40]	; 0x28
   241c0:	ldr	r0, [sp, #152]	; 0x98
   241c4:	bl	1138c <memcmp@plt>
   241c8:	clz	r0, r0
   241cc:	lsr	r0, r0, #5
   241d0:	b	2408c <ftello64@plt+0x12a0c>
   241d4:	cmn	r0, #2
   241d8:	bne	241ec <ftello64@plt+0x12b6c>
   241dc:	ldr	r0, [sp, #264]	; 0x108
   241e0:	bl	114e8 <strlen@plt>
   241e4:	str	r0, [sp, #268]	; 0x10c
   241e8:	b	24170 <ftello64@plt+0x12af0>
   241ec:	cmp	r0, #0
   241f0:	bne	24214 <ftello64@plt+0x12b94>
   241f4:	ldr	r3, [sp, #264]	; 0x108
   241f8:	str	fp, [sp, #268]	; 0x10c
   241fc:	ldrb	r3, [r3]
   24200:	cmp	r3, #0
   24204:	bne	23d34 <ftello64@plt+0x126b4>
   24208:	ldr	r3, [sp, #276]	; 0x114
   2420c:	cmp	r3, #0
   24210:	bne	23d54 <ftello64@plt+0x126d4>
   24214:	mov	r3, #1
   24218:	add	r0, sp, #252	; 0xfc
   2421c:	strb	r3, [sp, #272]	; 0x110
   24220:	bl	11380 <mbsinit@plt>
   24224:	cmp	r0, #0
   24228:	movne	r3, #0
   2422c:	strbne	r3, [sp, #248]	; 0xf8
   24230:	b	24178 <ftello64@plt+0x12af8>
   24234:	add	r0, sp, #252	; 0xfc
   24238:	bl	11380 <mbsinit@plt>
   2423c:	cmp	r0, #0
   24240:	beq	23cac <ftello64@plt+0x1262c>
   24244:	mov	r3, #1
   24248:	strb	r3, [sp, #248]	; 0xf8
   2424c:	ldr	fp, [sp, #264]	; 0x108
   24250:	bl	1141c <__ctype_get_mb_cur_max@plt>
   24254:	mov	r1, r0
   24258:	mov	r0, fp
   2425c:	bl	219fc <ftello64@plt+0x1037c>
   24260:	add	r3, sl, #4
   24264:	mov	r1, fp
   24268:	mov	r2, r0
   2426c:	add	r0, sl, #28
   24270:	bl	23258 <ftello64@plt+0x11bd8>
   24274:	cmn	r0, #1
   24278:	str	r0, [sp, #268]	; 0x10c
   2427c:	bne	24290 <ftello64@plt+0x12c10>
   24280:	mov	r3, #1
   24284:	str	r3, [sp, #268]	; 0x10c
   24288:	mov	r3, #0
   2428c:	b	24440 <ftello64@plt+0x12dc0>
   24290:	cmn	r0, #2
   24294:	bne	242a8 <ftello64@plt+0x12c28>
   24298:	ldr	r0, [sp, #264]	; 0x108
   2429c:	bl	114e8 <strlen@plt>
   242a0:	str	r0, [sp, #268]	; 0x10c
   242a4:	b	24288 <ftello64@plt+0x12c08>
   242a8:	cmp	r0, #0
   242ac:	bne	242d4 <ftello64@plt+0x12c54>
   242b0:	mov	r3, #1
   242b4:	str	r3, [sp, #268]	; 0x10c
   242b8:	ldr	r3, [sp, #264]	; 0x108
   242bc:	ldrb	r3, [r3]
   242c0:	cmp	r3, #0
   242c4:	bne	23d34 <ftello64@plt+0x126b4>
   242c8:	ldr	r3, [sp, #276]	; 0x114
   242cc:	cmp	r3, #0
   242d0:	bne	23d54 <ftello64@plt+0x126d4>
   242d4:	mov	r3, #1
   242d8:	add	r0, sp, #252	; 0xfc
   242dc:	strb	r3, [sp, #272]	; 0x110
   242e0:	bl	11380 <mbsinit@plt>
   242e4:	cmp	r0, #0
   242e8:	movne	r3, #0
   242ec:	strbne	r3, [sp, #248]	; 0xf8
   242f0:	b	24444 <ftello64@plt+0x12dc4>
   242f4:	add	r0, sp, #196	; 0xc4
   242f8:	bl	11380 <mbsinit@plt>
   242fc:	cmp	r0, #0
   24300:	beq	23cac <ftello64@plt+0x1262c>
   24304:	mov	r3, #1
   24308:	strb	r3, [sp, #192]	; 0xc0
   2430c:	ldr	fp, [sp, #208]	; 0xd0
   24310:	bl	1141c <__ctype_get_mb_cur_max@plt>
   24314:	mov	r1, r0
   24318:	mov	r0, fp
   2431c:	bl	219fc <ftello64@plt+0x1037c>
   24320:	add	r3, sp, #196	; 0xc4
   24324:	mov	r1, fp
   24328:	mov	r2, r0
   2432c:	add	r0, sp, #220	; 0xdc
   24330:	bl	23258 <ftello64@plt+0x11bd8>
   24334:	cmn	r0, #1
   24338:	str	r0, [sp, #212]	; 0xd4
   2433c:	bne	24350 <ftello64@plt+0x12cd0>
   24340:	mov	r3, #1
   24344:	str	r3, [sp, #212]	; 0xd4
   24348:	mov	r3, #0
   2434c:	b	24754 <ftello64@plt+0x130d4>
   24350:	cmn	r0, #2
   24354:	bne	24368 <ftello64@plt+0x12ce8>
   24358:	ldr	r0, [sp, #208]	; 0xd0
   2435c:	bl	114e8 <strlen@plt>
   24360:	str	r0, [sp, #212]	; 0xd4
   24364:	b	24348 <ftello64@plt+0x12cc8>
   24368:	cmp	r0, #0
   2436c:	bne	24394 <ftello64@plt+0x12d14>
   24370:	mov	r3, #1
   24374:	str	r3, [sp, #212]	; 0xd4
   24378:	ldr	r3, [sp, #208]	; 0xd0
   2437c:	ldrb	r3, [r3]
   24380:	cmp	r3, #0
   24384:	bne	23d34 <ftello64@plt+0x126b4>
   24388:	ldr	r3, [sp, #220]	; 0xdc
   2438c:	cmp	r3, #0
   24390:	bne	23d54 <ftello64@plt+0x126d4>
   24394:	mov	r3, #1
   24398:	add	r0, sp, #196	; 0xc4
   2439c:	strb	r3, [sp, #216]	; 0xd8
   243a0:	bl	11380 <mbsinit@plt>
   243a4:	cmp	r0, #0
   243a8:	movne	r3, #0
   243ac:	strbne	r3, [sp, #192]	; 0xc0
   243b0:	b	24758 <ftello64@plt+0x130d8>
   243b4:	ldrb	r3, [sp, #272]	; 0x110
   243b8:	cmp	r3, #0
   243bc:	beq	24784 <ftello64@plt+0x13104>
   243c0:	ldr	r0, [sp, #276]	; 0x114
   243c4:	ldr	r3, [sp, #220]	; 0xdc
   243c8:	subs	r0, r3, r0
   243cc:	movne	r0, #1
   243d0:	cmp	r0, #0
   243d4:	bne	2446c <ftello64@plt+0x12dec>
   243d8:	ldr	r2, [sp, #212]	; 0xd4
   243dc:	ldr	r3, [sp, #208]	; 0xd0
   243e0:	strb	r0, [sp, #204]	; 0xcc
   243e4:	add	r3, r3, r2
   243e8:	str	r3, [sp, #208]	; 0xd0
   243ec:	ldr	r2, [sp, #268]	; 0x10c
   243f0:	ldr	r3, [sp, #264]	; 0x108
   243f4:	strb	r0, [sp, #260]	; 0x104
   243f8:	add	r3, r3, r2
   243fc:	str	r3, [sp, #264]	; 0x108
   24400:	ldrb	r3, [sp, #248]	; 0xf8
   24404:	cmp	r3, #0
   24408:	bne	2424c <ftello64@plt+0x12bcc>
   2440c:	ldr	r1, [sp, #264]	; 0x108
   24410:	ldr	r0, [sp]
   24414:	ldrb	r3, [r1]
   24418:	lsr	r2, r3, #5
   2441c:	and	r3, r3, #31
   24420:	ldr	r2, [r0, r2, lsl #2]
   24424:	lsr	r3, r2, r3
   24428:	tst	r3, #1
   2442c:	beq	24234 <ftello64@plt+0x12bb4>
   24430:	mov	r3, #1
   24434:	str	r3, [sp, #268]	; 0x10c
   24438:	ldrb	r2, [r1]
   2443c:	str	r2, [sp, #276]	; 0x114
   24440:	strb	r3, [sp, #272]	; 0x110
   24444:	mov	r3, #1
   24448:	strb	r3, [sp, #260]	; 0x104
   2444c:	ldrb	r3, [sp, #272]	; 0x110
   24450:	cmp	r3, #0
   24454:	beq	24708 <ftello64@plt+0x13088>
   24458:	ldr	r3, [sp, #276]	; 0x114
   2445c:	cmp	r3, #0
   24460:	bne	24708 <ftello64@plt+0x13088>
   24464:	ldr	r0, [sp, #152]	; 0x98
   24468:	b	244ec <ftello64@plt+0x12e6c>
   2446c:	ldr	r3, [sp, #152]	; 0x98
   24470:	ldr	r2, [sp, #156]	; 0x9c
   24474:	ldr	fp, [sp, #4]
   24478:	add	r3, r3, r2
   2447c:	str	r3, [sp, #152]	; 0x98
   24480:	mov	r3, #0
   24484:	strb	r3, [sp, #148]	; 0x94
   24488:	ldrb	r3, [sp, #136]	; 0x88
   2448c:	ldr	sl, [sp, #152]	; 0x98
   24490:	cmp	r3, #0
   24494:	bne	23da0 <ftello64@plt+0x12720>
   24498:	ldrb	r3, [sl]
   2449c:	ldr	r1, [sp]
   244a0:	lsr	r2, r3, #5
   244a4:	and	r3, r3, #31
   244a8:	ldr	r2, [r1, r2, lsl #2]
   244ac:	lsr	r3, r2, r3
   244b0:	tst	r3, #1
   244b4:	beq	23d88 <ftello64@plt+0x12708>
   244b8:	mov	r3, #1
   244bc:	str	r3, [sp, #156]	; 0x9c
   244c0:	ldrb	r2, [sl]
   244c4:	str	r2, [sp, #164]	; 0xa4
   244c8:	strb	r3, [sp, #160]	; 0xa0
   244cc:	mov	r3, #1
   244d0:	strb	r3, [sp, #148]	; 0x94
   244d4:	ldrb	r3, [sp, #160]	; 0xa0
   244d8:	cmp	r3, #0
   244dc:	beq	2461c <ftello64@plt+0x12f9c>
   244e0:	ldr	r0, [sp, #164]	; 0xa4
   244e4:	cmp	r0, #0
   244e8:	bne	2461c <ftello64@plt+0x12f9c>
   244ec:	add	sp, sp, #308	; 0x134
   244f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244f4:	cmp	r7, #0
   244f8:	beq	23c94 <ftello64@plt+0x12614>
   244fc:	mov	sl, #0
   24500:	add	fp, r6, #1
   24504:	mov	r3, r6
   24508:	mov	r5, sl
   2450c:	mov	r9, sl
   24510:	mov	r2, #1
   24514:	ldrb	r1, [r4]
   24518:	cmp	r1, #0
   2451c:	bne	24528 <ftello64@plt+0x12ea8>
   24520:	mov	r0, #0
   24524:	b	244ec <ftello64@plt+0x12e6c>
   24528:	cmp	r9, #9
   2452c:	movls	r8, #0
   24530:	andhi	r8, r2, #1
   24534:	cmp	r8, #0
   24538:	beq	245c8 <ftello64@plt+0x12f48>
   2453c:	add	r2, r9, r9, lsl #2
   24540:	cmp	r5, r2
   24544:	bcc	24574 <ftello64@plt+0x12ef4>
   24548:	cmp	r3, #0
   2454c:	beq	247ac <ftello64@plt+0x1312c>
   24550:	sub	r1, r5, sl
   24554:	mov	r0, r3
   24558:	str	r3, [sp]
   2455c:	bl	1159c <strnlen@plt>
   24560:	ldr	r3, [sp]
   24564:	mov	sl, r5
   24568:	ldrb	r2, [r3, r0]!
   2456c:	cmp	r2, #0
   24570:	beq	247ac <ftello64@plt+0x1312c>
   24574:	ldrb	r2, [r4]
   24578:	add	r9, r9, #1
   2457c:	add	r1, r5, #1
   24580:	cmp	r2, r7
   24584:	bne	245b8 <ftello64@plt+0x12f38>
   24588:	mov	r2, fp
   2458c:	mov	lr, r4
   24590:	sub	r5, r5, r6
   24594:	ldrb	ip, [r2], #1
   24598:	cmp	ip, #0
   2459c:	beq	23c94 <ftello64@plt+0x12614>
   245a0:	ldrb	r0, [lr, #1]!
   245a4:	cmp	r0, #0
   245a8:	beq	24520 <ftello64@plt+0x12ea0>
   245ac:	cmp	ip, r0
   245b0:	add	r1, r5, r2
   245b4:	beq	24594 <ftello64@plt+0x12f14>
   245b8:	add	r4, r4, #1
   245bc:	mov	r5, r1
   245c0:	mov	r2, r8
   245c4:	b	24514 <ftello64@plt+0x12e94>
   245c8:	mov	r8, r2
   245cc:	b	24574 <ftello64@plt+0x12ef4>
   245d0:	add	r7, sp, #304	; 0x130
   245d4:	mov	r5, #0
   245d8:	add	r9, sp, #304	; 0x130
   245dc:	strb	r5, [r7, #-224]!	; 0xffffff20
   245e0:	add	r3, r7, #4
   245e4:	str	r5, [sp, #84]	; 0x54
   245e8:	strb	r5, [r9, #-168]!	; 0xffffff58
   245ec:	str	r5, [r7, #8]
   245f0:	str	r5, [sp, #140]	; 0x8c
   245f4:	str	r6, [sp, #96]	; 0x60
   245f8:	str	r5, [r9, #8]
   245fc:	strb	r5, [sp, #92]	; 0x5c
   24600:	str	r4, [sp, #152]	; 0x98
   24604:	strb	r5, [sp, #148]	; 0x94
   24608:	mov	r8, r5
   2460c:	str	r5, [sp, #8]
   24610:	mov	fp, #1
   24614:	str	r3, [sp, #16]
   24618:	b	24488 <ftello64@plt+0x12e08>
   2461c:	ldr	r3, [sp, #8]
   24620:	cmp	r3, #9
   24624:	movls	r3, #0
   24628:	andhi	r3, fp, #1
   2462c:	cmp	r3, #0
   24630:	str	r3, [sp, #4]
   24634:	streq	fp, [sp, #4]
   24638:	beq	24050 <ftello64@plt+0x129d0>
   2463c:	ldr	r3, [sp, #8]
   24640:	add	r3, r3, r3, lsl #2
   24644:	cmp	r8, r3
   24648:	bcc	24050 <ftello64@plt+0x129d0>
   2464c:	sub	r5, r8, r5
   24650:	cmp	r5, #0
   24654:	bne	23e44 <ftello64@plt+0x127c4>
   24658:	ldrb	r3, [sp, #92]	; 0x5c
   2465c:	cmp	r3, #0
   24660:	bne	246b0 <ftello64@plt+0x13030>
   24664:	ldrb	r3, [sp, #80]	; 0x50
   24668:	ldr	r5, [sp, #96]	; 0x60
   2466c:	cmp	r3, #0
   24670:	bne	23fa8 <ftello64@plt+0x12928>
   24674:	ldrb	r3, [r5]
   24678:	ldr	r1, [sp]
   2467c:	lsr	r2, r3, #5
   24680:	and	r3, r3, #31
   24684:	ldr	r2, [r1, r2, lsl #2]
   24688:	lsr	r3, r2, r3
   2468c:	tst	r3, #1
   24690:	beq	23f90 <ftello64@plt+0x12910>
   24694:	mov	r3, #1
   24698:	str	r3, [sp, #100]	; 0x64
   2469c:	ldrb	r2, [r5]
   246a0:	str	r2, [sp, #108]	; 0x6c
   246a4:	strb	r3, [sp, #104]	; 0x68
   246a8:	mov	r3, #1
   246ac:	strb	r3, [sp, #92]	; 0x5c
   246b0:	ldrb	r3, [sp, #104]	; 0x68
   246b4:	cmp	r3, #0
   246b8:	beq	2404c <ftello64@plt+0x129cc>
   246bc:	ldr	r2, [sp, #108]	; 0x6c
   246c0:	cmp	r2, #0
   246c4:	bne	2419c <ftello64@plt+0x12b1c>
   246c8:	add	r2, sp, #248	; 0xf8
   246cc:	mov	r1, r6
   246d0:	mov	r0, r4
   246d4:	bl	233cc <ftello64@plt+0x11d4c>
   246d8:	subs	r3, r0, #0
   246dc:	str	r3, [sp, #4]
   246e0:	beq	2404c <ftello64@plt+0x129cc>
   246e4:	ldr	r0, [sp, #248]	; 0xf8
   246e8:	b	244ec <ftello64@plt+0x12e6c>
   246ec:	ldr	r3, [sp, #264]	; 0x108
   246f0:	ldr	r2, [sp, #268]	; 0x10c
   246f4:	add	r3, r3, r2
   246f8:	str	r3, [sp, #264]	; 0x108
   246fc:	mov	r3, #0
   24700:	strb	r3, [sp, #260]	; 0x104
   24704:	b	24400 <ftello64@plt+0x12d80>
   24708:	ldrb	r3, [sp, #204]	; 0xcc
   2470c:	cmp	r3, #0
   24710:	bne	24760 <ftello64@plt+0x130e0>
   24714:	ldrb	r3, [sp, #192]	; 0xc0
   24718:	cmp	r3, #0
   2471c:	bne	2430c <ftello64@plt+0x12c8c>
   24720:	ldr	r1, [sp, #208]	; 0xd0
   24724:	ldr	r0, [sp]
   24728:	ldrb	r3, [r1]
   2472c:	lsr	r2, r3, #5
   24730:	and	r3, r3, #31
   24734:	ldr	r2, [r0, r2, lsl #2]
   24738:	lsr	r3, r2, r3
   2473c:	tst	r3, #1
   24740:	beq	242f4 <ftello64@plt+0x12c74>
   24744:	mov	r3, #1
   24748:	str	r3, [sp, #212]	; 0xd4
   2474c:	ldrb	r2, [r1]
   24750:	str	r2, [sp, #220]	; 0xdc
   24754:	strb	r3, [sp, #216]	; 0xd8
   24758:	mov	r3, #1
   2475c:	strb	r3, [sp, #204]	; 0xcc
   24760:	ldrb	r3, [sp, #216]	; 0xd8
   24764:	cmp	r3, #0
   24768:	beq	24778 <ftello64@plt+0x130f8>
   2476c:	ldr	r0, [sp, #220]	; 0xdc
   24770:	cmp	r0, #0
   24774:	beq	244ec <ftello64@plt+0x12e6c>
   24778:	cmp	r3, #0
   2477c:	add	r8, r8, #1
   24780:	bne	243b4 <ftello64@plt+0x12d34>
   24784:	ldr	r2, [sp, #212]	; 0xd4
   24788:	ldr	r3, [sp, #268]	; 0x10c
   2478c:	cmp	r2, r3
   24790:	bne	2446c <ftello64@plt+0x12dec>
   24794:	ldr	r1, [sp, #264]	; 0x108
   24798:	ldr	r0, [sp, #208]	; 0xd0
   2479c:	bl	1138c <memcmp@plt>
   247a0:	adds	r0, r0, #0
   247a4:	movne	r0, #1
   247a8:	b	243d0 <ftello64@plt+0x12d50>
   247ac:	mov	r0, r6
   247b0:	bl	114e8 <strlen@plt>
   247b4:	add	r3, sp, #248	; 0xf8
   247b8:	mov	r1, r6
   247bc:	mov	r2, r0
   247c0:	mov	r0, r4
   247c4:	bl	232a8 <ftello64@plt+0x11c28>
   247c8:	subs	r8, r0, #0
   247cc:	bne	246e4 <ftello64@plt+0x13064>
   247d0:	mov	r3, r8
   247d4:	b	24574 <ftello64@plt+0x12ef4>
   247d8:	andeq	r6, r2, r4, lsr #20
   247dc:	andeq	r6, r2, r4, asr #20
   247e0:	andeq	r6, r2, r8, asr r3
   247e4:	andeq	r6, r2, r6, ror #6
   247e8:	andeq	r6, r2, sp, ror r3
   247ec:	muleq	r2, r4, r3
   247f0:	push	{r4, r5, r6, lr}
   247f4:	subs	r4, r2, #0
   247f8:	mov	r6, r0
   247fc:	mov	r5, r1
   24800:	beq	24818 <ftello64@plt+0x13198>
   24804:	mov	r1, r4
   24808:	mvn	r0, #0
   2480c:	bl	25010 <ftello64@plt+0x13990>
   24810:	cmp	r0, r5
   24814:	bcc	24828 <ftello64@plt+0x131a8>
   24818:	mul	r1, r5, r4
   2481c:	mov	r0, r6
   24820:	pop	{r4, r5, r6, lr}
   24824:	b	22e1c <ftello64@plt+0x1179c>
   24828:	bl	11500 <__errno_location@plt>
   2482c:	mov	r3, #12
   24830:	str	r3, [r0]
   24834:	mov	r0, #0
   24838:	pop	{r4, r5, r6, pc}
   2483c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24840:	sub	sp, sp, #4096	; 0x1000
   24844:	sub	sp, sp, #28
   24848:	add	r4, sp, #24
   2484c:	mov	r6, #0
   24850:	mov	r7, r2
   24854:	mov	r5, r4
   24858:	add	r8, sp, #20
   2485c:	mov	fp, r0
   24860:	mov	sl, r1
   24864:	mov	r9, r3
   24868:	str	r6, [sp]
   2486c:	mov	r3, r6
   24870:	mov	r2, r6
   24874:	mov	r1, r6
   24878:	mov	r0, r7
   2487c:	bl	112d8 <iconv@plt>
   24880:	str	fp, [r4, #-16]
   24884:	str	sl, [r5, #-12]!
   24888:	ldr	r3, [r4, #-12]
   2488c:	cmp	r3, #0
   24890:	bne	248ec <ftello64@plt+0x1326c>
   24894:	mov	r3, #4096	; 0x1000
   24898:	mov	r2, #0
   2489c:	str	r3, [r4, #-4]
   248a0:	str	r4, [r4, #-8]
   248a4:	add	r3, sp, #16
   248a8:	str	r8, [sp]
   248ac:	mov	r1, r2
   248b0:	mov	r0, r7
   248b4:	bl	112d8 <iconv@plt>
   248b8:	cmn	r0, #1
   248bc:	beq	24930 <ftello64@plt+0x132b0>
   248c0:	ldr	r5, [r4, #-8]
   248c4:	sub	r5, r5, r4
   248c8:	adds	r5, r5, r6
   248cc:	bne	24948 <ftello64@plt+0x132c8>
   248d0:	add	r3, sp, #4160	; 0x1040
   248d4:	mov	r0, r5
   248d8:	ldr	r3, [r3]
   248dc:	str	r5, [r3]
   248e0:	add	sp, sp, #4096	; 0x1000
   248e4:	add	sp, sp, #28
   248e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   248ec:	mov	r3, #4096	; 0x1000
   248f0:	str	r3, [r4, #-4]
   248f4:	str	r4, [r4, #-8]
   248f8:	add	r3, sp, #16
   248fc:	str	r8, [sp]
   24900:	mov	r2, r5
   24904:	sub	r1, r4, #16
   24908:	mov	r0, r7
   2490c:	bl	112d8 <iconv@plt>
   24910:	cmn	r0, #1
   24914:	bne	24938 <ftello64@plt+0x132b8>
   24918:	bl	11500 <__errno_location@plt>
   2491c:	ldr	r3, [r0]
   24920:	cmp	r3, #7
   24924:	beq	24938 <ftello64@plt+0x132b8>
   24928:	cmp	r3, #22
   2492c:	beq	24894 <ftello64@plt+0x13214>
   24930:	mvn	r0, #0
   24934:	b	248e0 <ftello64@plt+0x13260>
   24938:	ldr	r3, [r4, #-8]
   2493c:	sub	r3, r3, r4
   24940:	add	r6, r6, r3
   24944:	b	24888 <ftello64@plt+0x13208>
   24948:	ldr	r6, [r9]
   2494c:	cmp	r6, #0
   24950:	beq	24968 <ftello64@plt+0x132e8>
   24954:	add	r3, sp, #4160	; 0x1040
   24958:	ldr	r3, [r3]
   2495c:	ldr	r3, [r3]
   24960:	cmp	r5, r3
   24964:	bls	24988 <ftello64@plt+0x13308>
   24968:	mov	r0, r5
   2496c:	bl	22ddc <ftello64@plt+0x1175c>
   24970:	subs	r6, r0, #0
   24974:	bne	24988 <ftello64@plt+0x13308>
   24978:	bl	11500 <__errno_location@plt>
   2497c:	mov	r3, #12
   24980:	str	r3, [r0]
   24984:	b	24930 <ftello64@plt+0x132b0>
   24988:	mov	r3, #0
   2498c:	str	r3, [sp]
   24990:	mov	r2, r3
   24994:	mov	r1, r3
   24998:	mov	r0, r7
   2499c:	bl	112d8 <iconv@plt>
   249a0:	str	sl, [r4, #-8]
   249a4:	mov	sl, r4
   249a8:	str	fp, [r4, #-12]
   249ac:	str	r6, [r4, #-4]
   249b0:	str	r5, [sl], #-12
   249b4:	ldr	r3, [r4, #-8]
   249b8:	cmp	r3, #0
   249bc:	beq	249f0 <ftello64@plt+0x13370>
   249c0:	str	r4, [sp]
   249c4:	mov	r3, r8
   249c8:	add	r2, sp, #16
   249cc:	mov	r1, sl
   249d0:	mov	r0, r7
   249d4:	bl	112d8 <iconv@plt>
   249d8:	cmn	r0, #1
   249dc:	bne	249b4 <ftello64@plt+0x13334>
   249e0:	bl	11500 <__errno_location@plt>
   249e4:	ldr	r3, [r0]
   249e8:	cmp	r3, #22
   249ec:	bne	24a10 <ftello64@plt+0x13390>
   249f0:	mov	r2, #0
   249f4:	str	r4, [sp]
   249f8:	mov	r3, r8
   249fc:	mov	r1, r2
   24a00:	mov	r0, r7
   24a04:	bl	112d8 <iconv@plt>
   24a08:	cmn	r0, #1
   24a0c:	bne	24a28 <ftello64@plt+0x133a8>
   24a10:	ldr	r3, [r9]
   24a14:	cmp	r6, r3
   24a18:	beq	24930 <ftello64@plt+0x132b0>
   24a1c:	mov	r0, r6
   24a20:	bl	14340 <ftello64@plt+0x2cc0>
   24a24:	b	24930 <ftello64@plt+0x132b0>
   24a28:	ldr	r0, [r4]
   24a2c:	cmp	r0, #0
   24a30:	beq	24a38 <ftello64@plt+0x133b8>
   24a34:	bl	11644 <abort@plt>
   24a38:	add	r3, sp, #4160	; 0x1040
   24a3c:	str	r6, [r9]
   24a40:	ldr	r3, [r3]
   24a44:	str	r5, [r3]
   24a48:	b	248e0 <ftello64@plt+0x13260>
   24a4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24a50:	sub	sp, sp, #28
   24a54:	mov	r8, r1
   24a58:	str	r0, [sp, #8]
   24a5c:	bl	114e8 <strlen@plt>
   24a60:	cmp	r0, #4096	; 0x1000
   24a64:	mov	r6, r0
   24a68:	lslcc	r6, r0, #4
   24a6c:	add	r5, r6, #1
   24a70:	str	r0, [sp, #12]
   24a74:	mov	r0, r5
   24a78:	bl	22ddc <ftello64@plt+0x1175c>
   24a7c:	subs	r4, r0, #0
   24a80:	bne	24a9c <ftello64@plt+0x1341c>
   24a84:	bl	11500 <__errno_location@plt>
   24a88:	mov	r3, #12
   24a8c:	str	r3, [r0]
   24a90:	mov	r0, r4
   24a94:	add	sp, sp, #28
   24a98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24a9c:	mov	r3, #0
   24aa0:	str	r3, [sp]
   24aa4:	mov	r2, r3
   24aa8:	mov	r1, r3
   24aac:	mov	r0, r8
   24ab0:	bl	112d8 <iconv@plt>
   24ab4:	str	r4, [sp, #16]
   24ab8:	str	r6, [sp, #20]
   24abc:	add	r9, sp, #20
   24ac0:	str	r9, [sp]
   24ac4:	add	r3, sp, #16
   24ac8:	add	r2, sp, #12
   24acc:	add	r1, sp, #8
   24ad0:	mov	r0, r8
   24ad4:	bl	112d8 <iconv@plt>
   24ad8:	cmn	r0, #1
   24adc:	beq	24b38 <ftello64@plt+0x134b8>
   24ae0:	mov	sl, #0
   24ae4:	str	r9, [sp]
   24ae8:	add	r3, sp, #16
   24aec:	mov	r2, sl
   24af0:	mov	r1, #0
   24af4:	mov	r0, r8
   24af8:	bl	112d8 <iconv@plt>
   24afc:	cmn	r0, #1
   24b00:	bne	24be8 <ftello64@plt+0x13568>
   24b04:	bl	11500 <__errno_location@plt>
   24b08:	ldr	r3, [r0]
   24b0c:	mov	fp, r0
   24b10:	cmp	r3, #7
   24b14:	bne	24b70 <ftello64@plt+0x134f0>
   24b18:	ldr	r7, [sp, #16]
   24b1c:	lsl	r6, r5, #1
   24b20:	cmp	r5, r6
   24b24:	sub	r7, r7, r4
   24b28:	bcc	24bb4 <ftello64@plt+0x13534>
   24b2c:	mov	r3, #12
   24b30:	str	r3, [fp]
   24b34:	b	24b70 <ftello64@plt+0x134f0>
   24b38:	bl	11500 <__errno_location@plt>
   24b3c:	ldr	r3, [r0]
   24b40:	mov	sl, r0
   24b44:	cmp	r3, #22
   24b48:	beq	24ae0 <ftello64@plt+0x13460>
   24b4c:	cmp	r3, #7
   24b50:	bne	24b70 <ftello64@plt+0x134f0>
   24b54:	ldr	r7, [sp, #16]
   24b58:	lsl	r6, r5, #1
   24b5c:	cmp	r5, r6
   24b60:	sub	r7, r7, r4
   24b64:	bcc	24b80 <ftello64@plt+0x13500>
   24b68:	mov	r3, #12
   24b6c:	str	r3, [sl]
   24b70:	mov	r0, r4
   24b74:	bl	14340 <ftello64@plt+0x2cc0>
   24b78:	mov	r4, #0
   24b7c:	b	24a90 <ftello64@plt+0x13410>
   24b80:	mov	r1, r6
   24b84:	mov	r0, r4
   24b88:	bl	22e1c <ftello64@plt+0x1179c>
   24b8c:	cmp	r0, #0
   24b90:	beq	24b68 <ftello64@plt+0x134e8>
   24b94:	add	r3, r0, r7
   24b98:	str	r3, [sp, #16]
   24b9c:	sub	r3, r6, #1
   24ba0:	sub	r7, r3, r7
   24ba4:	str	r7, [sp, #20]
   24ba8:	mov	r5, r6
   24bac:	mov	r4, r0
   24bb0:	b	24abc <ftello64@plt+0x1343c>
   24bb4:	mov	r1, r6
   24bb8:	mov	r0, r4
   24bbc:	bl	22e1c <ftello64@plt+0x1179c>
   24bc0:	cmp	r0, #0
   24bc4:	beq	24b2c <ftello64@plt+0x134ac>
   24bc8:	add	r3, r0, r7
   24bcc:	str	r3, [sp, #16]
   24bd0:	sub	r3, r6, #1
   24bd4:	sub	r7, r3, r7
   24bd8:	str	r7, [sp, #20]
   24bdc:	mov	r5, r6
   24be0:	mov	r4, r0
   24be4:	b	24ae4 <ftello64@plt+0x13464>
   24be8:	ldr	r3, [sp, #16]
   24bec:	add	r2, r3, #1
   24bf0:	str	r2, [sp, #16]
   24bf4:	mov	r2, #0
   24bf8:	strb	r2, [r3]
   24bfc:	ldr	r1, [sp, #16]
   24c00:	sub	r1, r1, r4
   24c04:	cmp	r5, r1
   24c08:	bls	24a90 <ftello64@plt+0x13410>
   24c0c:	mov	r0, r4
   24c10:	bl	22e1c <ftello64@plt+0x1179c>
   24c14:	cmp	r0, #0
   24c18:	movne	r4, r0
   24c1c:	b	24a90 <ftello64@plt+0x13410>
   24c20:	push	{r4, r5, r6, r7, r8, lr}
   24c24:	mov	r4, r0
   24c28:	ldrb	r3, [r0]
   24c2c:	cmp	r3, #0
   24c30:	beq	24c50 <ftello64@plt+0x135d0>
   24c34:	mov	r6, r1
   24c38:	mov	r0, r6
   24c3c:	mov	r1, r2
   24c40:	mov	r5, r2
   24c44:	bl	22e78 <ftello64@plt+0x117f8>
   24c48:	cmp	r0, #0
   24c4c:	bne	24c74 <ftello64@plt+0x135f4>
   24c50:	mov	r0, r4
   24c54:	bl	113bc <strdup@plt>
   24c58:	subs	r4, r0, #0
   24c5c:	bne	24c6c <ftello64@plt+0x135ec>
   24c60:	bl	11500 <__errno_location@plt>
   24c64:	mov	r3, #12
   24c68:	str	r3, [r0]
   24c6c:	mov	r0, r4
   24c70:	pop	{r4, r5, r6, r7, r8, pc}
   24c74:	mov	r0, r5
   24c78:	mov	r1, r6
   24c7c:	bl	1147c <iconv_open@plt>
   24c80:	cmn	r0, #1
   24c84:	mov	r5, r0
   24c88:	beq	24cd4 <ftello64@plt+0x13654>
   24c8c:	mov	r1, r0
   24c90:	mov	r0, r4
   24c94:	bl	24a4c <ftello64@plt+0x133cc>
   24c98:	subs	r4, r0, #0
   24c9c:	bne	24cbc <ftello64@plt+0x1363c>
   24ca0:	bl	11500 <__errno_location@plt>
   24ca4:	ldr	r7, [r0]
   24ca8:	mov	r6, r0
   24cac:	mov	r0, r5
   24cb0:	bl	112c0 <iconv_close@plt>
   24cb4:	str	r7, [r6]
   24cb8:	b	24c6c <ftello64@plt+0x135ec>
   24cbc:	mov	r0, r5
   24cc0:	bl	112c0 <iconv_close@plt>
   24cc4:	cmp	r0, #0
   24cc8:	bge	24c6c <ftello64@plt+0x135ec>
   24ccc:	mov	r0, r4
   24cd0:	bl	14340 <ftello64@plt+0x2cc0>
   24cd4:	mov	r4, #0
   24cd8:	b	24c6c <ftello64@plt+0x135ec>
   24cdc:	push	{lr}		; (str lr, [sp, #-4]!)
   24ce0:	sub	sp, sp, #268	; 0x10c
   24ce4:	ldr	r2, [pc, #64]	; 24d2c <ftello64@plt+0x136ac>
   24ce8:	add	r1, sp, #4
   24cec:	bl	24f8c <ftello64@plt+0x1390c>
   24cf0:	cmp	r0, #0
   24cf4:	movne	r0, #0
   24cf8:	bne	24d24 <ftello64@plt+0x136a4>
   24cfc:	ldr	r1, [pc, #44]	; 24d30 <ftello64@plt+0x136b0>
   24d00:	add	r0, sp, #4
   24d04:	bl	112e4 <strcmp@plt>
   24d08:	cmp	r0, #0
   24d0c:	beq	24d24 <ftello64@plt+0x136a4>
   24d10:	ldr	r1, [pc, #28]	; 24d34 <ftello64@plt+0x136b4>
   24d14:	add	r0, sp, #4
   24d18:	bl	112e4 <strcmp@plt>
   24d1c:	adds	r0, r0, #0
   24d20:	movne	r0, #1
   24d24:	add	sp, sp, #268	; 0x10c
   24d28:	pop	{pc}		; (ldr pc, [sp], #4)
   24d2c:	andeq	r0, r0, r1, lsl #2
   24d30:	andeq	r6, r2, r7, asr sl
   24d34:	andeq	r6, r2, r9, asr sl
   24d38:	cmn	r0, #-2147483631	; 0x80000011
   24d3c:	bls	24d50 <ftello64@plt+0x136d0>
   24d40:	mov	r0, #0
   24d44:	bx	lr
   24d48:	mov	r0, #0
   24d4c:	pop	{r4, pc}
   24d50:	push	{r4, lr}
   24d54:	add	r0, r0, #16
   24d58:	bl	11470 <malloc@plt>
   24d5c:	cmp	r0, #0
   24d60:	beq	24d48 <ftello64@plt+0x136c8>
   24d64:	cmn	r0, #9
   24d68:	addls	r2, r0, #8
   24d6c:	movhi	r2, #0
   24d70:	rsb	r3, r0, #8
   24d74:	bic	r2, r2, #15
   24d78:	add	r3, r3, r2
   24d7c:	add	r0, r0, r3
   24d80:	strb	r3, [r0, #-1]
   24d84:	pop	{r4, pc}
   24d88:	tst	r0, #7
   24d8c:	beq	24d98 <ftello64@plt+0x13718>
   24d90:	push	{r4, lr}
   24d94:	bl	11644 <abort@plt>
   24d98:	tst	r0, #8
   24d9c:	bxeq	lr
   24da0:	ldrb	r3, [r0, #-1]
   24da4:	sub	r0, r0, r3
   24da8:	b	14340 <ftello64@plt+0x2cc0>
   24dac:	push	{r4, r5, r6, r7, r8, lr}
   24db0:	sub	sp, sp, #56	; 0x38
   24db4:	mov	r4, r0
   24db8:	bl	1141c <__ctype_get_mb_cur_max@plt>
   24dbc:	cmp	r0, #1
   24dc0:	bls	24f44 <ftello64@plt+0x138c4>
   24dc4:	add	r3, sp, #56	; 0x38
   24dc8:	mov	r0, #0
   24dcc:	ldr	r8, [pc, #416]	; 24f74 <ftello64@plt+0x138f4>
   24dd0:	strb	r0, [r3, #-56]!	; 0xffffffc8
   24dd4:	str	r4, [sp, #16]
   24dd8:	add	r5, r3, #4
   24ddc:	mov	r4, r0
   24de0:	add	r7, r3, #28
   24de4:	str	r0, [sp, #4]
   24de8:	str	r0, [r5, #4]
   24dec:	strb	r0, [sp, #12]
   24df0:	ldrb	r3, [sp]
   24df4:	ldr	r6, [sp, #16]
   24df8:	cmp	r3, #0
   24dfc:	bne	24e80 <ftello64@plt+0x13800>
   24e00:	ldrb	r3, [r6]
   24e04:	lsr	r2, r3, #5
   24e08:	and	r3, r3, #31
   24e0c:	ldr	r2, [r8, r2, lsl #2]
   24e10:	lsr	r3, r2, r3
   24e14:	tst	r3, #1
   24e18:	beq	24e54 <ftello64@plt+0x137d4>
   24e1c:	mov	r3, #1
   24e20:	str	r3, [sp, #20]
   24e24:	ldrb	r2, [r6]
   24e28:	str	r2, [sp, #28]
   24e2c:	strb	r3, [sp, #24]
   24e30:	ldrb	r3, [sp, #24]
   24e34:	cmp	r3, #0
   24e38:	beq	24f54 <ftello64@plt+0x138d4>
   24e3c:	ldr	r3, [sp, #28]
   24e40:	cmp	r3, #0
   24e44:	bne	24f54 <ftello64@plt+0x138d4>
   24e48:	mov	r0, r4
   24e4c:	add	sp, sp, #56	; 0x38
   24e50:	pop	{r4, r5, r6, r7, r8, pc}
   24e54:	mov	r0, r5
   24e58:	bl	11380 <mbsinit@plt>
   24e5c:	cmp	r0, #0
   24e60:	bne	24e78 <ftello64@plt+0x137f8>
   24e64:	ldr	r3, [pc, #268]	; 24f78 <ftello64@plt+0x138f8>
   24e68:	ldr	r1, [pc, #268]	; 24f7c <ftello64@plt+0x138fc>
   24e6c:	ldr	r0, [pc, #268]	; 24f80 <ftello64@plt+0x13900>
   24e70:	mov	r2, #143	; 0x8f
   24e74:	bl	11668 <__assert_fail@plt>
   24e78:	mov	r3, #1
   24e7c:	strb	r3, [sp]
   24e80:	bl	1141c <__ctype_get_mb_cur_max@plt>
   24e84:	mov	r1, r0
   24e88:	mov	r0, r6
   24e8c:	bl	219fc <ftello64@plt+0x1037c>
   24e90:	mov	r3, r5
   24e94:	mov	r1, r6
   24e98:	mov	r2, r0
   24e9c:	mov	r0, r7
   24ea0:	bl	23258 <ftello64@plt+0x11bd8>
   24ea4:	cmn	r0, #1
   24ea8:	str	r0, [sp, #20]
   24eac:	bne	24ec0 <ftello64@plt+0x13840>
   24eb0:	mov	r3, #1
   24eb4:	str	r3, [sp, #20]
   24eb8:	mov	r3, #0
   24ebc:	b	24e2c <ftello64@plt+0x137ac>
   24ec0:	cmn	r0, #2
   24ec4:	bne	24ed8 <ftello64@plt+0x13858>
   24ec8:	ldr	r0, [sp, #16]
   24ecc:	bl	114e8 <strlen@plt>
   24ed0:	str	r0, [sp, #20]
   24ed4:	b	24eb8 <ftello64@plt+0x13838>
   24ed8:	cmp	r0, #0
   24edc:	bne	24f24 <ftello64@plt+0x138a4>
   24ee0:	mov	r3, #1
   24ee4:	str	r3, [sp, #20]
   24ee8:	ldr	r3, [sp, #16]
   24eec:	ldrb	r3, [r3]
   24ef0:	cmp	r3, #0
   24ef4:	ldrne	r3, [pc, #124]	; 24f78 <ftello64@plt+0x138f8>
   24ef8:	movne	r2, #171	; 0xab
   24efc:	ldrne	r1, [pc, #120]	; 24f7c <ftello64@plt+0x138fc>
   24f00:	ldrne	r0, [pc, #124]	; 24f84 <ftello64@plt+0x13904>
   24f04:	bne	24e74 <ftello64@plt+0x137f4>
   24f08:	ldr	r3, [sp, #28]
   24f0c:	cmp	r3, #0
   24f10:	ldrne	r3, [pc, #96]	; 24f78 <ftello64@plt+0x138f8>
   24f14:	movne	r2, #172	; 0xac
   24f18:	ldrne	r1, [pc, #92]	; 24f7c <ftello64@plt+0x138fc>
   24f1c:	ldrne	r0, [pc, #100]	; 24f88 <ftello64@plt+0x13908>
   24f20:	bne	24e74 <ftello64@plt+0x137f4>
   24f24:	mov	r3, #1
   24f28:	mov	r0, r5
   24f2c:	strb	r3, [sp, #24]
   24f30:	bl	11380 <mbsinit@plt>
   24f34:	cmp	r0, #0
   24f38:	movne	r3, #0
   24f3c:	strbne	r3, [sp]
   24f40:	b	24e30 <ftello64@plt+0x137b0>
   24f44:	mov	r0, r4
   24f48:	bl	114e8 <strlen@plt>
   24f4c:	mov	r4, r0
   24f50:	b	24e48 <ftello64@plt+0x137c8>
   24f54:	ldr	r3, [sp, #16]
   24f58:	ldr	r2, [sp, #20]
   24f5c:	add	r4, r4, #1
   24f60:	add	r3, r3, r2
   24f64:	str	r3, [sp, #16]
   24f68:	mov	r3, #0
   24f6c:	strb	r3, [sp, #12]
   24f70:	b	24df0 <ftello64@plt+0x13770>
   24f74:	andeq	r6, r2, r4, lsr #20
   24f78:	andeq	r6, r2, pc, asr sl
   24f7c:	andeq	r6, r2, r8, asr r3
   24f80:	andeq	r6, r2, r6, ror #6
   24f84:	andeq	r6, r2, sp, ror r3
   24f88:	muleq	r2, r4, r3
   24f8c:	push	{r4, r5, r6, lr}
   24f90:	mov	r5, r1
   24f94:	mov	r1, #0
   24f98:	mov	r4, r2
   24f9c:	bl	115b4 <setlocale@plt>
   24fa0:	subs	r6, r0, #0
   24fa4:	bne	24fb8 <ftello64@plt+0x13938>
   24fa8:	cmp	r4, #0
   24fac:	strbne	r6, [r5]
   24fb0:	mov	r0, #22
   24fb4:	pop	{r4, r5, r6, pc}
   24fb8:	bl	114e8 <strlen@plt>
   24fbc:	cmp	r4, r0
   24fc0:	bls	24fdc <ftello64@plt+0x1395c>
   24fc4:	add	r2, r0, #1
   24fc8:	mov	r1, r6
   24fcc:	mov	r0, r5
   24fd0:	bl	11350 <memcpy@plt>
   24fd4:	mov	r0, #0
   24fd8:	pop	{r4, r5, r6, pc}
   24fdc:	cmp	r4, #0
   24fe0:	beq	25000 <ftello64@plt+0x13980>
   24fe4:	sub	r4, r4, #1
   24fe8:	mov	r2, r4
   24fec:	mov	r1, r6
   24ff0:	mov	r0, r5
   24ff4:	bl	11350 <memcpy@plt>
   24ff8:	mov	r3, #0
   24ffc:	strb	r3, [r5, r4]
   25000:	mov	r0, #34	; 0x22
   25004:	pop	{r4, r5, r6, pc}
   25008:	mov	r1, #0
   2500c:	b	115b4 <setlocale@plt>
   25010:	subs	r2, r1, #1
   25014:	bxeq	lr
   25018:	bcc	251f0 <ftello64@plt+0x13b70>
   2501c:	cmp	r0, r1
   25020:	bls	251d4 <ftello64@plt+0x13b54>
   25024:	tst	r1, r2
   25028:	beq	251e0 <ftello64@plt+0x13b60>
   2502c:	clz	r3, r0
   25030:	clz	r2, r1
   25034:	sub	r3, r2, r3
   25038:	rsbs	r3, r3, #31
   2503c:	addne	r3, r3, r3, lsl #1
   25040:	mov	r2, #0
   25044:	addne	pc, pc, r3, lsl #2
   25048:	nop			; (mov r0, r0)
   2504c:	cmp	r0, r1, lsl #31
   25050:	adc	r2, r2, r2
   25054:	subcs	r0, r0, r1, lsl #31
   25058:	cmp	r0, r1, lsl #30
   2505c:	adc	r2, r2, r2
   25060:	subcs	r0, r0, r1, lsl #30
   25064:	cmp	r0, r1, lsl #29
   25068:	adc	r2, r2, r2
   2506c:	subcs	r0, r0, r1, lsl #29
   25070:	cmp	r0, r1, lsl #28
   25074:	adc	r2, r2, r2
   25078:	subcs	r0, r0, r1, lsl #28
   2507c:	cmp	r0, r1, lsl #27
   25080:	adc	r2, r2, r2
   25084:	subcs	r0, r0, r1, lsl #27
   25088:	cmp	r0, r1, lsl #26
   2508c:	adc	r2, r2, r2
   25090:	subcs	r0, r0, r1, lsl #26
   25094:	cmp	r0, r1, lsl #25
   25098:	adc	r2, r2, r2
   2509c:	subcs	r0, r0, r1, lsl #25
   250a0:	cmp	r0, r1, lsl #24
   250a4:	adc	r2, r2, r2
   250a8:	subcs	r0, r0, r1, lsl #24
   250ac:	cmp	r0, r1, lsl #23
   250b0:	adc	r2, r2, r2
   250b4:	subcs	r0, r0, r1, lsl #23
   250b8:	cmp	r0, r1, lsl #22
   250bc:	adc	r2, r2, r2
   250c0:	subcs	r0, r0, r1, lsl #22
   250c4:	cmp	r0, r1, lsl #21
   250c8:	adc	r2, r2, r2
   250cc:	subcs	r0, r0, r1, lsl #21
   250d0:	cmp	r0, r1, lsl #20
   250d4:	adc	r2, r2, r2
   250d8:	subcs	r0, r0, r1, lsl #20
   250dc:	cmp	r0, r1, lsl #19
   250e0:	adc	r2, r2, r2
   250e4:	subcs	r0, r0, r1, lsl #19
   250e8:	cmp	r0, r1, lsl #18
   250ec:	adc	r2, r2, r2
   250f0:	subcs	r0, r0, r1, lsl #18
   250f4:	cmp	r0, r1, lsl #17
   250f8:	adc	r2, r2, r2
   250fc:	subcs	r0, r0, r1, lsl #17
   25100:	cmp	r0, r1, lsl #16
   25104:	adc	r2, r2, r2
   25108:	subcs	r0, r0, r1, lsl #16
   2510c:	cmp	r0, r1, lsl #15
   25110:	adc	r2, r2, r2
   25114:	subcs	r0, r0, r1, lsl #15
   25118:	cmp	r0, r1, lsl #14
   2511c:	adc	r2, r2, r2
   25120:	subcs	r0, r0, r1, lsl #14
   25124:	cmp	r0, r1, lsl #13
   25128:	adc	r2, r2, r2
   2512c:	subcs	r0, r0, r1, lsl #13
   25130:	cmp	r0, r1, lsl #12
   25134:	adc	r2, r2, r2
   25138:	subcs	r0, r0, r1, lsl #12
   2513c:	cmp	r0, r1, lsl #11
   25140:	adc	r2, r2, r2
   25144:	subcs	r0, r0, r1, lsl #11
   25148:	cmp	r0, r1, lsl #10
   2514c:	adc	r2, r2, r2
   25150:	subcs	r0, r0, r1, lsl #10
   25154:	cmp	r0, r1, lsl #9
   25158:	adc	r2, r2, r2
   2515c:	subcs	r0, r0, r1, lsl #9
   25160:	cmp	r0, r1, lsl #8
   25164:	adc	r2, r2, r2
   25168:	subcs	r0, r0, r1, lsl #8
   2516c:	cmp	r0, r1, lsl #7
   25170:	adc	r2, r2, r2
   25174:	subcs	r0, r0, r1, lsl #7
   25178:	cmp	r0, r1, lsl #6
   2517c:	adc	r2, r2, r2
   25180:	subcs	r0, r0, r1, lsl #6
   25184:	cmp	r0, r1, lsl #5
   25188:	adc	r2, r2, r2
   2518c:	subcs	r0, r0, r1, lsl #5
   25190:	cmp	r0, r1, lsl #4
   25194:	adc	r2, r2, r2
   25198:	subcs	r0, r0, r1, lsl #4
   2519c:	cmp	r0, r1, lsl #3
   251a0:	adc	r2, r2, r2
   251a4:	subcs	r0, r0, r1, lsl #3
   251a8:	cmp	r0, r1, lsl #2
   251ac:	adc	r2, r2, r2
   251b0:	subcs	r0, r0, r1, lsl #2
   251b4:	cmp	r0, r1, lsl #1
   251b8:	adc	r2, r2, r2
   251bc:	subcs	r0, r0, r1, lsl #1
   251c0:	cmp	r0, r1
   251c4:	adc	r2, r2, r2
   251c8:	subcs	r0, r0, r1
   251cc:	mov	r0, r2
   251d0:	bx	lr
   251d4:	moveq	r0, #1
   251d8:	movne	r0, #0
   251dc:	bx	lr
   251e0:	clz	r2, r1
   251e4:	rsb	r2, r2, #31
   251e8:	lsr	r0, r0, r2
   251ec:	bx	lr
   251f0:	cmp	r0, #0
   251f4:	mvnne	r0, #0
   251f8:	b	25530 <ftello64@plt+0x13eb0>
   251fc:	cmp	r1, #0
   25200:	beq	251f0 <ftello64@plt+0x13b70>
   25204:	push	{r0, r1, lr}
   25208:	bl	25010 <ftello64@plt+0x13990>
   2520c:	pop	{r1, r2, lr}
   25210:	mul	r3, r2, r0
   25214:	sub	r1, r1, r3
   25218:	bx	lr
   2521c:	cmp	r1, #0
   25220:	beq	2542c <ftello64@plt+0x13dac>
   25224:	eor	ip, r0, r1
   25228:	rsbmi	r1, r1, #0
   2522c:	subs	r2, r1, #1
   25230:	beq	253f8 <ftello64@plt+0x13d78>
   25234:	movs	r3, r0
   25238:	rsbmi	r3, r0, #0
   2523c:	cmp	r3, r1
   25240:	bls	25404 <ftello64@plt+0x13d84>
   25244:	tst	r1, r2
   25248:	beq	25414 <ftello64@plt+0x13d94>
   2524c:	clz	r2, r3
   25250:	clz	r0, r1
   25254:	sub	r2, r0, r2
   25258:	rsbs	r2, r2, #31
   2525c:	addne	r2, r2, r2, lsl #1
   25260:	mov	r0, #0
   25264:	addne	pc, pc, r2, lsl #2
   25268:	nop			; (mov r0, r0)
   2526c:	cmp	r3, r1, lsl #31
   25270:	adc	r0, r0, r0
   25274:	subcs	r3, r3, r1, lsl #31
   25278:	cmp	r3, r1, lsl #30
   2527c:	adc	r0, r0, r0
   25280:	subcs	r3, r3, r1, lsl #30
   25284:	cmp	r3, r1, lsl #29
   25288:	adc	r0, r0, r0
   2528c:	subcs	r3, r3, r1, lsl #29
   25290:	cmp	r3, r1, lsl #28
   25294:	adc	r0, r0, r0
   25298:	subcs	r3, r3, r1, lsl #28
   2529c:	cmp	r3, r1, lsl #27
   252a0:	adc	r0, r0, r0
   252a4:	subcs	r3, r3, r1, lsl #27
   252a8:	cmp	r3, r1, lsl #26
   252ac:	adc	r0, r0, r0
   252b0:	subcs	r3, r3, r1, lsl #26
   252b4:	cmp	r3, r1, lsl #25
   252b8:	adc	r0, r0, r0
   252bc:	subcs	r3, r3, r1, lsl #25
   252c0:	cmp	r3, r1, lsl #24
   252c4:	adc	r0, r0, r0
   252c8:	subcs	r3, r3, r1, lsl #24
   252cc:	cmp	r3, r1, lsl #23
   252d0:	adc	r0, r0, r0
   252d4:	subcs	r3, r3, r1, lsl #23
   252d8:	cmp	r3, r1, lsl #22
   252dc:	adc	r0, r0, r0
   252e0:	subcs	r3, r3, r1, lsl #22
   252e4:	cmp	r3, r1, lsl #21
   252e8:	adc	r0, r0, r0
   252ec:	subcs	r3, r3, r1, lsl #21
   252f0:	cmp	r3, r1, lsl #20
   252f4:	adc	r0, r0, r0
   252f8:	subcs	r3, r3, r1, lsl #20
   252fc:	cmp	r3, r1, lsl #19
   25300:	adc	r0, r0, r0
   25304:	subcs	r3, r3, r1, lsl #19
   25308:	cmp	r3, r1, lsl #18
   2530c:	adc	r0, r0, r0
   25310:	subcs	r3, r3, r1, lsl #18
   25314:	cmp	r3, r1, lsl #17
   25318:	adc	r0, r0, r0
   2531c:	subcs	r3, r3, r1, lsl #17
   25320:	cmp	r3, r1, lsl #16
   25324:	adc	r0, r0, r0
   25328:	subcs	r3, r3, r1, lsl #16
   2532c:	cmp	r3, r1, lsl #15
   25330:	adc	r0, r0, r0
   25334:	subcs	r3, r3, r1, lsl #15
   25338:	cmp	r3, r1, lsl #14
   2533c:	adc	r0, r0, r0
   25340:	subcs	r3, r3, r1, lsl #14
   25344:	cmp	r3, r1, lsl #13
   25348:	adc	r0, r0, r0
   2534c:	subcs	r3, r3, r1, lsl #13
   25350:	cmp	r3, r1, lsl #12
   25354:	adc	r0, r0, r0
   25358:	subcs	r3, r3, r1, lsl #12
   2535c:	cmp	r3, r1, lsl #11
   25360:	adc	r0, r0, r0
   25364:	subcs	r3, r3, r1, lsl #11
   25368:	cmp	r3, r1, lsl #10
   2536c:	adc	r0, r0, r0
   25370:	subcs	r3, r3, r1, lsl #10
   25374:	cmp	r3, r1, lsl #9
   25378:	adc	r0, r0, r0
   2537c:	subcs	r3, r3, r1, lsl #9
   25380:	cmp	r3, r1, lsl #8
   25384:	adc	r0, r0, r0
   25388:	subcs	r3, r3, r1, lsl #8
   2538c:	cmp	r3, r1, lsl #7
   25390:	adc	r0, r0, r0
   25394:	subcs	r3, r3, r1, lsl #7
   25398:	cmp	r3, r1, lsl #6
   2539c:	adc	r0, r0, r0
   253a0:	subcs	r3, r3, r1, lsl #6
   253a4:	cmp	r3, r1, lsl #5
   253a8:	adc	r0, r0, r0
   253ac:	subcs	r3, r3, r1, lsl #5
   253b0:	cmp	r3, r1, lsl #4
   253b4:	adc	r0, r0, r0
   253b8:	subcs	r3, r3, r1, lsl #4
   253bc:	cmp	r3, r1, lsl #3
   253c0:	adc	r0, r0, r0
   253c4:	subcs	r3, r3, r1, lsl #3
   253c8:	cmp	r3, r1, lsl #2
   253cc:	adc	r0, r0, r0
   253d0:	subcs	r3, r3, r1, lsl #2
   253d4:	cmp	r3, r1, lsl #1
   253d8:	adc	r0, r0, r0
   253dc:	subcs	r3, r3, r1, lsl #1
   253e0:	cmp	r3, r1
   253e4:	adc	r0, r0, r0
   253e8:	subcs	r3, r3, r1
   253ec:	cmp	ip, #0
   253f0:	rsbmi	r0, r0, #0
   253f4:	bx	lr
   253f8:	teq	ip, r0
   253fc:	rsbmi	r0, r0, #0
   25400:	bx	lr
   25404:	movcc	r0, #0
   25408:	asreq	r0, ip, #31
   2540c:	orreq	r0, r0, #1
   25410:	bx	lr
   25414:	clz	r2, r1
   25418:	rsb	r2, r2, #31
   2541c:	cmp	ip, #0
   25420:	lsr	r0, r3, r2
   25424:	rsbmi	r0, r0, #0
   25428:	bx	lr
   2542c:	cmp	r0, #0
   25430:	mvngt	r0, #-2147483648	; 0x80000000
   25434:	movlt	r0, #-2147483648	; 0x80000000
   25438:	b	25530 <ftello64@plt+0x13eb0>
   2543c:	cmp	r1, #0
   25440:	beq	2542c <ftello64@plt+0x13dac>
   25444:	push	{r0, r1, lr}
   25448:	bl	25224 <ftello64@plt+0x13ba4>
   2544c:	pop	{r1, r2, lr}
   25450:	mul	r3, r2, r0
   25454:	sub	r1, r1, r3
   25458:	bx	lr
   2545c:	cmp	r3, #0
   25460:	cmpeq	r2, #0
   25464:	bne	25488 <ftello64@plt+0x13e08>
   25468:	cmp	r1, #0
   2546c:	movlt	r1, #-2147483648	; 0x80000000
   25470:	movlt	r0, #0
   25474:	blt	25484 <ftello64@plt+0x13e04>
   25478:	cmpeq	r0, #0
   2547c:	mvnne	r1, #-2147483648	; 0x80000000
   25480:	mvnne	r0, #0
   25484:	b	25530 <ftello64@plt+0x13eb0>
   25488:	sub	sp, sp, #8
   2548c:	push	{sp, lr}
   25490:	cmp	r1, #0
   25494:	blt	254b4 <ftello64@plt+0x13e34>
   25498:	cmp	r3, #0
   2549c:	blt	254e8 <ftello64@plt+0x13e68>
   254a0:	bl	25540 <ftello64@plt+0x13ec0>
   254a4:	ldr	lr, [sp, #4]
   254a8:	add	sp, sp, #8
   254ac:	pop	{r2, r3}
   254b0:	bx	lr
   254b4:	rsbs	r0, r0, #0
   254b8:	sbc	r1, r1, r1, lsl #1
   254bc:	cmp	r3, #0
   254c0:	blt	2550c <ftello64@plt+0x13e8c>
   254c4:	bl	25540 <ftello64@plt+0x13ec0>
   254c8:	ldr	lr, [sp, #4]
   254cc:	add	sp, sp, #8
   254d0:	pop	{r2, r3}
   254d4:	rsbs	r0, r0, #0
   254d8:	sbc	r1, r1, r1, lsl #1
   254dc:	rsbs	r2, r2, #0
   254e0:	sbc	r3, r3, r3, lsl #1
   254e4:	bx	lr
   254e8:	rsbs	r2, r2, #0
   254ec:	sbc	r3, r3, r3, lsl #1
   254f0:	bl	25540 <ftello64@plt+0x13ec0>
   254f4:	ldr	lr, [sp, #4]
   254f8:	add	sp, sp, #8
   254fc:	pop	{r2, r3}
   25500:	rsbs	r0, r0, #0
   25504:	sbc	r1, r1, r1, lsl #1
   25508:	bx	lr
   2550c:	rsbs	r2, r2, #0
   25510:	sbc	r3, r3, r3, lsl #1
   25514:	bl	25540 <ftello64@plt+0x13ec0>
   25518:	ldr	lr, [sp, #4]
   2551c:	add	sp, sp, #8
   25520:	pop	{r2, r3}
   25524:	rsbs	r2, r2, #0
   25528:	sbc	r3, r3, r3, lsl #1
   2552c:	bx	lr
   25530:	push	{r1, lr}
   25534:	mov	r0, #8
   25538:	bl	112a8 <raise@plt>
   2553c:	pop	{r1, pc}
   25540:	cmp	r1, r3
   25544:	push	{r4, r5, r6, r7, r8, r9, lr}
   25548:	cmpeq	r0, r2
   2554c:	mov	r4, r0
   25550:	mov	r5, r1
   25554:	ldr	r9, [sp, #28]
   25558:	movcc	r0, #0
   2555c:	movcc	r1, #0
   25560:	bcc	25658 <ftello64@plt+0x13fd8>
   25564:	cmp	r3, #0
   25568:	clzeq	ip, r2
   2556c:	clzne	ip, r3
   25570:	addeq	ip, ip, #32
   25574:	cmp	r5, #0
   25578:	clzeq	r1, r4
   2557c:	addeq	r1, r1, #32
   25580:	clzne	r1, r5
   25584:	sub	ip, ip, r1
   25588:	sub	lr, ip, #32
   2558c:	lsl	r7, r3, ip
   25590:	rsb	r8, ip, #32
   25594:	orr	r7, r7, r2, lsl lr
   25598:	orr	r7, r7, r2, lsr r8
   2559c:	lsl	r6, r2, ip
   255a0:	cmp	r5, r7
   255a4:	cmpeq	r4, r6
   255a8:	movcc	r0, #0
   255ac:	movcc	r1, #0
   255b0:	bcc	255cc <ftello64@plt+0x13f4c>
   255b4:	mov	r3, #1
   255b8:	subs	r4, r4, r6
   255bc:	lsl	r1, r3, lr
   255c0:	lsl	r0, r3, ip
   255c4:	orr	r1, r1, r3, lsr r8
   255c8:	sbc	r5, r5, r7
   255cc:	cmp	ip, #0
   255d0:	beq	25658 <ftello64@plt+0x13fd8>
   255d4:	lsrs	r3, r7, #1
   255d8:	rrx	r2, r6
   255dc:	mov	r6, ip
   255e0:	b	25604 <ftello64@plt+0x13f84>
   255e4:	subs	r4, r4, r2
   255e8:	sbc	r5, r5, r3
   255ec:	adds	r4, r4, r4
   255f0:	adc	r5, r5, r5
   255f4:	adds	r4, r4, #1
   255f8:	adc	r5, r5, #0
   255fc:	subs	r6, r6, #1
   25600:	beq	25620 <ftello64@plt+0x13fa0>
   25604:	cmp	r5, r3
   25608:	cmpeq	r4, r2
   2560c:	bcs	255e4 <ftello64@plt+0x13f64>
   25610:	adds	r4, r4, r4
   25614:	adc	r5, r5, r5
   25618:	subs	r6, r6, #1
   2561c:	bne	25604 <ftello64@plt+0x13f84>
   25620:	lsr	r6, r4, ip
   25624:	lsr	r7, r5, ip
   25628:	orr	r6, r6, r5, lsl r8
   2562c:	adds	r2, r0, r4
   25630:	orr	r6, r6, r5, lsr lr
   25634:	adc	r3, r1, r5
   25638:	lsl	r1, r7, ip
   2563c:	orr	r1, r1, r6, lsl lr
   25640:	lsl	r0, r6, ip
   25644:	orr	r1, r1, r6, lsr r8
   25648:	subs	r0, r2, r0
   2564c:	mov	r4, r6
   25650:	mov	r5, r7
   25654:	sbc	r1, r3, r1
   25658:	cmp	r9, #0
   2565c:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   25660:	strd	r4, [r9]
   25664:	pop	{r4, r5, r6, r7, r8, r9, pc}
   25668:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2566c:	mov	r7, r0
   25670:	ldr	r6, [pc, #72]	; 256c0 <ftello64@plt+0x14040>
   25674:	ldr	r5, [pc, #72]	; 256c4 <ftello64@plt+0x14044>
   25678:	add	r6, pc, r6
   2567c:	add	r5, pc, r5
   25680:	sub	r6, r6, r5
   25684:	mov	r8, r1
   25688:	mov	r9, r2
   2568c:	bl	11258 <pthread_mutex_unlock@plt-0x20>
   25690:	asrs	r6, r6, #2
   25694:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   25698:	mov	r4, #0
   2569c:	add	r4, r4, #1
   256a0:	ldr	r3, [r5], #4
   256a4:	mov	r2, r9
   256a8:	mov	r1, r8
   256ac:	mov	r0, r7
   256b0:	blx	r3
   256b4:	cmp	r6, r4
   256b8:	bne	2569c <ftello64@plt+0x1401c>
   256bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   256c0:	muleq	r1, r0, r8
   256c4:	andeq	r1, r1, r8, lsl #17
   256c8:	bx	lr
   256cc:	ldr	r3, [pc, #12]	; 256e0 <ftello64@plt+0x14060>
   256d0:	mov	r1, #0
   256d4:	add	r3, pc, r3
   256d8:	ldr	r2, [r3]
   256dc:	b	11524 <__cxa_atexit@plt>
   256e0:	muleq	r1, r4, sl
   256e4:	mov	r2, r1
   256e8:	mov	r1, r0
   256ec:	mov	r0, #3
   256f0:	b	11404 <__fxstat64@plt>

Disassembly of section .fini:

000256f4 <.fini>:
   256f4:	push	{r3, lr}
   256f8:	pop	{r3, pc}
