## Floating-Point Addition

Typically, a floating-point operation takes two inputs with `p` bits of precision and returns a `p`-bit result. The ideal algorithm would compute this by first performing the operation exactly, and then rounding the result to `p` bits (using the current rounding mode). The multiplication algorithm presented in the previous section follows this strategy. Even though hardware implementing IEEE arithmetic must return the same result as the ideal algorithm, it doesn’t need to actually perform the ideal algorithm. For addition, in fact, there are better ways to proceed. To see this, consider some examples.

> 通常，浮点操作需要两个输入，具有精度_p_位，并返回_p_-bit 结果。理想算法将通过首先执行操作，然后将结果舍入_p_位(使用当前的圆形模式)来计算此操作。上一节中介绍的乘法算法遵循此策略。即使实现 IEEE 算术的硬件必须返回与理想算法相同的结果，但它并不需要实际执行理想的算法。此外，实际上，有更好的方法可以进行。要看到这一点，请考虑一些例子。

First, the sum of the binary 6-bit numbers 1.100112 and 1.100012 2—5: When the summands are shifted so they have the same exponent, this is

> 首先，二进制 6 位数字 1.100112 和 1.100012 2-5 的总和：当汇总移动时，它们具有相同的指数，这是

The first discarded bit is 1. This isn’t enough to decide whether to round up. The rest of the discarded bits, 0001, need to be examined. Or, actually, we just need to record whether any of these bits are nonzero, storing this fact in a sticky bit just as in the multiplication algorithm. So, for adding two `p`-bit numbers, a `p`-bit adder is sufficient, as long as the first discarded bit (round) and the OR of the rest of the bits (sticky) are kept. Then Figure J.11 can be used to determine if a roundup is necessary, just as with multiplication. In the example above, sticky is 1, so a roundup is necessary. The final sum is 1.101012.

> 第一个丢弃的位是 1。这还不足以决定是否汇总。其余的废弃位，0001，需要检查。或者，实际上，我们只需要记录这些位是否为非零，就像在乘法算法中一样，将此事实存储在粘性位。因此，对于添加两个_p_-bit 号码，只要保留第一个丢弃的位(圆形)和其余部分(粘性)，就足够了_p_-bit 加法器。然后，图 J.11 可以用来确定是否需要综述，就像乘法一样。在上面的示例中，粘性为 1，因此需要综述。最后的总和为 1.101012。

Because of the carry-out on the left, the round bit isn’t the first discarded bit; rather, it is the low-order bit of the sum (1). The discarded bits, 01, are OR’ed together to make sticky. Because round and sticky are both 1, the high-order 6 bits of the sum, 10.00102, must be rounded up for the final answer of 10.00112.

> 由于左侧的携带，圆钻并不是第一个被丢弃的位。相反，它是总和(1)的低阶位。丢弃的碎片为 01，或者一起制成粘性。因为圆形和粘性都是 1，因此必须将高阶 6 位(10.00102)舍入舍入，才能获得 10.00112 的最终答案。

Next, consider subtraction and the following example:

> 接下来，考虑减法和以下示例：

The simplest way of computing this is to convert .000001011112 to its two’s complement form, so the difference becomes a sum:

> 计算此计算的最简单方法是将.000001011112 转换为其两个补充表格，因此差异成为一个总和：

Computing this sum in a 6-bit adder gives:

> 在 6 位加法器中计算此总和给出：

Because the top bits canceled, the first discarded bit (the guard bit) is needed to fill in the least-significant bit of the sum, which becomes 0.1111102, and the second dis- carded bit becomes the round bit. This is analogous to case (1) in the multiplication algorithm (see page J-19). The round bit of 1 isn’t enough to decide whether to round up. Instead, we need to OR all the remaining bits (0001) into a sticky bit. In this case, sticky is 1, sothe final resultmustberounded upto 0.111111. Thisexample shows that if subtraction causes the most-significant bit to cancel, then one guard bit is needed. It is natural to ask whether two guard bits are needed for the case when the `two` most significant bits cancel. The answer is no, because if `x` and `y` are so close that the top two bits of `x` — `y` cancel, then `x` — `y` will be exact, so guard bits aren’t needed at all.

> 由于取消了顶部的位，因此需要第一个丢弃的位(后卫位)来填充最不重要的总和，该总和变为 0.1111102，第二个删除位变成了圆形位。这类似于乘法算法中的情况(1)(请参阅第 J-19 页)。1 的圆点不足以决定是否汇总。取而代之的是，我们需要或所有剩余的位(0001)成一个粘性。在这种情况下，粘性为 1，最终结果的最高为 0.111111。示例表明，如果减法导致最重要的位取消，则需要一个后卫位。自然要问当_two_最重要的位取消时是否需要两个防护位。答案是否定的，因为如果_x_和_y_是如此接近，以至于_x_的顶部两个位 -  `y` 取消，那么_x_  -  `y` 将是准确的，因此根本不需要防护位。

To summarize, addition is more complex than multiplication because, depend- ing on the signs of the operands, it may actually be a subtraction. If it is an addition, there can be carry-out on the left, as in the second example. If it is subtraction, there can be cancellation, as in the third example. In each case, the position of the round bit is different. However, we don’t need to compute the exact sum and then round. We can infer it from the sum of the high-order `p` bits together with the round and sticky bits.

> 总而言之，添加比乘法更为复杂，因为根据操作数的符号，它实际上可能是减法。如果是补充，则可以像第二个示例一样在左侧携带。如果是减法，则可以像第三个示例一样取消。在每种情况下，圆形位的位置都不同。但是，我们不需要计算确切的总和，然后再进行回合。我们可以从高阶_p_位的总和以及圆形和粘性位来推断它。

The rest of this section is devoted to a detailed discussion of the floatingpoint addition algorithm. Let `a` 1 and \_a_2 be the two numbers to be added. The notations \_ei_ and `si` are used for the exponent and significand of the addends `ai`. This means that the floating-point inputs have been unpacked and that `si` has an explicit leading bit. To add \_a_1 and \_a_2, perform these eight steps:

> 本节的其余部分致力于对浮点添加算法的详细讨论。令_a_1 和\ `a` 2 为要添加的两个数字。符号\ `ei` 和_si_用于附加_ai_的指数和显着。这意味着浮点输入已被打开包装，并且_si_具有明确的领先位。要添加\ `a` 1 和\ `a` 2，请执行以下八个步骤：

1. If `e` 1 &lt; \_e_2, swap the operands. This ensures that the difference of the exponents satisfies \_d_ = \_e_1 — \_e_2 ≥ 0. Tentatively set the exponent of the result to \_e_1.

> 1.如果_e_1＆lt;\ `e` 2，交换操作数。这样可以确保指数的差异满足\ `d` = \ `e` 1  -  \_e_2≥0。暂定将结果指数设置为\ `e` 1。

2. If the signs of \_a_1 and \_a_2 differ, replace \_s_2 by its two’s complement.

> 2.如果\ `a` 1 和\ `a` 2 的符号有所不同，请用两者的补充代替\ `s` 2。

3. Place `s` 2 in a \_p_-bit register and shift it `d e` 1 \_e_2 places to the right (shifting in 1’s if \_s_2 was complemented in the previous step). From the bits shifted out, set \_g_ to the most-significant bit, set `r` to the next most-significant bit, and set sticky to the OR of the rest.

> 3.将_s_2 放在\ `p`-bit 寄存器中，然后将其移动_d E_1 \ `e` 2 将其向右放置(如果在上一步中对\ `S` 2 进行补充，则在 1 中移动)。从移动的位置，将\ `g` 设置为最重要的位，将_r_设置为下一个最重要的位，然后将粘性设置在其余部分。

4. Compute a preliminary significand `S s` 1 + \_s_2 by adding \_s_1 to the \_p_-bit register containing `s` 2. If the signs of \_a_1 and \_a_2 are different, the most-significant bit of \_S_ is 1, and there was no carry-out, then `S` is negative. Replace `S` with its two’s complement. This can only happen when `d` = 0.

> 4.通过将\ `s` 1 添加到包含_s_2 的\ `p`-bit 寄存器中，计算初步意义_s s_1 + \ `s` 2。如果\ `a` 1 和\ `a` 2 的符号不同，则最有意义的\ `s` 的位是 1，并且没有随身携带，则_s_是负面的。用_s_替换_s_的两个补充。这只有在_d_ = 0 时才会发生。

5. Shift `S` as follows. If the signs of `a` 1 and \_a_2 are the same and there was a carryout in step 4, shift \_S_ right by one, filling in the high-order position with 1 (the carry- out). Otherwise, shift it left until it is normalized. When left-shifting, on the first shift fill in the low-order position with the `g` bit. After that, shift in zeros. Adjust the exponent of the result accordingly.

> 5.移动_s_如下。如果_a_1 和\ `a` 2 的符号相同，并且步骤 4 中有一个随身携带，则移动\ `s` 右侧一个，以 1(随身携带)填充高阶位置。否则，将其向左移动直至归一化。当左移动时，在第一个班次上，用_g_位填充低阶位置。之后，转移零。相应地调整结果的指数。

6. Adjust `r` and `s`. If `S` was shifted right in step 5, set `r` : low-order bit of `S` before shifting and `s` : `g` OR `r` OR `s`. If there was no shift, set `r` : `g`, `s` : `r` OR `s`. If there was a single left shift, don’t change `r` and `s`. If there were two or more left shifts, `r` : 0, `s` : 0. (In the last case, two or more shifts can only happen when \_a_1 and \_a_2 have opposite signs and the same exponent, in which case the com- putation \_s_1 + \_s_2 in step 4 will be exact.)

> 6.调整_r_和_s_。如果_s_在步骤 5 中向右移动，请设置_r_：_s_的低序位，然后移动之前，_s_：_g_或_r_或_s_。如果没有偏移，请设置_r_：_g_，_s_：_r_或_s_。如果有一个左移位，请不要更改_r_和_s_。如果有两个或多个左移，_r_：0，_s_：0。步骤 4 中的 putation \ `s` 1 + \ `s` 2 将是准确的。)

7. Round `S` using Figure J.11; namely, if a table entry is nonempty, add 1 to the low-order bit of `S`. If rounding causes carry-out, shift `S` right and adjust the expo- nent. This is the significand of the result.

> 7.使用图 j.11 的圆_s_;也就是说，如果表条目是非发行的，请在_s_的低阶位添加 1 个。如果四舍五入导致携带，请向右移动_s_并调整传播。这是结果的重要意义。

8. Compute the sign of the result. If `a` 1 and \_a_2 have the same sign, this is the sign of the result. If \_a_1 and \_a_2 have different signs, then the sign of the result depends on which of \_a_1 or \_a_2 is negative, whether there was a swap in step 1, and whether \_S_ was replaced by its two’s complement in step 4. See Figure J.12.

> 8.计算结果的符号。如果_a_1 和\ `a` 2 具有相同的符号，则这是结果的符号。如果\ `a` 1 和\ `a` 2 具有不同的符号，则结果的符号取决于\ `a` 1 或\ `a` 2 的哪个符号为负，是否在步骤 1 中互换，以及\ `s` 是否被\ `s` 替换为第 4 步中的两个补充。请参见图 J.12。

Figure J.12 Rules for computing the sign of a sum when the addends have different signs. The `swap` column refers to swapping the operands in step 1, while the `compl` column refers to performing a two’s complement in step 4. Blanks are  "don’t care."

> 图 J.12 计算加勒图具有不同符号时总和符号的规则。_swap_列是指在步骤 1 中交换操作数，而_compl_列是指在第 4 步中执行两个的补充。空白是 "不在乎" 。

Example Use the algorithm to compute the sum (—1.0012 × 2—2)+(—1.1112 × 20).

> 示例使用该算法来计算总和(-1.0012×2-2)+( -  1.1112×20)。

### Speeding Up Addition

Let’s estimate how long it takes to perform the algorithm above. Step 2 may require an addition, step 4 requires one or two additions, and step 7 may require an addi- tion. If it takes `T` time units to perform a `p`-bit add (where `p` 24 for single preci- sion, 53 for double), then it appears the algorithm will take at least 4 `T` time units. But that is too pessimistic. If step 4 requires two adds, then `a` 1 and \_a_2 have the same exponent and different signs, but in that case the difference is exact, so no roundup is required in step 7. Thus, only three additions will ever occur. Similarly, it appears that a variable shift may be required both in step 3 and step 5. But if \_e_1 \_e_2 1, then step 3 requires a right shift of at most one place, so only step 5 needs a variable shift. And, if \_e_1 \_e_2 &gt; 1, then step 3 needs a variable shift, but step 5 will require a left shift of at most one place. So only a single variable shift will be performed. Still, the algorithm requires three sequential adds, which, in the case of a 53-bit double-precision significand, can be rather time consuming. A number of techniques can speed up addition. One is to use pipelining. The  "Put- ting It All Together"  section gives examples of how some commercial chips pipeline addition. Another method (used on the Intel 860 [[Kohn and Fu 1989](#_bookmark823)]) is to perform two additions in parallel. We now explain how this reduces the latency from 3*T* to \_T_. There are three cases to consider. First, suppose that both operands have the same sign. We want to combine the addition operations from steps 4 and 7. The position of the high-order bit of the sum is not known ahead of time, because the addition in step 4 may or may not cause a carry-out. Both possibilities are accounted for by having two adders. The first adder assumes the add in step 4 will not result in a carry-out.

> 让我们估计执行上述算法需要多长时间。步骤 2 可能需要添加，步骤 4 需要一个或两个添加，而步骤 7 可能需要增加。如果需要_t_时间单元执行_p_-bit add(其中_p_ 24，单个精确度为 53，double 53)，则看来该算法将至少需要 4 `t` 时间单位。但这太悲观了。如果步骤 4 需要两个添加，则_a_1 和\ `a` 2 具有相同的指数和不同的符号，但是在这种情况下，差异是准确的，因此在步骤 7 中不需要综述。因此，只会发生三个添加。同样，似乎在步骤 3 和步骤 5 中可能需要一个可变偏移。但是，如果\ `e` 1 \ `e` 2 1，那么步骤 3 最多需要在一个位置进行正确的偏移，因此只有步骤 5 需要变量偏移。并且，如果\ `e` 1 \ `e` 2＆gt;1，然后步骤 3 需要一个可变偏移，但是步骤 5 最多需要一个位置的左移。因此，只会执行单个变量。尽管如此，该算法仍需要三个顺序添加，在 53 位的双重精神意义上，这可能会很耗时。许多技术可以加快添加。一种是使用管道。"将所有内容放在一起" 部分举例说明了一些商业芯片管道如何添加。另一种方法(在 Intel 860 \ [[Kohn and Fu 1989](#_bookmark823)]上使用)是并行执行两个添加。现在，我们解释了如何将延迟从 3* t*减少到\ `t`。有三个案例要考虑。首先，假设两个操作数具有相同的符号。我们想结合步骤 4 和 7 的添加操作。总和的高阶位位置未提前知道，因为步骤 4 在 5 月 4 日或可能不会导致携带。两种可能性都是通过有两个加法器来解释的。第一个加法器假设步骤 4 的添加不会导致出现。

Thus, the values of `r` and `s` can be computed before the add is actually done. If `r` and `s` indicate that a roundup is necessary, the first adder will compute `S s` 1 + \_s_2 + 1, where the notation +1 means adding 1 at the position of the least-significant bit of \_s_1. This can be done with a regular adder by setting the low- order carry-in bit to 1. If \_r_ and `s` indicate no roundup, the adder computes `S s` 1 + \_s_2 as usual. One extra detail: When \_r_ 1, `s` 0, you will also need to know the low- order bit of the sum, which can also be computed in advance very quickly. The second adder covers the possibility that there will be carry-out. The values of `r` and `s` and the position where the roundup 1 is added are different from above, but again they can be quickly computed in advance. It is not known whether there will be a carry-out until after the add is actually done, but that doesn’t matter. By doing both adds in parallel, one adder is guaranteed to reduce the correct answer.

> 因此，可以在添加完成之前计算_r_和_s_的值。如果_r_和_s_表示必要综述，则第一个加法器将计算_s s_1 + \ `s` 2 + 1，其中符号 +1 表示在\ `s` 1 的最不重要位的位置添加 1。可以通过将低订单的随身携带位设置为 1 来通过常规加法器来完成。如果\ `r` 和_s_不表示综述，则 adder 将按照往常照射_s s_1 + \ `s` 2。一个额外的细节：当\ `r` 1，_s_ 0 时，您还需要知道总和的低顺序位，也可以很快地预先计算出来。第二个加法器涵盖了出现的可能性。_r_和_s_的值以及添加综述 1 的位置与上面不同，但可以再次预先计算它们。直到添加完成后，才知道是否会出现，但这没关系。通过并行进行两者，可以保证一个加法器减少正确的答案。

The next case is when \_a_1 and \_a_2 have opposite signs but the same exponent. The sum \_a_1 + \_a_2 is exact in this case (no roundup is necessary) but the sign isn’t known until the add is completed. So don’t compute the two’s complement (which requires an add) in step 2, but instead compute \_s_1 + \_s_2 + 1 and \_s_1 + \_s_2 + 1 in parallel. The first sum has the result of simultaneously complementing \_s_1 and computing the sum, resulting in \_s_2 \_s_1. The second sum computes \_s_1 \_s_2. One of these will be nonnegative and hence the correct final answer. Once again, all the additions are done in one step using two adders operating in parallel.

> 下一个情况是\ `a` 1 和\ `a` 2 具有相反的符号，但指数相同。在这种情况下，总和\ `a` 1 + \ `a` 2 是精确的(不需要综述)，但是直到添加完成后才知道符号。因此，请勿在步骤 2 中计算两者的补充(需要添加)，而是在并行计算\ `s` 1 + \ `s` 2 + 1 和\ `s` 1 + \ `s` 2 + 1。第一个总和的结果是同时补充\ `s` 1 并计算总和，从而导致\ `s` 2 \ `s` 1。第二和计算\ `s` 1 \ `s` 2。其中之一将是无负的，因此是正确的最终答案。再次，使用两个并行操作的两个加法器，一步一步完成所有添加。

The last case, when \_a_1 and \_a_2 have opposite signs and different exponents, is more complex. If \_e_1 \_e_2 &gt; 1, the location of the leading bit of the difference is in one of two locations, so there are two cases just as in addition. When \_e_1 \_e_2 1, cancellation is possible and the leading bit could be almost anywhere. However, only if the leading bit of the difference is in the same position as the leading bit of \_s_1 could a roundup be necessary. So one adder assumes a roundup, and the other assumes no roundup. Thus, the addition of step 4 and the rounding of step 7 can be combined. However, there is still the problem of the addition in step 2!

> 当\ `a` 1 和\ `a` 2 具有相反的符号和不同的指数时，最后一个情况更为复杂。如果\ `e` 1 \ `e` 2＆gt;1，差异位置的位置在两个位置之一中，因此有两种情况。当\ `e` 1 \ `e` 2 1 时，可以取消，并且领先位几乎可以在任何地方。但是，只有差异的领先位与\ `s` 1 的领先位处于相同的位置时，才有必要进行综述。因此，一个加法器假设一个综述，另一个加法器不假定综述。因此，可以将步骤 4 的添加和步骤 7 的圆形组合在一起。但是，在步骤 2 中仍然存在添加的问题！

To eliminate this addition, consider the following diagram of step 4:

> 为了消除此添加，请考虑步骤 4 的以下图：

If the bits marked `z` are all 0, then the high-order `p` bits of `S s` 1 \_s_2 can be com- puted as \_s_1 + \_s_2 + 1. If at least one of the \_z_ bits is 1, use `s` 1 + \_s_2. So \_s_1 \_s_2 can be computed with one addition. However, we still don’t know \_g_ and `r` for the two’s complement of \_s_2, which are needed for rounding in step 7.

> 如果标记为_z_的位均为 0，则可以将_s s_1 \ `s` 2 的高序_p_位作为\ `s` 1 + \ `s` 2 + 1。\ `s` 2。因此\ `s` 1 \ `s` 2 可以用一个添加来计算。但是，我们仍然不知道\ `g` 和_r_对于两者的补充\ `s` 2，这是在步骤 7 中进行舍入所需的。

To compute `s` 1 \_s_2 and get the proper \_g_ and `r` bits, combine steps 2 and 4 as follows. Don’t complement `s` 2 in step 2. Extend the adder used for computing \_S_ two bits to the right (call the extended sum `S`'). If the preliminary sticky bit (compute in step 3) is 1, compute `S`' = `s`'1 + `s`'2, where `s` 1' has two 0 bits tacked onto the right, and \_s_2' has preliminary \_g_ and `r` appended. If the sticky bit is 0, compute `s`'1 + `s`'2 + 1. Now the two low-order bits of `S`' have the correct values of `g` and `r` (the sticky bit was already computed properly in step 3). Finally, this modification can be combined with the modification that combines the addition from steps 4 and 7 to provide the final result in time `T`, the time for one addition.

> 要计算_s_1 \ `s` 2 并获取正确的\ `g` 和_r_位，请按以下方式组合步骤 2 和 4。不要在步骤 2 中补充_s_2。扩展用于计算\ `s` 右侧两个位的加法器(调用扩展总和_s_')。如果初步粘性位(步骤 3 中的计算)为 1，则计算_s_'= `s`'1 + `s`'2，其中_s_1'在右侧上有两个 0 位，并且\ `S` 2'具有初步\ `g` 和_r_ `r` Appended。如果粘性位为 0，则计算_s_'1 + `s`'2 +1。现在，_s_'的两个低阶位具有_g_和_r_的正确值(在步骤 3 中已经正确计算了粘性位)。最后，可以将此修改与结合步骤 4 和 7 中添加的修改结合在一起，以在时间_t_中提供最终结果，这是一个添加的时间。

A few more details need to be considered, as discussed in [Santoro, Bewick, and](#_bookmark832) [Horowitz [1989]](#_bookmark832) and Exercise J.17. Although the Santoro paper is aimed at mul- tiplication, much of the discussion applies to addition as well. Also relevant is Exercise J.19, which contains an alternative method for adding signed magnitude numbers.

> 如 [Santoro，Bewick 和](#_bookmark832)[Horowitz \ [1989 ]](#_bookmark832)和练习 J.17，还需要考虑更多细节。尽管 Santoro 纸旨在进行手段，但大部分讨论也适用于加法。练习 J.19 也是相关的，它包含添加签名幅度数字的替代方法。

### Denormalized Numbers

> ###非规范化数字

Unlike multiplication, for addition very little changes in the preceding description if one of the inputs is a denormal number. There must be a test to see if the exponent field is 0. If it is, then when unpacking the significand there will not be a leading 1.

> 与乘法不同，如果输入之一是一个非正式数字，则在上述描述中的添加很少。必须有一个测试才能查看指数字段是否为 0。如果是指数，则在解开 "显着" 时不会有领先 1。

By setting the biased exponent to 1 when unpacking a denormal, the algorithm works unchanged.

> 通过将偏置指数设置为 1 时，将算法的指数设置为 1，算法的起作用不变。

To deal with denormalized outputs, step 5 must be modified slightly. Shift `S` until it is normalized, or until the exponent becomes `E` min (that is, the biased expo- nent becomes 1). If the exponent is \_E_min and, after rounding, the high-order bit of \_S_ is 1, then the result is a normalized number and should be packed in the usual way, by omitting the 1. If, on the other hand, the high-order bit is 0, the result is denor- mal. When the result is unpacked, the exponent field must be set to 0. [Section J.7](#more-on-floating-point-arithmetic) discusses the exact rules for detecting underflow.

> 为了处理不划算的输出，必须稍微修改步骤 5。移动_s_直到将其归一化，或直到指数变为_e_min(即，有偏见的 exponent 变为 1)。如果指数为\ `e` min，并且在舍入之后，\ `s` 的高阶位为 1，则结果是归一化的数字，应以通常的方式包装，通过省略 1.高阶位为 0，结果是 Denormal。当结果解开包装时，必须将指数字段设置为 0。[J.7 节](%EF%BC%83%E6%B5%AE%E5%8A%A8%E7%82%B9%E7%AE%97%E6%9C%AF)讨论检测下流的确切规则。

Incidentally, detecting overflow is very easy. It can only happen if step 5 involves a shift right and the biased exponent at that point is bumped up to 255 in single precision (or 2047 for double precision), or if this occurs after rounding.

> 顺便说一句，检测溢出非常容易。仅当步骤 5 涉及右移而当时的偏置指数以单个精度为 255(或 2047 的双精度)，或者发生在圆形后发生时，则会发生这种情况。
