--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 11.483 ns
From           : DI[0]
To             : SCOMP:inst8|AC[5]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.072 ns
From           : VEL_CONTROL:inst23|MOTOR_CMD[19]
To             : NMOTR_L
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.608 ns
From           : PWR_FAIL
To             : LEDG[8]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.632 ns
From           : SW[11]
To             : I2C_INTERFACE:inst15|I2C_master:inst|lpm_dff_i2c0:inst20|lpm_ff:lpm_ff_component|dffs[11]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.294 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : 453.31 MHz ( period = 2.206 ns )
From           : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]
To             : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 5.227 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 28.76 MHz ( period = 34.773 ns )
From           : ODOMETRY:inst25|LPOS[3]
To             : ODOMETRY:inst25|THETA[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 11.778 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[6]
To             : SCOMP:inst8|AC[6]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst47|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[5]
To             : DAC_BEEP:inst47|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_3na1:auto_generated|ram_block1a0~porta_address_reg5
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : DAC_BEEP:inst47|lpm_shiftreg0:inst34|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
To             : DAC_BEEP:inst47|lpm_shiftreg0:inst34|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Setup: 'IR2'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : IR_RCVR:inst11|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0]
To             : IR_RCVR:inst11|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]
From Clock     : IR2
To Clock       : IR2
Failed Paths   : 0

Type           : Clock Setup: 'IR6'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : IR_RCVR:inst11|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0]
To             : IR_RCVR:inst11|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]
From Clock     : IR6
To Clock       : IR6
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : -1.721 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : I2C_INTERFACE:inst15|I2C_master:inst|inst25
To             : I2C_INTERFACE:inst15|I2C_master:inst|i2c_ctrl:inst2|running
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 31

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -1.608 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : I2C_INTERFACE:inst15|I2C_master:inst|lpm_dff_i2c1:inst32|lpm_ff:lpm_ff_component|dffs[1]
To             : I2C_INTERFACE:inst15|I2C_master:inst|lpm_dff_i2c0:inst14|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 67

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.534 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 98

--------------------------------------------------------------------------------------

