Analysis & Synthesis report for UART_Memoria
Mon Jul 14 19:52:53 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jul 14 19:52:53 2025               ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; UART_Memoria                                    ;
; Top-level Entity Name              ; UART_Memoria                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; UART_Memoria       ; UART_Memoria       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Jul 14 19:52:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file FullMapSendController.v
    Info (12023): Found entity 1: FullMapSendController File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file UART_Memoria.bdf
    Info (12023): Found entity 1: UART_Memoria
Info (12021): Found 1 design units, including 1 entities, in source file ControladorPrincipal.v
    Info (12023): Found entity 1: ControladorUART File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file UART.v
    Info (12023): Found entity 1: UART File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file GameStatus.v
    Info (12023): Found entity 1: GameStatusSend File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SendStart.v
    Info (12023): Found entity 1: SendStart File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendStart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SendEndGame.v
    Info (12023): Found entity 1: end_game_tx File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendEndGame.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SendDificulty.v
    Info (12023): Found entity 1: dificuldade_fsm File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendDificulty.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MainController.v
    Info (12023): Found entity 1: MainController File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v Line: 8
Info (12127): Elaborating entity "UART_Memoria" for the top level hierarchy
Info (12128): Elaborating entity "UART" for hierarchy "UART:inst1"
Warning (10230): Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (16) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 41
Warning (10230): Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (4) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 50
Warning (10230): Verilog HDL assignment warning at UART.v(53): truncated value with size 32 to match size of target (1) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 53
Warning (10230): Verilog HDL assignment warning at UART.v(58): truncated value with size 32 to match size of target (16) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 58
Warning (10199): Verilog HDL Case Statement warning at UART.v(61): case item expression never matches the case expression File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 61
Warning (10230): Verilog HDL assignment warning at UART.v(101): truncated value with size 32 to match size of target (4) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 101
Warning (10230): Verilog HDL assignment warning at UART.v(110): truncated value with size 32 to match size of target (16) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 110
Warning (10034): Output port "rx_data" at UART.v(6) has no driver File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v Line: 6
Info (12128): Elaborating entity "ControladorUART" for hierarchy "ControladorUART:inst"
Warning (10270): Verilog HDL Case Statement warning at ControladorPrincipal.v(92): incomplete case statement has no default case item File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v Line: 92
Info (12128): Elaborating entity "GameStatusSend" for hierarchy "GameStatusSend:inst3"
Warning (10230): Verilog HDL assignment warning at GameStatus.v(79): truncated value with size 32 to match size of target (26) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v Line: 79
Warning (10230): Verilog HDL assignment warning at GameStatus.v(89): truncated value with size 200 to match size of target (8) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v Line: 89
Warning (10230): Verilog HDL assignment warning at GameStatus.v(111): truncated value with size 32 to match size of target (6) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/GameStatus.v Line: 111
Info (12128): Elaborating entity "MainController" for hierarchy "MainController:inst5"
Warning (10270): Verilog HDL Case Statement warning at MainController.v(196): incomplete case statement has no default case item File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v Line: 196
Info (10264): Verilog HDL Case Statement information at MainController.v(196): all case item expressions in this case statement are onehot File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v Line: 196
Info (12128): Elaborating entity "FullMapSendController" for hierarchy "FullMapSendController:inst7"
Warning (10230): Verilog HDL assignment warning at FullMapSendController.v(76): truncated value with size 32 to match size of target (26) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v Line: 76
Warning (10230): Verilog HDL assignment warning at FullMapSendController.v(86): truncated value with size 328 to match size of target (8) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v Line: 86
Warning (10230): Verilog HDL assignment warning at FullMapSendController.v(109): truncated value with size 32 to match size of target (6) File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/FullMapSendController.v Line: 109
Error (12006): Node instance "startGameSender" instantiates undefined entity "StartGameSend". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v Line: 80
Error (12006): Node instance "difficultySender" instantiates undefined entity "DifficultySend". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v Line: 87
Error (12006): Node instance "boardSender" instantiates undefined entity "BoardSend". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v Line: 94
Error (12006): Node instance "endGameSender" instantiates undefined entity "EndGameSend". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v Line: 109
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 17 warnings
    Error: Peak virtual memory: 338 megabytes
    Error: Processing ended: Mon Jul 14 19:52:53 2025
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:14


