/**
 * @cond
 ***********************************************************************************************************************
 *
 * Copyright (c) 2018, Infineon Technologies AG
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,are permitted provided that the
 * following conditions are met:
 *
 *   Redistributions of source code must retain the above copyright notice, this list of conditions and the  following
 *   disclaimer.
 *
 *   Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the
 *   following disclaimer in the documentation and/or other materials provided with the distribution.
 *
 *   Neither the name of the copyright holders nor the names of its contributors may be used to endorse or promote
 *   products derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  OF THE
 * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 **********************************************************************************************************************/
#ifndef PORT_DEFINES_H
#define PORT_DEFINES_H

/* XML Version 2.2.7 */
#define PORT_XML_VERSION (20207)

#define PORT_P0_0_ALT (0x0) /*decimal 0*/

#define PORT_P0_0_PUD (0x0) /*decimal 0*/

#define PORT_P0_1_ALT (0x0) /*decimal 0*/

#define PORT_P0_1_PUD (0x0) /*decimal 0*/

#define PORT_P0_2_ALT (0x0) /*decimal 0*/

#define PORT_P0_2_PUD (0x0) /*decimal 0*/

#define PORT_P0_3_ALT (0x0) /*decimal 0*/

#define PORT_P0_3_PUD (0x0) /*decimal 0*/

#define PORT_P0_4_ALT (0x0) /*decimal 0*/

#define PORT_P0_4_PUD (0x0) /*decimal 0*/

#define PORT_P0_ALTSEL0 (0x0) /*decimal 0*/

#define PORT_P0_ALTSEL1 (0x0) /*decimal 0*/

#define PORT_P0_DATA (0x0) /*decimal 0*/

#define PORT_P0_DIR (0x11) /*decimal 17*/

#define PORT_P0_OD (0x0) /*decimal 0*/

#define PORT_P0_PUDEN (0x0) /*decimal 0*/

#define PORT_P0_PUDSEL (0x0) /*decimal 0*/

#define PORT_P1_0_ALT (0x0) /*decimal 0*/

#define PORT_P1_0_PUD (0x0) /*decimal 0*/

#define PORT_P1_1_ALT (0x3) /*decimal 3*/

#define PORT_P1_1_PUD (0x0) /*decimal 0*/

#define PORT_P1_2_ALT (0x0) /*decimal 0*/

#define PORT_P1_2_PUD (0x0) /*decimal 0*/

#define PORT_P1_3_ALT (0x0) /*decimal 0*/

#define PORT_P1_3_PUD (0x0) /*decimal 0*/

#define PORT_P1_4_ALT (0x0) /*decimal 0*/

#define PORT_P1_4_PUD (0x0) /*decimal 0*/

#define PORT_P1_ALTSEL0 (0x2) /*decimal 2*/

#define PORT_P1_ALTSEL1 (0x2) /*decimal 2*/

#define PORT_P1_DATA (0x0) /*decimal 0*/

#define PORT_P1_DIR (0x2) /*decimal 2*/

#define PORT_P1_OD (0x0) /*decimal 0*/

#define PORT_P1_PUDEN (0x0) /*decimal 0*/

#define PORT_P1_PUDSEL (0x0) /*decimal 0*/

#define PORT_P2_0_PUD (0x0) /*decimal 0*/

#define PORT_P2_1_PUD (0x0) /*decimal 0*/

#define PORT_P2_2_PUD (0x0) /*decimal 0*/

#define PORT_P2_3_PUD (0x0) /*decimal 0*/

#define PORT_P2_4_PUD (0x0) /*decimal 0*/

#define PORT_P2_5_PUD (0x0) /*decimal 0*/

#define PORT_P2_DIR (0x0) /*decimal 0*/

#define PORT_P2_PUDEN (0x0) /*decimal 0*/

#define PORT_P2_PUDSEL (0x0) /*decimal 0*/

#define SCU_P0_POCON0 (0x44) /*decimal 68*/

#define SCU_P0_POCON1 (0x44) /*decimal 68*/

#define SCU_P0_POCON2 (0x4) /*decimal 4*/

#define SCU_P1_POCON0 (0x44) /*decimal 68*/

#define SCU_P1_POCON1 (0x44) /*decimal 68*/

#define SCU_P1_POCON2 (0x4) /*decimal 4*/

#endif /* PORT_DEFINES_H */
