<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
defines: 
time_elapsed: 0.080s
ram usage: 12404 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
module test;
	function [7:0] _$Fadd8;
		input reg l;
		input reg r;
		reg [7:0] l;
		reg [7:0] r;
		_$Fadd8 = l + r;
	endfunction
	function [4:0] _$Finv5;
		input reg l;
		reg [4:0] l;
		_$Finv5 = ~l;
	endfunction
	function [31:0] _$Fsll32;
		input reg l;
		input reg r;
		reg [31:0] l;
		integer r;
		if (r &lt; 0) begin
			if ((r + 32) &lt;= 0)
				_$Fsll32 = 32&#39;b0;
			else
				_$Fsll32 = l &gt;&gt; -r;
		end
		else if (r &gt; 0) begin
			if (r &gt;= 32)
				_$Fsll32 = 32&#39;b0;
			else
				_$Fsll32 = l &lt;&lt; r;
		end
		else
			_$Fsll32 = l;
	endfunction
	function [31:0] _$Fsrl32;
		input reg l;
		input reg r;
		reg [31:0] l;
		integer r;
		if (r &lt; 0) begin
			if ((r + 32) &lt;= 0)
				_$Fsrl32 = 32&#39;b0;
			else
				_$Fsrl32 = l &lt;&lt; -r;
		end
		else if (r &gt; 0) begin
			if (r &gt;= 32)
				_$Fsrl32 = 32&#39;b0;
			else
				_$Fsrl32 = l &gt;&gt; r;
		end
		else
			_$Fsrl32 = l;
	endfunction
	function [7:0] _$Fsub8;
		input reg l;
		input reg r;
		reg [7:0] l;
		reg [7:0] r;
		_$Fsub8 = l - r;
	endfunction
	initial begin : A
		reg [4:0] a;
		reg [31:0] b;
		reg [31:0] c;
		reg [31:0] d;
		a = 5&#39;h14;
		b = $signed(a);
		c = _$Finv5(_$Fsub8(_$Fadd8(32&#39;haa ^ (32&#39;hcc &amp; _$Fsll32(_$Fsrl32(_$Fsll32(32&#39;h78, 32&#39;h2), 32&#39;h3), 32&#39;h1)), 32&#39;h69), 160));
		d = $signed(_$Finv5(_$Fsub8(_$Fadd8(32&#39;haa ^ (32&#39;hcc &amp; _$Fsll32(_$Fsrl32(_$Fsll32(32&#39;h78, 32&#39;h2), 32&#39;h3), 32&#39;h1)), 32&#39;h69), 160)));
		$write(&#34;a is %0h; b is %0h; c is %0h; d is %0h\n&#34;, a, b, c, d);
	end
endmodule

</pre>
</body>