Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr  8 10:16:47 2025
| Host         : luis-UX461UA running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: btnC (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   26          inf        0.000                      0                   26           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/two/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 3.964ns (48.680%)  route 4.179ns (51.320%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  bin/two/Q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/two/Q_reg/Q
                         net (fo=5, routed)           4.179     4.635    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.143 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.143    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/zero/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 4.248ns (55.486%)  route 3.408ns (44.514%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  bin/zero/Q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bin/zero/Q_reg/Q
                         net (fo=5, routed)           0.707     1.126    bin/zero/Q_reg_0
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.299     1.425 r  bin/zero/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.700     4.126    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.655 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.655    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Cdff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 4.085ns (61.542%)  route 2.553ns (38.458%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Cdff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  onehot/Cdff/Q_reg/Q
                         net (fo=4, routed)           0.828     1.284    onehot/Cdff/Q_reg_0
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.408 r  onehot/Cdff/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.725     3.133    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.637 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.637    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Edff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.100ns (64.615%)  route 2.245ns (35.385%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Edff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  onehot/Edff/Q_reg/Q
                         net (fo=4, routed)           2.245     2.664    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681     6.345 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.345    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/zero/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 4.095ns (65.829%)  route 2.125ns (34.171%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  bin/zero/Q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bin/zero/Q_reg/Q
                         net (fo=5, routed)           2.125     2.544    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676     6.220 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.220    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/one/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 3.960ns (65.193%)  route 2.114ns (34.807%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  bin/one/Q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/one/Q_reg/Q
                         net (fo=5, routed)           2.114     2.570    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.074 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.074    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Ddff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.970ns (65.633%)  route 2.079ns (34.367%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Ddff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  onehot/Ddff/Q_reg/Q
                         net (fo=3, routed)           2.079     2.535    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.050 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.050    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Bdff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.965ns (67.846%)  route 1.879ns (32.154%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Bdff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  onehot/Bdff/Q_reg/Q
                         net (fo=3, routed)           1.879     2.335    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.844 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.844    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Cdff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 3.965ns (69.235%)  route 1.762ns (30.765%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Cdff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  onehot/Cdff/Q_reg/Q
                         net (fo=4, routed)           1.762     2.218    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.726 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.726    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Adff/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.957ns (70.252%)  route 1.676ns (29.748%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE                         0.000     0.000 r  onehot/Adff/Q_reg_lopt_replica/C
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  onehot/Adff/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.676     2.132    lopt
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.633 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.633    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/zero/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/two/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  bin/zero/Q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bin/zero/Q_reg/Q
                         net (fo=5, routed)           0.099     0.227    bin/led_OBUF[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.099     0.326 r  bin/Next_2/O
                         net (fo=1, routed)           0.000     0.326    bin/two/Next_2__0
    SLICE_X1Y13          FDCE                                         r  bin/two/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Bdff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            onehot/Cdff/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.709%)  route 0.188ns (50.291%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Bdff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  onehot/Bdff/Q_reg/Q
                         net (fo=3, routed)           0.188     0.329    onehot/Bdff/led_OBUF[0]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.045     0.374 r  onehot/Bdff/Q_i_1/O
                         net (fo=1, routed)           0.000     0.374    onehot/Cdff/Cnext
    SLICE_X0Y13          FDCE                                         r  onehot/Cdff/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Edff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            onehot/Bdff/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.227ns (55.907%)  route 0.179ns (44.093%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Edff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  onehot/Edff/Q_reg/Q
                         net (fo=4, routed)           0.179     0.307    onehot/led_OBUF[5]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.099     0.406 r  onehot/Bnext/O
                         net (fo=1, routed)           0.000     0.406    onehot/Bdff/Bnext__0
    SLICE_X0Y13          FDCE                                         r  onehot/Bdff/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Adff/Q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            onehot/Ddff/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.226ns (55.628%)  route 0.180ns (44.372%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  onehot/Adff/Q_reg/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  onehot/Adff/Q_reg/Q
                         net (fo=2, routed)           0.180     0.308    onehot/led_OBUF[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.098     0.406 r  onehot/Dnext/O
                         net (fo=1, routed)           0.000     0.406    onehot/Ddff/Dnext__0
    SLICE_X0Y13          FDCE                                         r  onehot/Ddff/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 onehot/Edff/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            onehot/Edff/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.230ns (56.231%)  route 0.179ns (43.769%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  onehot/Edff/Q_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  onehot/Edff/Q_reg/Q
                         net (fo=4, routed)           0.179     0.307    onehot/led_OBUF[5]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.102     0.409 r  onehot/Enext/O
                         net (fo=1, routed)           0.000     0.409    onehot/Edff/Enext__0
    SLICE_X0Y13          FDCE                                         r  onehot/Edff/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/one/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/one/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.462%)  route 0.232ns (55.538%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  bin/one/Q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/one/Q_reg/Q
                         net (fo=5, routed)           0.232     0.373    bin/led_OBUF[2]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.045     0.418 r  bin/Next_1/O
                         net (fo=1, routed)           0.000     0.418    bin/one/Next_1__0
    SLICE_X1Y13          FDCE                                         r  bin/one/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/one/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/zero/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.187ns (44.595%)  route 0.232ns (55.405%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  bin/one/Q_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/one/Q_reg/Q
                         net (fo=5, routed)           0.232     0.373    bin/led_OBUF[2]
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.046     0.419 r  bin/Next_0/O
                         net (fo=1, routed)           0.000     0.419    bin/zero/Next_0__0
    SLICE_X1Y13          FDCE                                         r  bin/zero/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bin/one/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.222ns (34.049%)  route 0.430ns (65.951%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=9, routed)           0.430     0.652    bin/one/btnU_IBUF
    SLICE_X1Y13          FDCE                                         f  bin/one/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bin/two/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.222ns (34.049%)  route 0.430ns (65.951%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=9, routed)           0.430     0.652    bin/two/btnU_IBUF
    SLICE_X1Y13          FDCE                                         f  bin/two/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bin/zero/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.222ns (34.049%)  route 0.430ns (65.951%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=9, routed)           0.430     0.652    bin/zero/btnU_IBUF
    SLICE_X1Y13          FDCE                                         f  bin/zero/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





