module alu_add (
    input  [7:0] a,
    input  [7:0] b,
    output [7:0] y,
    output       carry,      // unsigned carry out of bit 7
    output       overflow    // signed overflow
);
    wire [8:0] sum = {1'b0, a} + {1'b0, b};
    assign y        = sum[7:0];
    assign carry    = sum[8];
    assign overflow = (a[7] == b[7]) && (y[7] != a[7]);
endmodule

module alu_sub (
    input  [7:0] a,
    input  [7:0] b,
    output [7:0] y,
    output       borrow,     // 1 when a < b (unsigned)
    output       overflow    // signed overflow
);
    wire [8:0] diff = {1'b0, a} - {1'b0, b};
    assign y        = diff[7:0];
    assign borrow   = diff[8];
    assign overflow = (a[7] != b[7]) && (y[7] != a[7]);
endmodule

module alu_and (input [7:0] a, input [7:0] b, output [7:0] y);
    assign y = a & b;
endmodule

module alu_or (input [7:0] a, input [7:0] b, output [7:0] y);
    assign y = a | b;
endmodule

module alu_xor (input [7:0] a, input [7:0] b, output [7:0] y);
    assign y = a ^ b;
endmodule

module alu_sll (input [7:0] a, input [2:0] shamt, output [7:0] y);
    assign y = a << shamt;                       // logical left
endmodule

module alu_srl (input [7:0] a, input [2:0] shamt, output [7:0] y);
    assign y = a >> shamt;                       // logical right (zero fill)
endmodule

module alu_sra (input [7:0] a, input [2:0] shamt, output [7:0] y);
    assign y = $signed(a) >>> shamt;             // arithmetic right (sign fill)
endmodule

module alu_slt (input [7:0] a, input [7:0] b, output [7:0] y);
    assign y = {7'b0, ($signed(a) < $signed(b))};  // signed compare
endmodule

module alu_sltu (input [7:0] a, input [7:0] b, output [7:0] y);
    assign y = {7'b0, (a < b)};                  // unsigned compare
endmodule

module alu_8bit (
    input      [7:0] a,
    input      [7:0] b,
    input      [3:0] op,
    output reg [7:0] y,
    output           zero,
    output reg       carry,      // ADD: carry out, SUB: borrow, else 0
    output reg       overflow    // ADD/SUB signed overflow, else 0
);
    localparam OP_ADD  = 4'b0000, OP_SLL = 4'b0001, OP_SLT = 4'b0010,
               OP_SLTU = 4'b0011, OP_XOR = 4'b0100, OP_SRL = 4'b0101,
               OP_OR   = 4'b0110, OP_AND = 4'b0111, OP_SUB = 4'b1000,
               OP_SRA  = 4'b1101;

    wire [7:0] y_add, y_sub, y_and, y_or, y_xor;
    wire [7:0] y_sll, y_srl, y_sra, y_slt, y_sltu;
    wire       c_add, v_add, c_sub, v_sub;

    alu_add  u_add  (.a(a), .b(b), .y(y_add), .carry(c_add), .overflow(v_add));
    alu_sub  u_sub  (.a(a), .b(b), .y(y_sub), .borrow(c_sub), .overflow(v_sub));
    alu_and  u_and  (.a(a), .b(b), .y(y_and));
    alu_or   u_or   (.a(a), .b(b), .y(y_or));
    alu_xor  u_xor  (.a(a), .b(b), .y(y_xor));
    alu_sll  u_sll  (.a(a), .shamt(b[2:0]), .y(y_sll));
    alu_srl  u_srl  (.a(a), .shamt(b[2:0]), .y(y_srl));
    alu_sra  u_sra  (.a(a), .shamt(b[2:0]), .y(y_sra));
    alu_slt  u_slt  (.a(a), .b(b), .y(y_slt));
    alu_sltu u_sltu (.a(a), .b(b), .y(y_sltu));

    always @(*) begin
        y        = 8'h00;
        carry    = 1'b0;
        overflow = 1'b0;
        case (op)
            OP_ADD:  begin y = y_add; carry = c_add; overflow = v_add; end
            OP_SUB:  begin y = y_sub; carry = c_sub; overflow = v_sub; end
            OP_AND:  y = y_and;
            OP_OR:   y = y_or;
            OP_XOR:  y = y_xor;
            OP_SLL:  y = y_sll;
            OP_SRL:  y = y_srl;
            OP_SRA:  y = y_sra;
            OP_SLT:  y = y_slt;
            OP_SLTU: y = y_sltu;
            default: y = 8'h00;
        endcase
    end

    assign zero = (y == 8'h00);
endmodule

module serial_loader (
    input            clk,
    input            sck_pin,
    input            sdi_pin,
    input            cs_n_pin,
    output reg [7:0] a,
    output reg [7:0] b,
    output reg [3:0] op,
    output reg       load_pulse      // one clk high when a new frame arrives
);
    reg [2:0]  sck_s;
    reg [2:0]  cs_s;
    reg [1:0]  sdi_s;
    reg [23:0] shreg;

    always @(posedge clk) begin
        sck_s <= {sck_s[1:0], sck_pin};
        cs_s  <= {cs_s[1:0],  cs_n_pin};
        sdi_s <= {sdi_s[0],   sdi_pin};
        load_pulse <= 1'b0;

        if (!cs_s[1] && (sck_s[2:1] == 2'b01))
            shreg <= {shreg[22:0], sdi_s[1]};

        if (cs_s[2:1] == 2'b01) begin
            op         <= shreg[19:16];
            a          <= shreg[15:8];
            b          <= shreg[7:0];
            load_pulse <= 1'b1;
        end
    end
endmodule

(* top *)
module alu_top (
    (* iopad_external_pin, clkbuf_inhibit *) input clk,    // internal OSC clock
    (* iopad_external_pin *) output       clk_en,          // OSC enable

    // inputs from RP2040 (SPI-style frame)
    (* iopad_external_pin *) input        spi_sck,         // FPGA_IO18
    (* iopad_external_pin *) input        spi_sdi,         // FPGA_IO7  (moved from FPGA_IO17, see README)
    (* iopad_external_pin *) input        spi_cs_n,        // FPGA_IO0

    // outputs to protocol analyzer
    (* iopad_external_pin *) output [7:0] result,          // FPGA_IO8..IO15 (PMOD)
    (* iopad_external_pin *) output [7:0] result_oe,
    (* iopad_external_pin *) output       zero,            // FPGA_IO1
    (* iopad_external_pin *) output       zero_oe,
    (* iopad_external_pin *) output       carry,           // FPGA_IO2
    (* iopad_external_pin *) output       carry_oe,
    (* iopad_external_pin *) output       overflow,        // FPGA_IO16 = on-board LED
    (* iopad_external_pin *) output       overflow_oe
);
    assign clk_en      = 1'b1;
    assign result_oe   = 8'hFF;
    assign zero_oe     = 1'b1;
    assign carry_oe    = 1'b1;
    assign overflow_oe = 1'b1;

    wire [7:0] a, b, y;
    wire [3:0] op;
    wire       load_pulse, z, c, v;

    serial_loader u_rx (
        .clk(clk), .sck_pin(spi_sck), .sdi_pin(spi_sdi), .cs_n_pin(spi_cs_n),
        .a(a), .b(b), .op(op), .load_pulse(load_pulse)
    );

    alu_8bit u_alu (
        .a(a), .b(b), .op(op),
        .y(y), .zero(z), .carry(c), .overflow(v)
    );

    reg [7:0] result_q;
    reg       zero_q, carry_q, overflow_q;
    always @(posedge clk) begin
        result_q   <= y;
        zero_q     <= z;
        carry_q    <= c;
        overflow_q <= v;
    end
    assign result   = result_q;
    assign zero     = zero_q;
    assign carry    = carry_q;
    assign overflow = overflow_q;

endmodule