<stg><name>pool_layer1</name>


<trans_list>

<trans id="2410" from="1" to="2">
<condition id="14025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="2" to="235">
<condition id="14661">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="2" to="3">
<condition id="14894">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="3" to="4">
<condition id="14662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="4" to="5">
<condition id="14663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="5" to="6">
<condition id="14664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="6" to="7">
<condition id="14665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="7" to="8">
<condition id="14666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="8" to="9">
<condition id="14667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="9" to="10">
<condition id="14668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="10" to="11">
<condition id="14669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="11" to="12">
<condition id="14670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="12" to="13">
<condition id="14671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="13" to="14">
<condition id="14672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="14" to="15">
<condition id="14673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="15" to="16">
<condition id="14674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="16" to="17">
<condition id="14675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="17" to="18">
<condition id="14676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="18" to="19">
<condition id="14677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="19" to="20">
<condition id="14678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="20" to="21">
<condition id="14679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="21" to="22">
<condition id="14680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="22" to="23">
<condition id="14681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="23" to="24">
<condition id="14682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="24" to="25">
<condition id="14683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="25" to="26">
<condition id="14684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="26" to="27">
<condition id="14685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="27" to="28">
<condition id="14686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="28" to="29">
<condition id="14687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="29" to="30">
<condition id="14688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="30" to="31">
<condition id="14689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="31" to="32">
<condition id="14690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="32" to="33">
<condition id="14691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="33" to="34">
<condition id="14692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="34" to="35">
<condition id="14693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="35" to="36">
<condition id="14694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="36" to="37">
<condition id="14695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="37" to="38">
<condition id="14696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="38" to="39">
<condition id="14697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="39" to="40">
<condition id="14698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="40" to="41">
<condition id="14699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="41" to="42">
<condition id="14700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="42" to="43">
<condition id="14701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="43" to="44">
<condition id="14702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="44" to="45">
<condition id="14703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="45" to="46">
<condition id="14704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="46" to="47">
<condition id="14705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="47" to="48">
<condition id="14706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="48" to="49">
<condition id="14707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="49" to="50">
<condition id="14708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="50" to="51">
<condition id="14709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="51" to="52">
<condition id="14710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="52" to="53">
<condition id="14711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="53" to="54">
<condition id="14712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="54" to="55">
<condition id="14713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="55" to="56">
<condition id="14714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="56" to="57">
<condition id="14715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="57" to="58">
<condition id="14716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="58" to="59">
<condition id="14717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="59" to="60">
<condition id="14718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="60" to="61">
<condition id="14719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="61" to="62">
<condition id="14720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="62" to="63">
<condition id="14721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="63" to="64">
<condition id="14722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="64" to="65">
<condition id="14723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="65" to="66">
<condition id="14724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="66" to="67">
<condition id="14725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="67" to="68">
<condition id="14726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="68" to="69">
<condition id="14727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="69" to="70">
<condition id="14728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="70" to="71">
<condition id="14729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="71" to="72">
<condition id="14730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="72" to="73">
<condition id="14731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="73" to="74">
<condition id="14732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="74" to="75">
<condition id="14733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="75" to="76">
<condition id="14734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="76" to="77">
<condition id="14735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="77" to="78">
<condition id="14736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="78" to="79">
<condition id="14737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="79" to="80">
<condition id="14738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="80" to="81">
<condition id="14739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="81" to="82">
<condition id="14740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="82" to="83">
<condition id="14741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="83" to="84">
<condition id="14742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="84" to="85">
<condition id="14743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="85" to="86">
<condition id="14744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="86" to="87">
<condition id="14745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="87" to="88">
<condition id="14746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="88" to="89">
<condition id="14747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="89" to="90">
<condition id="14748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="90" to="91">
<condition id="14749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="91" to="92">
<condition id="14750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="92" to="93">
<condition id="14751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="93" to="94">
<condition id="14752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="94" to="95">
<condition id="14753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="95" to="96">
<condition id="14754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="96" to="97">
<condition id="14755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="97" to="98">
<condition id="14756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="98" to="99">
<condition id="14757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="99" to="100">
<condition id="14758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="100" to="101">
<condition id="14759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="101" to="102">
<condition id="14760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="102" to="103">
<condition id="14761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="103" to="104">
<condition id="14762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="104" to="105">
<condition id="14763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="105" to="106">
<condition id="14764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="106" to="107">
<condition id="14765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="107" to="108">
<condition id="14766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="108" to="109">
<condition id="14767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="109" to="110">
<condition id="14768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="110" to="111">
<condition id="14769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="111" to="112">
<condition id="14770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="112" to="113">
<condition id="14771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="113" to="114">
<condition id="14772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="114" to="115">
<condition id="14773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="115" to="116">
<condition id="14774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="116" to="117">
<condition id="14775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="117" to="118">
<condition id="14776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="118" to="119">
<condition id="14777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="119" to="120">
<condition id="14778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="120" to="121">
<condition id="14779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="121" to="122">
<condition id="14780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="122" to="123">
<condition id="14781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="123" to="124">
<condition id="14782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="124" to="125">
<condition id="14783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="125" to="126">
<condition id="14784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="126" to="127">
<condition id="14785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="127" to="128">
<condition id="14786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="128" to="129">
<condition id="14787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="129" to="130">
<condition id="14788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="130" to="131">
<condition id="14789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="131" to="132">
<condition id="14790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="132" to="133">
<condition id="14791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="133" to="134">
<condition id="14792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="134" to="135">
<condition id="14793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="135" to="136">
<condition id="14794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="136" to="137">
<condition id="14795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="137" to="138">
<condition id="14796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="138" to="139">
<condition id="14797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="139" to="140">
<condition id="14798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="140" to="141">
<condition id="14799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="141" to="142">
<condition id="14800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="142" to="143">
<condition id="14801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="143" to="144">
<condition id="14802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="144" to="145">
<condition id="14803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="145" to="146">
<condition id="14804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="146" to="147">
<condition id="14805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="147" to="148">
<condition id="14806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="148" to="149">
<condition id="14807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="149" to="150">
<condition id="14808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="150" to="151">
<condition id="14809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="151" to="152">
<condition id="14810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="152" to="153">
<condition id="14811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="153" to="154">
<condition id="14812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="154" to="155">
<condition id="14813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="155" to="156">
<condition id="14814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="156" to="157">
<condition id="14815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="157" to="158">
<condition id="14816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="158" to="159">
<condition id="14817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="159" to="160">
<condition id="14818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="160" to="161">
<condition id="14819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="161" to="162">
<condition id="14820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="162" to="163">
<condition id="14821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="163" to="164">
<condition id="14822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="164" to="165">
<condition id="14823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="165" to="166">
<condition id="14824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="166" to="167">
<condition id="14825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="167" to="168">
<condition id="14826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="168" to="169">
<condition id="14827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="169" to="170">
<condition id="14828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="170" to="171">
<condition id="14829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="171" to="172">
<condition id="14830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="172" to="173">
<condition id="14831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="173" to="174">
<condition id="14832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="174" to="175">
<condition id="14833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="175" to="176">
<condition id="14834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="176" to="177">
<condition id="14835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="177" to="178">
<condition id="14836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="178" to="179">
<condition id="14837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="179" to="180">
<condition id="14838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="180" to="181">
<condition id="14839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="181" to="182">
<condition id="14840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="182" to="183">
<condition id="14841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="183" to="184">
<condition id="14842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="184" to="185">
<condition id="14843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="185" to="186">
<condition id="14844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="186" to="187">
<condition id="14845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="187" to="188">
<condition id="14846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="188" to="189">
<condition id="14847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="189" to="190">
<condition id="14848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="190" to="191">
<condition id="14849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="191" to="192">
<condition id="14850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="192" to="193">
<condition id="14851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="193" to="194">
<condition id="14852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="194" to="195">
<condition id="14853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="195" to="196">
<condition id="14854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="196" to="197">
<condition id="14855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="197" to="198">
<condition id="14856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="198" to="199">
<condition id="14857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="199" to="200">
<condition id="14858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="200" to="201">
<condition id="14859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="201" to="202">
<condition id="14860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="202" to="203">
<condition id="14861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="203" to="204">
<condition id="14862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="204" to="205">
<condition id="14863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="205" to="206">
<condition id="14864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="206" to="207">
<condition id="14865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="207" to="208">
<condition id="14866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="208" to="209">
<condition id="14867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="209" to="210">
<condition id="14868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="210" to="211">
<condition id="14869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="211" to="212">
<condition id="14870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="212" to="213">
<condition id="14871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="213" to="214">
<condition id="14872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="214" to="215">
<condition id="14873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="215" to="216">
<condition id="14874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="216" to="217">
<condition id="14875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="217" to="218">
<condition id="14876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="218" to="219">
<condition id="14877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="219" to="220">
<condition id="14878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="220" to="221">
<condition id="14879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="221" to="222">
<condition id="14880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="222" to="223">
<condition id="14881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="223" to="224">
<condition id="14882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="224" to="225">
<condition id="14883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="225" to="226">
<condition id="14884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="226" to="227">
<condition id="14885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="227" to="228">
<condition id="14886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="228" to="229">
<condition id="14887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="229" to="230">
<condition id="14888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="230" to="231">
<condition id="14889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="231" to="232">
<condition id="14890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="232" to="233">
<condition id="14891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="233" to="234">
<condition id="14892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="234" to="2">
<condition id="14893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="235" to="236">
<condition id="14430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="236" to="237">
<condition id="14431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="237" to="238">
<condition id="14432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="238" to="239">
<condition id="14433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="239" to="240">
<condition id="14434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="240" to="241">
<condition id="14435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="241" to="242">
<condition id="14436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="242" to="243">
<condition id="14437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="243" to="244">
<condition id="14438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="244" to="245">
<condition id="14439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="245" to="246">
<condition id="14440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="246" to="247">
<condition id="14441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="247" to="248">
<condition id="14442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="248" to="249">
<condition id="14443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="249" to="250">
<condition id="14444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="250" to="251">
<condition id="14445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="251" to="252">
<condition id="14446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="252" to="253">
<condition id="14447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="253" to="254">
<condition id="14448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="254" to="255">
<condition id="14449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="255" to="256">
<condition id="14450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="256" to="257">
<condition id="14451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="257" to="258">
<condition id="14452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="258" to="259">
<condition id="14453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="259" to="260">
<condition id="14454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="260" to="261">
<condition id="14455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="261" to="262">
<condition id="14456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="262" to="263">
<condition id="14457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="263" to="264">
<condition id="14458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="264" to="265">
<condition id="14459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="265" to="266">
<condition id="14460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="266" to="267">
<condition id="14461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="267" to="268">
<condition id="14462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="268" to="269">
<condition id="14463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="269" to="270">
<condition id="14464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="270" to="271">
<condition id="14465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="271" to="272">
<condition id="14466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="272" to="273">
<condition id="14467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="273" to="274">
<condition id="14468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="274" to="275">
<condition id="14469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="275" to="276">
<condition id="14470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="276" to="277">
<condition id="14471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="277" to="278">
<condition id="14472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="278" to="279">
<condition id="14473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="279" to="280">
<condition id="14474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="280" to="281">
<condition id="14475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="281" to="282">
<condition id="14476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="282" to="283">
<condition id="14477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="283" to="284">
<condition id="14478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="284" to="285">
<condition id="14479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="285" to="286">
<condition id="14480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="286" to="287">
<condition id="14481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="287" to="288">
<condition id="14482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="288" to="289">
<condition id="14483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="289" to="290">
<condition id="14484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="290" to="291">
<condition id="14485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="291" to="292">
<condition id="14486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="292" to="293">
<condition id="14487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="293" to="294">
<condition id="14488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="294" to="295">
<condition id="14489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="295" to="296">
<condition id="14490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="296" to="297">
<condition id="14491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="297" to="298">
<condition id="14492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="298" to="299">
<condition id="14493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="299" to="300">
<condition id="14494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="300" to="301">
<condition id="14495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="301" to="302">
<condition id="14496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="302" to="303">
<condition id="14497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="303" to="304">
<condition id="14498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="304" to="305">
<condition id="14499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="305" to="306">
<condition id="14500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="306" to="307">
<condition id="14501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="307" to="308">
<condition id="14502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="308" to="309">
<condition id="14503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="309" to="310">
<condition id="14504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="310" to="311">
<condition id="14505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="311" to="312">
<condition id="14506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="312" to="313">
<condition id="14507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="313" to="314">
<condition id="14508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="314" to="315">
<condition id="14509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="315" to="316">
<condition id="14510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="316" to="317">
<condition id="14511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="317" to="318">
<condition id="14512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="318" to="319">
<condition id="14513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="319" to="320">
<condition id="14514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="320" to="321">
<condition id="14515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="321" to="322">
<condition id="14516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="322" to="323">
<condition id="14517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="323" to="324">
<condition id="14518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="324" to="325">
<condition id="14519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="325" to="326">
<condition id="14520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="326" to="327">
<condition id="14521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="327" to="328">
<condition id="14522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="328" to="329">
<condition id="14523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="329" to="330">
<condition id="14524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="330" to="331">
<condition id="14525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="331" to="332">
<condition id="14526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="332" to="333">
<condition id="14527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="333" to="334">
<condition id="14528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="334" to="335">
<condition id="14529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="335" to="336">
<condition id="14530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="336" to="337">
<condition id="14531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="337" to="338">
<condition id="14532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="338" to="339">
<condition id="14533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="339" to="340">
<condition id="14534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="340" to="341">
<condition id="14535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="341" to="342">
<condition id="14536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="342" to="343">
<condition id="14537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="343" to="344">
<condition id="14538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="344" to="345">
<condition id="14539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="345" to="346">
<condition id="14540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="346" to="347">
<condition id="14541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="347" to="348">
<condition id="14542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="348" to="349">
<condition id="14543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="349" to="350">
<condition id="14544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="350" to="351">
<condition id="14545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="351" to="352">
<condition id="14546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="352" to="353">
<condition id="14547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="353" to="354">
<condition id="14548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="354" to="355">
<condition id="14549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="355" to="356">
<condition id="14550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="356" to="357">
<condition id="14551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="357" to="358">
<condition id="14552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="358" to="359">
<condition id="14553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="359" to="360">
<condition id="14554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="360" to="361">
<condition id="14555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="361" to="362">
<condition id="14556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="362" to="363">
<condition id="14557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="363" to="364">
<condition id="14558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="364" to="365">
<condition id="14559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="365" to="366">
<condition id="14560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="366" to="367">
<condition id="14561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="367" to="368">
<condition id="14562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="368" to="369">
<condition id="14563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="369" to="370">
<condition id="14564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="370" to="371">
<condition id="14565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="371" to="372">
<condition id="14566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="372" to="373">
<condition id="14567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="373" to="374">
<condition id="14568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="374" to="375">
<condition id="14569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="375" to="376">
<condition id="14570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="376" to="377">
<condition id="14571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="377" to="378">
<condition id="14572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="378" to="379">
<condition id="14573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="379" to="380">
<condition id="14574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="380" to="381">
<condition id="14575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="381" to="382">
<condition id="14576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="382" to="383">
<condition id="14577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="383" to="384">
<condition id="14578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="384" to="385">
<condition id="14579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="385" to="386">
<condition id="14580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="386" to="387">
<condition id="14581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="387" to="388">
<condition id="14582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="388" to="389">
<condition id="14583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="389" to="390">
<condition id="14584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="390" to="391">
<condition id="14585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="391" to="392">
<condition id="14586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="392" to="393">
<condition id="14587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="393" to="394">
<condition id="14588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="394" to="395">
<condition id="14589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="395" to="396">
<condition id="14590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="396" to="397">
<condition id="14591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="397" to="398">
<condition id="14592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="398" to="399">
<condition id="14593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="399" to="400">
<condition id="14594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="400" to="401">
<condition id="14595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="401" to="402">
<condition id="14596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="402" to="403">
<condition id="14597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="403" to="404">
<condition id="14598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="404" to="405">
<condition id="14599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="405" to="406">
<condition id="14600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="406" to="407">
<condition id="14601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="407" to="408">
<condition id="14602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="408" to="409">
<condition id="14603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="409" to="410">
<condition id="14604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="410" to="411">
<condition id="14605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="411" to="412">
<condition id="14606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="412" to="413">
<condition id="14607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="413" to="414">
<condition id="14608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2992" from="414" to="415">
<condition id="14609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="415" to="416">
<condition id="14610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="416" to="417">
<condition id="14611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="417" to="418">
<condition id="14612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="418" to="419">
<condition id="14613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2997" from="419" to="420">
<condition id="14614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="420" to="421">
<condition id="14615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="421" to="422">
<condition id="14616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="422" to="423">
<condition id="14617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="423" to="424">
<condition id="14618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="424" to="425">
<condition id="14619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="425" to="426">
<condition id="14620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="426" to="427">
<condition id="14621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="427" to="428">
<condition id="14622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="428" to="429">
<condition id="14623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="429" to="430">
<condition id="14624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="430" to="431">
<condition id="14625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="431" to="432">
<condition id="14626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="432" to="433">
<condition id="14627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="433" to="434">
<condition id="14628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="434" to="435">
<condition id="14629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="435" to="436">
<condition id="14630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="436" to="437">
<condition id="14631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="437" to="438">
<condition id="14632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="438" to="439">
<condition id="14633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="439" to="440">
<condition id="14634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="440" to="441">
<condition id="14635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="441" to="442">
<condition id="14636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="442" to="443">
<condition id="14637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="443" to="444">
<condition id="14638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="444" to="445">
<condition id="14639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="445" to="446">
<condition id="14640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="446" to="447">
<condition id="14641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="447" to="448">
<condition id="14642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="448" to="449">
<condition id="14643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="449" to="450">
<condition id="14644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="450" to="451">
<condition id="14645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="451" to="452">
<condition id="14646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="452" to="453">
<condition id="14647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="453" to="454">
<condition id="14648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="454" to="455">
<condition id="14649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="455" to="456">
<condition id="14650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="456" to="457">
<condition id="14651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="457" to="458">
<condition id="14652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="458" to="459">
<condition id="14653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="459" to="460">
<condition id="14654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="460" to="461">
<condition id="14655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="461" to="462">
<condition id="14656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="462" to="463">
<condition id="14657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="463" to="464">
<condition id="14658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="464" to="465">
<condition id="14659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="465" to="466">
<condition id="14660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str154, [1 x i8]* @p_str155, [1 x i8]* @p_str156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str157, [1 x i8]* @p_str158)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_241 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:2  %pool_buff_val_0_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:3  %pool_buff_val_1_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:4  %pool_buff_val_2_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
:5  %pool_buff_val_3_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
:6  %pool_buff_val_4_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
:7  %pool_buff_val_5_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
:8  %pool_buff_val_6_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
:9  %pool_buff_val_7_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
:10  %pool_buff_val_8_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
:11  %pool_buff_val_9_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
:12  %pool_buff_val_10_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:13  %pool_buff_val_11_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:14  %pool_buff_val_12_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:15  %pool_buff_val_13_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
:16  %pool_buff_val_14_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
:17  %pool_buff_val_15_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
:18  %pool_buff_val_16_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
:19  %pool_buff_val_17_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
:20  %pool_buff_val_18_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
:21  %pool_buff_val_19_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
:22  %pool_buff_val_20_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:23  %pool_buff_val_21_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:24  %pool_buff_val_22_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:25  %pool_buff_val_23_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:26  %pool_buff_val_24_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:27  %pool_buff_val_25_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:28  %pool_buff_val_26_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
:29  %pool_buff_val_27_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
:30  %pool_buff_val_28_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
:31  %pool_buff_val_29_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
:32  %pool_buff_val_30_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
:33  %pool_buff_val_31_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
:34  %pool_buff_val_32_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
:35  %pool_buff_val_33_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
:36  %pool_buff_val_34_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
:37  %pool_buff_val_35_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:38  %pool_buff_val_36_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
:39  %pool_buff_val_37_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
:40  %pool_buff_val_38_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
:41  %pool_buff_val_39_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
:42  %pool_buff_val_40_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
:43  %pool_buff_val_41_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
:44  %pool_buff_val_42_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
:45  %pool_buff_val_43_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:46  %pool_buff_val_44_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
:47  %pool_buff_val_45_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
:48  %pool_buff_val_46_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
:49  %pool_buff_val_47_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:50  %pool_buff_val_48_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
:51  %pool_buff_val_49_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:52  %pool_buff_val_50_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
:53  %pool_buff_val_51_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
:54  %pool_buff_val_52_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
:55  %pool_buff_val_53_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
:56  %pool_buff_val_54_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
:57  %pool_buff_val_55_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
:58  %pool_buff_val_56_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
:59  %pool_buff_val_57_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
:60  %pool_buff_val_58_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
:61  %pool_buff_val_59_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
:62  %pool_buff_val_60_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
:63  %pool_buff_val_61_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
:64  %pool_buff_val_62_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
:65  %pool_buff_val_63_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
:66  %pool_buff_val_64_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
:67  %pool_buff_val_65_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
:68  %pool_buff_val_66_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
:69  %pool_buff_val_67_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
:70  %pool_buff_val_68_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
:71  %pool_buff_val_69_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
:72  %pool_buff_val_70_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
:73  %pool_buff_val_71_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
:74  %pool_buff_val_72_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
:75  %pool_buff_val_73_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
:76  %pool_buff_val_74_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
:77  %pool_buff_val_75_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
:78  %pool_buff_val_76_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
:79  %pool_buff_val_77_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:80  %pool_buff_val_78_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
:81  %pool_buff_val_79_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
:82  %pool_buff_val_80_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
:83  %pool_buff_val_81_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
:84  %pool_buff_val_82_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
:85  %pool_buff_val_83_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
:86  %pool_buff_val_84_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
:87  %pool_buff_val_85_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
:88  %pool_buff_val_86_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
:89  %pool_buff_val_87_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
:90  %pool_buff_val_88_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
:91  %pool_buff_val_89_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
:92  %pool_buff_val_90_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
:93  %pool_buff_val_91_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
:94  %pool_buff_val_92_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
:95  %pool_buff_val_93_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
:96  %pool_buff_val_94_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
:97  %pool_buff_val_95_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
:98  %pool_buff_val_96_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_96_V"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
:99  %pool_buff_val_97_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_97_V"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
:100  %pool_buff_val_98_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_98_V"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
:101  %pool_buff_val_99_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_99_V"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
:102  %pool_buff_val_100_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_100_V"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
:103  %pool_buff_val_101_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_101_V"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
:104  %pool_buff_val_102_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_102_V"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
:105  %pool_buff_val_103_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_103_V"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
:106  %pool_buff_val_104_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_104_V"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="64">
<![CDATA[
:107  %pool_buff_val_105_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_105_V"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
:108  %pool_buff_val_106_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_106_V"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
:109  %pool_buff_val_107_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_107_V"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
:110  %pool_buff_val_108_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_108_V"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
:111  %pool_buff_val_109_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_109_V"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
:112  %pool_buff_val_110_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_110_V"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
:113  %pool_buff_val_111_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_111_V"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:114  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe_2) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:115  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %pool_buff_val_0_V_a = getelementptr [1 x i16]* %pool_buff_val_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V_a"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %pool_buff_val_1_V_a = getelementptr [1 x i16]* %pool_buff_val_1_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V_a"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %pool_buff_val_2_V_a = getelementptr [1 x i16]* %pool_buff_val_2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V_a"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %pool_buff_val_3_V_a = getelementptr [1 x i16]* %pool_buff_val_3_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V_a"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %pool_buff_val_4_V_a = getelementptr [1 x i16]* %pool_buff_val_4_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V_a"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %pool_buff_val_5_V_a = getelementptr [1 x i16]* %pool_buff_val_5_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V_a"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %pool_buff_val_6_V_a = getelementptr [1 x i16]* %pool_buff_val_6_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V_a"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %pool_buff_val_7_V_a = getelementptr [1 x i16]* %pool_buff_val_7_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V_a"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %pool_buff_val_8_V_a = getelementptr [1 x i16]* %pool_buff_val_8_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V_a"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %pool_buff_val_9_V_a = getelementptr [1 x i16]* %pool_buff_val_9_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V_a"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %pool_buff_val_10_V_s = getelementptr [1 x i16]* %pool_buff_val_10_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V_s"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %pool_buff_val_11_V_s = getelementptr [1 x i16]* %pool_buff_val_11_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V_s"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %pool_buff_val_12_V_s = getelementptr [1 x i16]* %pool_buff_val_12_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V_s"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %pool_buff_val_13_V_s = getelementptr [1 x i16]* %pool_buff_val_13_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V_s"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %pool_buff_val_14_V_s = getelementptr [1 x i16]* %pool_buff_val_14_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V_s"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %pool_buff_val_15_V_s = getelementptr [1 x i16]* %pool_buff_val_15_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V_s"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %pool_buff_val_16_V_s = getelementptr [1 x i16]* %pool_buff_val_16_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V_s"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %pool_buff_val_17_V_s = getelementptr [1 x i16]* %pool_buff_val_17_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V_s"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %pool_buff_val_18_V_s = getelementptr [1 x i16]* %pool_buff_val_18_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V_s"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %pool_buff_val_19_V_s = getelementptr [1 x i16]* %pool_buff_val_19_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V_s"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %pool_buff_val_20_V_s = getelementptr [1 x i16]* %pool_buff_val_20_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V_s"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %pool_buff_val_21_V_s = getelementptr [1 x i16]* %pool_buff_val_21_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V_s"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %pool_buff_val_22_V_s = getelementptr [1 x i16]* %pool_buff_val_22_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V_s"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %pool_buff_val_23_V_s = getelementptr [1 x i16]* %pool_buff_val_23_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V_s"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %pool_buff_val_24_V_s = getelementptr [1 x i16]* %pool_buff_val_24_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V_s"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %pool_buff_val_25_V_s = getelementptr [1 x i16]* %pool_buff_val_25_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V_s"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %pool_buff_val_26_V_s = getelementptr [1 x i16]* %pool_buff_val_26_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V_s"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %pool_buff_val_27_V_s = getelementptr [1 x i16]* %pool_buff_val_27_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V_s"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %pool_buff_val_28_V_s = getelementptr [1 x i16]* %pool_buff_val_28_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V_s"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %pool_buff_val_29_V_s = getelementptr [1 x i16]* %pool_buff_val_29_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V_s"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %pool_buff_val_30_V_s = getelementptr [1 x i16]* %pool_buff_val_30_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V_s"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %pool_buff_val_31_V_s = getelementptr [1 x i16]* %pool_buff_val_31_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V_s"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %pool_buff_val_32_V_s = getelementptr [1 x i16]* %pool_buff_val_32_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V_s"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %pool_buff_val_33_V_s = getelementptr [1 x i16]* %pool_buff_val_33_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V_s"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %pool_buff_val_34_V_s = getelementptr [1 x i16]* %pool_buff_val_34_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V_s"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %pool_buff_val_35_V_s = getelementptr [1 x i16]* %pool_buff_val_35_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V_s"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %pool_buff_val_36_V_s = getelementptr [1 x i16]* %pool_buff_val_36_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V_s"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %pool_buff_val_37_V_s = getelementptr [1 x i16]* %pool_buff_val_37_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V_s"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %pool_buff_val_38_V_s = getelementptr [1 x i16]* %pool_buff_val_38_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V_s"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %pool_buff_val_39_V_s = getelementptr [1 x i16]* %pool_buff_val_39_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V_s"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %pool_buff_val_40_V_s = getelementptr [1 x i16]* %pool_buff_val_40_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V_s"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %pool_buff_val_41_V_s = getelementptr [1 x i16]* %pool_buff_val_41_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V_s"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %pool_buff_val_42_V_s = getelementptr [1 x i16]* %pool_buff_val_42_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V_s"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %pool_buff_val_43_V_s = getelementptr [1 x i16]* %pool_buff_val_43_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V_s"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %pool_buff_val_44_V_s = getelementptr [1 x i16]* %pool_buff_val_44_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V_s"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %pool_buff_val_45_V_s = getelementptr [1 x i16]* %pool_buff_val_45_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V_s"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %pool_buff_val_46_V_s = getelementptr [1 x i16]* %pool_buff_val_46_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V_s"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %pool_buff_val_47_V_s = getelementptr [1 x i16]* %pool_buff_val_47_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V_s"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %pool_buff_val_48_V_s = getelementptr [1 x i16]* %pool_buff_val_48_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V_s"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %pool_buff_val_49_V_s = getelementptr [1 x i16]* %pool_buff_val_49_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V_s"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %pool_buff_val_50_V_s = getelementptr [1 x i16]* %pool_buff_val_50_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V_s"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %pool_buff_val_51_V_s = getelementptr [1 x i16]* %pool_buff_val_51_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V_s"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %pool_buff_val_52_V_s = getelementptr [1 x i16]* %pool_buff_val_52_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V_s"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %pool_buff_val_53_V_s = getelementptr [1 x i16]* %pool_buff_val_53_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V_s"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %pool_buff_val_54_V_s = getelementptr [1 x i16]* %pool_buff_val_54_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V_s"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %pool_buff_val_55_V_s = getelementptr [1 x i16]* %pool_buff_val_55_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V_s"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %pool_buff_val_56_V_s = getelementptr [1 x i16]* %pool_buff_val_56_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V_s"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %pool_buff_val_57_V_s = getelementptr [1 x i16]* %pool_buff_val_57_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V_s"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %pool_buff_val_58_V_s = getelementptr [1 x i16]* %pool_buff_val_58_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V_s"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %pool_buff_val_59_V_s = getelementptr [1 x i16]* %pool_buff_val_59_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V_s"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %pool_buff_val_60_V_s = getelementptr [1 x i16]* %pool_buff_val_60_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V_s"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %pool_buff_val_61_V_s = getelementptr [1 x i16]* %pool_buff_val_61_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V_s"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %pool_buff_val_62_V_s = getelementptr [1 x i16]* %pool_buff_val_62_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V_s"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %pool_buff_val_63_V_s = getelementptr [1 x i16]* %pool_buff_val_63_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V_s"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %pool_buff_val_64_V_s = getelementptr [1 x i16]* %pool_buff_val_64_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V_s"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %pool_buff_val_65_V_s = getelementptr [1 x i16]* %pool_buff_val_65_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V_s"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %pool_buff_val_66_V_s = getelementptr [1 x i16]* %pool_buff_val_66_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V_s"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %pool_buff_val_67_V_s = getelementptr [1 x i16]* %pool_buff_val_67_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V_s"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %pool_buff_val_68_V_s = getelementptr [1 x i16]* %pool_buff_val_68_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V_s"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %pool_buff_val_69_V_s = getelementptr [1 x i16]* %pool_buff_val_69_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V_s"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %pool_buff_val_70_V_s = getelementptr [1 x i16]* %pool_buff_val_70_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V_s"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %pool_buff_val_71_V_s = getelementptr [1 x i16]* %pool_buff_val_71_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V_s"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %pool_buff_val_72_V_s = getelementptr [1 x i16]* %pool_buff_val_72_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V_s"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %pool_buff_val_73_V_s = getelementptr [1 x i16]* %pool_buff_val_73_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V_s"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %pool_buff_val_74_V_s = getelementptr [1 x i16]* %pool_buff_val_74_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V_s"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %pool_buff_val_75_V_s = getelementptr [1 x i16]* %pool_buff_val_75_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V_s"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %pool_buff_val_76_V_s = getelementptr [1 x i16]* %pool_buff_val_76_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V_s"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %pool_buff_val_77_V_s = getelementptr [1 x i16]* %pool_buff_val_77_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V_s"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %pool_buff_val_78_V_s = getelementptr [1 x i16]* %pool_buff_val_78_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V_s"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %pool_buff_val_79_V_s = getelementptr [1 x i16]* %pool_buff_val_79_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V_s"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %pool_buff_val_80_V_s = getelementptr [1 x i16]* %pool_buff_val_80_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V_s"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %pool_buff_val_81_V_s = getelementptr [1 x i16]* %pool_buff_val_81_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V_s"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %pool_buff_val_82_V_s = getelementptr [1 x i16]* %pool_buff_val_82_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V_s"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %pool_buff_val_83_V_s = getelementptr [1 x i16]* %pool_buff_val_83_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V_s"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %pool_buff_val_84_V_s = getelementptr [1 x i16]* %pool_buff_val_84_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V_s"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %pool_buff_val_85_V_s = getelementptr [1 x i16]* %pool_buff_val_85_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V_s"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %pool_buff_val_86_V_s = getelementptr [1 x i16]* %pool_buff_val_86_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V_s"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %pool_buff_val_87_V_s = getelementptr [1 x i16]* %pool_buff_val_87_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V_s"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %pool_buff_val_88_V_s = getelementptr [1 x i16]* %pool_buff_val_88_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V_s"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %pool_buff_val_89_V_s = getelementptr [1 x i16]* %pool_buff_val_89_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V_s"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %pool_buff_val_90_V_s = getelementptr [1 x i16]* %pool_buff_val_90_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V_s"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %pool_buff_val_91_V_s = getelementptr [1 x i16]* %pool_buff_val_91_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V_s"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %pool_buff_val_92_V_s = getelementptr [1 x i16]* %pool_buff_val_92_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V_s"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %pool_buff_val_93_V_s = getelementptr [1 x i16]* %pool_buff_val_93_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V_s"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %pool_buff_val_94_V_s = getelementptr [1 x i16]* %pool_buff_val_94_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V_s"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %pool_buff_val_95_V_s = getelementptr [1 x i16]* %pool_buff_val_95_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V_s"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %pool_buff_val_96_V_s = getelementptr [1 x i16]* %pool_buff_val_96_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_96_V_s"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213  %pool_buff_val_97_V_s = getelementptr [1 x i16]* %pool_buff_val_97_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_97_V_s"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %pool_buff_val_98_V_s = getelementptr [1 x i16]* %pool_buff_val_98_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_98_V_s"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %pool_buff_val_99_V_s = getelementptr [1 x i16]* %pool_buff_val_99_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_99_V_s"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %pool_buff_val_100_V_1 = getelementptr [1 x i16]* %pool_buff_val_100_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_100_V_1"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %pool_buff_val_101_V_1 = getelementptr [1 x i16]* %pool_buff_val_101_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_101_V_1"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %pool_buff_val_102_V_1 = getelementptr [1 x i16]* %pool_buff_val_102_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_102_V_1"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219  %pool_buff_val_103_V_1 = getelementptr [1 x i16]* %pool_buff_val_103_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_103_V_1"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %pool_buff_val_104_V_1 = getelementptr [1 x i16]* %pool_buff_val_104_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_104_V_1"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %pool_buff_val_105_V_1 = getelementptr [1 x i16]* %pool_buff_val_105_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_105_V_1"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222  %pool_buff_val_106_V_1 = getelementptr [1 x i16]* %pool_buff_val_106_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_106_V_1"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %pool_buff_val_107_V_1 = getelementptr [1 x i16]* %pool_buff_val_107_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_107_V_1"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %pool_buff_val_108_V_1 = getelementptr [1 x i16]* %pool_buff_val_108_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_108_V_1"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225  %pool_buff_val_109_V_1 = getelementptr [1 x i16]* %pool_buff_val_109_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_109_V_1"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %pool_buff_val_110_V_1 = getelementptr [1 x i16]* %pool_buff_val_110_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_110_V_1"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %pool_buff_val_111_V_1 = getelementptr [1 x i16]* %pool_buff_val_111_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_buff_val_111_V_1"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:228  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader55:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge56.13.1.7 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader55:1  %l = phi i2 [ 0, %0 ], [ %l_2, %._crit_edge56.13.1.7 ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader55:2  %exitcond_flatten = icmp eq i5 %indvar_flatten, -4

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader55:3  %indvar_flatten_next = add i5 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:4  br i1 %exitcond_flatten, label %.preheader.0, label %.preheader55.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="701" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader55.preheader:2  %exitcond = icmp eq i2 %l, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader55.preheader:3  %l_mid2 = select i1 %exitcond, i2 0, i2 %l

]]></Node>
<StgValue><ssdm name="l_mid2"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader55.preheader:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:9  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="705" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:14  %tmp_V_377 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_377"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="706" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:19  %tmp_V_378 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_378"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="707" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:24  %tmp_V_379 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_379"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="708" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:29  %tmp_V_380 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_380"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="709" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:34  %tmp_V_381 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_381"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="710" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:10  %pool_buff_val_0_V_l = load i16* %pool_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V_l"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:39  %tmp_V_382 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_382"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="712" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader55.preheader:7  %tmp_s = icmp eq i2 %l_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:10  %pool_buff_val_0_V_l = load i16* %pool_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_0_V_l"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:15  %pool_buff_val_1_V_l = load i16* %pool_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V_l"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:44  %tmp_V_383 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_383"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55.preheader:53  br i1 %tmp_s, label %1, label %._crit_edge56.0.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="717" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader55.preheader:8  %tmp_1 = icmp eq i2 %l_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:11  %tmp_2 = icmp sgt i16 %pool_buff_val_0_V_l, %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:12  %pool_buff_val_V_load_205 = select i1 %tmp_2, i16 %pool_buff_val_0_V_l, i16 %tmp_V

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_205"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:13  %storemerge = select i1 %tmp_1, i16 %tmp_V, i16 %pool_buff_val_V_load_205

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:15  %pool_buff_val_1_V_l = load i16* %pool_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_1_V_l"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:20  %pool_buff_val_2_V_l = load i16* %pool_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V_l"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:49  %tmp_V_384 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_384"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:50  %tmp_22_0_1 = icmp sgt i16 %storemerge, %tmp_V_384

]]></Node>
<StgValue><ssdm name="tmp_22_0_1"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:51  %tmp_V_385 = select i1 %tmp_22_0_1, i16 %storemerge, i16 %tmp_V_384

]]></Node>
<StgValue><ssdm name="tmp_V_385"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader55.preheader:52  store i16 %tmp_V_385, i16* %pool_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13568">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_385)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13568">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="729" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14896">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:16  %tmp_22_0_0_1 = icmp sgt i16 %pool_buff_val_1_V_l, %tmp_V_377

]]></Node>
<StgValue><ssdm name="tmp_22_0_0_1"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14895">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:17  %pool_buff_val_V_load_95 = select i1 %tmp_22_0_0_1, i16 %pool_buff_val_1_V_l, i16 %tmp_V_377

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_95"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:18  %storemerge_0_0_1 = select i1 %tmp_1, i16 %tmp_V_377, i16 %pool_buff_val_V_load_95

]]></Node>
<StgValue><ssdm name="storemerge_0_0_1"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:20  %pool_buff_val_2_V_l = load i16* %pool_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_2_V_l"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14901">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:25  %pool_buff_val_3_V_l = load i16* %pool_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V_l"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13569">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.0:0  %tmp_V_386 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_386"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13569">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.0:1  %tmp_22_0_1_1 = icmp sgt i16 %storemerge_0_0_1, %tmp_V_386

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_1"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13569">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.0:2  %tmp_V_387 = select i1 %tmp_22_0_1_1, i16 %storemerge_0_0_1, i16 %tmp_V_386

]]></Node>
<StgValue><ssdm name="tmp_V_387"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13569">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.0:3  store i16 %tmp_V_387, i16* %pool_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13569">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.0:4  br i1 %tmp_s, label %2, label %._crit_edge56.0.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13570">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_387)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13570">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="741" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14898">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:21  %tmp_22_0_0_2 = icmp sgt i16 %pool_buff_val_2_V_l, %tmp_V_378

]]></Node>
<StgValue><ssdm name="tmp_22_0_0_2"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14897">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:22  %pool_buff_val_V_load_199 = select i1 %tmp_22_0_0_2, i16 %pool_buff_val_2_V_l, i16 %tmp_V_378

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_199"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:23  %storemerge_0_0_2 = select i1 %tmp_1, i16 %tmp_V_378, i16 %pool_buff_val_V_load_199

]]></Node>
<StgValue><ssdm name="storemerge_0_0_2"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14902">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:25  %pool_buff_val_3_V_l = load i16* %pool_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_3_V_l"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14905">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:30  %pool_buff_val_4_V_l = load i16* %pool_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V_l"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13571">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.1:0  %tmp_V_388 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_388"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13571">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.1:1  %tmp_22_0_1_2 = icmp sgt i16 %storemerge_0_0_2, %tmp_V_388

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_2"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13571">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.1:2  %tmp_V_389 = select i1 %tmp_22_0_1_2, i16 %storemerge_0_0_2, i16 %tmp_V_388

]]></Node>
<StgValue><ssdm name="tmp_V_389"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13571">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.1:3  store i16 %tmp_V_389, i16* %pool_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13571">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.1:4  br i1 %tmp_s, label %3, label %._crit_edge56.0.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13572">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_389)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13572">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="753" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14900">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:26  %tmp_22_0_0_3 = icmp sgt i16 %pool_buff_val_3_V_l, %tmp_V_379

]]></Node>
<StgValue><ssdm name="tmp_22_0_0_3"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14899">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:27  %pool_buff_val_V_load_200 = select i1 %tmp_22_0_0_3, i16 %pool_buff_val_3_V_l, i16 %tmp_V_379

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_200"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:28  %storemerge_0_0_3 = select i1 %tmp_1, i16 %tmp_V_379, i16 %pool_buff_val_V_load_200

]]></Node>
<StgValue><ssdm name="storemerge_0_0_3"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14906">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:30  %pool_buff_val_4_V_l = load i16* %pool_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_4_V_l"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14909">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:35  %pool_buff_val_5_V_l = load i16* %pool_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V_l"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.2:0  %tmp_V_390 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_390"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.2:1  %tmp_22_0_1_3 = icmp sgt i16 %storemerge_0_0_3, %tmp_V_390

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_3"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.2:2  %tmp_V_391 = select i1 %tmp_22_0_1_3, i16 %storemerge_0_0_3, i16 %tmp_V_390

]]></Node>
<StgValue><ssdm name="tmp_V_391"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.2:3  store i16 %tmp_V_391, i16* %pool_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13573">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.2:4  br i1 %tmp_s, label %4, label %._crit_edge56.0.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13574">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_391)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13574">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="765" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14904">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:31  %tmp_22_0_0_4 = icmp sgt i16 %pool_buff_val_4_V_l, %tmp_V_380

]]></Node>
<StgValue><ssdm name="tmp_22_0_0_4"/></StgValue>
</operation>

<operation id="766" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14903">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:32  %pool_buff_val_V_load_201 = select i1 %tmp_22_0_0_4, i16 %pool_buff_val_4_V_l, i16 %tmp_V_380

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_201"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:33  %storemerge_0_0_4 = select i1 %tmp_1, i16 %tmp_V_380, i16 %pool_buff_val_V_load_201

]]></Node>
<StgValue><ssdm name="storemerge_0_0_4"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14910">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:35  %pool_buff_val_5_V_l = load i16* %pool_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_5_V_l"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14913">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:40  %pool_buff_val_6_V_l = load i16* %pool_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V_l"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14917">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:45  %pool_buff_val_7_V_l = load i16* %pool_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V_l"/></StgValue>
</operation>

<operation id="771" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.3:0  %tmp_V_392 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_392"/></StgValue>
</operation>

<operation id="772" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.3:1  %tmp_22_0_1_4 = icmp sgt i16 %storemerge_0_0_4, %tmp_V_392

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_4"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.3:2  %tmp_V_393 = select i1 %tmp_22_0_1_4, i16 %storemerge_0_0_4, i16 %tmp_V_392

]]></Node>
<StgValue><ssdm name="tmp_V_393"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.3:3  store i16 %tmp_V_393, i16* %pool_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13575">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.3:4  br i1 %tmp_s, label %5, label %._crit_edge56.0.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13576">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_393)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13576">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="778" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader55.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_pool_layer1_label6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55.preheader:1  %empty_251 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="780" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader55.preheader:4  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader55.preheader:6  call void (...)* @_ssdm_op_SpecPipeline(i32 232, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14908">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:36  %tmp_22_0_0_5 = icmp sgt i16 %pool_buff_val_5_V_l, %tmp_V_381

]]></Node>
<StgValue><ssdm name="tmp_22_0_0_5"/></StgValue>
</operation>

<operation id="783" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14907">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:37  %pool_buff_val_V_load_202 = select i1 %tmp_22_0_0_5, i16 %pool_buff_val_5_V_l, i16 %tmp_V_381

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_202"/></StgValue>
</operation>

<operation id="784" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:38  %storemerge_0_0_5 = select i1 %tmp_1, i16 %tmp_V_381, i16 %pool_buff_val_V_load_202

]]></Node>
<StgValue><ssdm name="storemerge_0_0_5"/></StgValue>
</operation>

<operation id="785" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14914">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:40  %pool_buff_val_6_V_l = load i16* %pool_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_6_V_l"/></StgValue>
</operation>

<operation id="786" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14912">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:41  %tmp_22_0_0_6 = icmp sgt i16 %pool_buff_val_6_V_l, %tmp_V_382

]]></Node>
<StgValue><ssdm name="tmp_22_0_0_6"/></StgValue>
</operation>

<operation id="787" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14911">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:42  %pool_buff_val_V_load_203 = select i1 %tmp_22_0_0_6, i16 %pool_buff_val_6_V_l, i16 %tmp_V_382

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_203"/></StgValue>
</operation>

<operation id="788" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:43  %storemerge_0_0_6 = select i1 %tmp_1, i16 %tmp_V_382, i16 %pool_buff_val_V_load_203

]]></Node>
<StgValue><ssdm name="storemerge_0_0_6"/></StgValue>
</operation>

<operation id="789" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14918">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1">
<![CDATA[
.preheader55.preheader:45  %pool_buff_val_7_V_l = load i16* %pool_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_7_V_l"/></StgValue>
</operation>

<operation id="790" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14916">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader55.preheader:46  %tmp_22_0_0_7 = icmp sgt i16 %pool_buff_val_7_V_l, %tmp_V_383

]]></Node>
<StgValue><ssdm name="tmp_22_0_0_7"/></StgValue>
</operation>

<operation id="791" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14915">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:47  %pool_buff_val_V_load_204 = select i1 %tmp_22_0_0_7, i16 %pool_buff_val_7_V_l, i16 %tmp_V_383

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_204"/></StgValue>
</operation>

<operation id="792" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader55.preheader:48  %storemerge_0_0_7 = select i1 %tmp_1, i16 %tmp_V_383, i16 %pool_buff_val_V_load_204

]]></Node>
<StgValue><ssdm name="storemerge_0_0_7"/></StgValue>
</operation>

<operation id="793" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13577">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.4:0  %tmp_V_394 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_394"/></StgValue>
</operation>

<operation id="794" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13577">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.4:1  %tmp_22_0_1_5 = icmp sgt i16 %storemerge_0_0_5, %tmp_V_394

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_5"/></StgValue>
</operation>

<operation id="795" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13577">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.4:2  %tmp_V_395 = select i1 %tmp_22_0_1_5, i16 %storemerge_0_0_5, i16 %tmp_V_394

]]></Node>
<StgValue><ssdm name="tmp_V_395"/></StgValue>
</operation>

<operation id="796" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13577">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.4:3  store i16 %tmp_V_395, i16* %pool_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13577">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.4:4  br i1 %tmp_s, label %6, label %._crit_edge56.0.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13578">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_395)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13578">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="800" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13579">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.5:0  %tmp_V_396 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_396"/></StgValue>
</operation>

<operation id="801" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13579">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.5:1  %tmp_22_0_1_6 = icmp sgt i16 %storemerge_0_0_6, %tmp_V_396

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_6"/></StgValue>
</operation>

<operation id="802" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13579">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.5:2  %tmp_V_397 = select i1 %tmp_22_0_1_6, i16 %storemerge_0_0_6, i16 %tmp_V_396

]]></Node>
<StgValue><ssdm name="tmp_V_397"/></StgValue>
</operation>

<operation id="803" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13579">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.5:3  store i16 %tmp_V_397, i16* %pool_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13579">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.5:4  br i1 %tmp_s, label %7, label %._crit_edge56.0.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13580">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_397)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13580">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="807" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13581">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.6:0  %tmp_V_398 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_398"/></StgValue>
</operation>

<operation id="808" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13581">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.6:1  %tmp_22_0_1_7 = icmp sgt i16 %storemerge_0_0_7, %tmp_V_398

]]></Node>
<StgValue><ssdm name="tmp_22_0_1_7"/></StgValue>
</operation>

<operation id="809" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13581">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.6:2  %tmp_V_399 = select i1 %tmp_22_0_1_7, i16 %storemerge_0_0_7, i16 %tmp_V_398

]]></Node>
<StgValue><ssdm name="tmp_V_399"/></StgValue>
</operation>

<operation id="810" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13581">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.6:3  store i16 %tmp_V_399, i16* %pool_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13581">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.6:4  br i1 %tmp_s, label %8, label %._crit_edge56.0.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13582">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_399)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13582">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.0.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="814" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:0  %tmp_V_400 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_400"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.0.1.7_ifconv:44  br i1 %tmp_s, label %9, label %._crit_edge56.1.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="816" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:5  %tmp_V_401 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_401"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="817" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:10  %tmp_V_402 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_402"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="818" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:15  %tmp_V_403 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_403"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="819" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:20  %tmp_V_404 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_404"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="820" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:25  %tmp_V_405 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_405"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="821" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14921">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:1  %pool_buff_val_8_V_l = load i16* %pool_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V_l"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:30  %tmp_V_406 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_406"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="823" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14922">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:1  %pool_buff_val_8_V_l = load i16* %pool_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_8_V_l"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14925">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:6  %pool_buff_val_9_V_l = load i16* %pool_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V_l"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:35  %tmp_V_407 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_407"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="826" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14920">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:2  %tmp_22_1 = icmp sgt i16 %pool_buff_val_8_V_l, %tmp_V_400

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14919">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:3  %pool_buff_val_V_load = select i1 %tmp_22_1, i16 %pool_buff_val_8_V_l, i16 %tmp_V_400

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:4  %storemerge_1 = select i1 %tmp_1, i16 %tmp_V_400, i16 %pool_buff_val_V_load

]]></Node>
<StgValue><ssdm name="storemerge_1"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14926">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:6  %pool_buff_val_9_V_l = load i16* %pool_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_9_V_l"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14929">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:11  %pool_buff_val_10_V_2 = load i16* %pool_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V_2"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:40  %tmp_V_408 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_408"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:41  %tmp_22_1_1 = icmp sgt i16 %storemerge_1, %tmp_V_408

]]></Node>
<StgValue><ssdm name="tmp_22_1_1"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:42  %tmp_V_409 = select i1 %tmp_22_1_1, i16 %storemerge_1, i16 %tmp_V_408

]]></Node>
<StgValue><ssdm name="tmp_V_409"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:43  store i16 %tmp_V_409, i16* %pool_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13584">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_409)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13584">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="837" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14924">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:7  %tmp_22_1_0_1 = icmp sgt i16 %pool_buff_val_9_V_l, %tmp_V_401

]]></Node>
<StgValue><ssdm name="tmp_22_1_0_1"/></StgValue>
</operation>

<operation id="838" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14923">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:8  %pool_buff_val_V_load_96 = select i1 %tmp_22_1_0_1, i16 %pool_buff_val_9_V_l, i16 %tmp_V_401

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_96"/></StgValue>
</operation>

<operation id="839" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:9  %storemerge_1_0_1 = select i1 %tmp_1, i16 %tmp_V_401, i16 %pool_buff_val_V_load_96

]]></Node>
<StgValue><ssdm name="storemerge_1_0_1"/></StgValue>
</operation>

<operation id="840" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14930">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:11  %pool_buff_val_10_V_2 = load i16* %pool_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_10_V_2"/></StgValue>
</operation>

<operation id="841" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14933">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:16  %pool_buff_val_11_V_2 = load i16* %pool_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V_2"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13585">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.0:0  %tmp_V_410 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_410"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13585">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.0:1  %tmp_22_1_1_1 = icmp sgt i16 %storemerge_1_0_1, %tmp_V_410

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_1"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13585">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.0:2  %tmp_V_411 = select i1 %tmp_22_1_1_1, i16 %storemerge_1_0_1, i16 %tmp_V_410

]]></Node>
<StgValue><ssdm name="tmp_V_411"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13585">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.0:3  store i16 %tmp_V_411, i16* %pool_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13585">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.0:4  br i1 %tmp_s, label %10, label %._crit_edge56.1.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13586">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_411)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13586">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="849" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14928">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:12  %tmp_22_1_0_2 = icmp sgt i16 %pool_buff_val_10_V_2, %tmp_V_402

]]></Node>
<StgValue><ssdm name="tmp_22_1_0_2"/></StgValue>
</operation>

<operation id="850" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14927">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:13  %pool_buff_val_V_load_97 = select i1 %tmp_22_1_0_2, i16 %pool_buff_val_10_V_2, i16 %tmp_V_402

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_97"/></StgValue>
</operation>

<operation id="851" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:14  %storemerge_1_0_2 = select i1 %tmp_1, i16 %tmp_V_402, i16 %pool_buff_val_V_load_97

]]></Node>
<StgValue><ssdm name="storemerge_1_0_2"/></StgValue>
</operation>

<operation id="852" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14934">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:16  %pool_buff_val_11_V_2 = load i16* %pool_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_11_V_2"/></StgValue>
</operation>

<operation id="853" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14937">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:21  %pool_buff_val_12_V_2 = load i16* %pool_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V_2"/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13587">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.1:0  %tmp_V_412 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_412"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13587">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.1:1  %tmp_22_1_1_2 = icmp sgt i16 %storemerge_1_0_2, %tmp_V_412

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_2"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13587">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.1:2  %tmp_V_413 = select i1 %tmp_22_1_1_2, i16 %storemerge_1_0_2, i16 %tmp_V_412

]]></Node>
<StgValue><ssdm name="tmp_V_413"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13587">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.1:3  store i16 %tmp_V_413, i16* %pool_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13587">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.1:4  br i1 %tmp_s, label %11, label %._crit_edge56.1.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13588">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_413)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13588">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="861" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14932">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:17  %tmp_22_1_0_3 = icmp sgt i16 %pool_buff_val_11_V_2, %tmp_V_403

]]></Node>
<StgValue><ssdm name="tmp_22_1_0_3"/></StgValue>
</operation>

<operation id="862" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14931">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:18  %pool_buff_val_V_load_98 = select i1 %tmp_22_1_0_3, i16 %pool_buff_val_11_V_2, i16 %tmp_V_403

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_98"/></StgValue>
</operation>

<operation id="863" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:19  %storemerge_1_0_3 = select i1 %tmp_1, i16 %tmp_V_403, i16 %pool_buff_val_V_load_98

]]></Node>
<StgValue><ssdm name="storemerge_1_0_3"/></StgValue>
</operation>

<operation id="864" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14938">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:21  %pool_buff_val_12_V_2 = load i16* %pool_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_12_V_2"/></StgValue>
</operation>

<operation id="865" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14941">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:26  %pool_buff_val_13_V_2 = load i16* %pool_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V_2"/></StgValue>
</operation>

<operation id="866" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13589">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.2:0  %tmp_V_414 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_414"/></StgValue>
</operation>

<operation id="867" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13589">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.2:1  %tmp_22_1_1_3 = icmp sgt i16 %storemerge_1_0_3, %tmp_V_414

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_3"/></StgValue>
</operation>

<operation id="868" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13589">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.2:2  %tmp_V_415 = select i1 %tmp_22_1_1_3, i16 %storemerge_1_0_3, i16 %tmp_V_414

]]></Node>
<StgValue><ssdm name="tmp_V_415"/></StgValue>
</operation>

<operation id="869" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13589">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.2:3  store i16 %tmp_V_415, i16* %pool_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13589">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.2:4  br i1 %tmp_s, label %12, label %._crit_edge56.1.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13590">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_415)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13590">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="873" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14936">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:22  %tmp_22_1_0_4 = icmp sgt i16 %pool_buff_val_12_V_2, %tmp_V_404

]]></Node>
<StgValue><ssdm name="tmp_22_1_0_4"/></StgValue>
</operation>

<operation id="874" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14935">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:23  %pool_buff_val_V_load_99 = select i1 %tmp_22_1_0_4, i16 %pool_buff_val_12_V_2, i16 %tmp_V_404

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_99"/></StgValue>
</operation>

<operation id="875" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:24  %storemerge_1_0_4 = select i1 %tmp_1, i16 %tmp_V_404, i16 %pool_buff_val_V_load_99

]]></Node>
<StgValue><ssdm name="storemerge_1_0_4"/></StgValue>
</operation>

<operation id="876" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14942">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:26  %pool_buff_val_13_V_2 = load i16* %pool_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_13_V_2"/></StgValue>
</operation>

<operation id="877" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14945">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:31  %pool_buff_val_14_V_2 = load i16* %pool_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V_2"/></StgValue>
</operation>

<operation id="878" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14949">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:36  %pool_buff_val_15_V_2 = load i16* %pool_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V_2"/></StgValue>
</operation>

<operation id="879" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13591">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.3:0  %tmp_V_416 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_416"/></StgValue>
</operation>

<operation id="880" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13591">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.3:1  %tmp_22_1_1_4 = icmp sgt i16 %storemerge_1_0_4, %tmp_V_416

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_4"/></StgValue>
</operation>

<operation id="881" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13591">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.3:2  %tmp_V_417 = select i1 %tmp_22_1_1_4, i16 %storemerge_1_0_4, i16 %tmp_V_416

]]></Node>
<StgValue><ssdm name="tmp_V_417"/></StgValue>
</operation>

<operation id="882" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13591">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.3:3  store i16 %tmp_V_417, i16* %pool_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13591">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.3:4  br i1 %tmp_s, label %13, label %._crit_edge56.1.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13592">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_417)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13592">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="886" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14940">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:27  %tmp_22_1_0_5 = icmp sgt i16 %pool_buff_val_13_V_2, %tmp_V_405

]]></Node>
<StgValue><ssdm name="tmp_22_1_0_5"/></StgValue>
</operation>

<operation id="887" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14939">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:28  %pool_buff_val_V_load_100 = select i1 %tmp_22_1_0_5, i16 %pool_buff_val_13_V_2, i16 %tmp_V_405

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_100"/></StgValue>
</operation>

<operation id="888" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:29  %storemerge_1_0_5 = select i1 %tmp_1, i16 %tmp_V_405, i16 %pool_buff_val_V_load_100

]]></Node>
<StgValue><ssdm name="storemerge_1_0_5"/></StgValue>
</operation>

<operation id="889" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14946">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:31  %pool_buff_val_14_V_2 = load i16* %pool_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_14_V_2"/></StgValue>
</operation>

<operation id="890" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14944">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:32  %tmp_22_1_0_6 = icmp sgt i16 %pool_buff_val_14_V_2, %tmp_V_406

]]></Node>
<StgValue><ssdm name="tmp_22_1_0_6"/></StgValue>
</operation>

<operation id="891" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14943">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:33  %pool_buff_val_V_load_101 = select i1 %tmp_22_1_0_6, i16 %pool_buff_val_14_V_2, i16 %tmp_V_406

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_101"/></StgValue>
</operation>

<operation id="892" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:34  %storemerge_1_0_6 = select i1 %tmp_1, i16 %tmp_V_406, i16 %pool_buff_val_V_load_101

]]></Node>
<StgValue><ssdm name="storemerge_1_0_6"/></StgValue>
</operation>

<operation id="893" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14950">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.0.1.7_ifconv:36  %pool_buff_val_15_V_2 = load i16* %pool_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_15_V_2"/></StgValue>
</operation>

<operation id="894" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14948">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:37  %tmp_22_1_0_7 = icmp sgt i16 %pool_buff_val_15_V_2, %tmp_V_407

]]></Node>
<StgValue><ssdm name="tmp_22_1_0_7"/></StgValue>
</operation>

<operation id="895" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14947">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:38  %pool_buff_val_V_load_102 = select i1 %tmp_22_1_0_7, i16 %pool_buff_val_15_V_2, i16 %tmp_V_407

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_102"/></StgValue>
</operation>

<operation id="896" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13583">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.0.1.7_ifconv:39  %storemerge_1_0_7 = select i1 %tmp_1, i16 %tmp_V_407, i16 %pool_buff_val_V_load_102

]]></Node>
<StgValue><ssdm name="storemerge_1_0_7"/></StgValue>
</operation>

<operation id="897" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.4:0  %tmp_V_418 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_418"/></StgValue>
</operation>

<operation id="898" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.4:1  %tmp_22_1_1_5 = icmp sgt i16 %storemerge_1_0_5, %tmp_V_418

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_5"/></StgValue>
</operation>

<operation id="899" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.4:2  %tmp_V_419 = select i1 %tmp_22_1_1_5, i16 %storemerge_1_0_5, i16 %tmp_V_418

]]></Node>
<StgValue><ssdm name="tmp_V_419"/></StgValue>
</operation>

<operation id="900" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.4:3  store i16 %tmp_V_419, i16* %pool_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13593">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.4:4  br i1 %tmp_s, label %14, label %._crit_edge56.1.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13594">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_419)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13594">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="904" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13595">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.5:0  %tmp_V_420 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_420"/></StgValue>
</operation>

<operation id="905" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13595">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.5:1  %tmp_22_1_1_6 = icmp sgt i16 %storemerge_1_0_6, %tmp_V_420

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_6"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13595">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.5:2  %tmp_V_421 = select i1 %tmp_22_1_1_6, i16 %storemerge_1_0_6, i16 %tmp_V_420

]]></Node>
<StgValue><ssdm name="tmp_V_421"/></StgValue>
</operation>

<operation id="907" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13595">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.5:3  store i16 %tmp_V_421, i16* %pool_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13595">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.5:4  br i1 %tmp_s, label %15, label %._crit_edge56.1.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13596">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_421)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13596">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="911" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13597">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.6:0  %tmp_V_422 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_422"/></StgValue>
</operation>

<operation id="912" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13597">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.6:1  %tmp_22_1_1_7 = icmp sgt i16 %storemerge_1_0_7, %tmp_V_422

]]></Node>
<StgValue><ssdm name="tmp_22_1_1_7"/></StgValue>
</operation>

<operation id="913" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13597">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.6:2  %tmp_V_423 = select i1 %tmp_22_1_1_7, i16 %storemerge_1_0_7, i16 %tmp_V_422

]]></Node>
<StgValue><ssdm name="tmp_V_423"/></StgValue>
</operation>

<operation id="914" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13597">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.6:3  store i16 %tmp_V_423, i16* %pool_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13597">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.6:4  br i1 %tmp_s, label %16, label %._crit_edge56.1.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13598">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_423)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13598">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.1.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="918" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:0  %tmp_V_424 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_424"/></StgValue>
</operation>

<operation id="919" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.1.1.7_ifconv:44  br i1 %tmp_s, label %17, label %._crit_edge56.2.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="920" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:5  %tmp_V_425 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_425"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="921" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:10  %tmp_V_426 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_426"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="922" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:15  %tmp_V_427 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_427"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="923" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:20  %tmp_V_428 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_428"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="924" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:25  %tmp_V_429 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_429"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="925" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14953">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:1  %pool_buff_val_16_V_2 = load i16* %pool_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V_2"/></StgValue>
</operation>

<operation id="926" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:30  %tmp_V_430 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_430"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="927" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14954">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:1  %pool_buff_val_16_V_2 = load i16* %pool_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_16_V_2"/></StgValue>
</operation>

<operation id="928" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14957">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:6  %pool_buff_val_17_V_2 = load i16* %pool_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V_2"/></StgValue>
</operation>

<operation id="929" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:35  %tmp_V_431 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_431"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="930" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14952">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:2  %tmp_22_2 = icmp sgt i16 %pool_buff_val_16_V_2, %tmp_V_424

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="931" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14951">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:3  %pool_buff_val_V_load_103 = select i1 %tmp_22_2, i16 %pool_buff_val_16_V_2, i16 %tmp_V_424

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_103"/></StgValue>
</operation>

<operation id="932" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:4  %storemerge_2 = select i1 %tmp_1, i16 %tmp_V_424, i16 %pool_buff_val_V_load_103

]]></Node>
<StgValue><ssdm name="storemerge_2"/></StgValue>
</operation>

<operation id="933" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14958">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:6  %pool_buff_val_17_V_2 = load i16* %pool_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_17_V_2"/></StgValue>
</operation>

<operation id="934" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14961">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:11  %pool_buff_val_18_V_2 = load i16* %pool_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V_2"/></StgValue>
</operation>

<operation id="935" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:40  %tmp_V_432 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_432"/></StgValue>
</operation>

<operation id="936" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:41  %tmp_22_2_1 = icmp sgt i16 %storemerge_2, %tmp_V_432

]]></Node>
<StgValue><ssdm name="tmp_22_2_1"/></StgValue>
</operation>

<operation id="937" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:42  %tmp_V_433 = select i1 %tmp_22_2_1, i16 %storemerge_2, i16 %tmp_V_432

]]></Node>
<StgValue><ssdm name="tmp_V_433"/></StgValue>
</operation>

<operation id="938" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:43  store i16 %tmp_V_433, i16* %pool_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13600">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_433)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13600">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="941" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14956">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:7  %tmp_22_2_0_1 = icmp sgt i16 %pool_buff_val_17_V_2, %tmp_V_425

]]></Node>
<StgValue><ssdm name="tmp_22_2_0_1"/></StgValue>
</operation>

<operation id="942" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14955">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:8  %pool_buff_val_V_load_104 = select i1 %tmp_22_2_0_1, i16 %pool_buff_val_17_V_2, i16 %tmp_V_425

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_104"/></StgValue>
</operation>

<operation id="943" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:9  %storemerge_2_0_1 = select i1 %tmp_1, i16 %tmp_V_425, i16 %pool_buff_val_V_load_104

]]></Node>
<StgValue><ssdm name="storemerge_2_0_1"/></StgValue>
</operation>

<operation id="944" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14962">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:11  %pool_buff_val_18_V_2 = load i16* %pool_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_18_V_2"/></StgValue>
</operation>

<operation id="945" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14965">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:16  %pool_buff_val_19_V_2 = load i16* %pool_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V_2"/></StgValue>
</operation>

<operation id="946" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13601">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.0:0  %tmp_V_434 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_434"/></StgValue>
</operation>

<operation id="947" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13601">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.0:1  %tmp_22_2_1_1 = icmp sgt i16 %storemerge_2_0_1, %tmp_V_434

]]></Node>
<StgValue><ssdm name="tmp_22_2_1_1"/></StgValue>
</operation>

<operation id="948" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13601">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.0:2  %tmp_V_435 = select i1 %tmp_22_2_1_1, i16 %storemerge_2_0_1, i16 %tmp_V_434

]]></Node>
<StgValue><ssdm name="tmp_V_435"/></StgValue>
</operation>

<operation id="949" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13601">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.0:3  store i16 %tmp_V_435, i16* %pool_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13601">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.0:4  br i1 %tmp_s, label %18, label %._crit_edge56.2.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13602">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_435)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13602">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="953" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14960">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:12  %tmp_22_2_0_2 = icmp sgt i16 %pool_buff_val_18_V_2, %tmp_V_426

]]></Node>
<StgValue><ssdm name="tmp_22_2_0_2"/></StgValue>
</operation>

<operation id="954" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14959">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:13  %pool_buff_val_V_load_105 = select i1 %tmp_22_2_0_2, i16 %pool_buff_val_18_V_2, i16 %tmp_V_426

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_105"/></StgValue>
</operation>

<operation id="955" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:14  %storemerge_2_0_2 = select i1 %tmp_1, i16 %tmp_V_426, i16 %pool_buff_val_V_load_105

]]></Node>
<StgValue><ssdm name="storemerge_2_0_2"/></StgValue>
</operation>

<operation id="956" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14966">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:16  %pool_buff_val_19_V_2 = load i16* %pool_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_19_V_2"/></StgValue>
</operation>

<operation id="957" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14969">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:21  %pool_buff_val_20_V_2 = load i16* %pool_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V_2"/></StgValue>
</operation>

<operation id="958" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13603">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.1:0  %tmp_V_436 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_436"/></StgValue>
</operation>

<operation id="959" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13603">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.1:1  %tmp_22_2_1_2 = icmp sgt i16 %storemerge_2_0_2, %tmp_V_436

]]></Node>
<StgValue><ssdm name="tmp_22_2_1_2"/></StgValue>
</operation>

<operation id="960" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13603">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.1:2  %tmp_V_437 = select i1 %tmp_22_2_1_2, i16 %storemerge_2_0_2, i16 %tmp_V_436

]]></Node>
<StgValue><ssdm name="tmp_V_437"/></StgValue>
</operation>

<operation id="961" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13603">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.1:3  store i16 %tmp_V_437, i16* %pool_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13603">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.1:4  br i1 %tmp_s, label %19, label %._crit_edge56.2.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13604">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_437)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13604">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="965" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14964">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:17  %tmp_22_2_0_3 = icmp sgt i16 %pool_buff_val_19_V_2, %tmp_V_427

]]></Node>
<StgValue><ssdm name="tmp_22_2_0_3"/></StgValue>
</operation>

<operation id="966" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14963">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:18  %pool_buff_val_V_load_106 = select i1 %tmp_22_2_0_3, i16 %pool_buff_val_19_V_2, i16 %tmp_V_427

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_106"/></StgValue>
</operation>

<operation id="967" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:19  %storemerge_2_0_3 = select i1 %tmp_1, i16 %tmp_V_427, i16 %pool_buff_val_V_load_106

]]></Node>
<StgValue><ssdm name="storemerge_2_0_3"/></StgValue>
</operation>

<operation id="968" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14970">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:21  %pool_buff_val_20_V_2 = load i16* %pool_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_20_V_2"/></StgValue>
</operation>

<operation id="969" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14973">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:26  %pool_buff_val_21_V_2 = load i16* %pool_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V_2"/></StgValue>
</operation>

<operation id="970" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13605">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.2:0  %tmp_V_438 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_438"/></StgValue>
</operation>

<operation id="971" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13605">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.2:1  %tmp_22_2_1_3 = icmp sgt i16 %storemerge_2_0_3, %tmp_V_438

]]></Node>
<StgValue><ssdm name="tmp_22_2_1_3"/></StgValue>
</operation>

<operation id="972" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13605">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.2:2  %tmp_V_439 = select i1 %tmp_22_2_1_3, i16 %storemerge_2_0_3, i16 %tmp_V_438

]]></Node>
<StgValue><ssdm name="tmp_V_439"/></StgValue>
</operation>

<operation id="973" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13605">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.2:3  store i16 %tmp_V_439, i16* %pool_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13605">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.2:4  br i1 %tmp_s, label %20, label %._crit_edge56.2.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13606">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_439)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13606">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="977" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14968">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:22  %tmp_22_2_0_4 = icmp sgt i16 %pool_buff_val_20_V_2, %tmp_V_428

]]></Node>
<StgValue><ssdm name="tmp_22_2_0_4"/></StgValue>
</operation>

<operation id="978" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14967">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:23  %pool_buff_val_V_load_107 = select i1 %tmp_22_2_0_4, i16 %pool_buff_val_20_V_2, i16 %tmp_V_428

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_107"/></StgValue>
</operation>

<operation id="979" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:24  %storemerge_2_0_4 = select i1 %tmp_1, i16 %tmp_V_428, i16 %pool_buff_val_V_load_107

]]></Node>
<StgValue><ssdm name="storemerge_2_0_4"/></StgValue>
</operation>

<operation id="980" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14974">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:26  %pool_buff_val_21_V_2 = load i16* %pool_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_21_V_2"/></StgValue>
</operation>

<operation id="981" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14977">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:31  %pool_buff_val_22_V_2 = load i16* %pool_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V_2"/></StgValue>
</operation>

<operation id="982" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14981">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:36  %pool_buff_val_23_V_2 = load i16* %pool_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V_2"/></StgValue>
</operation>

<operation id="983" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13607">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.3:0  %tmp_V_440 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_440"/></StgValue>
</operation>

<operation id="984" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13607">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.3:1  %tmp_22_2_1_4 = icmp sgt i16 %storemerge_2_0_4, %tmp_V_440

]]></Node>
<StgValue><ssdm name="tmp_22_2_1_4"/></StgValue>
</operation>

<operation id="985" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13607">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.3:2  %tmp_V_441 = select i1 %tmp_22_2_1_4, i16 %storemerge_2_0_4, i16 %tmp_V_440

]]></Node>
<StgValue><ssdm name="tmp_V_441"/></StgValue>
</operation>

<operation id="986" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13607">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.3:3  store i16 %tmp_V_441, i16* %pool_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13607">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.3:4  br i1 %tmp_s, label %21, label %._crit_edge56.2.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13608">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_441)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13608">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="990" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14972">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:27  %tmp_22_2_0_5 = icmp sgt i16 %pool_buff_val_21_V_2, %tmp_V_429

]]></Node>
<StgValue><ssdm name="tmp_22_2_0_5"/></StgValue>
</operation>

<operation id="991" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14971">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:28  %pool_buff_val_V_load_108 = select i1 %tmp_22_2_0_5, i16 %pool_buff_val_21_V_2, i16 %tmp_V_429

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_108"/></StgValue>
</operation>

<operation id="992" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:29  %storemerge_2_0_5 = select i1 %tmp_1, i16 %tmp_V_429, i16 %pool_buff_val_V_load_108

]]></Node>
<StgValue><ssdm name="storemerge_2_0_5"/></StgValue>
</operation>

<operation id="993" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14978">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:31  %pool_buff_val_22_V_2 = load i16* %pool_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_22_V_2"/></StgValue>
</operation>

<operation id="994" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14976">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:32  %tmp_22_2_0_6 = icmp sgt i16 %pool_buff_val_22_V_2, %tmp_V_430

]]></Node>
<StgValue><ssdm name="tmp_22_2_0_6"/></StgValue>
</operation>

<operation id="995" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14975">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:33  %pool_buff_val_V_load_109 = select i1 %tmp_22_2_0_6, i16 %pool_buff_val_22_V_2, i16 %tmp_V_430

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_109"/></StgValue>
</operation>

<operation id="996" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:34  %storemerge_2_0_6 = select i1 %tmp_1, i16 %tmp_V_430, i16 %pool_buff_val_V_load_109

]]></Node>
<StgValue><ssdm name="storemerge_2_0_6"/></StgValue>
</operation>

<operation id="997" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14982">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.1.1.7_ifconv:36  %pool_buff_val_23_V_2 = load i16* %pool_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_23_V_2"/></StgValue>
</operation>

<operation id="998" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14980">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:37  %tmp_22_2_0_7 = icmp sgt i16 %pool_buff_val_23_V_2, %tmp_V_431

]]></Node>
<StgValue><ssdm name="tmp_22_2_0_7"/></StgValue>
</operation>

<operation id="999" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14979">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:38  %pool_buff_val_V_load_110 = select i1 %tmp_22_2_0_7, i16 %pool_buff_val_23_V_2, i16 %tmp_V_431

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_110"/></StgValue>
</operation>

<operation id="1000" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13599">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.1.1.7_ifconv:39  %storemerge_2_0_7 = select i1 %tmp_1, i16 %tmp_V_431, i16 %pool_buff_val_V_load_110

]]></Node>
<StgValue><ssdm name="storemerge_2_0_7"/></StgValue>
</operation>

<operation id="1001" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13609">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.4:0  %tmp_V_442 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_442"/></StgValue>
</operation>

<operation id="1002" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13609">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.4:1  %tmp_22_2_1_5 = icmp sgt i16 %storemerge_2_0_5, %tmp_V_442

]]></Node>
<StgValue><ssdm name="tmp_22_2_1_5"/></StgValue>
</operation>

<operation id="1003" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13609">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.4:2  %tmp_V_443 = select i1 %tmp_22_2_1_5, i16 %storemerge_2_0_5, i16 %tmp_V_442

]]></Node>
<StgValue><ssdm name="tmp_V_443"/></StgValue>
</operation>

<operation id="1004" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13609">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.4:3  store i16 %tmp_V_443, i16* %pool_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13609">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.4:4  br i1 %tmp_s, label %22, label %._crit_edge56.2.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13610">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_443)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13610">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1008" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13611">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.5:0  %tmp_V_444 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_444"/></StgValue>
</operation>

<operation id="1009" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13611">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.5:1  %tmp_22_2_1_6 = icmp sgt i16 %storemerge_2_0_6, %tmp_V_444

]]></Node>
<StgValue><ssdm name="tmp_22_2_1_6"/></StgValue>
</operation>

<operation id="1010" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13611">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.5:2  %tmp_V_445 = select i1 %tmp_22_2_1_6, i16 %storemerge_2_0_6, i16 %tmp_V_444

]]></Node>
<StgValue><ssdm name="tmp_V_445"/></StgValue>
</operation>

<operation id="1011" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13611">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.5:3  store i16 %tmp_V_445, i16* %pool_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13611">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.5:4  br i1 %tmp_s, label %23, label %._crit_edge56.2.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13612">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_445)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13612">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1015" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13613">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.6:0  %tmp_V_446 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_446"/></StgValue>
</operation>

<operation id="1016" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13613">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.6:1  %tmp_22_2_1_7 = icmp sgt i16 %storemerge_2_0_7, %tmp_V_446

]]></Node>
<StgValue><ssdm name="tmp_22_2_1_7"/></StgValue>
</operation>

<operation id="1017" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13613">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.6:2  %tmp_V_447 = select i1 %tmp_22_2_1_7, i16 %storemerge_2_0_7, i16 %tmp_V_446

]]></Node>
<StgValue><ssdm name="tmp_V_447"/></StgValue>
</operation>

<operation id="1018" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13613">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.6:3  store i16 %tmp_V_447, i16* %pool_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13613">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.6:4  br i1 %tmp_s, label %24, label %._crit_edge56.2.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13614">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_447)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13614">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.2.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1022" st_id="51" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:0  %tmp_V_448 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_448"/></StgValue>
</operation>

<operation id="1023" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.2.1.7_ifconv:44  br i1 %tmp_s, label %25, label %._crit_edge56.3.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1024" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:5  %tmp_V_449 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_449"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1025" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:10  %tmp_V_450 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_450"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1026" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:15  %tmp_V_451 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_451"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1027" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:20  %tmp_V_452 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_452"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1028" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:25  %tmp_V_453 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_453"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1029" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14985">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:1  %pool_buff_val_24_V_2 = load i16* %pool_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V_2"/></StgValue>
</operation>

<operation id="1030" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:30  %tmp_V_454 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_454"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1031" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14986">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:1  %pool_buff_val_24_V_2 = load i16* %pool_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_24_V_2"/></StgValue>
</operation>

<operation id="1032" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14989">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:6  %pool_buff_val_25_V_2 = load i16* %pool_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V_2"/></StgValue>
</operation>

<operation id="1033" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:35  %tmp_V_455 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_455"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1034" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14984">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:2  %tmp_22_3 = icmp sgt i16 %pool_buff_val_24_V_2, %tmp_V_448

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="1035" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14983">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:3  %pool_buff_val_V_load_111 = select i1 %tmp_22_3, i16 %pool_buff_val_24_V_2, i16 %tmp_V_448

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_111"/></StgValue>
</operation>

<operation id="1036" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:4  %storemerge_3 = select i1 %tmp_1, i16 %tmp_V_448, i16 %pool_buff_val_V_load_111

]]></Node>
<StgValue><ssdm name="storemerge_3"/></StgValue>
</operation>

<operation id="1037" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14990">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:6  %pool_buff_val_25_V_2 = load i16* %pool_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_25_V_2"/></StgValue>
</operation>

<operation id="1038" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14993">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:11  %pool_buff_val_26_V_2 = load i16* %pool_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V_2"/></StgValue>
</operation>

<operation id="1039" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:40  %tmp_V_456 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_456"/></StgValue>
</operation>

<operation id="1040" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:41  %tmp_22_3_1 = icmp sgt i16 %storemerge_3, %tmp_V_456

]]></Node>
<StgValue><ssdm name="tmp_22_3_1"/></StgValue>
</operation>

<operation id="1041" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:42  %tmp_V_457 = select i1 %tmp_22_3_1, i16 %storemerge_3, i16 %tmp_V_456

]]></Node>
<StgValue><ssdm name="tmp_V_457"/></StgValue>
</operation>

<operation id="1042" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:43  store i16 %tmp_V_457, i16* %pool_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13616">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_457)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13616">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1045" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14988">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:7  %tmp_22_3_0_1 = icmp sgt i16 %pool_buff_val_25_V_2, %tmp_V_449

]]></Node>
<StgValue><ssdm name="tmp_22_3_0_1"/></StgValue>
</operation>

<operation id="1046" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14987">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:8  %pool_buff_val_V_load_112 = select i1 %tmp_22_3_0_1, i16 %pool_buff_val_25_V_2, i16 %tmp_V_449

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_112"/></StgValue>
</operation>

<operation id="1047" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:9  %storemerge_3_0_1 = select i1 %tmp_1, i16 %tmp_V_449, i16 %pool_buff_val_V_load_112

]]></Node>
<StgValue><ssdm name="storemerge_3_0_1"/></StgValue>
</operation>

<operation id="1048" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14994">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:11  %pool_buff_val_26_V_2 = load i16* %pool_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_26_V_2"/></StgValue>
</operation>

<operation id="1049" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14997">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:16  %pool_buff_val_27_V_2 = load i16* %pool_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V_2"/></StgValue>
</operation>

<operation id="1050" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13617">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.0:0  %tmp_V_458 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_458"/></StgValue>
</operation>

<operation id="1051" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13617">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.0:1  %tmp_22_3_1_1 = icmp sgt i16 %storemerge_3_0_1, %tmp_V_458

]]></Node>
<StgValue><ssdm name="tmp_22_3_1_1"/></StgValue>
</operation>

<operation id="1052" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13617">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.0:2  %tmp_V_459 = select i1 %tmp_22_3_1_1, i16 %storemerge_3_0_1, i16 %tmp_V_458

]]></Node>
<StgValue><ssdm name="tmp_V_459"/></StgValue>
</operation>

<operation id="1053" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13617">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.0:3  store i16 %tmp_V_459, i16* %pool_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13617">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.0:4  br i1 %tmp_s, label %26, label %._crit_edge56.3.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13618">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_459)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13618">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1057" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14992">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:12  %tmp_22_3_0_2 = icmp sgt i16 %pool_buff_val_26_V_2, %tmp_V_450

]]></Node>
<StgValue><ssdm name="tmp_22_3_0_2"/></StgValue>
</operation>

<operation id="1058" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14991">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:13  %pool_buff_val_V_load_113 = select i1 %tmp_22_3_0_2, i16 %pool_buff_val_26_V_2, i16 %tmp_V_450

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_113"/></StgValue>
</operation>

<operation id="1059" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:14  %storemerge_3_0_2 = select i1 %tmp_1, i16 %tmp_V_450, i16 %pool_buff_val_V_load_113

]]></Node>
<StgValue><ssdm name="storemerge_3_0_2"/></StgValue>
</operation>

<operation id="1060" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14998">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:16  %pool_buff_val_27_V_2 = load i16* %pool_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_27_V_2"/></StgValue>
</operation>

<operation id="1061" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15001">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:21  %pool_buff_val_28_V_2 = load i16* %pool_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V_2"/></StgValue>
</operation>

<operation id="1062" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13619">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.1:0  %tmp_V_460 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_460"/></StgValue>
</operation>

<operation id="1063" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13619">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.1:1  %tmp_22_3_1_2 = icmp sgt i16 %storemerge_3_0_2, %tmp_V_460

]]></Node>
<StgValue><ssdm name="tmp_22_3_1_2"/></StgValue>
</operation>

<operation id="1064" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13619">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.1:2  %tmp_V_461 = select i1 %tmp_22_3_1_2, i16 %storemerge_3_0_2, i16 %tmp_V_460

]]></Node>
<StgValue><ssdm name="tmp_V_461"/></StgValue>
</operation>

<operation id="1065" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13619">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.1:3  store i16 %tmp_V_461, i16* %pool_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13619">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.1:4  br i1 %tmp_s, label %27, label %._crit_edge56.3.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13620">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_461)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13620">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1069" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14996">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:17  %tmp_22_3_0_3 = icmp sgt i16 %pool_buff_val_27_V_2, %tmp_V_451

]]></Node>
<StgValue><ssdm name="tmp_22_3_0_3"/></StgValue>
</operation>

<operation id="1070" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14995">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:18  %pool_buff_val_V_load_114 = select i1 %tmp_22_3_0_3, i16 %pool_buff_val_27_V_2, i16 %tmp_V_451

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_114"/></StgValue>
</operation>

<operation id="1071" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:19  %storemerge_3_0_3 = select i1 %tmp_1, i16 %tmp_V_451, i16 %pool_buff_val_V_load_114

]]></Node>
<StgValue><ssdm name="storemerge_3_0_3"/></StgValue>
</operation>

<operation id="1072" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15002">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:21  %pool_buff_val_28_V_2 = load i16* %pool_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_28_V_2"/></StgValue>
</operation>

<operation id="1073" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15005">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:26  %pool_buff_val_29_V_2 = load i16* %pool_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V_2"/></StgValue>
</operation>

<operation id="1074" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13621">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.2:0  %tmp_V_462 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_462"/></StgValue>
</operation>

<operation id="1075" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13621">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.2:1  %tmp_22_3_1_3 = icmp sgt i16 %storemerge_3_0_3, %tmp_V_462

]]></Node>
<StgValue><ssdm name="tmp_22_3_1_3"/></StgValue>
</operation>

<operation id="1076" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13621">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.2:2  %tmp_V_463 = select i1 %tmp_22_3_1_3, i16 %storemerge_3_0_3, i16 %tmp_V_462

]]></Node>
<StgValue><ssdm name="tmp_V_463"/></StgValue>
</operation>

<operation id="1077" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13621">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.2:3  store i16 %tmp_V_463, i16* %pool_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13621">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.2:4  br i1 %tmp_s, label %28, label %._crit_edge56.3.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13622">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_463)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13622">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1081" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15000">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:22  %tmp_22_3_0_4 = icmp sgt i16 %pool_buff_val_28_V_2, %tmp_V_452

]]></Node>
<StgValue><ssdm name="tmp_22_3_0_4"/></StgValue>
</operation>

<operation id="1082" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14999">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:23  %pool_buff_val_V_load_115 = select i1 %tmp_22_3_0_4, i16 %pool_buff_val_28_V_2, i16 %tmp_V_452

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_115"/></StgValue>
</operation>

<operation id="1083" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:24  %storemerge_3_0_4 = select i1 %tmp_1, i16 %tmp_V_452, i16 %pool_buff_val_V_load_115

]]></Node>
<StgValue><ssdm name="storemerge_3_0_4"/></StgValue>
</operation>

<operation id="1084" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15006">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:26  %pool_buff_val_29_V_2 = load i16* %pool_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_29_V_2"/></StgValue>
</operation>

<operation id="1085" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15009">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:31  %pool_buff_val_30_V_2 = load i16* %pool_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V_2"/></StgValue>
</operation>

<operation id="1086" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15013">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:36  %pool_buff_val_31_V_2 = load i16* %pool_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V_2"/></StgValue>
</operation>

<operation id="1087" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13623">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.3:0  %tmp_V_464 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_464"/></StgValue>
</operation>

<operation id="1088" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13623">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.3:1  %tmp_22_3_1_4 = icmp sgt i16 %storemerge_3_0_4, %tmp_V_464

]]></Node>
<StgValue><ssdm name="tmp_22_3_1_4"/></StgValue>
</operation>

<operation id="1089" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13623">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.3:2  %tmp_V_465 = select i1 %tmp_22_3_1_4, i16 %storemerge_3_0_4, i16 %tmp_V_464

]]></Node>
<StgValue><ssdm name="tmp_V_465"/></StgValue>
</operation>

<operation id="1090" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13623">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.3:3  store i16 %tmp_V_465, i16* %pool_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13623">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.3:4  br i1 %tmp_s, label %29, label %._crit_edge56.3.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13624">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_465)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13624">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1094" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15004">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:27  %tmp_22_3_0_5 = icmp sgt i16 %pool_buff_val_29_V_2, %tmp_V_453

]]></Node>
<StgValue><ssdm name="tmp_22_3_0_5"/></StgValue>
</operation>

<operation id="1095" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15003">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:28  %pool_buff_val_V_load_116 = select i1 %tmp_22_3_0_5, i16 %pool_buff_val_29_V_2, i16 %tmp_V_453

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_116"/></StgValue>
</operation>

<operation id="1096" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:29  %storemerge_3_0_5 = select i1 %tmp_1, i16 %tmp_V_453, i16 %pool_buff_val_V_load_116

]]></Node>
<StgValue><ssdm name="storemerge_3_0_5"/></StgValue>
</operation>

<operation id="1097" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15010">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:31  %pool_buff_val_30_V_2 = load i16* %pool_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_30_V_2"/></StgValue>
</operation>

<operation id="1098" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15008">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:32  %tmp_22_3_0_6 = icmp sgt i16 %pool_buff_val_30_V_2, %tmp_V_454

]]></Node>
<StgValue><ssdm name="tmp_22_3_0_6"/></StgValue>
</operation>

<operation id="1099" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15007">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:33  %pool_buff_val_V_load_117 = select i1 %tmp_22_3_0_6, i16 %pool_buff_val_30_V_2, i16 %tmp_V_454

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_117"/></StgValue>
</operation>

<operation id="1100" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:34  %storemerge_3_0_6 = select i1 %tmp_1, i16 %tmp_V_454, i16 %pool_buff_val_V_load_117

]]></Node>
<StgValue><ssdm name="storemerge_3_0_6"/></StgValue>
</operation>

<operation id="1101" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15014">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.2.1.7_ifconv:36  %pool_buff_val_31_V_2 = load i16* %pool_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_31_V_2"/></StgValue>
</operation>

<operation id="1102" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15012">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:37  %tmp_22_3_0_7 = icmp sgt i16 %pool_buff_val_31_V_2, %tmp_V_455

]]></Node>
<StgValue><ssdm name="tmp_22_3_0_7"/></StgValue>
</operation>

<operation id="1103" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15011">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:38  %pool_buff_val_V_load_118 = select i1 %tmp_22_3_0_7, i16 %pool_buff_val_31_V_2, i16 %tmp_V_455

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_118"/></StgValue>
</operation>

<operation id="1104" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13615">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.2.1.7_ifconv:39  %storemerge_3_0_7 = select i1 %tmp_1, i16 %tmp_V_455, i16 %pool_buff_val_V_load_118

]]></Node>
<StgValue><ssdm name="storemerge_3_0_7"/></StgValue>
</operation>

<operation id="1105" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13625">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.4:0  %tmp_V_466 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_466"/></StgValue>
</operation>

<operation id="1106" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13625">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.4:1  %tmp_22_3_1_5 = icmp sgt i16 %storemerge_3_0_5, %tmp_V_466

]]></Node>
<StgValue><ssdm name="tmp_22_3_1_5"/></StgValue>
</operation>

<operation id="1107" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13625">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.4:2  %tmp_V_467 = select i1 %tmp_22_3_1_5, i16 %storemerge_3_0_5, i16 %tmp_V_466

]]></Node>
<StgValue><ssdm name="tmp_V_467"/></StgValue>
</operation>

<operation id="1108" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13625">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.4:3  store i16 %tmp_V_467, i16* %pool_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13625">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.4:4  br i1 %tmp_s, label %30, label %._crit_edge56.3.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13626">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_467)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13626">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1112" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13627">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.5:0  %tmp_V_468 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_468"/></StgValue>
</operation>

<operation id="1113" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13627">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.5:1  %tmp_22_3_1_6 = icmp sgt i16 %storemerge_3_0_6, %tmp_V_468

]]></Node>
<StgValue><ssdm name="tmp_22_3_1_6"/></StgValue>
</operation>

<operation id="1114" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13627">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.5:2  %tmp_V_469 = select i1 %tmp_22_3_1_6, i16 %storemerge_3_0_6, i16 %tmp_V_468

]]></Node>
<StgValue><ssdm name="tmp_V_469"/></StgValue>
</operation>

<operation id="1115" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13627">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.5:3  store i16 %tmp_V_469, i16* %pool_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1116" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13627">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.5:4  br i1 %tmp_s, label %31, label %._crit_edge56.3.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13628">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_469)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13628">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1119" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13629">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.6:0  %tmp_V_470 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_470"/></StgValue>
</operation>

<operation id="1120" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13629">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.6:1  %tmp_22_3_1_7 = icmp sgt i16 %storemerge_3_0_7, %tmp_V_470

]]></Node>
<StgValue><ssdm name="tmp_22_3_1_7"/></StgValue>
</operation>

<operation id="1121" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13629">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.6:2  %tmp_V_471 = select i1 %tmp_22_3_1_7, i16 %storemerge_3_0_7, i16 %tmp_V_470

]]></Node>
<StgValue><ssdm name="tmp_V_471"/></StgValue>
</operation>

<operation id="1122" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13629">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.6:3  store i16 %tmp_V_471, i16* %pool_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13629">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.6:4  br i1 %tmp_s, label %32, label %._crit_edge56.3.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13630">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_471)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13630">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.3.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1126" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:0  %tmp_V_472 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_472"/></StgValue>
</operation>

<operation id="1127" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.3.1.7_ifconv:44  br i1 %tmp_s, label %33, label %._crit_edge56.4.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1128" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:5  %tmp_V_473 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_473"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1129" st_id="69" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:10  %tmp_V_474 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_474"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1130" st_id="70" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:15  %tmp_V_475 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_475"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1131" st_id="71" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:20  %tmp_V_476 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_476"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1132" st_id="72" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:25  %tmp_V_477 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_477"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1133" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15017">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:1  %pool_buff_val_32_V_2 = load i16* %pool_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V_2"/></StgValue>
</operation>

<operation id="1134" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:30  %tmp_V_478 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_478"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1135" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15018">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:1  %pool_buff_val_32_V_2 = load i16* %pool_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_32_V_2"/></StgValue>
</operation>

<operation id="1136" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15021">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:6  %pool_buff_val_33_V_2 = load i16* %pool_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V_2"/></StgValue>
</operation>

<operation id="1137" st_id="74" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:35  %tmp_V_479 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_479"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1138" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15016">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:2  %tmp_22_4 = icmp sgt i16 %pool_buff_val_32_V_2, %tmp_V_472

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="1139" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15015">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:3  %pool_buff_val_V_load_119 = select i1 %tmp_22_4, i16 %pool_buff_val_32_V_2, i16 %tmp_V_472

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_119"/></StgValue>
</operation>

<operation id="1140" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:4  %storemerge_4 = select i1 %tmp_1, i16 %tmp_V_472, i16 %pool_buff_val_V_load_119

]]></Node>
<StgValue><ssdm name="storemerge_4"/></StgValue>
</operation>

<operation id="1141" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15022">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:6  %pool_buff_val_33_V_2 = load i16* %pool_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_33_V_2"/></StgValue>
</operation>

<operation id="1142" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15025">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:11  %pool_buff_val_34_V_2 = load i16* %pool_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V_2"/></StgValue>
</operation>

<operation id="1143" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:40  %tmp_V_480 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_480"/></StgValue>
</operation>

<operation id="1144" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:41  %tmp_22_4_1 = icmp sgt i16 %storemerge_4, %tmp_V_480

]]></Node>
<StgValue><ssdm name="tmp_22_4_1"/></StgValue>
</operation>

<operation id="1145" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:42  %tmp_V_481 = select i1 %tmp_22_4_1, i16 %storemerge_4, i16 %tmp_V_480

]]></Node>
<StgValue><ssdm name="tmp_V_481"/></StgValue>
</operation>

<operation id="1146" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:43  store i16 %tmp_V_481, i16* %pool_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13632">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_481)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1148" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13632">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1149" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15020">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:7  %tmp_22_4_0_1 = icmp sgt i16 %pool_buff_val_33_V_2, %tmp_V_473

]]></Node>
<StgValue><ssdm name="tmp_22_4_0_1"/></StgValue>
</operation>

<operation id="1150" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15019">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:8  %pool_buff_val_V_load_120 = select i1 %tmp_22_4_0_1, i16 %pool_buff_val_33_V_2, i16 %tmp_V_473

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_120"/></StgValue>
</operation>

<operation id="1151" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:9  %storemerge_4_0_1 = select i1 %tmp_1, i16 %tmp_V_473, i16 %pool_buff_val_V_load_120

]]></Node>
<StgValue><ssdm name="storemerge_4_0_1"/></StgValue>
</operation>

<operation id="1152" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15026">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:11  %pool_buff_val_34_V_2 = load i16* %pool_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_34_V_2"/></StgValue>
</operation>

<operation id="1153" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15029">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:16  %pool_buff_val_35_V_2 = load i16* %pool_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V_2"/></StgValue>
</operation>

<operation id="1154" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13633">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.0:0  %tmp_V_482 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_482"/></StgValue>
</operation>

<operation id="1155" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13633">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.0:1  %tmp_22_4_1_1 = icmp sgt i16 %storemerge_4_0_1, %tmp_V_482

]]></Node>
<StgValue><ssdm name="tmp_22_4_1_1"/></StgValue>
</operation>

<operation id="1156" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13633">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.0:2  %tmp_V_483 = select i1 %tmp_22_4_1_1, i16 %storemerge_4_0_1, i16 %tmp_V_482

]]></Node>
<StgValue><ssdm name="tmp_V_483"/></StgValue>
</operation>

<operation id="1157" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13633">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.0:3  store i16 %tmp_V_483, i16* %pool_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13633">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.0:4  br i1 %tmp_s, label %34, label %._crit_edge56.4.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13634">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_483)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13634">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1161" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15024">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:12  %tmp_22_4_0_2 = icmp sgt i16 %pool_buff_val_34_V_2, %tmp_V_474

]]></Node>
<StgValue><ssdm name="tmp_22_4_0_2"/></StgValue>
</operation>

<operation id="1162" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15023">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:13  %pool_buff_val_V_load_121 = select i1 %tmp_22_4_0_2, i16 %pool_buff_val_34_V_2, i16 %tmp_V_474

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_121"/></StgValue>
</operation>

<operation id="1163" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:14  %storemerge_4_0_2 = select i1 %tmp_1, i16 %tmp_V_474, i16 %pool_buff_val_V_load_121

]]></Node>
<StgValue><ssdm name="storemerge_4_0_2"/></StgValue>
</operation>

<operation id="1164" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15030">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:16  %pool_buff_val_35_V_2 = load i16* %pool_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_35_V_2"/></StgValue>
</operation>

<operation id="1165" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15033">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:21  %pool_buff_val_36_V_2 = load i16* %pool_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V_2"/></StgValue>
</operation>

<operation id="1166" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13635">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.1:0  %tmp_V_484 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_484"/></StgValue>
</operation>

<operation id="1167" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13635">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.1:1  %tmp_22_4_1_2 = icmp sgt i16 %storemerge_4_0_2, %tmp_V_484

]]></Node>
<StgValue><ssdm name="tmp_22_4_1_2"/></StgValue>
</operation>

<operation id="1168" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13635">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.1:2  %tmp_V_485 = select i1 %tmp_22_4_1_2, i16 %storemerge_4_0_2, i16 %tmp_V_484

]]></Node>
<StgValue><ssdm name="tmp_V_485"/></StgValue>
</operation>

<operation id="1169" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13635">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.1:3  store i16 %tmp_V_485, i16* %pool_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13635">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.1:4  br i1 %tmp_s, label %35, label %._crit_edge56.4.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13636">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_485)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13636">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1173" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15028">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:17  %tmp_22_4_0_3 = icmp sgt i16 %pool_buff_val_35_V_2, %tmp_V_475

]]></Node>
<StgValue><ssdm name="tmp_22_4_0_3"/></StgValue>
</operation>

<operation id="1174" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15027">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:18  %pool_buff_val_V_load_122 = select i1 %tmp_22_4_0_3, i16 %pool_buff_val_35_V_2, i16 %tmp_V_475

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_122"/></StgValue>
</operation>

<operation id="1175" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:19  %storemerge_4_0_3 = select i1 %tmp_1, i16 %tmp_V_475, i16 %pool_buff_val_V_load_122

]]></Node>
<StgValue><ssdm name="storemerge_4_0_3"/></StgValue>
</operation>

<operation id="1176" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15034">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:21  %pool_buff_val_36_V_2 = load i16* %pool_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_36_V_2"/></StgValue>
</operation>

<operation id="1177" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15037">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:26  %pool_buff_val_37_V_2 = load i16* %pool_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V_2"/></StgValue>
</operation>

<operation id="1178" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13637">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.2:0  %tmp_V_486 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_486"/></StgValue>
</operation>

<operation id="1179" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13637">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.2:1  %tmp_22_4_1_3 = icmp sgt i16 %storemerge_4_0_3, %tmp_V_486

]]></Node>
<StgValue><ssdm name="tmp_22_4_1_3"/></StgValue>
</operation>

<operation id="1180" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13637">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.2:2  %tmp_V_487 = select i1 %tmp_22_4_1_3, i16 %storemerge_4_0_3, i16 %tmp_V_486

]]></Node>
<StgValue><ssdm name="tmp_V_487"/></StgValue>
</operation>

<operation id="1181" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13637">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.2:3  store i16 %tmp_V_487, i16* %pool_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13637">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.2:4  br i1 %tmp_s, label %36, label %._crit_edge56.4.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13638">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_487)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13638">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1185" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15032">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:22  %tmp_22_4_0_4 = icmp sgt i16 %pool_buff_val_36_V_2, %tmp_V_476

]]></Node>
<StgValue><ssdm name="tmp_22_4_0_4"/></StgValue>
</operation>

<operation id="1186" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15031">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:23  %pool_buff_val_V_load_123 = select i1 %tmp_22_4_0_4, i16 %pool_buff_val_36_V_2, i16 %tmp_V_476

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_123"/></StgValue>
</operation>

<operation id="1187" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:24  %storemerge_4_0_4 = select i1 %tmp_1, i16 %tmp_V_476, i16 %pool_buff_val_V_load_123

]]></Node>
<StgValue><ssdm name="storemerge_4_0_4"/></StgValue>
</operation>

<operation id="1188" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15038">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:26  %pool_buff_val_37_V_2 = load i16* %pool_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_37_V_2"/></StgValue>
</operation>

<operation id="1189" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15041">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:31  %pool_buff_val_38_V_2 = load i16* %pool_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V_2"/></StgValue>
</operation>

<operation id="1190" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15045">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:36  %pool_buff_val_39_V_2 = load i16* %pool_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V_2"/></StgValue>
</operation>

<operation id="1191" st_id="79" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13639">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.3:0  %tmp_V_488 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_488"/></StgValue>
</operation>

<operation id="1192" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13639">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.3:1  %tmp_22_4_1_4 = icmp sgt i16 %storemerge_4_0_4, %tmp_V_488

]]></Node>
<StgValue><ssdm name="tmp_22_4_1_4"/></StgValue>
</operation>

<operation id="1193" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13639">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.3:2  %tmp_V_489 = select i1 %tmp_22_4_1_4, i16 %storemerge_4_0_4, i16 %tmp_V_488

]]></Node>
<StgValue><ssdm name="tmp_V_489"/></StgValue>
</operation>

<operation id="1194" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13639">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.3:3  store i16 %tmp_V_489, i16* %pool_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13639">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.3:4  br i1 %tmp_s, label %37, label %._crit_edge56.4.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="79" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13640">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_489)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1197" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13640">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1198" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15036">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:27  %tmp_22_4_0_5 = icmp sgt i16 %pool_buff_val_37_V_2, %tmp_V_477

]]></Node>
<StgValue><ssdm name="tmp_22_4_0_5"/></StgValue>
</operation>

<operation id="1199" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15035">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:28  %pool_buff_val_V_load_124 = select i1 %tmp_22_4_0_5, i16 %pool_buff_val_37_V_2, i16 %tmp_V_477

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_124"/></StgValue>
</operation>

<operation id="1200" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:29  %storemerge_4_0_5 = select i1 %tmp_1, i16 %tmp_V_477, i16 %pool_buff_val_V_load_124

]]></Node>
<StgValue><ssdm name="storemerge_4_0_5"/></StgValue>
</operation>

<operation id="1201" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15042">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:31  %pool_buff_val_38_V_2 = load i16* %pool_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_38_V_2"/></StgValue>
</operation>

<operation id="1202" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15040">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:32  %tmp_22_4_0_6 = icmp sgt i16 %pool_buff_val_38_V_2, %tmp_V_478

]]></Node>
<StgValue><ssdm name="tmp_22_4_0_6"/></StgValue>
</operation>

<operation id="1203" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15039">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:33  %pool_buff_val_V_load_125 = select i1 %tmp_22_4_0_6, i16 %pool_buff_val_38_V_2, i16 %tmp_V_478

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_125"/></StgValue>
</operation>

<operation id="1204" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:34  %storemerge_4_0_6 = select i1 %tmp_1, i16 %tmp_V_478, i16 %pool_buff_val_V_load_125

]]></Node>
<StgValue><ssdm name="storemerge_4_0_6"/></StgValue>
</operation>

<operation id="1205" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15046">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.3.1.7_ifconv:36  %pool_buff_val_39_V_2 = load i16* %pool_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_39_V_2"/></StgValue>
</operation>

<operation id="1206" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15044">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:37  %tmp_22_4_0_7 = icmp sgt i16 %pool_buff_val_39_V_2, %tmp_V_479

]]></Node>
<StgValue><ssdm name="tmp_22_4_0_7"/></StgValue>
</operation>

<operation id="1207" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15043">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:38  %pool_buff_val_V_load_126 = select i1 %tmp_22_4_0_7, i16 %pool_buff_val_39_V_2, i16 %tmp_V_479

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_126"/></StgValue>
</operation>

<operation id="1208" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13631">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.3.1.7_ifconv:39  %storemerge_4_0_7 = select i1 %tmp_1, i16 %tmp_V_479, i16 %pool_buff_val_V_load_126

]]></Node>
<StgValue><ssdm name="storemerge_4_0_7"/></StgValue>
</operation>

<operation id="1209" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13641">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.4:0  %tmp_V_490 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_490"/></StgValue>
</operation>

<operation id="1210" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13641">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.4:1  %tmp_22_4_1_5 = icmp sgt i16 %storemerge_4_0_5, %tmp_V_490

]]></Node>
<StgValue><ssdm name="tmp_22_4_1_5"/></StgValue>
</operation>

<operation id="1211" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13641">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.4:2  %tmp_V_491 = select i1 %tmp_22_4_1_5, i16 %storemerge_4_0_5, i16 %tmp_V_490

]]></Node>
<StgValue><ssdm name="tmp_V_491"/></StgValue>
</operation>

<operation id="1212" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13641">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.4:3  store i16 %tmp_V_491, i16* %pool_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13641">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.4:4  br i1 %tmp_s, label %38, label %._crit_edge56.4.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13642">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_491)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13642">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1216" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13643">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.5:0  %tmp_V_492 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_492"/></StgValue>
</operation>

<operation id="1217" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13643">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.5:1  %tmp_22_4_1_6 = icmp sgt i16 %storemerge_4_0_6, %tmp_V_492

]]></Node>
<StgValue><ssdm name="tmp_22_4_1_6"/></StgValue>
</operation>

<operation id="1218" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13643">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.5:2  %tmp_V_493 = select i1 %tmp_22_4_1_6, i16 %storemerge_4_0_6, i16 %tmp_V_492

]]></Node>
<StgValue><ssdm name="tmp_V_493"/></StgValue>
</operation>

<operation id="1219" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13643">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.5:3  store i16 %tmp_V_493, i16* %pool_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13643">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.5:4  br i1 %tmp_s, label %39, label %._crit_edge56.4.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13644">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_493)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13644">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1223" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.6:0  %tmp_V_494 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_494"/></StgValue>
</operation>

<operation id="1224" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.6:1  %tmp_22_4_1_7 = icmp sgt i16 %storemerge_4_0_7, %tmp_V_494

]]></Node>
<StgValue><ssdm name="tmp_22_4_1_7"/></StgValue>
</operation>

<operation id="1225" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.6:2  %tmp_V_495 = select i1 %tmp_22_4_1_7, i16 %storemerge_4_0_7, i16 %tmp_V_494

]]></Node>
<StgValue><ssdm name="tmp_V_495"/></StgValue>
</operation>

<operation id="1226" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.6:3  store i16 %tmp_V_495, i16* %pool_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.6:4  br i1 %tmp_s, label %40, label %._crit_edge56.4.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13646">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_495)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13646">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.4.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1230" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:0  %tmp_V_496 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_496"/></StgValue>
</operation>

<operation id="1231" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.4.1.7_ifconv:44  br i1 %tmp_s, label %41, label %._crit_edge56.5.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1232" st_id="84" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:5  %tmp_V_497 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_497"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1233" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:10  %tmp_V_498 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_498"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1234" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:15  %tmp_V_499 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_499"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1235" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:20  %tmp_V_500 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_500"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1236" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:25  %tmp_V_501 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_501"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1237" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15049">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:1  %pool_buff_val_40_V_2 = load i16* %pool_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V_2"/></StgValue>
</operation>

<operation id="1238" st_id="89" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:30  %tmp_V_502 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_502"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1239" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15050">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:1  %pool_buff_val_40_V_2 = load i16* %pool_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_40_V_2"/></StgValue>
</operation>

<operation id="1240" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15053">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:6  %pool_buff_val_41_V_2 = load i16* %pool_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V_2"/></StgValue>
</operation>

<operation id="1241" st_id="90" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:35  %tmp_V_503 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_503"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1242" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15048">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:2  %tmp_22_5 = icmp sgt i16 %pool_buff_val_40_V_2, %tmp_V_496

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="1243" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15047">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:3  %pool_buff_val_V_load_127 = select i1 %tmp_22_5, i16 %pool_buff_val_40_V_2, i16 %tmp_V_496

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_127"/></StgValue>
</operation>

<operation id="1244" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:4  %storemerge_5 = select i1 %tmp_1, i16 %tmp_V_496, i16 %pool_buff_val_V_load_127

]]></Node>
<StgValue><ssdm name="storemerge_5"/></StgValue>
</operation>

<operation id="1245" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15054">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:6  %pool_buff_val_41_V_2 = load i16* %pool_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_41_V_2"/></StgValue>
</operation>

<operation id="1246" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15057">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:11  %pool_buff_val_42_V_2 = load i16* %pool_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V_2"/></StgValue>
</operation>

<operation id="1247" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:40  %tmp_V_504 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_504"/></StgValue>
</operation>

<operation id="1248" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:41  %tmp_22_5_1 = icmp sgt i16 %storemerge_5, %tmp_V_504

]]></Node>
<StgValue><ssdm name="tmp_22_5_1"/></StgValue>
</operation>

<operation id="1249" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:42  %tmp_V_505 = select i1 %tmp_22_5_1, i16 %storemerge_5, i16 %tmp_V_504

]]></Node>
<StgValue><ssdm name="tmp_V_505"/></StgValue>
</operation>

<operation id="1250" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:43  store i16 %tmp_V_505, i16* %pool_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13648">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_505)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13648">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1253" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15052">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:7  %tmp_22_5_0_1 = icmp sgt i16 %pool_buff_val_41_V_2, %tmp_V_497

]]></Node>
<StgValue><ssdm name="tmp_22_5_0_1"/></StgValue>
</operation>

<operation id="1254" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15051">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:8  %pool_buff_val_V_load_128 = select i1 %tmp_22_5_0_1, i16 %pool_buff_val_41_V_2, i16 %tmp_V_497

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_128"/></StgValue>
</operation>

<operation id="1255" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:9  %storemerge_5_0_1 = select i1 %tmp_1, i16 %tmp_V_497, i16 %pool_buff_val_V_load_128

]]></Node>
<StgValue><ssdm name="storemerge_5_0_1"/></StgValue>
</operation>

<operation id="1256" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15058">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:11  %pool_buff_val_42_V_2 = load i16* %pool_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_42_V_2"/></StgValue>
</operation>

<operation id="1257" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15061">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:16  %pool_buff_val_43_V_2 = load i16* %pool_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V_2"/></StgValue>
</operation>

<operation id="1258" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13649">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.0:0  %tmp_V_506 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_506"/></StgValue>
</operation>

<operation id="1259" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13649">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.0:1  %tmp_22_5_1_1 = icmp sgt i16 %storemerge_5_0_1, %tmp_V_506

]]></Node>
<StgValue><ssdm name="tmp_22_5_1_1"/></StgValue>
</operation>

<operation id="1260" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13649">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.0:2  %tmp_V_507 = select i1 %tmp_22_5_1_1, i16 %storemerge_5_0_1, i16 %tmp_V_506

]]></Node>
<StgValue><ssdm name="tmp_V_507"/></StgValue>
</operation>

<operation id="1261" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13649">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.0:3  store i16 %tmp_V_507, i16* %pool_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13649">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.0:4  br i1 %tmp_s, label %42, label %._crit_edge56.5.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13650">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_507)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13650">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1265" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15056">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:12  %tmp_22_5_0_2 = icmp sgt i16 %pool_buff_val_42_V_2, %tmp_V_498

]]></Node>
<StgValue><ssdm name="tmp_22_5_0_2"/></StgValue>
</operation>

<operation id="1266" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15055">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:13  %pool_buff_val_V_load_129 = select i1 %tmp_22_5_0_2, i16 %pool_buff_val_42_V_2, i16 %tmp_V_498

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_129"/></StgValue>
</operation>

<operation id="1267" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:14  %storemerge_5_0_2 = select i1 %tmp_1, i16 %tmp_V_498, i16 %pool_buff_val_V_load_129

]]></Node>
<StgValue><ssdm name="storemerge_5_0_2"/></StgValue>
</operation>

<operation id="1268" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15062">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:16  %pool_buff_val_43_V_2 = load i16* %pool_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_43_V_2"/></StgValue>
</operation>

<operation id="1269" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15065">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:21  %pool_buff_val_44_V_2 = load i16* %pool_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V_2"/></StgValue>
</operation>

<operation id="1270" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13651">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.1:0  %tmp_V_508 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_508"/></StgValue>
</operation>

<operation id="1271" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13651">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.1:1  %tmp_22_5_1_2 = icmp sgt i16 %storemerge_5_0_2, %tmp_V_508

]]></Node>
<StgValue><ssdm name="tmp_22_5_1_2"/></StgValue>
</operation>

<operation id="1272" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13651">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.1:2  %tmp_V_509 = select i1 %tmp_22_5_1_2, i16 %storemerge_5_0_2, i16 %tmp_V_508

]]></Node>
<StgValue><ssdm name="tmp_V_509"/></StgValue>
</operation>

<operation id="1273" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13651">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.1:3  store i16 %tmp_V_509, i16* %pool_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13651">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.1:4  br i1 %tmp_s, label %43, label %._crit_edge56.5.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13652">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_509)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13652">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1277" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15060">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:17  %tmp_22_5_0_3 = icmp sgt i16 %pool_buff_val_43_V_2, %tmp_V_499

]]></Node>
<StgValue><ssdm name="tmp_22_5_0_3"/></StgValue>
</operation>

<operation id="1278" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15059">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:18  %pool_buff_val_V_load_130 = select i1 %tmp_22_5_0_3, i16 %pool_buff_val_43_V_2, i16 %tmp_V_499

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_130"/></StgValue>
</operation>

<operation id="1279" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:19  %storemerge_5_0_3 = select i1 %tmp_1, i16 %tmp_V_499, i16 %pool_buff_val_V_load_130

]]></Node>
<StgValue><ssdm name="storemerge_5_0_3"/></StgValue>
</operation>

<operation id="1280" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15066">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:21  %pool_buff_val_44_V_2 = load i16* %pool_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_44_V_2"/></StgValue>
</operation>

<operation id="1281" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15069">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:26  %pool_buff_val_45_V_2 = load i16* %pool_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V_2"/></StgValue>
</operation>

<operation id="1282" st_id="94" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13653">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.2:0  %tmp_V_510 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_510"/></StgValue>
</operation>

<operation id="1283" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13653">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.2:1  %tmp_22_5_1_3 = icmp sgt i16 %storemerge_5_0_3, %tmp_V_510

]]></Node>
<StgValue><ssdm name="tmp_22_5_1_3"/></StgValue>
</operation>

<operation id="1284" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13653">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.2:2  %tmp_V_511 = select i1 %tmp_22_5_1_3, i16 %storemerge_5_0_3, i16 %tmp_V_510

]]></Node>
<StgValue><ssdm name="tmp_V_511"/></StgValue>
</operation>

<operation id="1285" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13653">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.2:3  store i16 %tmp_V_511, i16* %pool_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1286" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13653">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.2:4  br i1 %tmp_s, label %44, label %._crit_edge56.5.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1287" st_id="94" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13654">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_511)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13654">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1289" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15064">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:22  %tmp_22_5_0_4 = icmp sgt i16 %pool_buff_val_44_V_2, %tmp_V_500

]]></Node>
<StgValue><ssdm name="tmp_22_5_0_4"/></StgValue>
</operation>

<operation id="1290" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15063">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:23  %pool_buff_val_V_load_131 = select i1 %tmp_22_5_0_4, i16 %pool_buff_val_44_V_2, i16 %tmp_V_500

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_131"/></StgValue>
</operation>

<operation id="1291" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:24  %storemerge_5_0_4 = select i1 %tmp_1, i16 %tmp_V_500, i16 %pool_buff_val_V_load_131

]]></Node>
<StgValue><ssdm name="storemerge_5_0_4"/></StgValue>
</operation>

<operation id="1292" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15070">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:26  %pool_buff_val_45_V_2 = load i16* %pool_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_45_V_2"/></StgValue>
</operation>

<operation id="1293" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15073">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:31  %pool_buff_val_46_V_2 = load i16* %pool_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V_2"/></StgValue>
</operation>

<operation id="1294" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15077">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:36  %pool_buff_val_47_V_2 = load i16* %pool_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V_2"/></StgValue>
</operation>

<operation id="1295" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13655">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.3:0  %tmp_V_512 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_512"/></StgValue>
</operation>

<operation id="1296" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13655">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.3:1  %tmp_22_5_1_4 = icmp sgt i16 %storemerge_5_0_4, %tmp_V_512

]]></Node>
<StgValue><ssdm name="tmp_22_5_1_4"/></StgValue>
</operation>

<operation id="1297" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13655">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.3:2  %tmp_V_513 = select i1 %tmp_22_5_1_4, i16 %storemerge_5_0_4, i16 %tmp_V_512

]]></Node>
<StgValue><ssdm name="tmp_V_513"/></StgValue>
</operation>

<operation id="1298" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13655">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.3:3  store i16 %tmp_V_513, i16* %pool_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13655">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.3:4  br i1 %tmp_s, label %45, label %._crit_edge56.5.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13656">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_513)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13656">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1302" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15068">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:27  %tmp_22_5_0_5 = icmp sgt i16 %pool_buff_val_45_V_2, %tmp_V_501

]]></Node>
<StgValue><ssdm name="tmp_22_5_0_5"/></StgValue>
</operation>

<operation id="1303" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15067">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:28  %pool_buff_val_V_load_132 = select i1 %tmp_22_5_0_5, i16 %pool_buff_val_45_V_2, i16 %tmp_V_501

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_132"/></StgValue>
</operation>

<operation id="1304" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:29  %storemerge_5_0_5 = select i1 %tmp_1, i16 %tmp_V_501, i16 %pool_buff_val_V_load_132

]]></Node>
<StgValue><ssdm name="storemerge_5_0_5"/></StgValue>
</operation>

<operation id="1305" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15074">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:31  %pool_buff_val_46_V_2 = load i16* %pool_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_46_V_2"/></StgValue>
</operation>

<operation id="1306" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:32  %tmp_22_5_0_6 = icmp sgt i16 %pool_buff_val_46_V_2, %tmp_V_502

]]></Node>
<StgValue><ssdm name="tmp_22_5_0_6"/></StgValue>
</operation>

<operation id="1307" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15071">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:33  %pool_buff_val_V_load_133 = select i1 %tmp_22_5_0_6, i16 %pool_buff_val_46_V_2, i16 %tmp_V_502

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_133"/></StgValue>
</operation>

<operation id="1308" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:34  %storemerge_5_0_6 = select i1 %tmp_1, i16 %tmp_V_502, i16 %pool_buff_val_V_load_133

]]></Node>
<StgValue><ssdm name="storemerge_5_0_6"/></StgValue>
</operation>

<operation id="1309" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15078">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.4.1.7_ifconv:36  %pool_buff_val_47_V_2 = load i16* %pool_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_47_V_2"/></StgValue>
</operation>

<operation id="1310" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15076">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:37  %tmp_22_5_0_7 = icmp sgt i16 %pool_buff_val_47_V_2, %tmp_V_503

]]></Node>
<StgValue><ssdm name="tmp_22_5_0_7"/></StgValue>
</operation>

<operation id="1311" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15075">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:38  %pool_buff_val_V_load_134 = select i1 %tmp_22_5_0_7, i16 %pool_buff_val_47_V_2, i16 %tmp_V_503

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_134"/></StgValue>
</operation>

<operation id="1312" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.4.1.7_ifconv:39  %storemerge_5_0_7 = select i1 %tmp_1, i16 %tmp_V_503, i16 %pool_buff_val_V_load_134

]]></Node>
<StgValue><ssdm name="storemerge_5_0_7"/></StgValue>
</operation>

<operation id="1313" st_id="96" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.4:0  %tmp_V_514 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_514"/></StgValue>
</operation>

<operation id="1314" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.4:1  %tmp_22_5_1_5 = icmp sgt i16 %storemerge_5_0_5, %tmp_V_514

]]></Node>
<StgValue><ssdm name="tmp_22_5_1_5"/></StgValue>
</operation>

<operation id="1315" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.4:2  %tmp_V_515 = select i1 %tmp_22_5_1_5, i16 %storemerge_5_0_5, i16 %tmp_V_514

]]></Node>
<StgValue><ssdm name="tmp_V_515"/></StgValue>
</operation>

<operation id="1316" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.4:3  store i16 %tmp_V_515, i16* %pool_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13657">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.4:4  br i1 %tmp_s, label %46, label %._crit_edge56.5.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="96" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13658">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_515)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13658">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1320" st_id="97" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13659">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.5:0  %tmp_V_516 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_516"/></StgValue>
</operation>

<operation id="1321" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13659">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.5:1  %tmp_22_5_1_6 = icmp sgt i16 %storemerge_5_0_6, %tmp_V_516

]]></Node>
<StgValue><ssdm name="tmp_22_5_1_6"/></StgValue>
</operation>

<operation id="1322" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13659">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.5:2  %tmp_V_517 = select i1 %tmp_22_5_1_6, i16 %storemerge_5_0_6, i16 %tmp_V_516

]]></Node>
<StgValue><ssdm name="tmp_V_517"/></StgValue>
</operation>

<operation id="1323" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13659">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.5:3  store i16 %tmp_V_517, i16* %pool_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13659">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.5:4  br i1 %tmp_s, label %47, label %._crit_edge56.5.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="97" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13660">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_517)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1326" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13660">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1327" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13661">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.6:0  %tmp_V_518 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_518"/></StgValue>
</operation>

<operation id="1328" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13661">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.6:1  %tmp_22_5_1_7 = icmp sgt i16 %storemerge_5_0_7, %tmp_V_518

]]></Node>
<StgValue><ssdm name="tmp_22_5_1_7"/></StgValue>
</operation>

<operation id="1329" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13661">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.6:2  %tmp_V_519 = select i1 %tmp_22_5_1_7, i16 %storemerge_5_0_7, i16 %tmp_V_518

]]></Node>
<StgValue><ssdm name="tmp_V_519"/></StgValue>
</operation>

<operation id="1330" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13661">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.6:3  store i16 %tmp_V_519, i16* %pool_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1331" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13661">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.6:4  br i1 %tmp_s, label %48, label %._crit_edge56.5.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1332" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13662">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_519)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13662">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.5.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1334" st_id="99" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:0  %tmp_V_520 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_520"/></StgValue>
</operation>

<operation id="1335" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.5.1.7_ifconv:44  br i1 %tmp_s, label %49, label %._crit_edge56.6.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1336" st_id="100" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:5  %tmp_V_521 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_521"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1337" st_id="101" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:10  %tmp_V_522 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_522"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1338" st_id="102" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:15  %tmp_V_523 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_523"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1339" st_id="103" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:20  %tmp_V_524 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_524"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1340" st_id="104" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:25  %tmp_V_525 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_525"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1341" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15081">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:1  %pool_buff_val_48_V_2 = load i16* %pool_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V_2"/></StgValue>
</operation>

<operation id="1342" st_id="105" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:30  %tmp_V_526 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_526"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1343" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15082">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:1  %pool_buff_val_48_V_2 = load i16* %pool_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_48_V_2"/></StgValue>
</operation>

<operation id="1344" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15085">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:6  %pool_buff_val_49_V_2 = load i16* %pool_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V_2"/></StgValue>
</operation>

<operation id="1345" st_id="106" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:35  %tmp_V_527 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_527"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1346" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15080">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:2  %tmp_22_6 = icmp sgt i16 %pool_buff_val_48_V_2, %tmp_V_520

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="1347" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15079">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:3  %pool_buff_val_V_load_135 = select i1 %tmp_22_6, i16 %pool_buff_val_48_V_2, i16 %tmp_V_520

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_135"/></StgValue>
</operation>

<operation id="1348" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:4  %storemerge_6 = select i1 %tmp_1, i16 %tmp_V_520, i16 %pool_buff_val_V_load_135

]]></Node>
<StgValue><ssdm name="storemerge_6"/></StgValue>
</operation>

<operation id="1349" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15086">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:6  %pool_buff_val_49_V_2 = load i16* %pool_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_49_V_2"/></StgValue>
</operation>

<operation id="1350" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15089">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:11  %pool_buff_val_50_V_2 = load i16* %pool_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V_2"/></StgValue>
</operation>

<operation id="1351" st_id="107" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:40  %tmp_V_528 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_528"/></StgValue>
</operation>

<operation id="1352" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:41  %tmp_22_6_1 = icmp sgt i16 %storemerge_6, %tmp_V_528

]]></Node>
<StgValue><ssdm name="tmp_22_6_1"/></StgValue>
</operation>

<operation id="1353" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:42  %tmp_V_529 = select i1 %tmp_22_6_1, i16 %storemerge_6, i16 %tmp_V_528

]]></Node>
<StgValue><ssdm name="tmp_V_529"/></StgValue>
</operation>

<operation id="1354" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:43  store i16 %tmp_V_529, i16* %pool_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="107" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13664">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_529)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1356" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13664">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1357" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15084">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:7  %tmp_22_6_0_1 = icmp sgt i16 %pool_buff_val_49_V_2, %tmp_V_521

]]></Node>
<StgValue><ssdm name="tmp_22_6_0_1"/></StgValue>
</operation>

<operation id="1358" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15083">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:8  %pool_buff_val_V_load_136 = select i1 %tmp_22_6_0_1, i16 %pool_buff_val_49_V_2, i16 %tmp_V_521

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_136"/></StgValue>
</operation>

<operation id="1359" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:9  %storemerge_6_0_1 = select i1 %tmp_1, i16 %tmp_V_521, i16 %pool_buff_val_V_load_136

]]></Node>
<StgValue><ssdm name="storemerge_6_0_1"/></StgValue>
</operation>

<operation id="1360" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15090">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:11  %pool_buff_val_50_V_2 = load i16* %pool_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_50_V_2"/></StgValue>
</operation>

<operation id="1361" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15093">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:16  %pool_buff_val_51_V_2 = load i16* %pool_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V_2"/></StgValue>
</operation>

<operation id="1362" st_id="108" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13665">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.0:0  %tmp_V_530 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_530"/></StgValue>
</operation>

<operation id="1363" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13665">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.0:1  %tmp_22_6_1_1 = icmp sgt i16 %storemerge_6_0_1, %tmp_V_530

]]></Node>
<StgValue><ssdm name="tmp_22_6_1_1"/></StgValue>
</operation>

<operation id="1364" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13665">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.0:2  %tmp_V_531 = select i1 %tmp_22_6_1_1, i16 %storemerge_6_0_1, i16 %tmp_V_530

]]></Node>
<StgValue><ssdm name="tmp_V_531"/></StgValue>
</operation>

<operation id="1365" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13665">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.0:3  store i16 %tmp_V_531, i16* %pool_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13665">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.0:4  br i1 %tmp_s, label %50, label %._crit_edge56.6.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="108" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13666">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_531)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1368" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13666">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1369" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15088">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:12  %tmp_22_6_0_2 = icmp sgt i16 %pool_buff_val_50_V_2, %tmp_V_522

]]></Node>
<StgValue><ssdm name="tmp_22_6_0_2"/></StgValue>
</operation>

<operation id="1370" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15087">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:13  %pool_buff_val_V_load_137 = select i1 %tmp_22_6_0_2, i16 %pool_buff_val_50_V_2, i16 %tmp_V_522

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_137"/></StgValue>
</operation>

<operation id="1371" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:14  %storemerge_6_0_2 = select i1 %tmp_1, i16 %tmp_V_522, i16 %pool_buff_val_V_load_137

]]></Node>
<StgValue><ssdm name="storemerge_6_0_2"/></StgValue>
</operation>

<operation id="1372" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15094">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:16  %pool_buff_val_51_V_2 = load i16* %pool_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_51_V_2"/></StgValue>
</operation>

<operation id="1373" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15097">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:21  %pool_buff_val_52_V_2 = load i16* %pool_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V_2"/></StgValue>
</operation>

<operation id="1374" st_id="109" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13667">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.1:0  %tmp_V_532 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_532"/></StgValue>
</operation>

<operation id="1375" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13667">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.1:1  %tmp_22_6_1_2 = icmp sgt i16 %storemerge_6_0_2, %tmp_V_532

]]></Node>
<StgValue><ssdm name="tmp_22_6_1_2"/></StgValue>
</operation>

<operation id="1376" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13667">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.1:2  %tmp_V_533 = select i1 %tmp_22_6_1_2, i16 %storemerge_6_0_2, i16 %tmp_V_532

]]></Node>
<StgValue><ssdm name="tmp_V_533"/></StgValue>
</operation>

<operation id="1377" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13667">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.1:3  store i16 %tmp_V_533, i16* %pool_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13667">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.1:4  br i1 %tmp_s, label %51, label %._crit_edge56.6.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="109" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13668">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_533)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13668">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1381" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15092">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:17  %tmp_22_6_0_3 = icmp sgt i16 %pool_buff_val_51_V_2, %tmp_V_523

]]></Node>
<StgValue><ssdm name="tmp_22_6_0_3"/></StgValue>
</operation>

<operation id="1382" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15091">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:18  %pool_buff_val_V_load_138 = select i1 %tmp_22_6_0_3, i16 %pool_buff_val_51_V_2, i16 %tmp_V_523

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_138"/></StgValue>
</operation>

<operation id="1383" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:19  %storemerge_6_0_3 = select i1 %tmp_1, i16 %tmp_V_523, i16 %pool_buff_val_V_load_138

]]></Node>
<StgValue><ssdm name="storemerge_6_0_3"/></StgValue>
</operation>

<operation id="1384" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15098">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:21  %pool_buff_val_52_V_2 = load i16* %pool_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_52_V_2"/></StgValue>
</operation>

<operation id="1385" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15101">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:26  %pool_buff_val_53_V_2 = load i16* %pool_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V_2"/></StgValue>
</operation>

<operation id="1386" st_id="110" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13669">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.2:0  %tmp_V_534 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_534"/></StgValue>
</operation>

<operation id="1387" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13669">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.2:1  %tmp_22_6_1_3 = icmp sgt i16 %storemerge_6_0_3, %tmp_V_534

]]></Node>
<StgValue><ssdm name="tmp_22_6_1_3"/></StgValue>
</operation>

<operation id="1388" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13669">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.2:2  %tmp_V_535 = select i1 %tmp_22_6_1_3, i16 %storemerge_6_0_3, i16 %tmp_V_534

]]></Node>
<StgValue><ssdm name="tmp_V_535"/></StgValue>
</operation>

<operation id="1389" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13669">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.2:3  store i16 %tmp_V_535, i16* %pool_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13669">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.2:4  br i1 %tmp_s, label %52, label %._crit_edge56.6.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="110" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13670">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_535)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13670">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1393" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15096">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:22  %tmp_22_6_0_4 = icmp sgt i16 %pool_buff_val_52_V_2, %tmp_V_524

]]></Node>
<StgValue><ssdm name="tmp_22_6_0_4"/></StgValue>
</operation>

<operation id="1394" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15095">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:23  %pool_buff_val_V_load_139 = select i1 %tmp_22_6_0_4, i16 %pool_buff_val_52_V_2, i16 %tmp_V_524

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_139"/></StgValue>
</operation>

<operation id="1395" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:24  %storemerge_6_0_4 = select i1 %tmp_1, i16 %tmp_V_524, i16 %pool_buff_val_V_load_139

]]></Node>
<StgValue><ssdm name="storemerge_6_0_4"/></StgValue>
</operation>

<operation id="1396" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:26  %pool_buff_val_53_V_2 = load i16* %pool_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_53_V_2"/></StgValue>
</operation>

<operation id="1397" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15105">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:31  %pool_buff_val_54_V_2 = load i16* %pool_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V_2"/></StgValue>
</operation>

<operation id="1398" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15109">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:36  %pool_buff_val_55_V_2 = load i16* %pool_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V_2"/></StgValue>
</operation>

<operation id="1399" st_id="111" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13671">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.3:0  %tmp_V_536 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_536"/></StgValue>
</operation>

<operation id="1400" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13671">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.3:1  %tmp_22_6_1_4 = icmp sgt i16 %storemerge_6_0_4, %tmp_V_536

]]></Node>
<StgValue><ssdm name="tmp_22_6_1_4"/></StgValue>
</operation>

<operation id="1401" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13671">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.3:2  %tmp_V_537 = select i1 %tmp_22_6_1_4, i16 %storemerge_6_0_4, i16 %tmp_V_536

]]></Node>
<StgValue><ssdm name="tmp_V_537"/></StgValue>
</operation>

<operation id="1402" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13671">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.3:3  store i16 %tmp_V_537, i16* %pool_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13671">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.3:4  br i1 %tmp_s, label %53, label %._crit_edge56.6.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="111" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13672">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_537)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13672">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1406" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15100">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:27  %tmp_22_6_0_5 = icmp sgt i16 %pool_buff_val_53_V_2, %tmp_V_525

]]></Node>
<StgValue><ssdm name="tmp_22_6_0_5"/></StgValue>
</operation>

<operation id="1407" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15099">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:28  %pool_buff_val_V_load_140 = select i1 %tmp_22_6_0_5, i16 %pool_buff_val_53_V_2, i16 %tmp_V_525

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_140"/></StgValue>
</operation>

<operation id="1408" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:29  %storemerge_6_0_5 = select i1 %tmp_1, i16 %tmp_V_525, i16 %pool_buff_val_V_load_140

]]></Node>
<StgValue><ssdm name="storemerge_6_0_5"/></StgValue>
</operation>

<operation id="1409" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:31  %pool_buff_val_54_V_2 = load i16* %pool_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_54_V_2"/></StgValue>
</operation>

<operation id="1410" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15104">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:32  %tmp_22_6_0_6 = icmp sgt i16 %pool_buff_val_54_V_2, %tmp_V_526

]]></Node>
<StgValue><ssdm name="tmp_22_6_0_6"/></StgValue>
</operation>

<operation id="1411" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15103">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:33  %pool_buff_val_V_load_141 = select i1 %tmp_22_6_0_6, i16 %pool_buff_val_54_V_2, i16 %tmp_V_526

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_141"/></StgValue>
</operation>

<operation id="1412" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:34  %storemerge_6_0_6 = select i1 %tmp_1, i16 %tmp_V_526, i16 %pool_buff_val_V_load_141

]]></Node>
<StgValue><ssdm name="storemerge_6_0_6"/></StgValue>
</operation>

<operation id="1413" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15110">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.5.1.7_ifconv:36  %pool_buff_val_55_V_2 = load i16* %pool_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_55_V_2"/></StgValue>
</operation>

<operation id="1414" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15108">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:37  %tmp_22_6_0_7 = icmp sgt i16 %pool_buff_val_55_V_2, %tmp_V_527

]]></Node>
<StgValue><ssdm name="tmp_22_6_0_7"/></StgValue>
</operation>

<operation id="1415" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15107">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:38  %pool_buff_val_V_load_142 = select i1 %tmp_22_6_0_7, i16 %pool_buff_val_55_V_2, i16 %tmp_V_527

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_142"/></StgValue>
</operation>

<operation id="1416" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13663">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.5.1.7_ifconv:39  %storemerge_6_0_7 = select i1 %tmp_1, i16 %tmp_V_527, i16 %pool_buff_val_V_load_142

]]></Node>
<StgValue><ssdm name="storemerge_6_0_7"/></StgValue>
</operation>

<operation id="1417" st_id="112" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13673">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.4:0  %tmp_V_538 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_538"/></StgValue>
</operation>

<operation id="1418" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13673">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.4:1  %tmp_22_6_1_5 = icmp sgt i16 %storemerge_6_0_5, %tmp_V_538

]]></Node>
<StgValue><ssdm name="tmp_22_6_1_5"/></StgValue>
</operation>

<operation id="1419" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13673">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.4:2  %tmp_V_539 = select i1 %tmp_22_6_1_5, i16 %storemerge_6_0_5, i16 %tmp_V_538

]]></Node>
<StgValue><ssdm name="tmp_V_539"/></StgValue>
</operation>

<operation id="1420" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13673">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.4:3  store i16 %tmp_V_539, i16* %pool_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13673">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.4:4  br i1 %tmp_s, label %54, label %._crit_edge56.6.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="112" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13674">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_539)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13674">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1424" st_id="113" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.5:0  %tmp_V_540 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_540"/></StgValue>
</operation>

<operation id="1425" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.5:1  %tmp_22_6_1_6 = icmp sgt i16 %storemerge_6_0_6, %tmp_V_540

]]></Node>
<StgValue><ssdm name="tmp_22_6_1_6"/></StgValue>
</operation>

<operation id="1426" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.5:2  %tmp_V_541 = select i1 %tmp_22_6_1_6, i16 %storemerge_6_0_6, i16 %tmp_V_540

]]></Node>
<StgValue><ssdm name="tmp_V_541"/></StgValue>
</operation>

<operation id="1427" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.5:3  store i16 %tmp_V_541, i16* %pool_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1428" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13675">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.5:4  br i1 %tmp_s, label %55, label %._crit_edge56.6.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="113" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_541)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13676">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1431" st_id="114" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.6:0  %tmp_V_542 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_542"/></StgValue>
</operation>

<operation id="1432" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.6:1  %tmp_22_6_1_7 = icmp sgt i16 %storemerge_6_0_7, %tmp_V_542

]]></Node>
<StgValue><ssdm name="tmp_22_6_1_7"/></StgValue>
</operation>

<operation id="1433" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.6:2  %tmp_V_543 = select i1 %tmp_22_6_1_7, i16 %storemerge_6_0_7, i16 %tmp_V_542

]]></Node>
<StgValue><ssdm name="tmp_V_543"/></StgValue>
</operation>

<operation id="1434" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.6:3  store i16 %tmp_V_543, i16* %pool_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13677">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.6:4  br i1 %tmp_s, label %56, label %._crit_edge56.6.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1436" st_id="114" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_543)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.6.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1438" st_id="115" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:0  %tmp_V_544 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_544"/></StgValue>
</operation>

<operation id="1439" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.6.1.7_ifconv:44  br i1 %tmp_s, label %57, label %._crit_edge56.7.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1440" st_id="116" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:5  %tmp_V_545 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_545"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1441" st_id="117" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:10  %tmp_V_546 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_546"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1442" st_id="118" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:15  %tmp_V_547 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_547"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1443" st_id="119" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:20  %tmp_V_548 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_548"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1444" st_id="120" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:25  %tmp_V_549 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_549"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1445" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15113">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:1  %pool_buff_val_56_V_2 = load i16* %pool_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V_2"/></StgValue>
</operation>

<operation id="1446" st_id="121" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:30  %tmp_V_550 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_550"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1447" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15114">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:1  %pool_buff_val_56_V_2 = load i16* %pool_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_56_V_2"/></StgValue>
</operation>

<operation id="1448" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:6  %pool_buff_val_57_V_2 = load i16* %pool_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V_2"/></StgValue>
</operation>

<operation id="1449" st_id="122" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:35  %tmp_V_551 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_551"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1450" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15112">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:2  %tmp_22_7 = icmp sgt i16 %pool_buff_val_56_V_2, %tmp_V_544

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="1451" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:3  %pool_buff_val_V_load_143 = select i1 %tmp_22_7, i16 %pool_buff_val_56_V_2, i16 %tmp_V_544

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_143"/></StgValue>
</operation>

<operation id="1452" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:4  %storemerge_7 = select i1 %tmp_1, i16 %tmp_V_544, i16 %pool_buff_val_V_load_143

]]></Node>
<StgValue><ssdm name="storemerge_7"/></StgValue>
</operation>

<operation id="1453" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15118">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:6  %pool_buff_val_57_V_2 = load i16* %pool_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_57_V_2"/></StgValue>
</operation>

<operation id="1454" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:11  %pool_buff_val_58_V_2 = load i16* %pool_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V_2"/></StgValue>
</operation>

<operation id="1455" st_id="123" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:40  %tmp_V_552 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_552"/></StgValue>
</operation>

<operation id="1456" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:41  %tmp_22_7_1 = icmp sgt i16 %storemerge_7, %tmp_V_552

]]></Node>
<StgValue><ssdm name="tmp_22_7_1"/></StgValue>
</operation>

<operation id="1457" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:42  %tmp_V_553 = select i1 %tmp_22_7_1, i16 %storemerge_7, i16 %tmp_V_552

]]></Node>
<StgValue><ssdm name="tmp_V_553"/></StgValue>
</operation>

<operation id="1458" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:43  store i16 %tmp_V_553, i16* %pool_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="123" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_553)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13680">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1461" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:7  %tmp_22_7_0_1 = icmp sgt i16 %pool_buff_val_57_V_2, %tmp_V_545

]]></Node>
<StgValue><ssdm name="tmp_22_7_0_1"/></StgValue>
</operation>

<operation id="1462" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15115">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:8  %pool_buff_val_V_load_144 = select i1 %tmp_22_7_0_1, i16 %pool_buff_val_57_V_2, i16 %tmp_V_545

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_144"/></StgValue>
</operation>

<operation id="1463" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:9  %storemerge_7_0_1 = select i1 %tmp_1, i16 %tmp_V_545, i16 %pool_buff_val_V_load_144

]]></Node>
<StgValue><ssdm name="storemerge_7_0_1"/></StgValue>
</operation>

<operation id="1464" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15122">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:11  %pool_buff_val_58_V_2 = load i16* %pool_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_58_V_2"/></StgValue>
</operation>

<operation id="1465" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:16  %pool_buff_val_59_V_2 = load i16* %pool_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V_2"/></StgValue>
</operation>

<operation id="1466" st_id="124" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.0:0  %tmp_V_554 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_554"/></StgValue>
</operation>

<operation id="1467" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.0:1  %tmp_22_7_1_1 = icmp sgt i16 %storemerge_7_0_1, %tmp_V_554

]]></Node>
<StgValue><ssdm name="tmp_22_7_1_1"/></StgValue>
</operation>

<operation id="1468" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.0:2  %tmp_V_555 = select i1 %tmp_22_7_1_1, i16 %storemerge_7_0_1, i16 %tmp_V_554

]]></Node>
<StgValue><ssdm name="tmp_V_555"/></StgValue>
</operation>

<operation id="1469" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.0:3  store i16 %tmp_V_555, i16* %pool_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13681">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.0:4  br i1 %tmp_s, label %58, label %._crit_edge56.7.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="124" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_555)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13682">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1473" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15120">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:12  %tmp_22_7_0_2 = icmp sgt i16 %pool_buff_val_58_V_2, %tmp_V_546

]]></Node>
<StgValue><ssdm name="tmp_22_7_0_2"/></StgValue>
</operation>

<operation id="1474" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15119">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:13  %pool_buff_val_V_load_145 = select i1 %tmp_22_7_0_2, i16 %pool_buff_val_58_V_2, i16 %tmp_V_546

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_145"/></StgValue>
</operation>

<operation id="1475" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:14  %storemerge_7_0_2 = select i1 %tmp_1, i16 %tmp_V_546, i16 %pool_buff_val_V_load_145

]]></Node>
<StgValue><ssdm name="storemerge_7_0_2"/></StgValue>
</operation>

<operation id="1476" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15126">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:16  %pool_buff_val_59_V_2 = load i16* %pool_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_59_V_2"/></StgValue>
</operation>

<operation id="1477" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:21  %pool_buff_val_60_V_2 = load i16* %pool_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V_2"/></StgValue>
</operation>

<operation id="1478" st_id="125" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.1:0  %tmp_V_556 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_556"/></StgValue>
</operation>

<operation id="1479" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.1:1  %tmp_22_7_1_2 = icmp sgt i16 %storemerge_7_0_2, %tmp_V_556

]]></Node>
<StgValue><ssdm name="tmp_22_7_1_2"/></StgValue>
</operation>

<operation id="1480" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.1:2  %tmp_V_557 = select i1 %tmp_22_7_1_2, i16 %storemerge_7_0_2, i16 %tmp_V_556

]]></Node>
<StgValue><ssdm name="tmp_V_557"/></StgValue>
</operation>

<operation id="1481" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.1:3  store i16 %tmp_V_557, i16* %pool_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13683">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.1:4  br i1 %tmp_s, label %59, label %._crit_edge56.7.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="125" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_557)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13684">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1485" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:17  %tmp_22_7_0_3 = icmp sgt i16 %pool_buff_val_59_V_2, %tmp_V_547

]]></Node>
<StgValue><ssdm name="tmp_22_7_0_3"/></StgValue>
</operation>

<operation id="1486" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:18  %pool_buff_val_V_load_146 = select i1 %tmp_22_7_0_3, i16 %pool_buff_val_59_V_2, i16 %tmp_V_547

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_146"/></StgValue>
</operation>

<operation id="1487" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:19  %storemerge_7_0_3 = select i1 %tmp_1, i16 %tmp_V_547, i16 %pool_buff_val_V_load_146

]]></Node>
<StgValue><ssdm name="storemerge_7_0_3"/></StgValue>
</operation>

<operation id="1488" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15130">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:21  %pool_buff_val_60_V_2 = load i16* %pool_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_60_V_2"/></StgValue>
</operation>

<operation id="1489" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15133">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:26  %pool_buff_val_61_V_2 = load i16* %pool_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V_2"/></StgValue>
</operation>

<operation id="1490" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.2:0  %tmp_V_558 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_558"/></StgValue>
</operation>

<operation id="1491" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.2:1  %tmp_22_7_1_3 = icmp sgt i16 %storemerge_7_0_3, %tmp_V_558

]]></Node>
<StgValue><ssdm name="tmp_22_7_1_3"/></StgValue>
</operation>

<operation id="1492" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.2:2  %tmp_V_559 = select i1 %tmp_22_7_1_3, i16 %storemerge_7_0_3, i16 %tmp_V_558

]]></Node>
<StgValue><ssdm name="tmp_V_559"/></StgValue>
</operation>

<operation id="1493" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.2:3  store i16 %tmp_V_559, i16* %pool_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13685">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.2:4  br i1 %tmp_s, label %60, label %._crit_edge56.7.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_559)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13686">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1497" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15128">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:22  %tmp_22_7_0_4 = icmp sgt i16 %pool_buff_val_60_V_2, %tmp_V_548

]]></Node>
<StgValue><ssdm name="tmp_22_7_0_4"/></StgValue>
</operation>

<operation id="1498" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:23  %pool_buff_val_V_load_147 = select i1 %tmp_22_7_0_4, i16 %pool_buff_val_60_V_2, i16 %tmp_V_548

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_147"/></StgValue>
</operation>

<operation id="1499" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:24  %storemerge_7_0_4 = select i1 %tmp_1, i16 %tmp_V_548, i16 %pool_buff_val_V_load_147

]]></Node>
<StgValue><ssdm name="storemerge_7_0_4"/></StgValue>
</operation>

<operation id="1500" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:26  %pool_buff_val_61_V_2 = load i16* %pool_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_61_V_2"/></StgValue>
</operation>

<operation id="1501" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15137">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:31  %pool_buff_val_62_V_2 = load i16* %pool_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V_2"/></StgValue>
</operation>

<operation id="1502" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15141">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:36  %pool_buff_val_63_V_2 = load i16* %pool_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V_2"/></StgValue>
</operation>

<operation id="1503" st_id="127" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.3:0  %tmp_V_560 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_560"/></StgValue>
</operation>

<operation id="1504" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.3:1  %tmp_22_7_1_4 = icmp sgt i16 %storemerge_7_0_4, %tmp_V_560

]]></Node>
<StgValue><ssdm name="tmp_22_7_1_4"/></StgValue>
</operation>

<operation id="1505" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.3:2  %tmp_V_561 = select i1 %tmp_22_7_1_4, i16 %storemerge_7_0_4, i16 %tmp_V_560

]]></Node>
<StgValue><ssdm name="tmp_V_561"/></StgValue>
</operation>

<operation id="1506" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.3:3  store i16 %tmp_V_561, i16* %pool_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13687">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.3:4  br i1 %tmp_s, label %61, label %._crit_edge56.7.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="127" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_561)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13688">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1510" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:27  %tmp_22_7_0_5 = icmp sgt i16 %pool_buff_val_61_V_2, %tmp_V_549

]]></Node>
<StgValue><ssdm name="tmp_22_7_0_5"/></StgValue>
</operation>

<operation id="1511" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:28  %pool_buff_val_V_load_148 = select i1 %tmp_22_7_0_5, i16 %pool_buff_val_61_V_2, i16 %tmp_V_549

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_148"/></StgValue>
</operation>

<operation id="1512" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:29  %storemerge_7_0_5 = select i1 %tmp_1, i16 %tmp_V_549, i16 %pool_buff_val_V_load_148

]]></Node>
<StgValue><ssdm name="storemerge_7_0_5"/></StgValue>
</operation>

<operation id="1513" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15138">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:31  %pool_buff_val_62_V_2 = load i16* %pool_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_62_V_2"/></StgValue>
</operation>

<operation id="1514" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15136">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:32  %tmp_22_7_0_6 = icmp sgt i16 %pool_buff_val_62_V_2, %tmp_V_550

]]></Node>
<StgValue><ssdm name="tmp_22_7_0_6"/></StgValue>
</operation>

<operation id="1515" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15135">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:33  %pool_buff_val_V_load_149 = select i1 %tmp_22_7_0_6, i16 %pool_buff_val_62_V_2, i16 %tmp_V_550

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_149"/></StgValue>
</operation>

<operation id="1516" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:34  %storemerge_7_0_6 = select i1 %tmp_1, i16 %tmp_V_550, i16 %pool_buff_val_V_load_149

]]></Node>
<StgValue><ssdm name="storemerge_7_0_6"/></StgValue>
</operation>

<operation id="1517" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15142">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.6.1.7_ifconv:36  %pool_buff_val_63_V_2 = load i16* %pool_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_63_V_2"/></StgValue>
</operation>

<operation id="1518" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15140">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:37  %tmp_22_7_0_7 = icmp sgt i16 %pool_buff_val_63_V_2, %tmp_V_551

]]></Node>
<StgValue><ssdm name="tmp_22_7_0_7"/></StgValue>
</operation>

<operation id="1519" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:38  %pool_buff_val_V_load_150 = select i1 %tmp_22_7_0_7, i16 %pool_buff_val_63_V_2, i16 %tmp_V_551

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_150"/></StgValue>
</operation>

<operation id="1520" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13679">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.6.1.7_ifconv:39  %storemerge_7_0_7 = select i1 %tmp_1, i16 %tmp_V_551, i16 %pool_buff_val_V_load_150

]]></Node>
<StgValue><ssdm name="storemerge_7_0_7"/></StgValue>
</operation>

<operation id="1521" st_id="128" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.4:0  %tmp_V_562 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_562"/></StgValue>
</operation>

<operation id="1522" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.4:1  %tmp_22_7_1_5 = icmp sgt i16 %storemerge_7_0_5, %tmp_V_562

]]></Node>
<StgValue><ssdm name="tmp_22_7_1_5"/></StgValue>
</operation>

<operation id="1523" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.4:2  %tmp_V_563 = select i1 %tmp_22_7_1_5, i16 %storemerge_7_0_5, i16 %tmp_V_562

]]></Node>
<StgValue><ssdm name="tmp_V_563"/></StgValue>
</operation>

<operation id="1524" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.4:3  store i16 %tmp_V_563, i16* %pool_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13689">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.4:4  br i1 %tmp_s, label %62, label %._crit_edge56.7.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="128" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_563)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13690">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1528" st_id="129" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.5:0  %tmp_V_564 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_564"/></StgValue>
</operation>

<operation id="1529" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.5:1  %tmp_22_7_1_6 = icmp sgt i16 %storemerge_7_0_6, %tmp_V_564

]]></Node>
<StgValue><ssdm name="tmp_22_7_1_6"/></StgValue>
</operation>

<operation id="1530" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.5:2  %tmp_V_565 = select i1 %tmp_22_7_1_6, i16 %storemerge_7_0_6, i16 %tmp_V_564

]]></Node>
<StgValue><ssdm name="tmp_V_565"/></StgValue>
</operation>

<operation id="1531" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.5:3  store i16 %tmp_V_565, i16* %pool_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1532" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13691">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.5:4  br i1 %tmp_s, label %63, label %._crit_edge56.7.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="129" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_565)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1534" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13692">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1535" st_id="130" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.6:0  %tmp_V_566 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_566"/></StgValue>
</operation>

<operation id="1536" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.6:1  %tmp_22_7_1_7 = icmp sgt i16 %storemerge_7_0_7, %tmp_V_566

]]></Node>
<StgValue><ssdm name="tmp_22_7_1_7"/></StgValue>
</operation>

<operation id="1537" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.6:2  %tmp_V_567 = select i1 %tmp_22_7_1_7, i16 %storemerge_7_0_7, i16 %tmp_V_566

]]></Node>
<StgValue><ssdm name="tmp_V_567"/></StgValue>
</operation>

<operation id="1538" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.6:3  store i16 %tmp_V_567, i16* %pool_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13693">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.6:4  br i1 %tmp_s, label %64, label %._crit_edge56.7.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1540" st_id="130" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_567)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13694">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.7.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1542" st_id="131" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:0  %tmp_V_568 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_568"/></StgValue>
</operation>

<operation id="1543" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.7.1.7_ifconv:44  br i1 %tmp_s, label %65, label %._crit_edge56.8.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1544" st_id="132" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:5  %tmp_V_569 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_569"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1545" st_id="133" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:10  %tmp_V_570 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_570"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1546" st_id="134" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:15  %tmp_V_571 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_571"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1547" st_id="135" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:20  %tmp_V_572 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_572"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1548" st_id="136" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:25  %tmp_V_573 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_573"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1549" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:1  %pool_buff_val_64_V_2 = load i16* %pool_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V_2"/></StgValue>
</operation>

<operation id="1550" st_id="137" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:30  %tmp_V_574 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_574"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1551" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:1  %pool_buff_val_64_V_2 = load i16* %pool_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_64_V_2"/></StgValue>
</operation>

<operation id="1552" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:6  %pool_buff_val_65_V_2 = load i16* %pool_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V_2"/></StgValue>
</operation>

<operation id="1553" st_id="138" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:35  %tmp_V_575 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_575"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1554" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15144">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:2  %tmp_22_8 = icmp sgt i16 %pool_buff_val_64_V_2, %tmp_V_568

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="1555" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15143">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:3  %pool_buff_val_V_load_151 = select i1 %tmp_22_8, i16 %pool_buff_val_64_V_2, i16 %tmp_V_568

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_151"/></StgValue>
</operation>

<operation id="1556" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:4  %storemerge_8 = select i1 %tmp_1, i16 %tmp_V_568, i16 %pool_buff_val_V_load_151

]]></Node>
<StgValue><ssdm name="storemerge_8"/></StgValue>
</operation>

<operation id="1557" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15150">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:6  %pool_buff_val_65_V_2 = load i16* %pool_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_65_V_2"/></StgValue>
</operation>

<operation id="1558" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:11  %pool_buff_val_66_V_2 = load i16* %pool_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V_2"/></StgValue>
</operation>

<operation id="1559" st_id="139" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:40  %tmp_V_576 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_576"/></StgValue>
</operation>

<operation id="1560" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:41  %tmp_22_8_1 = icmp sgt i16 %storemerge_8, %tmp_V_576

]]></Node>
<StgValue><ssdm name="tmp_22_8_1"/></StgValue>
</operation>

<operation id="1561" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:42  %tmp_V_577 = select i1 %tmp_22_8_1, i16 %storemerge_8, i16 %tmp_V_576

]]></Node>
<StgValue><ssdm name="tmp_V_577"/></StgValue>
</operation>

<operation id="1562" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:43  store i16 %tmp_V_577, i16* %pool_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="139" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_577)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13696">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1565" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:7  %tmp_22_8_0_1 = icmp sgt i16 %pool_buff_val_65_V_2, %tmp_V_569

]]></Node>
<StgValue><ssdm name="tmp_22_8_0_1"/></StgValue>
</operation>

<operation id="1566" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:8  %pool_buff_val_V_load_152 = select i1 %tmp_22_8_0_1, i16 %pool_buff_val_65_V_2, i16 %tmp_V_569

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_152"/></StgValue>
</operation>

<operation id="1567" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:9  %storemerge_8_0_1 = select i1 %tmp_1, i16 %tmp_V_569, i16 %pool_buff_val_V_load_152

]]></Node>
<StgValue><ssdm name="storemerge_8_0_1"/></StgValue>
</operation>

<operation id="1568" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15154">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:11  %pool_buff_val_66_V_2 = load i16* %pool_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_66_V_2"/></StgValue>
</operation>

<operation id="1569" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:16  %pool_buff_val_67_V_2 = load i16* %pool_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V_2"/></StgValue>
</operation>

<operation id="1570" st_id="140" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.0:0  %tmp_V_578 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_578"/></StgValue>
</operation>

<operation id="1571" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.0:1  %tmp_22_8_1_1 = icmp sgt i16 %storemerge_8_0_1, %tmp_V_578

]]></Node>
<StgValue><ssdm name="tmp_22_8_1_1"/></StgValue>
</operation>

<operation id="1572" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.0:2  %tmp_V_579 = select i1 %tmp_22_8_1_1, i16 %storemerge_8_0_1, i16 %tmp_V_578

]]></Node>
<StgValue><ssdm name="tmp_V_579"/></StgValue>
</operation>

<operation id="1573" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.0:3  store i16 %tmp_V_579, i16* %pool_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13697">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.0:4  br i1 %tmp_s, label %66, label %._crit_edge56.8.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="140" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_579)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1576" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1577" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:12  %tmp_22_8_0_2 = icmp sgt i16 %pool_buff_val_66_V_2, %tmp_V_570

]]></Node>
<StgValue><ssdm name="tmp_22_8_0_2"/></StgValue>
</operation>

<operation id="1578" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15151">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:13  %pool_buff_val_V_load_153 = select i1 %tmp_22_8_0_2, i16 %pool_buff_val_66_V_2, i16 %tmp_V_570

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_153"/></StgValue>
</operation>

<operation id="1579" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:14  %storemerge_8_0_2 = select i1 %tmp_1, i16 %tmp_V_570, i16 %pool_buff_val_V_load_153

]]></Node>
<StgValue><ssdm name="storemerge_8_0_2"/></StgValue>
</operation>

<operation id="1580" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:16  %pool_buff_val_67_V_2 = load i16* %pool_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_67_V_2"/></StgValue>
</operation>

<operation id="1581" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:21  %pool_buff_val_68_V_2 = load i16* %pool_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V_2"/></StgValue>
</operation>

<operation id="1582" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.1:0  %tmp_V_580 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_580"/></StgValue>
</operation>

<operation id="1583" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.1:1  %tmp_22_8_1_2 = icmp sgt i16 %storemerge_8_0_2, %tmp_V_580

]]></Node>
<StgValue><ssdm name="tmp_22_8_1_2"/></StgValue>
</operation>

<operation id="1584" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.1:2  %tmp_V_581 = select i1 %tmp_22_8_1_2, i16 %storemerge_8_0_2, i16 %tmp_V_580

]]></Node>
<StgValue><ssdm name="tmp_V_581"/></StgValue>
</operation>

<operation id="1585" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.1:3  store i16 %tmp_V_581, i16* %pool_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1586" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13699">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.1:4  br i1 %tmp_s, label %67, label %._crit_edge56.8.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="141" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_581)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13700">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1589" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15156">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:17  %tmp_22_8_0_3 = icmp sgt i16 %pool_buff_val_67_V_2, %tmp_V_571

]]></Node>
<StgValue><ssdm name="tmp_22_8_0_3"/></StgValue>
</operation>

<operation id="1590" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:18  %pool_buff_val_V_load_154 = select i1 %tmp_22_8_0_3, i16 %pool_buff_val_67_V_2, i16 %tmp_V_571

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_154"/></StgValue>
</operation>

<operation id="1591" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:19  %storemerge_8_0_3 = select i1 %tmp_1, i16 %tmp_V_571, i16 %pool_buff_val_V_load_154

]]></Node>
<StgValue><ssdm name="storemerge_8_0_3"/></StgValue>
</operation>

<operation id="1592" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15162">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:21  %pool_buff_val_68_V_2 = load i16* %pool_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_68_V_2"/></StgValue>
</operation>

<operation id="1593" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15165">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:26  %pool_buff_val_69_V_2 = load i16* %pool_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V_2"/></StgValue>
</operation>

<operation id="1594" st_id="142" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.2:0  %tmp_V_582 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_582"/></StgValue>
</operation>

<operation id="1595" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.2:1  %tmp_22_8_1_3 = icmp sgt i16 %storemerge_8_0_3, %tmp_V_582

]]></Node>
<StgValue><ssdm name="tmp_22_8_1_3"/></StgValue>
</operation>

<operation id="1596" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.2:2  %tmp_V_583 = select i1 %tmp_22_8_1_3, i16 %storemerge_8_0_3, i16 %tmp_V_582

]]></Node>
<StgValue><ssdm name="tmp_V_583"/></StgValue>
</operation>

<operation id="1597" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.2:3  store i16 %tmp_V_583, i16* %pool_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13701">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.2:4  br i1 %tmp_s, label %68, label %._crit_edge56.8.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="142" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_583)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13702">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1601" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15160">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:22  %tmp_22_8_0_4 = icmp sgt i16 %pool_buff_val_68_V_2, %tmp_V_572

]]></Node>
<StgValue><ssdm name="tmp_22_8_0_4"/></StgValue>
</operation>

<operation id="1602" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15159">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:23  %pool_buff_val_V_load_155 = select i1 %tmp_22_8_0_4, i16 %pool_buff_val_68_V_2, i16 %tmp_V_572

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_155"/></StgValue>
</operation>

<operation id="1603" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:24  %storemerge_8_0_4 = select i1 %tmp_1, i16 %tmp_V_572, i16 %pool_buff_val_V_load_155

]]></Node>
<StgValue><ssdm name="storemerge_8_0_4"/></StgValue>
</operation>

<operation id="1604" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:26  %pool_buff_val_69_V_2 = load i16* %pool_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_69_V_2"/></StgValue>
</operation>

<operation id="1605" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15169">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:31  %pool_buff_val_70_V_2 = load i16* %pool_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V_2"/></StgValue>
</operation>

<operation id="1606" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:36  %pool_buff_val_71_V_2 = load i16* %pool_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V_2"/></StgValue>
</operation>

<operation id="1607" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.3:0  %tmp_V_584 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_584"/></StgValue>
</operation>

<operation id="1608" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.3:1  %tmp_22_8_1_4 = icmp sgt i16 %storemerge_8_0_4, %tmp_V_584

]]></Node>
<StgValue><ssdm name="tmp_22_8_1_4"/></StgValue>
</operation>

<operation id="1609" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.3:2  %tmp_V_585 = select i1 %tmp_22_8_1_4, i16 %storemerge_8_0_4, i16 %tmp_V_584

]]></Node>
<StgValue><ssdm name="tmp_V_585"/></StgValue>
</operation>

<operation id="1610" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.3:3  store i16 %tmp_V_585, i16* %pool_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13703">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.3:4  br i1 %tmp_s, label %69, label %._crit_edge56.8.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="143" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_585)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1613" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1614" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15164">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:27  %tmp_22_8_0_5 = icmp sgt i16 %pool_buff_val_69_V_2, %tmp_V_573

]]></Node>
<StgValue><ssdm name="tmp_22_8_0_5"/></StgValue>
</operation>

<operation id="1615" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15163">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:28  %pool_buff_val_V_load_156 = select i1 %tmp_22_8_0_5, i16 %pool_buff_val_69_V_2, i16 %tmp_V_573

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_156"/></StgValue>
</operation>

<operation id="1616" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:29  %storemerge_8_0_5 = select i1 %tmp_1, i16 %tmp_V_573, i16 %pool_buff_val_V_load_156

]]></Node>
<StgValue><ssdm name="storemerge_8_0_5"/></StgValue>
</operation>

<operation id="1617" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15170">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:31  %pool_buff_val_70_V_2 = load i16* %pool_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_70_V_2"/></StgValue>
</operation>

<operation id="1618" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15168">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:32  %tmp_22_8_0_6 = icmp sgt i16 %pool_buff_val_70_V_2, %tmp_V_574

]]></Node>
<StgValue><ssdm name="tmp_22_8_0_6"/></StgValue>
</operation>

<operation id="1619" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:33  %pool_buff_val_V_load_157 = select i1 %tmp_22_8_0_6, i16 %pool_buff_val_70_V_2, i16 %tmp_V_574

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_157"/></StgValue>
</operation>

<operation id="1620" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:34  %storemerge_8_0_6 = select i1 %tmp_1, i16 %tmp_V_574, i16 %pool_buff_val_V_load_157

]]></Node>
<StgValue><ssdm name="storemerge_8_0_6"/></StgValue>
</operation>

<operation id="1621" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15174">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.7.1.7_ifconv:36  %pool_buff_val_71_V_2 = load i16* %pool_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_71_V_2"/></StgValue>
</operation>

<operation id="1622" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:37  %tmp_22_8_0_7 = icmp sgt i16 %pool_buff_val_71_V_2, %tmp_V_575

]]></Node>
<StgValue><ssdm name="tmp_22_8_0_7"/></StgValue>
</operation>

<operation id="1623" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15171">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:38  %pool_buff_val_V_load_158 = select i1 %tmp_22_8_0_7, i16 %pool_buff_val_71_V_2, i16 %tmp_V_575

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_158"/></StgValue>
</operation>

<operation id="1624" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13695">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.7.1.7_ifconv:39  %storemerge_8_0_7 = select i1 %tmp_1, i16 %tmp_V_575, i16 %pool_buff_val_V_load_158

]]></Node>
<StgValue><ssdm name="storemerge_8_0_7"/></StgValue>
</operation>

<operation id="1625" st_id="144" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.4:0  %tmp_V_586 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_586"/></StgValue>
</operation>

<operation id="1626" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.4:1  %tmp_22_8_1_5 = icmp sgt i16 %storemerge_8_0_5, %tmp_V_586

]]></Node>
<StgValue><ssdm name="tmp_22_8_1_5"/></StgValue>
</operation>

<operation id="1627" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.4:2  %tmp_V_587 = select i1 %tmp_22_8_1_5, i16 %storemerge_8_0_5, i16 %tmp_V_586

]]></Node>
<StgValue><ssdm name="tmp_V_587"/></StgValue>
</operation>

<operation id="1628" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.4:3  store i16 %tmp_V_587, i16* %pool_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.4:4  br i1 %tmp_s, label %70, label %._crit_edge56.8.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="144" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_587)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1632" st_id="145" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.5:0  %tmp_V_588 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_588"/></StgValue>
</operation>

<operation id="1633" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.5:1  %tmp_22_8_1_6 = icmp sgt i16 %storemerge_8_0_6, %tmp_V_588

]]></Node>
<StgValue><ssdm name="tmp_22_8_1_6"/></StgValue>
</operation>

<operation id="1634" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.5:2  %tmp_V_589 = select i1 %tmp_22_8_1_6, i16 %storemerge_8_0_6, i16 %tmp_V_588

]]></Node>
<StgValue><ssdm name="tmp_V_589"/></StgValue>
</operation>

<operation id="1635" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.5:3  store i16 %tmp_V_589, i16* %pool_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.5:4  br i1 %tmp_s, label %71, label %._crit_edge56.8.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="145" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_589)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1639" st_id="146" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.6:0  %tmp_V_590 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_590"/></StgValue>
</operation>

<operation id="1640" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.6:1  %tmp_22_8_1_7 = icmp sgt i16 %storemerge_8_0_7, %tmp_V_590

]]></Node>
<StgValue><ssdm name="tmp_22_8_1_7"/></StgValue>
</operation>

<operation id="1641" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.6:2  %tmp_V_591 = select i1 %tmp_22_8_1_7, i16 %storemerge_8_0_7, i16 %tmp_V_590

]]></Node>
<StgValue><ssdm name="tmp_V_591"/></StgValue>
</operation>

<operation id="1642" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.6:3  store i16 %tmp_V_591, i16* %pool_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.6:4  br i1 %tmp_s, label %72, label %._crit_edge56.8.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="146" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_591)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.8.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1646" st_id="147" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:0  %tmp_V_592 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_592"/></StgValue>
</operation>

<operation id="1647" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.8.1.7_ifconv:44  br i1 %tmp_s, label %73, label %._crit_edge56.9.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1648" st_id="148" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:5  %tmp_V_593 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_593"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1649" st_id="149" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:10  %tmp_V_594 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_594"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1650" st_id="150" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:15  %tmp_V_595 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_595"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1651" st_id="151" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:20  %tmp_V_596 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_596"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1652" st_id="152" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:25  %tmp_V_597 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_597"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1653" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:1  %pool_buff_val_72_V_2 = load i16* %pool_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V_2"/></StgValue>
</operation>

<operation id="1654" st_id="153" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:30  %tmp_V_598 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_598"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1655" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15178">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:1  %pool_buff_val_72_V_2 = load i16* %pool_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_72_V_2"/></StgValue>
</operation>

<operation id="1656" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:6  %pool_buff_val_73_V_2 = load i16* %pool_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V_2"/></StgValue>
</operation>

<operation id="1657" st_id="154" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:35  %tmp_V_599 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_599"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1658" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15176">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:2  %tmp_22_9 = icmp sgt i16 %pool_buff_val_72_V_2, %tmp_V_592

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="1659" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15175">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:3  %pool_buff_val_V_load_159 = select i1 %tmp_22_9, i16 %pool_buff_val_72_V_2, i16 %tmp_V_592

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_159"/></StgValue>
</operation>

<operation id="1660" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:4  %storemerge_9 = select i1 %tmp_1, i16 %tmp_V_592, i16 %pool_buff_val_V_load_159

]]></Node>
<StgValue><ssdm name="storemerge_9"/></StgValue>
</operation>

<operation id="1661" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:6  %pool_buff_val_73_V_2 = load i16* %pool_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_73_V_2"/></StgValue>
</operation>

<operation id="1662" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:11  %pool_buff_val_74_V_2 = load i16* %pool_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V_2"/></StgValue>
</operation>

<operation id="1663" st_id="155" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:40  %tmp_V_600 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_600"/></StgValue>
</operation>

<operation id="1664" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:41  %tmp_22_9_1 = icmp sgt i16 %storemerge_9, %tmp_V_600

]]></Node>
<StgValue><ssdm name="tmp_22_9_1"/></StgValue>
</operation>

<operation id="1665" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:42  %tmp_V_601 = select i1 %tmp_22_9_1, i16 %storemerge_9, i16 %tmp_V_600

]]></Node>
<StgValue><ssdm name="tmp_V_601"/></StgValue>
</operation>

<operation id="1666" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:43  store i16 %tmp_V_601, i16* %pool_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="155" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_601)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1669" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:7  %tmp_22_9_0_1 = icmp sgt i16 %pool_buff_val_73_V_2, %tmp_V_593

]]></Node>
<StgValue><ssdm name="tmp_22_9_0_1"/></StgValue>
</operation>

<operation id="1670" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15179">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:8  %pool_buff_val_V_load_160 = select i1 %tmp_22_9_0_1, i16 %pool_buff_val_73_V_2, i16 %tmp_V_593

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_160"/></StgValue>
</operation>

<operation id="1671" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:9  %storemerge_9_0_1 = select i1 %tmp_1, i16 %tmp_V_593, i16 %pool_buff_val_V_load_160

]]></Node>
<StgValue><ssdm name="storemerge_9_0_1"/></StgValue>
</operation>

<operation id="1672" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:11  %pool_buff_val_74_V_2 = load i16* %pool_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_74_V_2"/></StgValue>
</operation>

<operation id="1673" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:16  %pool_buff_val_75_V_2 = load i16* %pool_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V_2"/></StgValue>
</operation>

<operation id="1674" st_id="156" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.0:0  %tmp_V_602 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_602"/></StgValue>
</operation>

<operation id="1675" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.0:1  %tmp_22_9_1_1 = icmp sgt i16 %storemerge_9_0_1, %tmp_V_602

]]></Node>
<StgValue><ssdm name="tmp_22_9_1_1"/></StgValue>
</operation>

<operation id="1676" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.0:2  %tmp_V_603 = select i1 %tmp_22_9_1_1, i16 %storemerge_9_0_1, i16 %tmp_V_602

]]></Node>
<StgValue><ssdm name="tmp_V_603"/></StgValue>
</operation>

<operation id="1677" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.0:3  store i16 %tmp_V_603, i16* %pool_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1678" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.0:4  br i1 %tmp_s, label %74, label %._crit_edge56.9.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="156" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_603)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1681" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:12  %tmp_22_9_0_2 = icmp sgt i16 %pool_buff_val_74_V_2, %tmp_V_594

]]></Node>
<StgValue><ssdm name="tmp_22_9_0_2"/></StgValue>
</operation>

<operation id="1682" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:13  %pool_buff_val_V_load_161 = select i1 %tmp_22_9_0_2, i16 %pool_buff_val_74_V_2, i16 %tmp_V_594

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_161"/></StgValue>
</operation>

<operation id="1683" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:14  %storemerge_9_0_2 = select i1 %tmp_1, i16 %tmp_V_594, i16 %pool_buff_val_V_load_161

]]></Node>
<StgValue><ssdm name="storemerge_9_0_2"/></StgValue>
</operation>

<operation id="1684" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:16  %pool_buff_val_75_V_2 = load i16* %pool_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_75_V_2"/></StgValue>
</operation>

<operation id="1685" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:21  %pool_buff_val_76_V_2 = load i16* %pool_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V_2"/></StgValue>
</operation>

<operation id="1686" st_id="157" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.1:0  %tmp_V_604 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_604"/></StgValue>
</operation>

<operation id="1687" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.1:1  %tmp_22_9_1_2 = icmp sgt i16 %storemerge_9_0_2, %tmp_V_604

]]></Node>
<StgValue><ssdm name="tmp_22_9_1_2"/></StgValue>
</operation>

<operation id="1688" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.1:2  %tmp_V_605 = select i1 %tmp_22_9_1_2, i16 %storemerge_9_0_2, i16 %tmp_V_604

]]></Node>
<StgValue><ssdm name="tmp_V_605"/></StgValue>
</operation>

<operation id="1689" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.1:3  store i16 %tmp_V_605, i16* %pool_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1690" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.1:4  br i1 %tmp_s, label %75, label %._crit_edge56.9.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="157" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_605)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1693" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:17  %tmp_22_9_0_3 = icmp sgt i16 %pool_buff_val_75_V_2, %tmp_V_595

]]></Node>
<StgValue><ssdm name="tmp_22_9_0_3"/></StgValue>
</operation>

<operation id="1694" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:18  %pool_buff_val_V_load_162 = select i1 %tmp_22_9_0_3, i16 %pool_buff_val_75_V_2, i16 %tmp_V_595

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_162"/></StgValue>
</operation>

<operation id="1695" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:19  %storemerge_9_0_3 = select i1 %tmp_1, i16 %tmp_V_595, i16 %pool_buff_val_V_load_162

]]></Node>
<StgValue><ssdm name="storemerge_9_0_3"/></StgValue>
</operation>

<operation id="1696" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:21  %pool_buff_val_76_V_2 = load i16* %pool_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_76_V_2"/></StgValue>
</operation>

<operation id="1697" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:26  %pool_buff_val_77_V_2 = load i16* %pool_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V_2"/></StgValue>
</operation>

<operation id="1698" st_id="158" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.2:0  %tmp_V_606 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_606"/></StgValue>
</operation>

<operation id="1699" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.2:1  %tmp_22_9_1_3 = icmp sgt i16 %storemerge_9_0_3, %tmp_V_606

]]></Node>
<StgValue><ssdm name="tmp_22_9_1_3"/></StgValue>
</operation>

<operation id="1700" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.2:2  %tmp_V_607 = select i1 %tmp_22_9_1_3, i16 %storemerge_9_0_3, i16 %tmp_V_606

]]></Node>
<StgValue><ssdm name="tmp_V_607"/></StgValue>
</operation>

<operation id="1701" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.2:3  store i16 %tmp_V_607, i16* %pool_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1702" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.2:4  br i1 %tmp_s, label %76, label %._crit_edge56.9.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="158" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_607)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1705" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:22  %tmp_22_9_0_4 = icmp sgt i16 %pool_buff_val_76_V_2, %tmp_V_596

]]></Node>
<StgValue><ssdm name="tmp_22_9_0_4"/></StgValue>
</operation>

<operation id="1706" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:23  %pool_buff_val_V_load_163 = select i1 %tmp_22_9_0_4, i16 %pool_buff_val_76_V_2, i16 %tmp_V_596

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_163"/></StgValue>
</operation>

<operation id="1707" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:24  %storemerge_9_0_4 = select i1 %tmp_1, i16 %tmp_V_596, i16 %pool_buff_val_V_load_163

]]></Node>
<StgValue><ssdm name="storemerge_9_0_4"/></StgValue>
</operation>

<operation id="1708" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15198">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:26  %pool_buff_val_77_V_2 = load i16* %pool_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_77_V_2"/></StgValue>
</operation>

<operation id="1709" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:31  %pool_buff_val_78_V_2 = load i16* %pool_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V_2"/></StgValue>
</operation>

<operation id="1710" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:36  %pool_buff_val_79_V_2 = load i16* %pool_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V_2"/></StgValue>
</operation>

<operation id="1711" st_id="159" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.3:0  %tmp_V_608 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_608"/></StgValue>
</operation>

<operation id="1712" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.3:1  %tmp_22_9_1_4 = icmp sgt i16 %storemerge_9_0_4, %tmp_V_608

]]></Node>
<StgValue><ssdm name="tmp_22_9_1_4"/></StgValue>
</operation>

<operation id="1713" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.3:2  %tmp_V_609 = select i1 %tmp_22_9_1_4, i16 %storemerge_9_0_4, i16 %tmp_V_608

]]></Node>
<StgValue><ssdm name="tmp_V_609"/></StgValue>
</operation>

<operation id="1714" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.3:3  store i16 %tmp_V_609, i16* %pool_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.3:4  br i1 %tmp_s, label %77, label %._crit_edge56.9.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="159" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_609)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1717" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1718" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:27  %tmp_22_9_0_5 = icmp sgt i16 %pool_buff_val_77_V_2, %tmp_V_597

]]></Node>
<StgValue><ssdm name="tmp_22_9_0_5"/></StgValue>
</operation>

<operation id="1719" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:28  %pool_buff_val_V_load_164 = select i1 %tmp_22_9_0_5, i16 %pool_buff_val_77_V_2, i16 %tmp_V_597

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_164"/></StgValue>
</operation>

<operation id="1720" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:29  %storemerge_9_0_5 = select i1 %tmp_1, i16 %tmp_V_597, i16 %pool_buff_val_V_load_164

]]></Node>
<StgValue><ssdm name="storemerge_9_0_5"/></StgValue>
</operation>

<operation id="1721" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:31  %pool_buff_val_78_V_2 = load i16* %pool_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_78_V_2"/></StgValue>
</operation>

<operation id="1722" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:32  %tmp_22_9_0_6 = icmp sgt i16 %pool_buff_val_78_V_2, %tmp_V_598

]]></Node>
<StgValue><ssdm name="tmp_22_9_0_6"/></StgValue>
</operation>

<operation id="1723" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:33  %pool_buff_val_V_load_165 = select i1 %tmp_22_9_0_6, i16 %pool_buff_val_78_V_2, i16 %tmp_V_598

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_165"/></StgValue>
</operation>

<operation id="1724" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:34  %storemerge_9_0_6 = select i1 %tmp_1, i16 %tmp_V_598, i16 %pool_buff_val_V_load_165

]]></Node>
<StgValue><ssdm name="storemerge_9_0_6"/></StgValue>
</operation>

<operation id="1725" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.8.1.7_ifconv:36  %pool_buff_val_79_V_2 = load i16* %pool_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_79_V_2"/></StgValue>
</operation>

<operation id="1726" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:37  %tmp_22_9_0_7 = icmp sgt i16 %pool_buff_val_79_V_2, %tmp_V_599

]]></Node>
<StgValue><ssdm name="tmp_22_9_0_7"/></StgValue>
</operation>

<operation id="1727" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:38  %pool_buff_val_V_load_166 = select i1 %tmp_22_9_0_7, i16 %pool_buff_val_79_V_2, i16 %tmp_V_599

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_166"/></StgValue>
</operation>

<operation id="1728" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.8.1.7_ifconv:39  %storemerge_9_0_7 = select i1 %tmp_1, i16 %tmp_V_599, i16 %pool_buff_val_V_load_166

]]></Node>
<StgValue><ssdm name="storemerge_9_0_7"/></StgValue>
</operation>

<operation id="1729" st_id="160" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.4:0  %tmp_V_610 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_610"/></StgValue>
</operation>

<operation id="1730" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.4:1  %tmp_22_9_1_5 = icmp sgt i16 %storemerge_9_0_5, %tmp_V_610

]]></Node>
<StgValue><ssdm name="tmp_22_9_1_5"/></StgValue>
</operation>

<operation id="1731" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.4:2  %tmp_V_611 = select i1 %tmp_22_9_1_5, i16 %storemerge_9_0_5, i16 %tmp_V_610

]]></Node>
<StgValue><ssdm name="tmp_V_611"/></StgValue>
</operation>

<operation id="1732" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.4:3  store i16 %tmp_V_611, i16* %pool_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1733" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.4:4  br i1 %tmp_s, label %78, label %._crit_edge56.9.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1734" st_id="160" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_611)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1735" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1736" st_id="161" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.5:0  %tmp_V_612 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_612"/></StgValue>
</operation>

<operation id="1737" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.5:1  %tmp_22_9_1_6 = icmp sgt i16 %storemerge_9_0_6, %tmp_V_612

]]></Node>
<StgValue><ssdm name="tmp_22_9_1_6"/></StgValue>
</operation>

<operation id="1738" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.5:2  %tmp_V_613 = select i1 %tmp_22_9_1_6, i16 %storemerge_9_0_6, i16 %tmp_V_612

]]></Node>
<StgValue><ssdm name="tmp_V_613"/></StgValue>
</operation>

<operation id="1739" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.5:3  store i16 %tmp_V_613, i16* %pool_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.5:4  br i1 %tmp_s, label %79, label %._crit_edge56.9.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1741" st_id="161" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_613)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1742" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1743" st_id="162" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.6:0  %tmp_V_614 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_614"/></StgValue>
</operation>

<operation id="1744" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.6:1  %tmp_22_9_1_7 = icmp sgt i16 %storemerge_9_0_7, %tmp_V_614

]]></Node>
<StgValue><ssdm name="tmp_22_9_1_7"/></StgValue>
</operation>

<operation id="1745" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.6:2  %tmp_V_615 = select i1 %tmp_22_9_1_7, i16 %storemerge_9_0_7, i16 %tmp_V_614

]]></Node>
<StgValue><ssdm name="tmp_V_615"/></StgValue>
</operation>

<operation id="1746" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.6:3  store i16 %tmp_V_615, i16* %pool_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.6:4  br i1 %tmp_s, label %80, label %._crit_edge56.9.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="162" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_615)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.9.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1750" st_id="163" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:0  %tmp_V_616 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_616"/></StgValue>
</operation>

<operation id="1751" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.9.1.7_ifconv:44  br i1 %tmp_s, label %81, label %._crit_edge56.10.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1752" st_id="164" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:5  %tmp_V_617 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_617"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1753" st_id="165" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:10  %tmp_V_618 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_618"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1754" st_id="166" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:15  %tmp_V_619 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_619"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1755" st_id="167" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:20  %tmp_V_620 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_620"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1756" st_id="168" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:25  %tmp_V_621 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_621"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1757" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:1  %pool_buff_val_80_V_2 = load i16* %pool_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V_2"/></StgValue>
</operation>

<operation id="1758" st_id="169" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:30  %tmp_V_622 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_622"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1759" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15210">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:1  %pool_buff_val_80_V_2 = load i16* %pool_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_80_V_2"/></StgValue>
</operation>

<operation id="1760" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15213">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:6  %pool_buff_val_81_V_2 = load i16* %pool_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V_2"/></StgValue>
</operation>

<operation id="1761" st_id="170" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:35  %tmp_V_623 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_623"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1762" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:2  %tmp_22_s = icmp sgt i16 %pool_buff_val_80_V_2, %tmp_V_616

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="1763" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:3  %pool_buff_val_V_load_167 = select i1 %tmp_22_s, i16 %pool_buff_val_80_V_2, i16 %tmp_V_616

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_167"/></StgValue>
</operation>

<operation id="1764" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:4  %storemerge_s = select i1 %tmp_1, i16 %tmp_V_616, i16 %pool_buff_val_V_load_167

]]></Node>
<StgValue><ssdm name="storemerge_s"/></StgValue>
</operation>

<operation id="1765" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15214">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:6  %pool_buff_val_81_V_2 = load i16* %pool_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_81_V_2"/></StgValue>
</operation>

<operation id="1766" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:11  %pool_buff_val_82_V_2 = load i16* %pool_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V_2"/></StgValue>
</operation>

<operation id="1767" st_id="171" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:40  %tmp_V_624 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_624"/></StgValue>
</operation>

<operation id="1768" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:41  %tmp_22_10_1 = icmp sgt i16 %storemerge_s, %tmp_V_624

]]></Node>
<StgValue><ssdm name="tmp_22_10_1"/></StgValue>
</operation>

<operation id="1769" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:42  %tmp_V_625 = select i1 %tmp_22_10_1, i16 %storemerge_s, i16 %tmp_V_624

]]></Node>
<StgValue><ssdm name="tmp_V_625"/></StgValue>
</operation>

<operation id="1770" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:43  store i16 %tmp_V_625, i16* %pool_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1771" st_id="171" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_625)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1773" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:7  %tmp_22_10_0_1 = icmp sgt i16 %pool_buff_val_81_V_2, %tmp_V_617

]]></Node>
<StgValue><ssdm name="tmp_22_10_0_1"/></StgValue>
</operation>

<operation id="1774" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:8  %pool_buff_val_V_load_168 = select i1 %tmp_22_10_0_1, i16 %pool_buff_val_81_V_2, i16 %tmp_V_617

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_168"/></StgValue>
</operation>

<operation id="1775" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:9  %storemerge_10_0_1 = select i1 %tmp_1, i16 %tmp_V_617, i16 %pool_buff_val_V_load_168

]]></Node>
<StgValue><ssdm name="storemerge_10_0_1"/></StgValue>
</operation>

<operation id="1776" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15218">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:11  %pool_buff_val_82_V_2 = load i16* %pool_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_82_V_2"/></StgValue>
</operation>

<operation id="1777" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:16  %pool_buff_val_83_V_2 = load i16* %pool_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V_2"/></StgValue>
</operation>

<operation id="1778" st_id="172" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.0:0  %tmp_V_626 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_626"/></StgValue>
</operation>

<operation id="1779" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.0:1  %tmp_22_10_1_1 = icmp sgt i16 %storemerge_10_0_1, %tmp_V_626

]]></Node>
<StgValue><ssdm name="tmp_22_10_1_1"/></StgValue>
</operation>

<operation id="1780" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.0:2  %tmp_V_627 = select i1 %tmp_22_10_1_1, i16 %storemerge_10_0_1, i16 %tmp_V_626

]]></Node>
<StgValue><ssdm name="tmp_V_627"/></StgValue>
</operation>

<operation id="1781" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.0:3  store i16 %tmp_V_627, i16* %pool_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1782" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.0:4  br i1 %tmp_s, label %82, label %._crit_edge56.10.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1783" st_id="172" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_627)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1785" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:12  %tmp_22_10_0_2 = icmp sgt i16 %pool_buff_val_82_V_2, %tmp_V_618

]]></Node>
<StgValue><ssdm name="tmp_22_10_0_2"/></StgValue>
</operation>

<operation id="1786" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:13  %pool_buff_val_V_load_169 = select i1 %tmp_22_10_0_2, i16 %pool_buff_val_82_V_2, i16 %tmp_V_618

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_169"/></StgValue>
</operation>

<operation id="1787" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:14  %storemerge_10_0_2 = select i1 %tmp_1, i16 %tmp_V_618, i16 %pool_buff_val_V_load_169

]]></Node>
<StgValue><ssdm name="storemerge_10_0_2"/></StgValue>
</operation>

<operation id="1788" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:16  %pool_buff_val_83_V_2 = load i16* %pool_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_83_V_2"/></StgValue>
</operation>

<operation id="1789" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15225">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:21  %pool_buff_val_84_V_2 = load i16* %pool_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V_2"/></StgValue>
</operation>

<operation id="1790" st_id="173" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.1:0  %tmp_V_628 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_628"/></StgValue>
</operation>

<operation id="1791" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.1:1  %tmp_22_10_1_2 = icmp sgt i16 %storemerge_10_0_2, %tmp_V_628

]]></Node>
<StgValue><ssdm name="tmp_22_10_1_2"/></StgValue>
</operation>

<operation id="1792" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.1:2  %tmp_V_629 = select i1 %tmp_22_10_1_2, i16 %storemerge_10_0_2, i16 %tmp_V_628

]]></Node>
<StgValue><ssdm name="tmp_V_629"/></StgValue>
</operation>

<operation id="1793" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.1:3  store i16 %tmp_V_629, i16* %pool_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.1:4  br i1 %tmp_s, label %83, label %._crit_edge56.10.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1795" st_id="173" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_629)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1796" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1797" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15220">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:17  %tmp_22_10_0_3 = icmp sgt i16 %pool_buff_val_83_V_2, %tmp_V_619

]]></Node>
<StgValue><ssdm name="tmp_22_10_0_3"/></StgValue>
</operation>

<operation id="1798" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:18  %pool_buff_val_V_load_170 = select i1 %tmp_22_10_0_3, i16 %pool_buff_val_83_V_2, i16 %tmp_V_619

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_170"/></StgValue>
</operation>

<operation id="1799" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:19  %storemerge_10_0_3 = select i1 %tmp_1, i16 %tmp_V_619, i16 %pool_buff_val_V_load_170

]]></Node>
<StgValue><ssdm name="storemerge_10_0_3"/></StgValue>
</operation>

<operation id="1800" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15226">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:21  %pool_buff_val_84_V_2 = load i16* %pool_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_84_V_2"/></StgValue>
</operation>

<operation id="1801" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15229">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:26  %pool_buff_val_85_V_2 = load i16* %pool_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V_2"/></StgValue>
</operation>

<operation id="1802" st_id="174" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.2:0  %tmp_V_630 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_630"/></StgValue>
</operation>

<operation id="1803" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.2:1  %tmp_22_10_1_3 = icmp sgt i16 %storemerge_10_0_3, %tmp_V_630

]]></Node>
<StgValue><ssdm name="tmp_22_10_1_3"/></StgValue>
</operation>

<operation id="1804" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.2:2  %tmp_V_631 = select i1 %tmp_22_10_1_3, i16 %storemerge_10_0_3, i16 %tmp_V_630

]]></Node>
<StgValue><ssdm name="tmp_V_631"/></StgValue>
</operation>

<operation id="1805" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.2:3  store i16 %tmp_V_631, i16* %pool_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.2:4  br i1 %tmp_s, label %84, label %._crit_edge56.10.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="174" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_631)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1809" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15224">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:22  %tmp_22_10_0_4 = icmp sgt i16 %pool_buff_val_84_V_2, %tmp_V_620

]]></Node>
<StgValue><ssdm name="tmp_22_10_0_4"/></StgValue>
</operation>

<operation id="1810" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15223">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:23  %pool_buff_val_V_load_171 = select i1 %tmp_22_10_0_4, i16 %pool_buff_val_84_V_2, i16 %tmp_V_620

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_171"/></StgValue>
</operation>

<operation id="1811" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:24  %storemerge_10_0_4 = select i1 %tmp_1, i16 %tmp_V_620, i16 %pool_buff_val_V_load_171

]]></Node>
<StgValue><ssdm name="storemerge_10_0_4"/></StgValue>
</operation>

<operation id="1812" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15230">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:26  %pool_buff_val_85_V_2 = load i16* %pool_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_85_V_2"/></StgValue>
</operation>

<operation id="1813" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:31  %pool_buff_val_86_V_2 = load i16* %pool_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V_2"/></StgValue>
</operation>

<operation id="1814" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15237">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:36  %pool_buff_val_87_V_2 = load i16* %pool_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V_2"/></StgValue>
</operation>

<operation id="1815" st_id="175" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.3:0  %tmp_V_632 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_632"/></StgValue>
</operation>

<operation id="1816" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.3:1  %tmp_22_10_1_4 = icmp sgt i16 %storemerge_10_0_4, %tmp_V_632

]]></Node>
<StgValue><ssdm name="tmp_22_10_1_4"/></StgValue>
</operation>

<operation id="1817" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.3:2  %tmp_V_633 = select i1 %tmp_22_10_1_4, i16 %storemerge_10_0_4, i16 %tmp_V_632

]]></Node>
<StgValue><ssdm name="tmp_V_633"/></StgValue>
</operation>

<operation id="1818" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.3:3  store i16 %tmp_V_633, i16* %pool_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1819" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.3:4  br i1 %tmp_s, label %85, label %._crit_edge56.10.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="175" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_633)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1821" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1822" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15228">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:27  %tmp_22_10_0_5 = icmp sgt i16 %pool_buff_val_85_V_2, %tmp_V_621

]]></Node>
<StgValue><ssdm name="tmp_22_10_0_5"/></StgValue>
</operation>

<operation id="1823" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15227">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:28  %pool_buff_val_V_load_172 = select i1 %tmp_22_10_0_5, i16 %pool_buff_val_85_V_2, i16 %tmp_V_621

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_172"/></StgValue>
</operation>

<operation id="1824" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:29  %storemerge_10_0_5 = select i1 %tmp_1, i16 %tmp_V_621, i16 %pool_buff_val_V_load_172

]]></Node>
<StgValue><ssdm name="storemerge_10_0_5"/></StgValue>
</operation>

<operation id="1825" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15234">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:31  %pool_buff_val_86_V_2 = load i16* %pool_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_86_V_2"/></StgValue>
</operation>

<operation id="1826" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15232">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:32  %tmp_22_10_0_6 = icmp sgt i16 %pool_buff_val_86_V_2, %tmp_V_622

]]></Node>
<StgValue><ssdm name="tmp_22_10_0_6"/></StgValue>
</operation>

<operation id="1827" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:33  %pool_buff_val_V_load_173 = select i1 %tmp_22_10_0_6, i16 %pool_buff_val_86_V_2, i16 %tmp_V_622

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_173"/></StgValue>
</operation>

<operation id="1828" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:34  %storemerge_10_0_6 = select i1 %tmp_1, i16 %tmp_V_622, i16 %pool_buff_val_V_load_173

]]></Node>
<StgValue><ssdm name="storemerge_10_0_6"/></StgValue>
</operation>

<operation id="1829" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15238">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.9.1.7_ifconv:36  %pool_buff_val_87_V_2 = load i16* %pool_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_87_V_2"/></StgValue>
</operation>

<operation id="1830" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15236">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:37  %tmp_22_10_0_7 = icmp sgt i16 %pool_buff_val_87_V_2, %tmp_V_623

]]></Node>
<StgValue><ssdm name="tmp_22_10_0_7"/></StgValue>
</operation>

<operation id="1831" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15235">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:38  %pool_buff_val_V_load_174 = select i1 %tmp_22_10_0_7, i16 %pool_buff_val_87_V_2, i16 %tmp_V_623

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_174"/></StgValue>
</operation>

<operation id="1832" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.9.1.7_ifconv:39  %storemerge_10_0_7 = select i1 %tmp_1, i16 %tmp_V_623, i16 %pool_buff_val_V_load_174

]]></Node>
<StgValue><ssdm name="storemerge_10_0_7"/></StgValue>
</operation>

<operation id="1833" st_id="176" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.4:0  %tmp_V_634 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_634"/></StgValue>
</operation>

<operation id="1834" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.4:1  %tmp_22_10_1_5 = icmp sgt i16 %storemerge_10_0_5, %tmp_V_634

]]></Node>
<StgValue><ssdm name="tmp_22_10_1_5"/></StgValue>
</operation>

<operation id="1835" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.4:2  %tmp_V_635 = select i1 %tmp_22_10_1_5, i16 %storemerge_10_0_5, i16 %tmp_V_634

]]></Node>
<StgValue><ssdm name="tmp_V_635"/></StgValue>
</operation>

<operation id="1836" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.4:3  store i16 %tmp_V_635, i16* %pool_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1837" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.4:4  br i1 %tmp_s, label %86, label %._crit_edge56.10.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1838" st_id="176" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_635)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1840" st_id="177" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.5:0  %tmp_V_636 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_636"/></StgValue>
</operation>

<operation id="1841" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.5:1  %tmp_22_10_1_6 = icmp sgt i16 %storemerge_10_0_6, %tmp_V_636

]]></Node>
<StgValue><ssdm name="tmp_22_10_1_6"/></StgValue>
</operation>

<operation id="1842" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.5:2  %tmp_V_637 = select i1 %tmp_22_10_1_6, i16 %storemerge_10_0_6, i16 %tmp_V_636

]]></Node>
<StgValue><ssdm name="tmp_V_637"/></StgValue>
</operation>

<operation id="1843" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.5:3  store i16 %tmp_V_637, i16* %pool_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1844" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.5:4  br i1 %tmp_s, label %87, label %._crit_edge56.10.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="177" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_637)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1846" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1847" st_id="178" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.6:0  %tmp_V_638 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_638"/></StgValue>
</operation>

<operation id="1848" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.6:1  %tmp_22_10_1_7 = icmp sgt i16 %storemerge_10_0_7, %tmp_V_638

]]></Node>
<StgValue><ssdm name="tmp_22_10_1_7"/></StgValue>
</operation>

<operation id="1849" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.6:2  %tmp_V_639 = select i1 %tmp_22_10_1_7, i16 %storemerge_10_0_7, i16 %tmp_V_638

]]></Node>
<StgValue><ssdm name="tmp_V_639"/></StgValue>
</operation>

<operation id="1850" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.6:3  store i16 %tmp_V_639, i16* %pool_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1851" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.6:4  br i1 %tmp_s, label %88, label %._crit_edge56.10.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1852" st_id="178" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_639)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1853" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.10.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1854" st_id="179" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:0  %tmp_V_640 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_640"/></StgValue>
</operation>

<operation id="1855" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.10.1.7_ifconv:44  br i1 %tmp_s, label %89, label %._crit_edge56.11.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1856" st_id="180" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:5  %tmp_V_641 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_641"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1857" st_id="181" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:10  %tmp_V_642 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_642"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1858" st_id="182" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:15  %tmp_V_643 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_643"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1859" st_id="183" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:20  %tmp_V_644 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_644"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1860" st_id="184" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:25  %tmp_V_645 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_645"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1861" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15241">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:1  %pool_buff_val_88_V_2 = load i16* %pool_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V_2"/></StgValue>
</operation>

<operation id="1862" st_id="185" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:30  %tmp_V_646 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_646"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1863" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15242">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:1  %pool_buff_val_88_V_2 = load i16* %pool_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_88_V_2"/></StgValue>
</operation>

<operation id="1864" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15245">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:6  %pool_buff_val_89_V_2 = load i16* %pool_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V_2"/></StgValue>
</operation>

<operation id="1865" st_id="186" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:35  %tmp_V_647 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_647"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1866" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15240">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:2  %tmp_22_10 = icmp sgt i16 %pool_buff_val_88_V_2, %tmp_V_640

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="1867" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15239">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:3  %pool_buff_val_V_load_175 = select i1 %tmp_22_10, i16 %pool_buff_val_88_V_2, i16 %tmp_V_640

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_175"/></StgValue>
</operation>

<operation id="1868" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:4  %storemerge_10 = select i1 %tmp_1, i16 %tmp_V_640, i16 %pool_buff_val_V_load_175

]]></Node>
<StgValue><ssdm name="storemerge_10"/></StgValue>
</operation>

<operation id="1869" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15246">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:6  %pool_buff_val_89_V_2 = load i16* %pool_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_89_V_2"/></StgValue>
</operation>

<operation id="1870" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15249">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:11  %pool_buff_val_90_V_2 = load i16* %pool_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V_2"/></StgValue>
</operation>

<operation id="1871" st_id="187" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:40  %tmp_V_648 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_648"/></StgValue>
</operation>

<operation id="1872" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:41  %tmp_22_11_1 = icmp sgt i16 %storemerge_10, %tmp_V_648

]]></Node>
<StgValue><ssdm name="tmp_22_11_1"/></StgValue>
</operation>

<operation id="1873" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:42  %tmp_V_649 = select i1 %tmp_22_11_1, i16 %storemerge_10, i16 %tmp_V_648

]]></Node>
<StgValue><ssdm name="tmp_V_649"/></StgValue>
</operation>

<operation id="1874" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:43  store i16 %tmp_V_649, i16* %pool_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1875" st_id="187" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_649)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1876" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1877" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15244">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:7  %tmp_22_11_0_1 = icmp sgt i16 %pool_buff_val_89_V_2, %tmp_V_641

]]></Node>
<StgValue><ssdm name="tmp_22_11_0_1"/></StgValue>
</operation>

<operation id="1878" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15243">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:8  %pool_buff_val_V_load_176 = select i1 %tmp_22_11_0_1, i16 %pool_buff_val_89_V_2, i16 %tmp_V_641

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_176"/></StgValue>
</operation>

<operation id="1879" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:9  %storemerge_11_0_1 = select i1 %tmp_1, i16 %tmp_V_641, i16 %pool_buff_val_V_load_176

]]></Node>
<StgValue><ssdm name="storemerge_11_0_1"/></StgValue>
</operation>

<operation id="1880" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15250">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:11  %pool_buff_val_90_V_2 = load i16* %pool_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_90_V_2"/></StgValue>
</operation>

<operation id="1881" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15253">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:16  %pool_buff_val_91_V_2 = load i16* %pool_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V_2"/></StgValue>
</operation>

<operation id="1882" st_id="188" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.0:0  %tmp_V_650 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_650"/></StgValue>
</operation>

<operation id="1883" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.0:1  %tmp_22_11_1_1 = icmp sgt i16 %storemerge_11_0_1, %tmp_V_650

]]></Node>
<StgValue><ssdm name="tmp_22_11_1_1"/></StgValue>
</operation>

<operation id="1884" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.0:2  %tmp_V_651 = select i1 %tmp_22_11_1_1, i16 %storemerge_11_0_1, i16 %tmp_V_650

]]></Node>
<StgValue><ssdm name="tmp_V_651"/></StgValue>
</operation>

<operation id="1885" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.0:3  store i16 %tmp_V_651, i16* %pool_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1886" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.0:4  br i1 %tmp_s, label %90, label %._crit_edge56.11.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1887" st_id="188" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_651)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1888" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1889" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15248">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:12  %tmp_22_11_0_2 = icmp sgt i16 %pool_buff_val_90_V_2, %tmp_V_642

]]></Node>
<StgValue><ssdm name="tmp_22_11_0_2"/></StgValue>
</operation>

<operation id="1890" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15247">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:13  %pool_buff_val_V_load_177 = select i1 %tmp_22_11_0_2, i16 %pool_buff_val_90_V_2, i16 %tmp_V_642

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_177"/></StgValue>
</operation>

<operation id="1891" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:14  %storemerge_11_0_2 = select i1 %tmp_1, i16 %tmp_V_642, i16 %pool_buff_val_V_load_177

]]></Node>
<StgValue><ssdm name="storemerge_11_0_2"/></StgValue>
</operation>

<operation id="1892" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15254">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:16  %pool_buff_val_91_V_2 = load i16* %pool_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_91_V_2"/></StgValue>
</operation>

<operation id="1893" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15257">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:21  %pool_buff_val_92_V_2 = load i16* %pool_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V_2"/></StgValue>
</operation>

<operation id="1894" st_id="189" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.1:0  %tmp_V_652 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_652"/></StgValue>
</operation>

<operation id="1895" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.1:1  %tmp_22_11_1_2 = icmp sgt i16 %storemerge_11_0_2, %tmp_V_652

]]></Node>
<StgValue><ssdm name="tmp_22_11_1_2"/></StgValue>
</operation>

<operation id="1896" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.1:2  %tmp_V_653 = select i1 %tmp_22_11_1_2, i16 %storemerge_11_0_2, i16 %tmp_V_652

]]></Node>
<StgValue><ssdm name="tmp_V_653"/></StgValue>
</operation>

<operation id="1897" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.1:3  store i16 %tmp_V_653, i16* %pool_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1898" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.1:4  br i1 %tmp_s, label %91, label %._crit_edge56.11.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1899" st_id="189" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_653)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1900" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1901" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15252">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:17  %tmp_22_11_0_3 = icmp sgt i16 %pool_buff_val_91_V_2, %tmp_V_643

]]></Node>
<StgValue><ssdm name="tmp_22_11_0_3"/></StgValue>
</operation>

<operation id="1902" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15251">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:18  %pool_buff_val_V_load_178 = select i1 %tmp_22_11_0_3, i16 %pool_buff_val_91_V_2, i16 %tmp_V_643

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_178"/></StgValue>
</operation>

<operation id="1903" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:19  %storemerge_11_0_3 = select i1 %tmp_1, i16 %tmp_V_643, i16 %pool_buff_val_V_load_178

]]></Node>
<StgValue><ssdm name="storemerge_11_0_3"/></StgValue>
</operation>

<operation id="1904" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15258">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:21  %pool_buff_val_92_V_2 = load i16* %pool_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_92_V_2"/></StgValue>
</operation>

<operation id="1905" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15261">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:26  %pool_buff_val_93_V_2 = load i16* %pool_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V_2"/></StgValue>
</operation>

<operation id="1906" st_id="190" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.2:0  %tmp_V_654 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_654"/></StgValue>
</operation>

<operation id="1907" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.2:1  %tmp_22_11_1_3 = icmp sgt i16 %storemerge_11_0_3, %tmp_V_654

]]></Node>
<StgValue><ssdm name="tmp_22_11_1_3"/></StgValue>
</operation>

<operation id="1908" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.2:2  %tmp_V_655 = select i1 %tmp_22_11_1_3, i16 %storemerge_11_0_3, i16 %tmp_V_654

]]></Node>
<StgValue><ssdm name="tmp_V_655"/></StgValue>
</operation>

<operation id="1909" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.2:3  store i16 %tmp_V_655, i16* %pool_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1910" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.2:4  br i1 %tmp_s, label %92, label %._crit_edge56.11.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1911" st_id="190" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_655)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1912" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1913" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15256">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:22  %tmp_22_11_0_4 = icmp sgt i16 %pool_buff_val_92_V_2, %tmp_V_644

]]></Node>
<StgValue><ssdm name="tmp_22_11_0_4"/></StgValue>
</operation>

<operation id="1914" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15255">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:23  %pool_buff_val_V_load_179 = select i1 %tmp_22_11_0_4, i16 %pool_buff_val_92_V_2, i16 %tmp_V_644

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_179"/></StgValue>
</operation>

<operation id="1915" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:24  %storemerge_11_0_4 = select i1 %tmp_1, i16 %tmp_V_644, i16 %pool_buff_val_V_load_179

]]></Node>
<StgValue><ssdm name="storemerge_11_0_4"/></StgValue>
</operation>

<operation id="1916" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:26  %pool_buff_val_93_V_2 = load i16* %pool_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_93_V_2"/></StgValue>
</operation>

<operation id="1917" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15265">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:31  %pool_buff_val_94_V_2 = load i16* %pool_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V_2"/></StgValue>
</operation>

<operation id="1918" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15269">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:36  %pool_buff_val_95_V_2 = load i16* %pool_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V_2"/></StgValue>
</operation>

<operation id="1919" st_id="191" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.3:0  %tmp_V_656 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_656"/></StgValue>
</operation>

<operation id="1920" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.3:1  %tmp_22_11_1_4 = icmp sgt i16 %storemerge_11_0_4, %tmp_V_656

]]></Node>
<StgValue><ssdm name="tmp_22_11_1_4"/></StgValue>
</operation>

<operation id="1921" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.3:2  %tmp_V_657 = select i1 %tmp_22_11_1_4, i16 %storemerge_11_0_4, i16 %tmp_V_656

]]></Node>
<StgValue><ssdm name="tmp_V_657"/></StgValue>
</operation>

<operation id="1922" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.3:3  store i16 %tmp_V_657, i16* %pool_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1923" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.3:4  br i1 %tmp_s, label %93, label %._crit_edge56.11.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1924" st_id="191" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_657)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1925" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1926" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15260">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:27  %tmp_22_11_0_5 = icmp sgt i16 %pool_buff_val_93_V_2, %tmp_V_645

]]></Node>
<StgValue><ssdm name="tmp_22_11_0_5"/></StgValue>
</operation>

<operation id="1927" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15259">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:28  %pool_buff_val_V_load_180 = select i1 %tmp_22_11_0_5, i16 %pool_buff_val_93_V_2, i16 %tmp_V_645

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_180"/></StgValue>
</operation>

<operation id="1928" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:29  %storemerge_11_0_5 = select i1 %tmp_1, i16 %tmp_V_645, i16 %pool_buff_val_V_load_180

]]></Node>
<StgValue><ssdm name="storemerge_11_0_5"/></StgValue>
</operation>

<operation id="1929" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15266">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:31  %pool_buff_val_94_V_2 = load i16* %pool_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_94_V_2"/></StgValue>
</operation>

<operation id="1930" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15264">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:32  %tmp_22_11_0_6 = icmp sgt i16 %pool_buff_val_94_V_2, %tmp_V_646

]]></Node>
<StgValue><ssdm name="tmp_22_11_0_6"/></StgValue>
</operation>

<operation id="1931" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15263">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:33  %pool_buff_val_V_load_181 = select i1 %tmp_22_11_0_6, i16 %pool_buff_val_94_V_2, i16 %tmp_V_646

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_181"/></StgValue>
</operation>

<operation id="1932" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:34  %storemerge_11_0_6 = select i1 %tmp_1, i16 %tmp_V_646, i16 %pool_buff_val_V_load_181

]]></Node>
<StgValue><ssdm name="storemerge_11_0_6"/></StgValue>
</operation>

<operation id="1933" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15270">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.10.1.7_ifconv:36  %pool_buff_val_95_V_2 = load i16* %pool_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_95_V_2"/></StgValue>
</operation>

<operation id="1934" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15268">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:37  %tmp_22_11_0_7 = icmp sgt i16 %pool_buff_val_95_V_2, %tmp_V_647

]]></Node>
<StgValue><ssdm name="tmp_22_11_0_7"/></StgValue>
</operation>

<operation id="1935" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15267">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:38  %pool_buff_val_V_load_182 = select i1 %tmp_22_11_0_7, i16 %pool_buff_val_95_V_2, i16 %tmp_V_647

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_182"/></StgValue>
</operation>

<operation id="1936" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.10.1.7_ifconv:39  %storemerge_11_0_7 = select i1 %tmp_1, i16 %tmp_V_647, i16 %pool_buff_val_V_load_182

]]></Node>
<StgValue><ssdm name="storemerge_11_0_7"/></StgValue>
</operation>

<operation id="1937" st_id="192" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.4:0  %tmp_V_658 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_658"/></StgValue>
</operation>

<operation id="1938" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.4:1  %tmp_22_11_1_5 = icmp sgt i16 %storemerge_11_0_5, %tmp_V_658

]]></Node>
<StgValue><ssdm name="tmp_22_11_1_5"/></StgValue>
</operation>

<operation id="1939" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.4:2  %tmp_V_659 = select i1 %tmp_22_11_1_5, i16 %storemerge_11_0_5, i16 %tmp_V_658

]]></Node>
<StgValue><ssdm name="tmp_V_659"/></StgValue>
</operation>

<operation id="1940" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.4:3  store i16 %tmp_V_659, i16* %pool_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1941" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.4:4  br i1 %tmp_s, label %94, label %._crit_edge56.11.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="192" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_659)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1943" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1944" st_id="193" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.5:0  %tmp_V_660 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_660"/></StgValue>
</operation>

<operation id="1945" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.5:1  %tmp_22_11_1_6 = icmp sgt i16 %storemerge_11_0_6, %tmp_V_660

]]></Node>
<StgValue><ssdm name="tmp_22_11_1_6"/></StgValue>
</operation>

<operation id="1946" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.5:2  %tmp_V_661 = select i1 %tmp_22_11_1_6, i16 %storemerge_11_0_6, i16 %tmp_V_660

]]></Node>
<StgValue><ssdm name="tmp_V_661"/></StgValue>
</operation>

<operation id="1947" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.5:3  store i16 %tmp_V_661, i16* %pool_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1948" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.5:4  br i1 %tmp_s, label %95, label %._crit_edge56.11.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1949" st_id="193" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_661)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1950" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1951" st_id="194" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.6:0  %tmp_V_662 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_662"/></StgValue>
</operation>

<operation id="1952" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.6:1  %tmp_22_11_1_7 = icmp sgt i16 %storemerge_11_0_7, %tmp_V_662

]]></Node>
<StgValue><ssdm name="tmp_22_11_1_7"/></StgValue>
</operation>

<operation id="1953" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.6:2  %tmp_V_663 = select i1 %tmp_22_11_1_7, i16 %storemerge_11_0_7, i16 %tmp_V_662

]]></Node>
<StgValue><ssdm name="tmp_V_663"/></StgValue>
</operation>

<operation id="1954" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.6:3  store i16 %tmp_V_663, i16* %pool_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.6:4  br i1 %tmp_s, label %96, label %._crit_edge56.11.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="194" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_663)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.11.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1958" st_id="195" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:0  %tmp_V_664 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_664"/></StgValue>
</operation>

<operation id="1959" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.11.1.7_ifconv:44  br i1 %tmp_s, label %97, label %._crit_edge56.12.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1960" st_id="196" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:5  %tmp_V_665 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_665"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1961" st_id="197" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:10  %tmp_V_666 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_666"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1962" st_id="198" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:15  %tmp_V_667 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_667"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1963" st_id="199" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:20  %tmp_V_668 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_668"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1964" st_id="200" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:25  %tmp_V_669 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_669"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1965" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:1  %pool_buff_val_96_V_1 = load i16* %pool_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_96_V_1"/></StgValue>
</operation>

<operation id="1966" st_id="201" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:30  %tmp_V_670 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_670"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1967" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15274">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:1  %pool_buff_val_96_V_1 = load i16* %pool_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_96_V_1"/></StgValue>
</operation>

<operation id="1968" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15277">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:6  %pool_buff_val_97_V_1 = load i16* %pool_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_97_V_1"/></StgValue>
</operation>

<operation id="1969" st_id="202" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:35  %tmp_V_671 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_671"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1970" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15272">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:2  %tmp_22_11 = icmp sgt i16 %pool_buff_val_96_V_1, %tmp_V_664

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="1971" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15271">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:3  %pool_buff_val_V_load_183 = select i1 %tmp_22_11, i16 %pool_buff_val_96_V_1, i16 %tmp_V_664

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_183"/></StgValue>
</operation>

<operation id="1972" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:4  %storemerge_11 = select i1 %tmp_1, i16 %tmp_V_664, i16 %pool_buff_val_V_load_183

]]></Node>
<StgValue><ssdm name="storemerge_11"/></StgValue>
</operation>

<operation id="1973" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15278">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:6  %pool_buff_val_97_V_1 = load i16* %pool_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_97_V_1"/></StgValue>
</operation>

<operation id="1974" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:11  %pool_buff_val_98_V_1 = load i16* %pool_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_98_V_1"/></StgValue>
</operation>

<operation id="1975" st_id="203" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:40  %tmp_V_672 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_672"/></StgValue>
</operation>

<operation id="1976" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:41  %tmp_22_12_1 = icmp sgt i16 %storemerge_11, %tmp_V_672

]]></Node>
<StgValue><ssdm name="tmp_22_12_1"/></StgValue>
</operation>

<operation id="1977" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:42  %tmp_V_673 = select i1 %tmp_22_12_1, i16 %storemerge_11, i16 %tmp_V_672

]]></Node>
<StgValue><ssdm name="tmp_V_673"/></StgValue>
</operation>

<operation id="1978" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:43  store i16 %tmp_V_673, i16* %pool_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1979" st_id="203" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_673)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1981" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15276">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:7  %tmp_22_12_0_1 = icmp sgt i16 %pool_buff_val_97_V_1, %tmp_V_665

]]></Node>
<StgValue><ssdm name="tmp_22_12_0_1"/></StgValue>
</operation>

<operation id="1982" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15275">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:8  %pool_buff_val_V_load_184 = select i1 %tmp_22_12_0_1, i16 %pool_buff_val_97_V_1, i16 %tmp_V_665

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_184"/></StgValue>
</operation>

<operation id="1983" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:9  %storemerge_12_0_1 = select i1 %tmp_1, i16 %tmp_V_665, i16 %pool_buff_val_V_load_184

]]></Node>
<StgValue><ssdm name="storemerge_12_0_1"/></StgValue>
</operation>

<operation id="1984" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15282">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:11  %pool_buff_val_98_V_1 = load i16* %pool_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_98_V_1"/></StgValue>
</operation>

<operation id="1985" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15285">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:16  %pool_buff_val_99_V_1 = load i16* %pool_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_99_V_1"/></StgValue>
</operation>

<operation id="1986" st_id="204" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.0:0  %tmp_V_674 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_674"/></StgValue>
</operation>

<operation id="1987" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.0:1  %tmp_22_12_1_1 = icmp sgt i16 %storemerge_12_0_1, %tmp_V_674

]]></Node>
<StgValue><ssdm name="tmp_22_12_1_1"/></StgValue>
</operation>

<operation id="1988" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.0:2  %tmp_V_675 = select i1 %tmp_22_12_1_1, i16 %storemerge_12_0_1, i16 %tmp_V_674

]]></Node>
<StgValue><ssdm name="tmp_V_675"/></StgValue>
</operation>

<operation id="1989" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.0:3  store i16 %tmp_V_675, i16* %pool_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.0:4  br i1 %tmp_s, label %98, label %._crit_edge56.12.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1991" st_id="204" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_675)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1993" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:12  %tmp_22_12_0_2 = icmp sgt i16 %pool_buff_val_98_V_1, %tmp_V_666

]]></Node>
<StgValue><ssdm name="tmp_22_12_0_2"/></StgValue>
</operation>

<operation id="1994" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15279">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:13  %pool_buff_val_V_load_185 = select i1 %tmp_22_12_0_2, i16 %pool_buff_val_98_V_1, i16 %tmp_V_666

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_185"/></StgValue>
</operation>

<operation id="1995" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:14  %storemerge_12_0_2 = select i1 %tmp_1, i16 %tmp_V_666, i16 %pool_buff_val_V_load_185

]]></Node>
<StgValue><ssdm name="storemerge_12_0_2"/></StgValue>
</operation>

<operation id="1996" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15286">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:16  %pool_buff_val_99_V_1 = load i16* %pool_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_99_V_1"/></StgValue>
</operation>

<operation id="1997" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15289">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:21  %pool_buff_val_100_V_2 = load i16* %pool_buff_val_100_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_100_V_2"/></StgValue>
</operation>

<operation id="1998" st_id="205" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.1:0  %tmp_V_676 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_676"/></StgValue>
</operation>

<operation id="1999" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.1:1  %tmp_22_12_1_2 = icmp sgt i16 %storemerge_12_0_2, %tmp_V_676

]]></Node>
<StgValue><ssdm name="tmp_22_12_1_2"/></StgValue>
</operation>

<operation id="2000" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.1:2  %tmp_V_677 = select i1 %tmp_22_12_1_2, i16 %storemerge_12_0_2, i16 %tmp_V_676

]]></Node>
<StgValue><ssdm name="tmp_V_677"/></StgValue>
</operation>

<operation id="2001" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.1:3  store i16 %tmp_V_677, i16* %pool_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.1:4  br i1 %tmp_s, label %99, label %._crit_edge56.12.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2003" st_id="205" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_677)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2004" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2005" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15284">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:17  %tmp_22_12_0_3 = icmp sgt i16 %pool_buff_val_99_V_1, %tmp_V_667

]]></Node>
<StgValue><ssdm name="tmp_22_12_0_3"/></StgValue>
</operation>

<operation id="2006" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15283">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:18  %pool_buff_val_V_load_186 = select i1 %tmp_22_12_0_3, i16 %pool_buff_val_99_V_1, i16 %tmp_V_667

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_186"/></StgValue>
</operation>

<operation id="2007" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:19  %storemerge_12_0_3 = select i1 %tmp_1, i16 %tmp_V_667, i16 %pool_buff_val_V_load_186

]]></Node>
<StgValue><ssdm name="storemerge_12_0_3"/></StgValue>
</operation>

<operation id="2008" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15290">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:21  %pool_buff_val_100_V_2 = load i16* %pool_buff_val_100_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_100_V_2"/></StgValue>
</operation>

<operation id="2009" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15293">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:26  %pool_buff_val_101_V_2 = load i16* %pool_buff_val_101_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_101_V_2"/></StgValue>
</operation>

<operation id="2010" st_id="206" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.2:0  %tmp_V_678 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_678"/></StgValue>
</operation>

<operation id="2011" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.2:1  %tmp_22_12_1_3 = icmp sgt i16 %storemerge_12_0_3, %tmp_V_678

]]></Node>
<StgValue><ssdm name="tmp_22_12_1_3"/></StgValue>
</operation>

<operation id="2012" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.2:2  %tmp_V_679 = select i1 %tmp_22_12_1_3, i16 %storemerge_12_0_3, i16 %tmp_V_678

]]></Node>
<StgValue><ssdm name="tmp_V_679"/></StgValue>
</operation>

<operation id="2013" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.2:3  store i16 %tmp_V_679, i16* %pool_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.2:4  br i1 %tmp_s, label %100, label %._crit_edge56.12.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2015" st_id="206" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_679)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2017" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15288">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:22  %tmp_22_12_0_4 = icmp sgt i16 %pool_buff_val_100_V_2, %tmp_V_668

]]></Node>
<StgValue><ssdm name="tmp_22_12_0_4"/></StgValue>
</operation>

<operation id="2018" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15287">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:23  %pool_buff_val_V_load_187 = select i1 %tmp_22_12_0_4, i16 %pool_buff_val_100_V_2, i16 %tmp_V_668

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_187"/></StgValue>
</operation>

<operation id="2019" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:24  %storemerge_12_0_4 = select i1 %tmp_1, i16 %tmp_V_668, i16 %pool_buff_val_V_load_187

]]></Node>
<StgValue><ssdm name="storemerge_12_0_4"/></StgValue>
</operation>

<operation id="2020" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15294">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:26  %pool_buff_val_101_V_2 = load i16* %pool_buff_val_101_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_101_V_2"/></StgValue>
</operation>

<operation id="2021" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15297">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:31  %pool_buff_val_102_V_2 = load i16* %pool_buff_val_102_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_102_V_2"/></StgValue>
</operation>

<operation id="2022" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15301">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:36  %pool_buff_val_103_V_2 = load i16* %pool_buff_val_103_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_103_V_2"/></StgValue>
</operation>

<operation id="2023" st_id="207" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.3:0  %tmp_V_680 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_680"/></StgValue>
</operation>

<operation id="2024" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.3:1  %tmp_22_12_1_4 = icmp sgt i16 %storemerge_12_0_4, %tmp_V_680

]]></Node>
<StgValue><ssdm name="tmp_22_12_1_4"/></StgValue>
</operation>

<operation id="2025" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.3:2  %tmp_V_681 = select i1 %tmp_22_12_1_4, i16 %storemerge_12_0_4, i16 %tmp_V_680

]]></Node>
<StgValue><ssdm name="tmp_V_681"/></StgValue>
</operation>

<operation id="2026" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.3:3  store i16 %tmp_V_681, i16* %pool_buff_val_100_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.3:4  br i1 %tmp_s, label %101, label %._crit_edge56.12.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="207" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_681)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2029" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2030" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15292">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:27  %tmp_22_12_0_5 = icmp sgt i16 %pool_buff_val_101_V_2, %tmp_V_669

]]></Node>
<StgValue><ssdm name="tmp_22_12_0_5"/></StgValue>
</operation>

<operation id="2031" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15291">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:28  %pool_buff_val_V_load_188 = select i1 %tmp_22_12_0_5, i16 %pool_buff_val_101_V_2, i16 %tmp_V_669

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_188"/></StgValue>
</operation>

<operation id="2032" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:29  %storemerge_12_0_5 = select i1 %tmp_1, i16 %tmp_V_669, i16 %pool_buff_val_V_load_188

]]></Node>
<StgValue><ssdm name="storemerge_12_0_5"/></StgValue>
</operation>

<operation id="2033" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15298">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:31  %pool_buff_val_102_V_2 = load i16* %pool_buff_val_102_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_102_V_2"/></StgValue>
</operation>

<operation id="2034" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15296">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:32  %tmp_22_12_0_6 = icmp sgt i16 %pool_buff_val_102_V_2, %tmp_V_670

]]></Node>
<StgValue><ssdm name="tmp_22_12_0_6"/></StgValue>
</operation>

<operation id="2035" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15295">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:33  %pool_buff_val_V_load_189 = select i1 %tmp_22_12_0_6, i16 %pool_buff_val_102_V_2, i16 %tmp_V_670

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_189"/></StgValue>
</operation>

<operation id="2036" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:34  %storemerge_12_0_6 = select i1 %tmp_1, i16 %tmp_V_670, i16 %pool_buff_val_V_load_189

]]></Node>
<StgValue><ssdm name="storemerge_12_0_6"/></StgValue>
</operation>

<operation id="2037" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15302">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.11.1.7_ifconv:36  %pool_buff_val_103_V_2 = load i16* %pool_buff_val_103_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_103_V_2"/></StgValue>
</operation>

<operation id="2038" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15300">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:37  %tmp_22_12_0_7 = icmp sgt i16 %pool_buff_val_103_V_2, %tmp_V_671

]]></Node>
<StgValue><ssdm name="tmp_22_12_0_7"/></StgValue>
</operation>

<operation id="2039" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15299">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:38  %pool_buff_val_V_load_190 = select i1 %tmp_22_12_0_7, i16 %pool_buff_val_103_V_2, i16 %tmp_V_671

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_190"/></StgValue>
</operation>

<operation id="2040" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.11.1.7_ifconv:39  %storemerge_12_0_7 = select i1 %tmp_1, i16 %tmp_V_671, i16 %pool_buff_val_V_load_190

]]></Node>
<StgValue><ssdm name="storemerge_12_0_7"/></StgValue>
</operation>

<operation id="2041" st_id="208" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.4:0  %tmp_V_682 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_682"/></StgValue>
</operation>

<operation id="2042" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.4:1  %tmp_22_12_1_5 = icmp sgt i16 %storemerge_12_0_5, %tmp_V_682

]]></Node>
<StgValue><ssdm name="tmp_22_12_1_5"/></StgValue>
</operation>

<operation id="2043" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.4:2  %tmp_V_683 = select i1 %tmp_22_12_1_5, i16 %storemerge_12_0_5, i16 %tmp_V_682

]]></Node>
<StgValue><ssdm name="tmp_V_683"/></StgValue>
</operation>

<operation id="2044" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.4:3  store i16 %tmp_V_683, i16* %pool_buff_val_101_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2045" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.4:4  br i1 %tmp_s, label %102, label %._crit_edge56.12.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2046" st_id="208" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_683)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2047" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2048" st_id="209" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.5:0  %tmp_V_684 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_684"/></StgValue>
</operation>

<operation id="2049" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.5:1  %tmp_22_12_1_6 = icmp sgt i16 %storemerge_12_0_6, %tmp_V_684

]]></Node>
<StgValue><ssdm name="tmp_22_12_1_6"/></StgValue>
</operation>

<operation id="2050" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.5:2  %tmp_V_685 = select i1 %tmp_22_12_1_6, i16 %storemerge_12_0_6, i16 %tmp_V_684

]]></Node>
<StgValue><ssdm name="tmp_V_685"/></StgValue>
</operation>

<operation id="2051" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.5:3  store i16 %tmp_V_685, i16* %pool_buff_val_102_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.5:4  br i1 %tmp_s, label %103, label %._crit_edge56.12.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2053" st_id="209" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_685)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2055" st_id="210" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.6:0  %tmp_V_686 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_686"/></StgValue>
</operation>

<operation id="2056" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.6:1  %tmp_22_12_1_7 = icmp sgt i16 %storemerge_12_0_7, %tmp_V_686

]]></Node>
<StgValue><ssdm name="tmp_22_12_1_7"/></StgValue>
</operation>

<operation id="2057" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.6:2  %tmp_V_687 = select i1 %tmp_22_12_1_7, i16 %storemerge_12_0_7, i16 %tmp_V_686

]]></Node>
<StgValue><ssdm name="tmp_V_687"/></StgValue>
</operation>

<operation id="2058" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.6:3  store i16 %tmp_V_687, i16* %pool_buff_val_103_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2059" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.6:4  br i1 %tmp_s, label %104, label %._crit_edge56.12.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="210" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_687)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.12.1.7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2062" st_id="211" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:0  %tmp_V_688 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_688"/></StgValue>
</operation>

<operation id="2063" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.12.1.7_ifconv:44  br i1 %tmp_s, label %105, label %._crit_edge56.13.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2064" st_id="212" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:5  %tmp_V_689 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_689"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2065" st_id="213" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:10  %tmp_V_690 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_690"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2066" st_id="214" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:15  %tmp_V_691 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_691"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2067" st_id="215" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:20  %tmp_V_692 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_692"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2068" st_id="216" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:25  %tmp_V_693 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_693"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2069" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15305">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:1  %pool_buff_val_104_V_2 = load i16* %pool_buff_val_104_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_104_V_2"/></StgValue>
</operation>

<operation id="2070" st_id="217" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:30  %tmp_V_694 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_694"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2071" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15306">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:1  %pool_buff_val_104_V_2 = load i16* %pool_buff_val_104_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_104_V_2"/></StgValue>
</operation>

<operation id="2072" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15309">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:6  %pool_buff_val_105_V_2 = load i16* %pool_buff_val_105_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_105_V_2"/></StgValue>
</operation>

<operation id="2073" st_id="218" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:35  %tmp_V_695 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_695"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2074" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15304">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:2  %tmp_22_12 = icmp sgt i16 %pool_buff_val_104_V_2, %tmp_V_688

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="2075" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15303">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:3  %pool_buff_val_V_load_191 = select i1 %tmp_22_12, i16 %pool_buff_val_104_V_2, i16 %tmp_V_688

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_191"/></StgValue>
</operation>

<operation id="2076" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:4  %storemerge_12 = select i1 %tmp_1, i16 %tmp_V_688, i16 %pool_buff_val_V_load_191

]]></Node>
<StgValue><ssdm name="storemerge_12"/></StgValue>
</operation>

<operation id="2077" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15310">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:6  %pool_buff_val_105_V_2 = load i16* %pool_buff_val_105_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_105_V_2"/></StgValue>
</operation>

<operation id="2078" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15313">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:11  %pool_buff_val_106_V_2 = load i16* %pool_buff_val_106_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_106_V_2"/></StgValue>
</operation>

<operation id="2079" st_id="219" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:40  %tmp_V_696 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_696"/></StgValue>
</operation>

<operation id="2080" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:41  %tmp_22_13_1 = icmp sgt i16 %storemerge_12, %tmp_V_696

]]></Node>
<StgValue><ssdm name="tmp_22_13_1"/></StgValue>
</operation>

<operation id="2081" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:42  %tmp_V_697 = select i1 %tmp_22_13_1, i16 %storemerge_12, i16 %tmp_V_696

]]></Node>
<StgValue><ssdm name="tmp_V_697"/></StgValue>
</operation>

<operation id="2082" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:43  store i16 %tmp_V_697, i16* %pool_buff_val_104_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="219" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13776">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_697)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13776">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2085" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15308">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:7  %tmp_22_13_0_1 = icmp sgt i16 %pool_buff_val_105_V_2, %tmp_V_689

]]></Node>
<StgValue><ssdm name="tmp_22_13_0_1"/></StgValue>
</operation>

<operation id="2086" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15307">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:8  %pool_buff_val_V_load_192 = select i1 %tmp_22_13_0_1, i16 %pool_buff_val_105_V_2, i16 %tmp_V_689

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_192"/></StgValue>
</operation>

<operation id="2087" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:9  %storemerge_13_0_1 = select i1 %tmp_1, i16 %tmp_V_689, i16 %pool_buff_val_V_load_192

]]></Node>
<StgValue><ssdm name="storemerge_13_0_1"/></StgValue>
</operation>

<operation id="2088" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15314">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:11  %pool_buff_val_106_V_2 = load i16* %pool_buff_val_106_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_106_V_2"/></StgValue>
</operation>

<operation id="2089" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15317">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:16  %pool_buff_val_107_V_2 = load i16* %pool_buff_val_107_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_107_V_2"/></StgValue>
</operation>

<operation id="2090" st_id="220" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13777">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.0:0  %tmp_V_698 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_698"/></StgValue>
</operation>

<operation id="2091" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13777">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.0:1  %tmp_22_13_1_1 = icmp sgt i16 %storemerge_13_0_1, %tmp_V_698

]]></Node>
<StgValue><ssdm name="tmp_22_13_1_1"/></StgValue>
</operation>

<operation id="2092" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13777">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.13.1.0:2  %tmp_V_699 = select i1 %tmp_22_13_1_1, i16 %storemerge_13_0_1, i16 %tmp_V_698

]]></Node>
<StgValue><ssdm name="tmp_V_699"/></StgValue>
</operation>

<operation id="2093" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13777">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.13.1.0:3  store i16 %tmp_V_699, i16* %pool_buff_val_105_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13777">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.13.1.0:4  br i1 %tmp_s, label %106, label %._crit_edge56.13.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="220" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13778">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_699)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13778">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2097" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15312">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:12  %tmp_22_13_0_2 = icmp sgt i16 %pool_buff_val_106_V_2, %tmp_V_690

]]></Node>
<StgValue><ssdm name="tmp_22_13_0_2"/></StgValue>
</operation>

<operation id="2098" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15311">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:13  %pool_buff_val_V_load_193 = select i1 %tmp_22_13_0_2, i16 %pool_buff_val_106_V_2, i16 %tmp_V_690

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_193"/></StgValue>
</operation>

<operation id="2099" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:14  %storemerge_13_0_2 = select i1 %tmp_1, i16 %tmp_V_690, i16 %pool_buff_val_V_load_193

]]></Node>
<StgValue><ssdm name="storemerge_13_0_2"/></StgValue>
</operation>

<operation id="2100" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15318">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:16  %pool_buff_val_107_V_2 = load i16* %pool_buff_val_107_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_107_V_2"/></StgValue>
</operation>

<operation id="2101" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15321">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:21  %pool_buff_val_108_V_2 = load i16* %pool_buff_val_108_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_108_V_2"/></StgValue>
</operation>

<operation id="2102" st_id="221" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13779">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.1:0  %tmp_V_700 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_700"/></StgValue>
</operation>

<operation id="2103" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13779">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.1:1  %tmp_22_13_1_2 = icmp sgt i16 %storemerge_13_0_2, %tmp_V_700

]]></Node>
<StgValue><ssdm name="tmp_22_13_1_2"/></StgValue>
</operation>

<operation id="2104" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13779">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.13.1.1:2  %tmp_V_701 = select i1 %tmp_22_13_1_2, i16 %storemerge_13_0_2, i16 %tmp_V_700

]]></Node>
<StgValue><ssdm name="tmp_V_701"/></StgValue>
</operation>

<operation id="2105" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13779">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.13.1.1:3  store i16 %tmp_V_701, i16* %pool_buff_val_106_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13779">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.13.1.1:4  br i1 %tmp_s, label %107, label %._crit_edge56.13.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="221" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13780">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_701)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13780">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2109" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15316">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:17  %tmp_22_13_0_3 = icmp sgt i16 %pool_buff_val_107_V_2, %tmp_V_691

]]></Node>
<StgValue><ssdm name="tmp_22_13_0_3"/></StgValue>
</operation>

<operation id="2110" st_id="222" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15315">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:18  %pool_buff_val_V_load_194 = select i1 %tmp_22_13_0_3, i16 %pool_buff_val_107_V_2, i16 %tmp_V_691

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_194"/></StgValue>
</operation>

<operation id="2111" st_id="222" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:19  %storemerge_13_0_3 = select i1 %tmp_1, i16 %tmp_V_691, i16 %pool_buff_val_V_load_194

]]></Node>
<StgValue><ssdm name="storemerge_13_0_3"/></StgValue>
</operation>

<operation id="2112" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15322">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:21  %pool_buff_val_108_V_2 = load i16* %pool_buff_val_108_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_108_V_2"/></StgValue>
</operation>

<operation id="2113" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:26  %pool_buff_val_109_V_2 = load i16* %pool_buff_val_109_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_109_V_2"/></StgValue>
</operation>

<operation id="2114" st_id="222" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13781">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.2:0  %tmp_V_702 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_702"/></StgValue>
</operation>

<operation id="2115" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13781">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.2:1  %tmp_22_13_1_3 = icmp sgt i16 %storemerge_13_0_3, %tmp_V_702

]]></Node>
<StgValue><ssdm name="tmp_22_13_1_3"/></StgValue>
</operation>

<operation id="2116" st_id="222" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13781">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.13.1.2:2  %tmp_V_703 = select i1 %tmp_22_13_1_3, i16 %storemerge_13_0_3, i16 %tmp_V_702

]]></Node>
<StgValue><ssdm name="tmp_V_703"/></StgValue>
</operation>

<operation id="2117" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13781">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.13.1.2:3  store i16 %tmp_V_703, i16* %pool_buff_val_107_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2118" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13781">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.13.1.2:4  br i1 %tmp_s, label %108, label %._crit_edge56.13.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="222" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13782">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_703)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13782">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2121" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15320">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:22  %tmp_22_13_0_4 = icmp sgt i16 %pool_buff_val_108_V_2, %tmp_V_692

]]></Node>
<StgValue><ssdm name="tmp_22_13_0_4"/></StgValue>
</operation>

<operation id="2122" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15319">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:23  %pool_buff_val_V_load_195 = select i1 %tmp_22_13_0_4, i16 %pool_buff_val_108_V_2, i16 %tmp_V_692

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_195"/></StgValue>
</operation>

<operation id="2123" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:24  %storemerge_13_0_4 = select i1 %tmp_1, i16 %tmp_V_692, i16 %pool_buff_val_V_load_195

]]></Node>
<StgValue><ssdm name="storemerge_13_0_4"/></StgValue>
</operation>

<operation id="2124" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15326">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:26  %pool_buff_val_109_V_2 = load i16* %pool_buff_val_109_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_109_V_2"/></StgValue>
</operation>

<operation id="2125" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15329">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:31  %pool_buff_val_110_V_2 = load i16* %pool_buff_val_110_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_110_V_2"/></StgValue>
</operation>

<operation id="2126" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15333">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:36  %pool_buff_val_111_V_2 = load i16* %pool_buff_val_111_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_111_V_2"/></StgValue>
</operation>

<operation id="2127" st_id="223" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13783">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.3:0  %tmp_V_704 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_704"/></StgValue>
</operation>

<operation id="2128" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13783">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.3:1  %tmp_22_13_1_4 = icmp sgt i16 %storemerge_13_0_4, %tmp_V_704

]]></Node>
<StgValue><ssdm name="tmp_22_13_1_4"/></StgValue>
</operation>

<operation id="2129" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13783">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.13.1.3:2  %tmp_V_705 = select i1 %tmp_22_13_1_4, i16 %storemerge_13_0_4, i16 %tmp_V_704

]]></Node>
<StgValue><ssdm name="tmp_V_705"/></StgValue>
</operation>

<operation id="2130" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13783">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.13.1.3:3  store i16 %tmp_V_705, i16* %pool_buff_val_108_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13783">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.13.1.3:4  br i1 %tmp_s, label %109, label %._crit_edge56.13.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="223" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13784">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_705)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13784">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2134" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15324">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:27  %tmp_22_13_0_5 = icmp sgt i16 %pool_buff_val_109_V_2, %tmp_V_693

]]></Node>
<StgValue><ssdm name="tmp_22_13_0_5"/></StgValue>
</operation>

<operation id="2135" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:28  %pool_buff_val_V_load_196 = select i1 %tmp_22_13_0_5, i16 %pool_buff_val_109_V_2, i16 %tmp_V_693

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_196"/></StgValue>
</operation>

<operation id="2136" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:29  %storemerge_13_0_5 = select i1 %tmp_1, i16 %tmp_V_693, i16 %pool_buff_val_V_load_196

]]></Node>
<StgValue><ssdm name="storemerge_13_0_5"/></StgValue>
</operation>

<operation id="2137" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15330">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:31  %pool_buff_val_110_V_2 = load i16* %pool_buff_val_110_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_110_V_2"/></StgValue>
</operation>

<operation id="2138" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15328">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:32  %tmp_22_13_0_6 = icmp sgt i16 %pool_buff_val_110_V_2, %tmp_V_694

]]></Node>
<StgValue><ssdm name="tmp_22_13_0_6"/></StgValue>
</operation>

<operation id="2139" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15327">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:33  %pool_buff_val_V_load_197 = select i1 %tmp_22_13_0_6, i16 %pool_buff_val_110_V_2, i16 %tmp_V_694

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_197"/></StgValue>
</operation>

<operation id="2140" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:34  %storemerge_13_0_6 = select i1 %tmp_1, i16 %tmp_V_694, i16 %pool_buff_val_V_load_197

]]></Node>
<StgValue><ssdm name="storemerge_13_0_6"/></StgValue>
</operation>

<operation id="2141" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15334">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1">
<![CDATA[
._crit_edge56.12.1.7_ifconv:36  %pool_buff_val_111_V_2 = load i16* %pool_buff_val_111_V_1, align 2

]]></Node>
<StgValue><ssdm name="pool_buff_val_111_V_2"/></StgValue>
</operation>

<operation id="2142" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15332">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:37  %tmp_22_13_0_7 = icmp sgt i16 %pool_buff_val_111_V_2, %tmp_V_695

]]></Node>
<StgValue><ssdm name="tmp_22_13_0_7"/></StgValue>
</operation>

<operation id="2143" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15331">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:38  %pool_buff_val_V_load_198 = select i1 %tmp_22_13_0_7, i16 %pool_buff_val_111_V_2, i16 %tmp_V_695

]]></Node>
<StgValue><ssdm name="pool_buff_val_V_load_198"/></StgValue>
</operation>

<operation id="2144" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.12.1.7_ifconv:39  %storemerge_13_0_7 = select i1 %tmp_1, i16 %tmp_V_695, i16 %pool_buff_val_V_load_198

]]></Node>
<StgValue><ssdm name="storemerge_13_0_7"/></StgValue>
</operation>

<operation id="2145" st_id="224" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13785">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.4:0  %tmp_V_706 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_706"/></StgValue>
</operation>

<operation id="2146" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13785">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.4:1  %tmp_22_13_1_5 = icmp sgt i16 %storemerge_13_0_5, %tmp_V_706

]]></Node>
<StgValue><ssdm name="tmp_22_13_1_5"/></StgValue>
</operation>

<operation id="2147" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13785">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.13.1.4:2  %tmp_V_707 = select i1 %tmp_22_13_1_5, i16 %storemerge_13_0_5, i16 %tmp_V_706

]]></Node>
<StgValue><ssdm name="tmp_V_707"/></StgValue>
</operation>

<operation id="2148" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13785">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.13.1.4:3  store i16 %tmp_V_707, i16* %pool_buff_val_109_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2149" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13785">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.13.1.4:4  br i1 %tmp_s, label %110, label %._crit_edge56.13.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2150" st_id="224" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13786">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_707)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13786">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2152" st_id="225" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13787">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.5:0  %tmp_V_708 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_708"/></StgValue>
</operation>

<operation id="2153" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13787">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.5:1  %tmp_22_13_1_6 = icmp sgt i16 %storemerge_13_0_6, %tmp_V_708

]]></Node>
<StgValue><ssdm name="tmp_22_13_1_6"/></StgValue>
</operation>

<operation id="2154" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13787">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.13.1.5:2  %tmp_V_709 = select i1 %tmp_22_13_1_6, i16 %storemerge_13_0_6, i16 %tmp_V_708

]]></Node>
<StgValue><ssdm name="tmp_V_709"/></StgValue>
</operation>

<operation id="2155" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13787">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.13.1.5:3  store i16 %tmp_V_709, i16* %pool_buff_val_110_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13787">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.13.1.5:4  br i1 %tmp_s, label %111, label %._crit_edge56.13.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2157" st_id="225" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13788">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_709)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2158" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13788">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2159" st_id="226" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13789">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.6:0  %tmp_V_710 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_710"/></StgValue>
</operation>

<operation id="2160" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13789">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.6:1  %tmp_22_13_1_7 = icmp sgt i16 %storemerge_13_0_7, %tmp_V_710

]]></Node>
<StgValue><ssdm name="tmp_22_13_1_7"/></StgValue>
</operation>

<operation id="2161" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13789">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge56.13.1.6:2  %tmp_V_711 = select i1 %tmp_22_13_1_7, i16 %storemerge_13_0_7, i16 %tmp_V_710

]]></Node>
<StgValue><ssdm name="tmp_V_711"/></StgValue>
</operation>

<operation id="2162" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13789">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
._crit_edge56.13.1.6:3  store i16 %tmp_V_711, i16* %pool_buff_val_111_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13789">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge56.13.1.6:4  br i1 %tmp_s, label %112, label %._crit_edge56.13.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2164" st_id="226" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13790">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_711)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2165" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13790">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge56.13.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2166" st_id="227" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:0  %empty_242 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2167" st_id="228" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:1  %empty_243 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2168" st_id="229" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:2  %empty_244 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2169" st_id="230" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:3  %empty_245 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2170" st_id="231" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:4  %empty_246 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2171" st_id="232" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:5  %empty_247 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2172" st_id="233" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:6  %empty_248 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2173" st_id="234" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge56.13.1.7:7  %empty_249 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="2174" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge56.13.1.7:8  %empty_250 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="2175" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge56.13.1.7:9  %l_2 = add i2 %l_mid2, 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="2176" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge56.13.1.7:10  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2177" st_id="235" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:0  %empty_252 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2178" st_id="236" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %empty_253 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2179" st_id="237" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:2  %empty_254 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2180" st_id="238" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:3  %empty_255 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2181" st_id="239" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:4  %empty_256 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2182" st_id="240" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:5  %empty_257 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2183" st_id="241" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:6  %empty_258 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2184" st_id="242" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:7  %empty_259 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2185" st_id="243" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:8  %empty_260 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2186" st_id="244" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:9  %empty_261 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2187" st_id="245" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:10  %empty_262 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2188" st_id="246" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:11  %empty_263 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2189" st_id="247" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:12  %empty_264 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2190" st_id="248" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:13  %empty_265 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2191" st_id="249" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:14  %empty_266 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2192" st_id="250" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:15  %empty_267 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2193" st_id="251" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:16  %empty_268 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2194" st_id="252" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:17  %empty_269 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2195" st_id="253" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:18  %empty_270 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2196" st_id="254" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:19  %empty_271 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2197" st_id="255" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:20  %empty_272 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2198" st_id="256" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:21  %empty_273 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2199" st_id="257" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:22  %empty_274 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2200" st_id="258" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:23  %empty_275 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2201" st_id="259" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:24  %empty_276 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2202" st_id="260" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:25  %empty_277 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2203" st_id="261" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:26  %empty_278 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2204" st_id="262" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:27  %empty_279 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2205" st_id="263" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:28  %empty_280 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2206" st_id="264" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:29  %empty_281 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2207" st_id="265" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:30  %empty_282 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2208" st_id="266" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:31  %empty_283 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2209" st_id="267" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:32  %empty_284 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2210" st_id="268" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:33  %empty_285 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2211" st_id="269" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:34  %empty_286 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2212" st_id="270" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:35  %empty_287 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2213" st_id="271" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:36  %empty_288 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2214" st_id="272" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:37  %empty_289 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2215" st_id="273" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:38  %empty_290 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2216" st_id="274" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:39  %empty_291 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2217" st_id="275" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:40  %empty_292 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2218" st_id="276" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:41  %empty_293 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2219" st_id="277" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:42  %empty_294 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2220" st_id="278" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:43  %empty_295 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2221" st_id="279" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:44  %empty_296 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2222" st_id="280" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:45  %empty_297 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2223" st_id="281" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:46  %empty_298 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2224" st_id="282" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:47  %empty_299 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2225" st_id="283" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:48  %empty_300 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2226" st_id="284" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:49  %empty_301 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2227" st_id="285" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:50  %empty_302 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2228" st_id="286" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:51  %empty_303 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2229" st_id="287" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:52  %empty_304 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2230" st_id="288" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:53  %empty_305 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2231" st_id="289" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:54  %empty_306 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2232" st_id="290" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:55  %empty_307 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2233" st_id="291" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:56  %empty_308 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2234" st_id="292" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:57  %empty_309 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2235" st_id="293" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:58  %empty_310 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2236" st_id="294" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:59  %empty_311 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2237" st_id="295" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:60  %empty_312 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2238" st_id="296" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:61  %empty_313 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2239" st_id="297" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:62  %empty_314 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2240" st_id="298" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:63  %empty_315 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2241" st_id="299" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:64  %empty_316 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2242" st_id="300" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:65  %empty_317 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2243" st_id="301" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:66  %empty_318 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2244" st_id="302" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:67  %empty_319 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2245" st_id="303" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:68  %empty_320 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2246" st_id="304" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:69  %empty_321 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2247" st_id="305" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:70  %empty_322 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2248" st_id="306" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:71  %empty_323 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2249" st_id="307" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:72  %empty_324 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2250" st_id="308" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:73  %empty_325 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2251" st_id="309" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:74  %empty_326 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2252" st_id="310" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:75  %empty_327 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2253" st_id="311" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:76  %empty_328 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2254" st_id="312" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:77  %empty_329 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2255" st_id="313" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:78  %empty_330 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2256" st_id="314" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:79  %empty_331 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2257" st_id="315" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:80  %empty_332 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2258" st_id="316" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:81  %empty_333 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2259" st_id="317" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:82  %empty_334 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2260" st_id="318" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:83  %empty_335 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2261" st_id="319" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:84  %empty_336 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2262" st_id="320" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:85  %empty_337 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2263" st_id="321" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:86  %empty_338 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2264" st_id="322" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:87  %empty_339 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2265" st_id="323" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:88  %empty_340 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2266" st_id="324" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:89  %empty_341 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2267" st_id="325" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:90  %empty_342 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2268" st_id="326" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:91  %empty_343 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2269" st_id="327" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:92  %empty_344 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2270" st_id="328" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13885">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:93  %empty_345 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2271" st_id="329" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:94  %empty_346 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2272" st_id="330" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:95  %empty_347 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2273" st_id="331" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:96  %empty_348 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2274" st_id="332" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:97  %empty_349 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2275" st_id="333" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:98  %empty_350 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2276" st_id="334" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:99  %empty_351 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2277" st_id="335" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:100  %empty_352 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2278" st_id="336" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:101  %empty_353 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2279" st_id="337" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:102  %empty_354 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2280" st_id="338" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:103  %empty_355 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2281" st_id="339" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:104  %empty_356 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2282" st_id="340" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:105  %empty_357 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2283" st_id="341" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:106  %empty_358 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2284" st_id="342" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:107  %empty_359 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2285" st_id="343" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:108  %empty_360 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2286" st_id="344" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:109  %empty_361 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2287" st_id="345" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:110  %empty_362 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2288" st_id="346" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:111  %empty_363 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2289" st_id="347" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:112  %empty_364 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2290" st_id="348" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:113  %empty_365 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2291" st_id="349" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:114  %empty_366 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2292" st_id="350" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:115  %empty_367 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2293" st_id="351" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:116  %empty_368 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2294" st_id="352" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:117  %empty_369 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2295" st_id="353" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:118  %empty_370 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2296" st_id="354" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:119  %empty_371 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2297" st_id="355" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:120  %empty_372 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2298" st_id="356" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:121  %empty_373 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2299" st_id="357" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:122  %empty_374 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2300" st_id="358" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:123  %empty_375 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2301" st_id="359" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:124  %empty_376 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2302" st_id="360" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:125  %empty_377 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2303" st_id="361" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:126  %empty_378 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2304" st_id="362" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:127  %empty_379 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2305" st_id="363" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:128  %empty_380 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2306" st_id="364" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:129  %empty_381 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2307" st_id="365" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:130  %empty_382 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2308" st_id="366" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:131  %empty_383 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2309" st_id="367" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:132  %empty_384 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2310" st_id="368" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:133  %empty_385 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2311" st_id="369" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:134  %empty_386 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2312" st_id="370" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:135  %empty_387 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2313" st_id="371" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:136  %empty_388 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2314" st_id="372" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:137  %empty_389 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2315" st_id="373" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:138  %empty_390 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2316" st_id="374" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:139  %empty_391 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2317" st_id="375" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:140  %empty_392 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2318" st_id="376" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13933">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:141  %empty_393 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2319" st_id="377" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:142  %empty_394 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2320" st_id="378" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:143  %empty_395 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2321" st_id="379" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:144  %empty_396 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2322" st_id="380" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:145  %empty_397 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2323" st_id="381" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:146  %empty_398 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2324" st_id="382" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:147  %empty_399 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2325" st_id="383" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13940">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:148  %empty_400 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2326" st_id="384" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:149  %empty_401 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2327" st_id="385" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:150  %empty_402 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2328" st_id="386" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:151  %empty_403 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2329" st_id="387" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:152  %empty_404 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2330" st_id="388" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13945">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:153  %empty_405 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2331" st_id="389" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:154  %empty_406 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2332" st_id="390" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:155  %empty_407 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2333" st_id="391" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13948">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:156  %empty_408 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2334" st_id="392" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:157  %empty_409 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2335" st_id="393" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:158  %empty_410 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2336" st_id="394" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:159  %empty_411 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2337" st_id="395" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:160  %empty_412 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2338" st_id="396" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:161  %empty_413 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2339" st_id="397" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:162  %empty_414 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2340" st_id="398" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:163  %empty_415 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2341" st_id="399" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:164  %empty_416 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2342" st_id="400" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:165  %empty_417 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2343" st_id="401" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:166  %empty_418 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2344" st_id="402" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:167  %empty_419 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2345" st_id="403" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:168  %empty_420 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2346" st_id="404" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:169  %empty_421 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2347" st_id="405" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:170  %empty_422 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2348" st_id="406" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:171  %empty_423 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2349" st_id="407" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:172  %empty_424 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2350" st_id="408" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:173  %empty_425 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2351" st_id="409" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:174  %empty_426 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2352" st_id="410" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:175  %empty_427 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2353" st_id="411" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:176  %empty_428 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2354" st_id="412" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:177  %empty_429 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2355" st_id="413" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:178  %empty_430 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2356" st_id="414" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:179  %empty_431 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2357" st_id="415" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:180  %empty_432 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2358" st_id="416" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:181  %empty_433 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2359" st_id="417" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:182  %empty_434 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2360" st_id="418" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:183  %empty_435 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2361" st_id="419" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:184  %empty_436 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2362" st_id="420" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:185  %empty_437 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2363" st_id="421" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:186  %empty_438 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2364" st_id="422" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:187  %empty_439 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2365" st_id="423" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:188  %empty_440 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2366" st_id="424" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:189  %empty_441 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2367" st_id="425" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:190  %empty_442 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2368" st_id="426" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:191  %empty_443 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2369" st_id="427" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:192  %empty_444 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2370" st_id="428" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:193  %empty_445 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2371" st_id="429" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:194  %empty_446 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2372" st_id="430" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:195  %empty_447 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2373" st_id="431" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:196  %empty_448 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2374" st_id="432" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:197  %empty_449 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2375" st_id="433" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13990">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:198  %empty_450 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2376" st_id="434" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:199  %empty_451 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2377" st_id="435" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:200  %empty_452 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2378" st_id="436" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:201  %empty_453 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2379" st_id="437" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:202  %empty_454 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2380" st_id="438" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13995">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:203  %empty_455 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2381" st_id="439" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:204  %empty_456 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2382" st_id="440" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:205  %empty_457 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2383" st_id="441" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13998">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:206  %empty_458 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2384" st_id="442" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:207  %empty_459 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2385" st_id="443" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14000">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:208  %empty_460 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2386" st_id="444" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:209  %empty_461 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2387" st_id="445" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:210  %empty_462 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2388" st_id="446" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:211  %empty_463 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2389" st_id="447" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:212  %empty_464 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2390" st_id="448" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:213  %empty_465 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2391" st_id="449" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:214  %empty_466 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2392" st_id="450" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:215  %empty_467 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2393" st_id="451" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:216  %empty_468 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2394" st_id="452" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:217  %empty_469 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2395" st_id="453" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:218  %empty_470 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2396" st_id="454" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:219  %empty_471 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2397" st_id="455" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:220  %empty_472 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2398" st_id="456" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:221  %empty_473 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2399" st_id="457" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:222  %empty_474 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2400" st_id="458" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:223  %empty_475 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2401" st_id="459" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:224  %empty_476 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2402" st_id="460" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:225  %empty_477 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2403" st_id="461" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:226  %empty_478 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2404" st_id="462" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:227  %empty_479 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2405" st_id="463" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:228  %empty_480 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2406" st_id="464" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:229  %empty_481 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2407" st_id="465" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:230  %empty_482 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2408" st_id="466" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:231  %empty_483 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="2409" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0">
<![CDATA[
.preheader.0:232  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
