// Seed: 479146322
module module_0;
  wire id_1;
  assign module_2.type_13 = 0;
  assign module_1.id_0 = 0;
  always id_2 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4
);
  always id_1 <= 'b0;
  assign id_1 = (-1);
  wire id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input wand id_3
);
  wand id_5, id_6;
  parameter id_7 = -1;
  tri id_8 = id_3;
  assign id_6 = -1;
  module_0 modCall_1 ();
  wor  id_9 = -1;
  wire id_10;
  wire id_11;
endmodule
