[<global>] Level.INFO: Loading hammer-vlsi libraries and reading settings
[<global>] Level.INFO: Loading technology 'hammer.technology.sky130'
[<global>] Level.WARNING: Key technology.sky130.sky130_nda has a type str is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.openram_lib has a type str is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.dffram_lib has a type Optional[str] is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.pdk_home has a type Optional[str] is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.lvs_deck_sources has a type Optional[list[str]] is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.io_file has a type str is not yet implemented
[tech] Level.WARNING: The install path: /path/to/skywater-src-nda does not exist, looked at key technology.sky130.sky130_nda
[tech] Level.INFO: Loaded Sky130 Tech
[<global>] Level.INFO: Starting simulation with tool 'vcs'
[sim] Level.DEBUG: Running sub-step 'write_gl_files'
[sim] Level.DEBUG: Running sub-step 'run_vcs'
[sim] Level.DEBUG: Executing subprocess: /home/ff/eecs151/hammer-tools/synopsys/vcs/P-2019.06/bin/vcs -full64 -lca -debug_access+all -timescale=1ns/10ps -CC -I$(VCS_HOME)/include -notice -line +lint=all +v2k -debug -sverilog /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/post-syn/fir.mapped.v /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v +define+CLOCK_PERIOD=8.00 +define+UNIT_DELAY=#1 -P /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/access.tab +neg_tchk +sdfverbose -negdelay -sdf max:fir:/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/post-syn/fir.mapped.sdf -top fir_tb -o /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[DBGACC_DBG] Multiple debug options being used
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The debug switches '-debug_access' and '-debug*' are being used together.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   For better performance, consider using only '-debug_access'.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Error-[VERDI_VCS_MM] Possible VERDI_HOME and VCS_HOME mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The Verdi tab and pli.a cannot be added to the 'vcs' compile command because
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   the file '/pli.a' could not be found.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Please check to make sure VERDI_HOME and VCS_HOME point to installations
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   that are either both 32-bits or both 64-bits.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:                          Chronologic VCS (TM)
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:          Version P-2019.06_Full64 -- Sun Sep 14 17:56:12 2025
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:                Copyright (c) 1991-2019 by Synopsys Inc.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:                          ALL RIGHTS RESERVED
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: This program is proprietary and confidential information of Synopsys Inc.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: and may be used and disclosed only as authorized in a license agreement
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: controlling such use and disclosure.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[LCA_FEATURES_ENABLED] Usage warning
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   LCA features enabled by '-lca' argument on the command line.  For more
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   information regarding list of LCA features please refer to Chapter "LCA
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   features" in the VCS Release Notes
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[DEBUG_DEP] Option will be deprecated
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The option 'debug=4' will be deprecated in a future release.  Please use
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   '-debug_acc+pp+f+fn+dmptf -debug_region+cell+encrypt' instead.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Parsing design file '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/post-syn/fir.mapped.v'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Parsing design file '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[NS] Null statement
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 23
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Null statement is used in following verilog source.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info:  repeat(5) @(negedge clk) ;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[NS] Null statement
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 25
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Null statement is used in following verilog source.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info:  repeat (5) @(negedge clk) ;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[DCTTSW] Decimal constant truncated
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Constant '16' is truncated to 4 bits: 0.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v", 27
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info:  @(negedge clk)  In<= 4'd16;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Parsing design file '/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4519
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4518
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) b    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4519
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4573
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4571
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 0    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4573
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4573
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4572
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 1    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4573
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4627
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4625
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 1    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4627
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4627
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4626
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 0    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4627
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4688
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4687
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x1) ?    ?    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4688
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x1) ?    0    ?    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4693
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4691
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 0    0    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4693
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4693
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4692
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 1    ?    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4693
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4699
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4698
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    f    ?    0    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4699
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    f    ?    ?    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4701
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4700
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    b    *    0    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4701
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    b    *    ?    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4736
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4735
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x1) ?    ?    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4736
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x1) ?    0    ?    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4741
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4739
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 0    0    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4741
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4741
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4740
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) 1    ?    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4741
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    (x0) ?    0    0    x    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4747
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4746
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    f    ?    0    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4747
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    f    ?    ?    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4749
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4748
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    b    *    0    ?    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4749
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    b    *    ?    0    ?    : ?: -;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4813
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4811
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    1    1    ?    0    : ?: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4813
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    ?    1    0    : ?: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4814
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4812
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    1    0    0    ?    : ?: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4814
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    ?    ?    1    : ?: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4820
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4816
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    0    ?    *    0    : 1: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4820
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    1    *    0    : 1: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4821
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4817
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    0    ?    0    *    : 0: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4821
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    0    0    *    : 0: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4838
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4836
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    1    1    ?    0    : ?: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4838
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    ?    1    ?    : ?: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4839
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4837
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    1    0    0    ?    : ?: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4839
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    ?    0    1    : ?: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4845
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4841
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    0    ?    *    0    : 1: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4845
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    1    *    0    : 1: 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[OUDPE] UDP Entries Overlap
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v, 4846
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following UDP entries overlap each other as possibly they could have exactly
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   same set of input and output values.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4842
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    0    ?    0    *    : 0: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v",
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   4846
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   ?    ?    0    0    *    : 0: 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Top Level Modules:
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:        fir_tb
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: TimeScale is 1 ns / 1 ps
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[WMIA-L] Width mismatch in assignment
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 11
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Width mismatch between LHS and RHS is found in assignment:
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The following 32-bit wide expression is assigned to a 1-bit LHS target:
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: clk = 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Expression: clk
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[WMIA-L] Width mismatch in assignment
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 45
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Width mismatch between LHS and RHS is found in assignment:
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The following 32-bit wide expression is assigned to a 5-bit LHS target:
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: index_counter = (-1);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Expression: index_counter
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[WMIA-L] Width mismatch in assignment
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 77
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Width mismatch between LHS and RHS is found in assignment:
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The following 32-bit wide expression is assigned to a 5-bit LHS target:
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: index_counter <= (index_counter + 1);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Expression: index_counter
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 48
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[0] = 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 49
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[1] = 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 50
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[2] = 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 51
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[3] = 4;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 52
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[4] = 16;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 53
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[5] = 4;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 54
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[6] = 1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 55
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[7] = 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 56
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[8] = 0;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 57
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[9] = (-1);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 58
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[10] = (-5);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 59
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[11] = (-21);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 60
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[12] = (-25);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 61
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[13] = (-26);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 62
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[14] = (-26);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 63
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[15] = (-21);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 64
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[16] = (-5);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 65
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[17] = 63;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 66
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[18] = 32;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 67
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[19] = 72;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 68
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[20] = 24;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 69
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[21] = (-31);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 70
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[22] = (-161);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 71
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[23] = (-173);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 72
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[24] = (-156);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Lint-[CAWM-L] Width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v, 73
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Continuous assignment width mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   16 bits (lhs) versus 32 bits (rhs).
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Source info: assign Out_correct_array[25] = (-130);
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module DFFRX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module DFFRX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module DFFSRX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module DFFSRX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module DFFSX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module DFFSX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module DFFX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module ICGX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFRX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFRX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFSRX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFSRX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFSX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFSX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module SDFFX4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module TLATSRX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module TLATX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_512x32m4w32
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_64x32m4w32
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_512x64m4w8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_512x32m4w8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_64x24m4w24
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_256x32m4w8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_64x4m4w2
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_2048x32m8w8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_1024x32m8w32
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_1024x32m8w8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Acc Capabilities specified for non-existent module sram22_64x32m4w8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***   $sdf_annotate() version 1.2R
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    SDF file: "/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/post-syn/fir.mapped.sdf"
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    Annotation scope: fir_tb.dut
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    MTM selection: "MAXIMUM"
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    No SCALE FACTORS argument specified
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    No SCALE TYPE argument specified
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    SCALE TYPE defaulted to: "FROM_MTM"
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    Turnoff delay: "FROM_FILE"
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    Approximation (mipd) policy: "MAXIMUM"
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    SDF annotation begin: Sun Sep 14 17:56:12 2025
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: SDF Info: +pulse_r/100, +pulse_e/100 in effect
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:           Total errors: 0
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:           Total warnings: 0
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:    ***    SDF annotation completed: Sun Sep 14 17:56:12 2025
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[DRTZ] Detect delay value roundoff to 0
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Delay from design or SDF file roundoff to 0 based on timescale
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Please use switch -diag timescale to dump detailed information.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Starting vcs inline pass...
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 22 modules and 2 UDPs read.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_hsqE0
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module SdfDummyMod
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_reYIK
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_IVNDg
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module addertree_NUM_INPUT_BITS4_NUM_OUTPUT_BITS16
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_G3gDV
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module REGISTER_R_N4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_YAQWk
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module REGISTER_R_N4_22
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_hK0Sm
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module REGISTER_R_N4_21
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_bpNf4
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module REGISTER_R_N4_20
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_sf17H
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module REGISTER_R_N4_19
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_ujt4N
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module fir
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_aMFWh
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module fir_tb
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_N0EII
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module ADDFX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_LWuby
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module ADDHX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_deaHL
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module AND2X2
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_irMF2
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module BUFX16
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_FeYIE
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module CLKINVX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_CFVW8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module CLKINVX2
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_aHLPd
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module CLKXOR2X1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_nJRZa
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module DFFX1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_TeMjn
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module INVX16
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_uw12y
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module INVX2
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_CHUp9
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module INVX8
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_esUc7
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module NOR2X1
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Generating code for _VCSgd_AMGuT
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: recompiling module OR2X2
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: All of 22 modules done
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: make[1]: Entering directory '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/csrc'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: if [ -x /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv ]; then chmod -x /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv; fi
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: g++  -o /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv    -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/home/ff/eecs151/hammer-tools/synopsys/vcs/P-2019.06/linux64/lib -L/home/ff/eecs151/hammer-tools/synopsys/vcs/P-2019.06/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _3731549_archive_1.so objs/udps/zrRAN.o objs/udps/aHiUc.o  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/ff/eecs151/hammer-tools/synopsys/vcs/P-2019.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /home/ff/eecs151/hammer-tools/synopsys/vcs/P-2019.06/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv up to date
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: make[1]: Leaving directory '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/csrc'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: /home/ff/eecs151/hammer-tools/synopsys/vcs/P-2019.06/bin/vcs: line 30656: 3731785 Segmentation fault      (core dumped) ${TOOL_HOME}/bin/cfs_ident_exec -f ${XML_INPUT_EXE} -o "${fsearchDir}/idents_tapi.xml" -o_SrcFile "${dirSrcFiles}/src_files_c" ${all_dyn_libs} > tapi_xml_writer.log
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: CPU time: .437 seconds to compile + .206 seconds to elab + .495 seconds to link
[sim] Level.DEBUG: Running sub-step 'run_simulation'
[sim] Level.DEBUG: Executing subprocess: /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv -ucli -do /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/run.tcl
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: Chronologic VCS simulator copyright 1991-2019
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: Contains Synopsys proprietary information.
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: Compiler version P-2019.06_Full64; Runtime version P-2019.06_Full64;  Sep 14 17:56 2025
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: Doing SDF annotation ...... Done
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # ---------------------------------------------------------------------------------
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # Portions Copyright 2025 Synopsys, Inc. All rights reserved. Portions of
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # these TCL scripts are proprietary to and owned by Synopsys, Inc. and may only be
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # used for internal use by educational institutions (including United States
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # government labs, research institutes and federally funded research and
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # development centers) on Synopsys tools for non-profit research, development,
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # instruction, and other non-commercial uses or as otherwise specifically set forth
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # by written agreement with Synopsys. All other use, reproduction, modification, or
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # distribution of these TCL scripts is strictly prohibited.
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% # ---------------------------------------------------------------------------------
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% source /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/force_regs.ucli
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: ucli% run
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: VCD+ Writer P-2019.06_Full64 Copyright (c) 1991-2019 by Synopsys Inc.
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                    0: Out should be           x, got           x
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                    8: Out should be           0, got           0
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   16: Out should be           0, got           0
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   24: Out should be           1, got           1
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   32: Out should be           4, got           4
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   40: Out should be          16, got          16
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   48: Out should be           4, got           4
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   56: Out should be           1, got           1
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   64: Out should be           0, got           0
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   72: Out should be           0, got           0
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   80: Out should be          -1, got          -1
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   88: Out should be          -5, got          -5
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                   96: Out should be         -21, got         -21
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  104: Out should be         -25, got         -25
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  112: Out should be         -26, got         -26
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  120: Out should be         -26, got         -26
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  128: Out should be         -21, got         -21
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  136: Out should be          -5, got          -5
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  144: Out should be          63, got          63
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  152: Out should be          32, got          32
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  160: Out should be          72, got          72
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  168: Out should be          24, got          24
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  176: Out should be         -31, got         -31
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  184: Out should be        -161, got        -161
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  192: Out should be        -173, got        -173
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  200: Out should be        -156, got        -156
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:                  208: Out should be        -130, got        -130
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: $finish called from file "/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v", line 40.
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: $finish at simulation time               216000
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG:            V C S   S i m u l a t i o n   R e p o r t
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: Time: 216000 ps
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: CPU Time:      0.350 seconds;       Data structure size:  20.1Mb
[sim] [Exec ...im-rundir/simv -ucli -do /home...] Level.DEBUG: Sun Sep 14 17:56:17 2025
