$date
	Wed Jan  7 01:44:23 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module npu_tb $end
$var wire 2 ! m_axi_arburst [1:0] $end
$var wire 1 " m_axi_arready $end
$var wire 3 # m_axi_arsize [2:0] $end
$var wire 2 $ m_axi_awburst [1:0] $end
$var wire 1 % m_axi_awready $end
$var wire 3 & m_axi_awsize [2:0] $end
$var wire 2 ' m_axi_bresp [1:0] $end
$var wire 1 ( m_axi_bvalid $end
$var wire 128 ) m_axi_rdata [127:0] $end
$var wire 1 * m_axi_rlast $end
$var wire 2 + m_axi_rresp [1:0] $end
$var wire 1 , m_axi_rvalid $end
$var wire 1 - m_axi_wready $end
$var wire 16 . m_axi_wstrb [15:0] $end
$var wire 1 / s_axil_arready $end
$var wire 1 0 s_axil_awready $end
$var wire 2 1 s_axil_bresp [1:0] $end
$var wire 1 2 s_axil_bvalid $end
$var wire 2 3 s_axil_rresp [1:0] $end
$var wire 1 4 s_axil_rvalid $end
$var wire 1 5 s_axil_wready $end
$var wire 32 6 s_axil_rdata [31:0] $end
$var wire 1 7 m_axi_wvalid $end
$var wire 1 8 m_axi_wlast $end
$var wire 128 9 m_axi_wdata [127:0] $end
$var wire 1 : m_axi_rready $end
$var wire 1 ; m_axi_bready $end
$var wire 1 < m_axi_awvalid $end
$var wire 8 = m_axi_awlen [7:0] $end
$var wire 40 > m_axi_awaddr [39:0] $end
$var wire 1 ? m_axi_arvalid $end
$var wire 8 @ m_axi_arlen [7:0] $end
$var wire 40 A m_axi_araddr [39:0] $end
$var wire 1 B irq $end
$var reg 1 C clk $end
$var reg 32 D read_data [31:0] $end
$var reg 1 E rst_n $end
$var reg 32 F s_axil_araddr [31:0] $end
$var reg 1 G s_axil_arvalid $end
$var reg 32 H s_axil_awaddr [31:0] $end
$var reg 1 I s_axil_awvalid $end
$var reg 1 J s_axil_bready $end
$var reg 1 K s_axil_rready $end
$var reg 32 L s_axil_wdata [31:0] $end
$var reg 4 M s_axil_wstrb [3:0] $end
$var reg 1 N s_axil_wvalid $end
$scope module dut $end
$var wire 1 O act_valid_in $end
$var wire 1 C clk $end
$var wire 1 P inst_valid $end
$var wire 64 Q instruction [63:0] $end
$var wire 2 R m_axi_arburst [1:0] $end
$var wire 1 " m_axi_arready $end
$var wire 3 S m_axi_arsize [2:0] $end
$var wire 2 T m_axi_awburst [1:0] $end
$var wire 1 % m_axi_awready $end
$var wire 3 U m_axi_awsize [2:0] $end
$var wire 2 V m_axi_bresp [1:0] $end
$var wire 1 ( m_axi_bvalid $end
$var wire 128 W m_axi_rdata [127:0] $end
$var wire 1 * m_axi_rlast $end
$var wire 2 X m_axi_rresp [1:0] $end
$var wire 1 , m_axi_rvalid $end
$var wire 1 - m_axi_wready $end
$var wire 16 Y m_axi_wstrb [15:0] $end
$var wire 1 Z npu_start $end
$var wire 8 [ pool_data_in [7:0] $end
$var wire 1 \ pool_valid_in $end
$var wire 1 E rst_n $end
$var wire 32 ] s_axil_araddr [31:0] $end
$var wire 1 / s_axil_arready $end
$var wire 1 G s_axil_arvalid $end
$var wire 32 ^ s_axil_awaddr [31:0] $end
$var wire 1 0 s_axil_awready $end
$var wire 1 I s_axil_awvalid $end
$var wire 1 J s_axil_bready $end
$var wire 2 _ s_axil_bresp [1:0] $end
$var wire 1 2 s_axil_bvalid $end
$var wire 1 K s_axil_rready $end
$var wire 2 ` s_axil_rresp [1:0] $end
$var wire 1 4 s_axil_rvalid $end
$var wire 32 a s_axil_wdata [31:0] $end
$var wire 1 5 s_axil_wready $end
$var wire 4 b s_axil_wstrb [3:0] $end
$var wire 1 N s_axil_wvalid $end
$var wire 1 c weight_buf_valid $end
$var wire 1 d weight_buf_rd_en $end
$var wire 128 e weight_buf_data [127:0] $end
$var wire 18 f weight_buf_addr [17:0] $end
$var wire 1 g pool_valid_out $end
$var wire 2 h pool_type [1:0] $end
$var wire 1 i pool_start $end
$var wire 1 j pool_done $end
$var wire 8 k pool_data_out [7:0] $end
$var wire 1 l pool_busy $end
$var wire 16 m pe_load_weight [15:0] $end
$var wire 1 n pe_enable $end
$var wire 1 o pe_clear_acc $end
$var wire 32 p npu_status [31:0] $end
$var wire 1 q npu_enable $end
$var wire 1 r npu_done $end
$var wire 1 s npu_busy $end
$var wire 1 7 m_axi_wvalid $end
$var wire 1 8 m_axi_wlast $end
$var wire 128 t m_axi_wdata [127:0] $end
$var wire 1 : m_axi_rready $end
$var wire 1 ; m_axi_bready $end
$var wire 1 < m_axi_awvalid $end
$var wire 8 u m_axi_awlen [7:0] $end
$var wire 40 v m_axi_awaddr [39:0] $end
$var wire 1 ? m_axi_arvalid $end
$var wire 8 w m_axi_arlen [7:0] $end
$var wire 40 x m_axi_araddr [39:0] $end
$var wire 1 y irq_error $end
$var wire 1 z irq_done $end
$var wire 1 B irq $end
$var wire 1 { inst_ready $end
$var wire 1 | dma_start $end
$var wire 1 } dma_error $end
$var wire 1 ~ dma_done $end
$var wire 144 !" dma_desc [143:0] $end
$var wire 2 "" dma_channel [1:0] $end
$var wire 1 #" dma_busy $end
$var wire 1 $" dma_buf_wr_en $end
$var wire 128 %" dma_buf_wr_data [127:0] $end
$var wire 18 &" dma_buf_wr_addr [17:0] $end
$var wire 1 '" dma_buf_rd_en $end
$var wire 18 (" dma_buf_rd_addr [17:0] $end
$var wire 4 )" ctrl_state [3:0] $end
$var wire 1 *" act_valid_out $end
$var wire 3 +" act_type [2:0] $end
$var wire 1 ," act_enable $end
$var wire 8 -" act_data_out [7:0] $end
$var wire 8 ." act_data_in [7:0] $end
$var wire 1 /" act_buf_wr_en $end
$var wire 1 0" act_buf_valid $end
$var wire 1 1" act_buf_rd_en $end
$var wire 128 2" act_buf_rd_data [127:0] $end
$var wire 18 3" act_buf_addr [17:0] $end
$var reg 128 4" act_buf_wr_data [127:0] $end
$var reg 128 5" dma_buf_rd_data [127:0] $end
$var reg 1 6" dma_buf_rd_valid $end
$var reg 32 7" reg_ctrl [31:0] $end
$var reg 32 8" reg_dma_ctrl [31:0] $end
$var reg 32 9" reg_dma_dst [31:0] $end
$var reg 32 :" reg_dma_len [31:0] $end
$var reg 32 ;" reg_dma_src [31:0] $end
$var reg 32 <" reg_irq_en [31:0] $end
$var reg 32 =" reg_irq_status [31:0] $end
$var reg 32 >" s_axil_rdata [31:0] $end
$scope begin gen_data_unpack[0] $end
$upscope $end
$scope begin gen_data_unpack[1] $end
$upscope $end
$scope begin gen_data_unpack[2] $end
$upscope $end
$scope begin gen_data_unpack[3] $end
$upscope $end
$scope begin gen_data_unpack[4] $end
$upscope $end
$scope begin gen_data_unpack[5] $end
$upscope $end
$scope begin gen_data_unpack[6] $end
$upscope $end
$scope begin gen_data_unpack[7] $end
$upscope $end
$scope begin gen_data_unpack[8] $end
$upscope $end
$scope begin gen_data_unpack[9] $end
$upscope $end
$scope begin gen_data_unpack[10] $end
$upscope $end
$scope begin gen_data_unpack[11] $end
$upscope $end
$scope begin gen_data_unpack[12] $end
$upscope $end
$scope begin gen_data_unpack[13] $end
$upscope $end
$scope begin gen_data_unpack[14] $end
$upscope $end
$scope begin gen_data_unpack[15] $end
$upscope $end
$scope begin gen_weight_unpack[0] $end
$upscope $end
$scope begin gen_weight_unpack[1] $end
$upscope $end
$scope begin gen_weight_unpack[2] $end
$upscope $end
$scope begin gen_weight_unpack[3] $end
$upscope $end
$scope begin gen_weight_unpack[4] $end
$upscope $end
$scope begin gen_weight_unpack[5] $end
$upscope $end
$scope begin gen_weight_unpack[6] $end
$upscope $end
$scope begin gen_weight_unpack[7] $end
$upscope $end
$scope begin gen_weight_unpack[8] $end
$upscope $end
$scope begin gen_weight_unpack[9] $end
$upscope $end
$scope begin gen_weight_unpack[10] $end
$upscope $end
$scope begin gen_weight_unpack[11] $end
$upscope $end
$scope begin gen_weight_unpack[12] $end
$upscope $end
$scope begin gen_weight_unpack[13] $end
$upscope $end
$scope begin gen_weight_unpack[14] $end
$upscope $end
$scope begin gen_weight_unpack[15] $end
$upscope $end
$scope module u_act_buffer $end
$var wire 14 ?" a_addr [13:0] $end
$var wire 1 @" a_en $end
$var wire 128 A" a_wdata [127:0] $end
$var wire 1 B" a_we $end
$var wire 14 C" b_addr [13:0] $end
$var wire 1 C clk $end
$var wire 1 E rst_n $end
$var wire 1 1" b_en $end
$var reg 128 D" a_rdata [127:0] $end
$var reg 1 E" b_en_d $end
$var reg 128 F" b_rdata [127:0] $end
$var reg 1 0" b_valid $end
$upscope $end
$scope module u_activation $end
$var wire 1 C clk $end
$var wire 8 G" data_in [7:0] $end
$var wire 1 E rst_n $end
$var wire 1 O valid_in $end
$var wire 8 H" relu_out [7:0] $end
$var wire 3 I" act_type [2:0] $end
$var reg 8 J" data_out [7:0] $end
$var reg 8 K" relu6_out [7:0] $end
$var reg 8 L" result [7:0] $end
$var reg 8 M" sigmoid_out [7:0] $end
$var reg 8 N" tanh_out [7:0] $end
$var reg 1 *" valid_out $end
$upscope $end
$scope module u_controller $end
$var wire 1 1" act_buf_rd_en $end
$var wire 1 C clk $end
$var wire 1 | dma_start $end
$var wire 1 q enable $end
$var wire 1 P inst_valid $end
$var wire 64 O" instruction [63:0] $end
$var wire 1 i pool_start $end
$var wire 1 E rst_n $end
$var wire 1 Z start $end
$var wire 4 P" state_out [3:0] $end
$var wire 1 d weight_buf_rd_en $end
$var wire 18 Q" weight_buf_addr [17:0] $end
$var wire 1 j pool_done $end
$var wire 1 n pe_enable $end
$var wire 1 o pe_clear_acc $end
$var wire 1 y irq_error $end
$var wire 1 z irq_done $end
$var wire 1 { inst_ready $end
$var wire 1 r done $end
$var wire 1 ~ dma_done $end
$var wire 2 R" dma_channel [1:0] $end
$var wire 4 S" current_op [3:0] $end
$var wire 1 s busy $end
$var wire 1 ," act_enable $end
$var wire 1 /" act_buf_wr_en $end
$var wire 18 T" act_buf_addr [17:0] $end
$var reg 3 U" act_type [2:0] $end
$var reg 16 V" compute_count [15:0] $end
$var reg 16 W" compute_total [15:0] $end
$var reg 64 X" inst_reg [63:0] $end
$var reg 4 Y" next_state [3:0] $end
$var reg 16 Z" pe_load_weight [15:0] $end
$var reg 2 [" pool_type [1:0] $end
$var reg 4 \" state [3:0] $end
$var reg 8 ]" weight_row_count [7:0] $end
$upscope $end
$scope module u_dma $end
$var wire 128 ^" buf_rd_data [127:0] $end
$var wire 1 6" buf_rd_valid $end
$var wire 128 _" buf_wr_data [127:0] $end
$var wire 1 $" buf_wr_en $end
$var wire 2 `" channel_sel [1:0] $end
$var wire 1 C clk $end
$var wire 144 a" descriptor [143:0] $end
$var wire 1 } error $end
$var wire 40 b" m_axi_araddr [39:0] $end
$var wire 2 c" m_axi_arburst [1:0] $end
$var wire 8 d" m_axi_arlen [7:0] $end
$var wire 1 " m_axi_arready $end
$var wire 3 e" m_axi_arsize [2:0] $end
$var wire 40 f" m_axi_awaddr [39:0] $end
$var wire 2 g" m_axi_awburst [1:0] $end
$var wire 8 h" m_axi_awlen [7:0] $end
$var wire 1 % m_axi_awready $end
$var wire 3 i" m_axi_awsize [2:0] $end
$var wire 2 j" m_axi_bresp [1:0] $end
$var wire 1 ( m_axi_bvalid $end
$var wire 128 k" m_axi_rdata [127:0] $end
$var wire 1 * m_axi_rlast $end
$var wire 2 l" m_axi_rresp [1:0] $end
$var wire 1 , m_axi_rvalid $end
$var wire 128 m" m_axi_wdata [127:0] $end
$var wire 1 - m_axi_wready $end
$var wire 16 n" m_axi_wstrb [15:0] $end
$var wire 1 7 m_axi_wvalid $end
$var wire 1 E rst_n $end
$var wire 1 o" start $end
$var wire 1 8 m_axi_wlast $end
$var wire 1 : m_axi_rready $end
$var wire 1 ; m_axi_bready $end
$var wire 1 < m_axi_awvalid $end
$var wire 1 ? m_axi_arvalid $end
$var wire 1 ~ done $end
$var wire 1 #" busy $end
$var wire 18 p" buf_wr_addr [17:0] $end
$var wire 1 '" buf_rd_en $end
$var wire 18 q" buf_rd_addr [17:0] $end
$var reg 8 r" burst_count [7:0] $end
$var reg 144 s" desc_reg [143:0] $end
$var reg 40 t" dst_addr_reg [39:0] $end
$var reg 1 u" is_read $end
$var reg 3 v" next_state [2:0] $end
$var reg 24 w" remaining [23:0] $end
$var reg 40 x" src_addr_reg [39:0] $end
$var reg 3 y" state [2:0] $end
$var reg 8 z" write_beat_count [7:0] $end
$upscope $end
$scope module u_pe_array $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 1 n enable $end
$var wire 16 {" load_weight [15:0] $end
$var wire 1 E rst_n $end
$scope begin gen_data_in[0] $end
$upscope $end
$scope begin gen_data_in[1] $end
$upscope $end
$scope begin gen_data_in[2] $end
$upscope $end
$scope begin gen_data_in[3] $end
$upscope $end
$scope begin gen_data_in[4] $end
$upscope $end
$scope begin gen_data_in[5] $end
$upscope $end
$scope begin gen_data_in[6] $end
$upscope $end
$scope begin gen_data_in[7] $end
$upscope $end
$scope begin gen_data_in[8] $end
$upscope $end
$scope begin gen_data_in[9] $end
$upscope $end
$scope begin gen_data_in[10] $end
$upscope $end
$scope begin gen_data_in[11] $end
$upscope $end
$scope begin gen_data_in[12] $end
$upscope $end
$scope begin gen_data_in[13] $end
$upscope $end
$scope begin gen_data_in[14] $end
$upscope $end
$scope begin gen_data_in[15] $end
$upscope $end
$scope begin gen_row[0] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 |" acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 }" data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ~" load_weight $end
$var wire 1 E rst_n $end
$var wire 8 !# weight_in [7:0] $end
$var wire 16 "# mult_result [15:0] $end
$var wire 8 ## data_out [7:0] $end
$var wire 32 $# add_result [31:0] $end
$var wire 1 %# acc_valid $end
$var reg 32 &# acc_reg [31:0] $end
$var reg 8 '# data_reg [7:0] $end
$var reg 1 %# valid_reg $end
$var reg 8 (# weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 )# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 *# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 +# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ,# weight_in [7:0] $end
$var wire 16 -# mult_result [15:0] $end
$var wire 8 .# data_out [7:0] $end
$var wire 32 /# add_result [31:0] $end
$var wire 1 0# acc_valid $end
$var reg 32 1# acc_reg [31:0] $end
$var reg 8 2# data_reg [7:0] $end
$var reg 1 0# valid_reg $end
$var reg 8 3# weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 4# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 5# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 6# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 7# weight_in [7:0] $end
$var wire 16 8# mult_result [15:0] $end
$var wire 8 9# data_out [7:0] $end
$var wire 32 :# add_result [31:0] $end
$var wire 1 ;# acc_valid $end
$var reg 32 <# acc_reg [31:0] $end
$var reg 8 =# data_reg [7:0] $end
$var reg 1 ;# valid_reg $end
$var reg 8 ># weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 ?# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 @# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 A# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 B# weight_in [7:0] $end
$var wire 16 C# mult_result [15:0] $end
$var wire 8 D# data_out [7:0] $end
$var wire 32 E# add_result [31:0] $end
$var wire 1 F# acc_valid $end
$var reg 32 G# acc_reg [31:0] $end
$var reg 8 H# data_reg [7:0] $end
$var reg 1 F# valid_reg $end
$var reg 8 I# weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 J# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 K# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 L# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 M# weight_in [7:0] $end
$var wire 16 N# mult_result [15:0] $end
$var wire 8 O# data_out [7:0] $end
$var wire 32 P# add_result [31:0] $end
$var wire 1 Q# acc_valid $end
$var reg 32 R# acc_reg [31:0] $end
$var reg 8 S# data_reg [7:0] $end
$var reg 1 Q# valid_reg $end
$var reg 8 T# weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 U# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 V# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 W# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 X# weight_in [7:0] $end
$var wire 16 Y# mult_result [15:0] $end
$var wire 8 Z# data_out [7:0] $end
$var wire 32 [# add_result [31:0] $end
$var wire 1 \# acc_valid $end
$var reg 32 ]# acc_reg [31:0] $end
$var reg 8 ^# data_reg [7:0] $end
$var reg 1 \# valid_reg $end
$var reg 8 _# weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 `# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 a# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 b# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 c# weight_in [7:0] $end
$var wire 16 d# mult_result [15:0] $end
$var wire 8 e# data_out [7:0] $end
$var wire 32 f# add_result [31:0] $end
$var wire 1 g# acc_valid $end
$var reg 32 h# acc_reg [31:0] $end
$var reg 8 i# data_reg [7:0] $end
$var reg 1 g# valid_reg $end
$var reg 8 j# weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 k# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 l# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 m# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 n# weight_in [7:0] $end
$var wire 16 o# mult_result [15:0] $end
$var wire 8 p# data_out [7:0] $end
$var wire 32 q# add_result [31:0] $end
$var wire 1 r# acc_valid $end
$var reg 32 s# acc_reg [31:0] $end
$var reg 8 t# data_reg [7:0] $end
$var reg 1 r# valid_reg $end
$var reg 8 u# weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 v# acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 w# data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 x# load_weight $end
$var wire 1 E rst_n $end
$var wire 8 y# weight_in [7:0] $end
$var wire 16 z# mult_result [15:0] $end
$var wire 8 {# data_out [7:0] $end
$var wire 32 |# add_result [31:0] $end
$var wire 1 }# acc_valid $end
$var reg 32 ~# acc_reg [31:0] $end
$var reg 8 !$ data_reg [7:0] $end
$var reg 1 }# valid_reg $end
$var reg 8 "$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 #$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 $$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 %$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 &$ weight_in [7:0] $end
$var wire 16 '$ mult_result [15:0] $end
$var wire 8 ($ data_out [7:0] $end
$var wire 32 )$ add_result [31:0] $end
$var wire 1 *$ acc_valid $end
$var reg 32 +$ acc_reg [31:0] $end
$var reg 8 ,$ data_reg [7:0] $end
$var reg 1 *$ valid_reg $end
$var reg 8 -$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 .$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 /$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 0$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 1$ weight_in [7:0] $end
$var wire 16 2$ mult_result [15:0] $end
$var wire 8 3$ data_out [7:0] $end
$var wire 32 4$ add_result [31:0] $end
$var wire 1 5$ acc_valid $end
$var reg 32 6$ acc_reg [31:0] $end
$var reg 8 7$ data_reg [7:0] $end
$var reg 1 5$ valid_reg $end
$var reg 8 8$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 9$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 :$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ;$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 <$ weight_in [7:0] $end
$var wire 16 =$ mult_result [15:0] $end
$var wire 8 >$ data_out [7:0] $end
$var wire 32 ?$ add_result [31:0] $end
$var wire 1 @$ acc_valid $end
$var reg 32 A$ acc_reg [31:0] $end
$var reg 8 B$ data_reg [7:0] $end
$var reg 1 @$ valid_reg $end
$var reg 8 C$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 D$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 E$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 F$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 G$ weight_in [7:0] $end
$var wire 16 H$ mult_result [15:0] $end
$var wire 8 I$ data_out [7:0] $end
$var wire 32 J$ add_result [31:0] $end
$var wire 1 K$ acc_valid $end
$var reg 32 L$ acc_reg [31:0] $end
$var reg 8 M$ data_reg [7:0] $end
$var reg 1 K$ valid_reg $end
$var reg 8 N$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 O$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 P$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Q$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 R$ weight_in [7:0] $end
$var wire 16 S$ mult_result [15:0] $end
$var wire 8 T$ data_out [7:0] $end
$var wire 32 U$ add_result [31:0] $end
$var wire 1 V$ acc_valid $end
$var reg 32 W$ acc_reg [31:0] $end
$var reg 8 X$ data_reg [7:0] $end
$var reg 1 V$ valid_reg $end
$var reg 8 Y$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 Z$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 [$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 \$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ]$ weight_in [7:0] $end
$var wire 16 ^$ mult_result [15:0] $end
$var wire 8 _$ data_out [7:0] $end
$var wire 32 `$ add_result [31:0] $end
$var wire 1 a$ acc_valid $end
$var reg 32 b$ acc_reg [31:0] $end
$var reg 8 c$ data_reg [7:0] $end
$var reg 1 a$ valid_reg $end
$var reg 8 d$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 e$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 f$ data_in [7:0] $end
$var wire 8 g$ data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 h$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 i$ weight_in [7:0] $end
$var wire 16 j$ mult_result [15:0] $end
$var wire 32 k$ add_result [31:0] $end
$var wire 1 l$ acc_valid $end
$var reg 32 m$ acc_reg [31:0] $end
$var reg 8 n$ data_reg [7:0] $end
$var reg 1 l$ valid_reg $end
$var reg 8 o$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[1] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 p$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 q$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 r$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 s$ weight_in [7:0] $end
$var wire 16 t$ mult_result [15:0] $end
$var wire 8 u$ data_out [7:0] $end
$var wire 32 v$ add_result [31:0] $end
$var wire 1 w$ acc_valid $end
$var reg 32 x$ acc_reg [31:0] $end
$var reg 8 y$ data_reg [7:0] $end
$var reg 1 w$ valid_reg $end
$var reg 8 z$ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 {$ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 |$ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 }$ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ~$ weight_in [7:0] $end
$var wire 16 !% mult_result [15:0] $end
$var wire 8 "% data_out [7:0] $end
$var wire 32 #% add_result [31:0] $end
$var wire 1 $% acc_valid $end
$var reg 32 %% acc_reg [31:0] $end
$var reg 8 &% data_reg [7:0] $end
$var reg 1 $% valid_reg $end
$var reg 8 '% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 (% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 )% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 *% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 +% weight_in [7:0] $end
$var wire 16 ,% mult_result [15:0] $end
$var wire 8 -% data_out [7:0] $end
$var wire 32 .% add_result [31:0] $end
$var wire 1 /% acc_valid $end
$var reg 32 0% acc_reg [31:0] $end
$var reg 8 1% data_reg [7:0] $end
$var reg 1 /% valid_reg $end
$var reg 8 2% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 3% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 4% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 5% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 6% weight_in [7:0] $end
$var wire 16 7% mult_result [15:0] $end
$var wire 8 8% data_out [7:0] $end
$var wire 32 9% add_result [31:0] $end
$var wire 1 :% acc_valid $end
$var reg 32 ;% acc_reg [31:0] $end
$var reg 8 <% data_reg [7:0] $end
$var reg 1 :% valid_reg $end
$var reg 8 =% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 >% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ?% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 @% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 A% weight_in [7:0] $end
$var wire 16 B% mult_result [15:0] $end
$var wire 8 C% data_out [7:0] $end
$var wire 32 D% add_result [31:0] $end
$var wire 1 E% acc_valid $end
$var reg 32 F% acc_reg [31:0] $end
$var reg 8 G% data_reg [7:0] $end
$var reg 1 E% valid_reg $end
$var reg 8 H% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 I% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 J% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 K% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 L% weight_in [7:0] $end
$var wire 16 M% mult_result [15:0] $end
$var wire 8 N% data_out [7:0] $end
$var wire 32 O% add_result [31:0] $end
$var wire 1 P% acc_valid $end
$var reg 32 Q% acc_reg [31:0] $end
$var reg 8 R% data_reg [7:0] $end
$var reg 1 P% valid_reg $end
$var reg 8 S% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 T% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 U% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 V% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 W% weight_in [7:0] $end
$var wire 16 X% mult_result [15:0] $end
$var wire 8 Y% data_out [7:0] $end
$var wire 32 Z% add_result [31:0] $end
$var wire 1 [% acc_valid $end
$var reg 32 \% acc_reg [31:0] $end
$var reg 8 ]% data_reg [7:0] $end
$var reg 1 [% valid_reg $end
$var reg 8 ^% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 _% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 `% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 a% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 b% weight_in [7:0] $end
$var wire 16 c% mult_result [15:0] $end
$var wire 8 d% data_out [7:0] $end
$var wire 32 e% add_result [31:0] $end
$var wire 1 f% acc_valid $end
$var reg 32 g% acc_reg [31:0] $end
$var reg 8 h% data_reg [7:0] $end
$var reg 1 f% valid_reg $end
$var reg 8 i% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 j% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 k% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 l% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 m% weight_in [7:0] $end
$var wire 16 n% mult_result [15:0] $end
$var wire 8 o% data_out [7:0] $end
$var wire 32 p% add_result [31:0] $end
$var wire 1 q% acc_valid $end
$var reg 32 r% acc_reg [31:0] $end
$var reg 8 s% data_reg [7:0] $end
$var reg 1 q% valid_reg $end
$var reg 8 t% weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 u% acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 v% data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 w% load_weight $end
$var wire 1 E rst_n $end
$var wire 8 x% weight_in [7:0] $end
$var wire 16 y% mult_result [15:0] $end
$var wire 8 z% data_out [7:0] $end
$var wire 32 {% add_result [31:0] $end
$var wire 1 |% acc_valid $end
$var reg 32 }% acc_reg [31:0] $end
$var reg 8 ~% data_reg [7:0] $end
$var reg 1 |% valid_reg $end
$var reg 8 !& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 "& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 #& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 $& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 %& weight_in [7:0] $end
$var wire 16 && mult_result [15:0] $end
$var wire 8 '& data_out [7:0] $end
$var wire 32 (& add_result [31:0] $end
$var wire 1 )& acc_valid $end
$var reg 32 *& acc_reg [31:0] $end
$var reg 8 +& data_reg [7:0] $end
$var reg 1 )& valid_reg $end
$var reg 8 ,& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 -& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 .& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 /& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 0& weight_in [7:0] $end
$var wire 16 1& mult_result [15:0] $end
$var wire 8 2& data_out [7:0] $end
$var wire 32 3& add_result [31:0] $end
$var wire 1 4& acc_valid $end
$var reg 32 5& acc_reg [31:0] $end
$var reg 8 6& data_reg [7:0] $end
$var reg 1 4& valid_reg $end
$var reg 8 7& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 8& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 9& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 :& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ;& weight_in [7:0] $end
$var wire 16 <& mult_result [15:0] $end
$var wire 8 =& data_out [7:0] $end
$var wire 32 >& add_result [31:0] $end
$var wire 1 ?& acc_valid $end
$var reg 32 @& acc_reg [31:0] $end
$var reg 8 A& data_reg [7:0] $end
$var reg 1 ?& valid_reg $end
$var reg 8 B& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 C& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 D& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 E& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 F& weight_in [7:0] $end
$var wire 16 G& mult_result [15:0] $end
$var wire 8 H& data_out [7:0] $end
$var wire 32 I& add_result [31:0] $end
$var wire 1 J& acc_valid $end
$var reg 32 K& acc_reg [31:0] $end
$var reg 8 L& data_reg [7:0] $end
$var reg 1 J& valid_reg $end
$var reg 8 M& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 N& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 O& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 P& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Q& weight_in [7:0] $end
$var wire 16 R& mult_result [15:0] $end
$var wire 8 S& data_out [7:0] $end
$var wire 32 T& add_result [31:0] $end
$var wire 1 U& acc_valid $end
$var reg 32 V& acc_reg [31:0] $end
$var reg 8 W& data_reg [7:0] $end
$var reg 1 U& valid_reg $end
$var reg 8 X& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 Y& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Z& data_in [7:0] $end
$var wire 8 [& data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 \& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ]& weight_in [7:0] $end
$var wire 16 ^& mult_result [15:0] $end
$var wire 32 _& add_result [31:0] $end
$var wire 1 `& acc_valid $end
$var reg 32 a& acc_reg [31:0] $end
$var reg 8 b& data_reg [7:0] $end
$var reg 1 `& valid_reg $end
$var reg 8 c& weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[2] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 d& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 e& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 f& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 g& weight_in [7:0] $end
$var wire 16 h& mult_result [15:0] $end
$var wire 8 i& data_out [7:0] $end
$var wire 32 j& add_result [31:0] $end
$var wire 1 k& acc_valid $end
$var reg 32 l& acc_reg [31:0] $end
$var reg 8 m& data_reg [7:0] $end
$var reg 1 k& valid_reg $end
$var reg 8 n& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 o& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 p& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 q& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 r& weight_in [7:0] $end
$var wire 16 s& mult_result [15:0] $end
$var wire 8 t& data_out [7:0] $end
$var wire 32 u& add_result [31:0] $end
$var wire 1 v& acc_valid $end
$var reg 32 w& acc_reg [31:0] $end
$var reg 8 x& data_reg [7:0] $end
$var reg 1 v& valid_reg $end
$var reg 8 y& weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 z& acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 {& data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 |& load_weight $end
$var wire 1 E rst_n $end
$var wire 8 }& weight_in [7:0] $end
$var wire 16 ~& mult_result [15:0] $end
$var wire 8 !' data_out [7:0] $end
$var wire 32 "' add_result [31:0] $end
$var wire 1 #' acc_valid $end
$var reg 32 $' acc_reg [31:0] $end
$var reg 8 %' data_reg [7:0] $end
$var reg 1 #' valid_reg $end
$var reg 8 &' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 '' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 (' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 )' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 *' weight_in [7:0] $end
$var wire 16 +' mult_result [15:0] $end
$var wire 8 ,' data_out [7:0] $end
$var wire 32 -' add_result [31:0] $end
$var wire 1 .' acc_valid $end
$var reg 32 /' acc_reg [31:0] $end
$var reg 8 0' data_reg [7:0] $end
$var reg 1 .' valid_reg $end
$var reg 8 1' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 2' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 3' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 4' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 5' weight_in [7:0] $end
$var wire 16 6' mult_result [15:0] $end
$var wire 8 7' data_out [7:0] $end
$var wire 32 8' add_result [31:0] $end
$var wire 1 9' acc_valid $end
$var reg 32 :' acc_reg [31:0] $end
$var reg 8 ;' data_reg [7:0] $end
$var reg 1 9' valid_reg $end
$var reg 8 <' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 =' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 >' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ?' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 @' weight_in [7:0] $end
$var wire 16 A' mult_result [15:0] $end
$var wire 8 B' data_out [7:0] $end
$var wire 32 C' add_result [31:0] $end
$var wire 1 D' acc_valid $end
$var reg 32 E' acc_reg [31:0] $end
$var reg 8 F' data_reg [7:0] $end
$var reg 1 D' valid_reg $end
$var reg 8 G' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 H' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 I' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 J' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 K' weight_in [7:0] $end
$var wire 16 L' mult_result [15:0] $end
$var wire 8 M' data_out [7:0] $end
$var wire 32 N' add_result [31:0] $end
$var wire 1 O' acc_valid $end
$var reg 32 P' acc_reg [31:0] $end
$var reg 8 Q' data_reg [7:0] $end
$var reg 1 O' valid_reg $end
$var reg 8 R' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 S' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 T' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 U' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 V' weight_in [7:0] $end
$var wire 16 W' mult_result [15:0] $end
$var wire 8 X' data_out [7:0] $end
$var wire 32 Y' add_result [31:0] $end
$var wire 1 Z' acc_valid $end
$var reg 32 [' acc_reg [31:0] $end
$var reg 8 \' data_reg [7:0] $end
$var reg 1 Z' valid_reg $end
$var reg 8 ]' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 ^' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 _' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 `' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 a' weight_in [7:0] $end
$var wire 16 b' mult_result [15:0] $end
$var wire 8 c' data_out [7:0] $end
$var wire 32 d' add_result [31:0] $end
$var wire 1 e' acc_valid $end
$var reg 32 f' acc_reg [31:0] $end
$var reg 8 g' data_reg [7:0] $end
$var reg 1 e' valid_reg $end
$var reg 8 h' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 i' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 j' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 k' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 l' weight_in [7:0] $end
$var wire 16 m' mult_result [15:0] $end
$var wire 8 n' data_out [7:0] $end
$var wire 32 o' add_result [31:0] $end
$var wire 1 p' acc_valid $end
$var reg 32 q' acc_reg [31:0] $end
$var reg 8 r' data_reg [7:0] $end
$var reg 1 p' valid_reg $end
$var reg 8 s' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 t' acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 u' data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 v' load_weight $end
$var wire 1 E rst_n $end
$var wire 8 w' weight_in [7:0] $end
$var wire 16 x' mult_result [15:0] $end
$var wire 8 y' data_out [7:0] $end
$var wire 32 z' add_result [31:0] $end
$var wire 1 {' acc_valid $end
$var reg 32 |' acc_reg [31:0] $end
$var reg 8 }' data_reg [7:0] $end
$var reg 1 {' valid_reg $end
$var reg 8 ~' weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 !( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 "( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 #( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 $( weight_in [7:0] $end
$var wire 16 %( mult_result [15:0] $end
$var wire 8 &( data_out [7:0] $end
$var wire 32 '( add_result [31:0] $end
$var wire 1 (( acc_valid $end
$var reg 32 )( acc_reg [31:0] $end
$var reg 8 *( data_reg [7:0] $end
$var reg 1 (( valid_reg $end
$var reg 8 +( weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 ,( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 -( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 .( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 /( weight_in [7:0] $end
$var wire 16 0( mult_result [15:0] $end
$var wire 8 1( data_out [7:0] $end
$var wire 32 2( add_result [31:0] $end
$var wire 1 3( acc_valid $end
$var reg 32 4( acc_reg [31:0] $end
$var reg 8 5( data_reg [7:0] $end
$var reg 1 3( valid_reg $end
$var reg 8 6( weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 7( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 8( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 9( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 :( weight_in [7:0] $end
$var wire 16 ;( mult_result [15:0] $end
$var wire 8 <( data_out [7:0] $end
$var wire 32 =( add_result [31:0] $end
$var wire 1 >( acc_valid $end
$var reg 32 ?( acc_reg [31:0] $end
$var reg 8 @( data_reg [7:0] $end
$var reg 1 >( valid_reg $end
$var reg 8 A( weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 B( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 C( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 D( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 E( weight_in [7:0] $end
$var wire 16 F( mult_result [15:0] $end
$var wire 8 G( data_out [7:0] $end
$var wire 32 H( add_result [31:0] $end
$var wire 1 I( acc_valid $end
$var reg 32 J( acc_reg [31:0] $end
$var reg 8 K( data_reg [7:0] $end
$var reg 1 I( valid_reg $end
$var reg 8 L( weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 M( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 N( data_in [7:0] $end
$var wire 8 O( data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 P( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Q( weight_in [7:0] $end
$var wire 16 R( mult_result [15:0] $end
$var wire 32 S( add_result [31:0] $end
$var wire 1 T( acc_valid $end
$var reg 32 U( acc_reg [31:0] $end
$var reg 8 V( data_reg [7:0] $end
$var reg 1 T( valid_reg $end
$var reg 8 W( weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[3] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 X( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Y( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Z( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 [( weight_in [7:0] $end
$var wire 16 \( mult_result [15:0] $end
$var wire 8 ]( data_out [7:0] $end
$var wire 32 ^( add_result [31:0] $end
$var wire 1 _( acc_valid $end
$var reg 32 `( acc_reg [31:0] $end
$var reg 8 a( data_reg [7:0] $end
$var reg 1 _( valid_reg $end
$var reg 8 b( weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 c( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 d( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 e( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 f( weight_in [7:0] $end
$var wire 16 g( mult_result [15:0] $end
$var wire 8 h( data_out [7:0] $end
$var wire 32 i( add_result [31:0] $end
$var wire 1 j( acc_valid $end
$var reg 32 k( acc_reg [31:0] $end
$var reg 8 l( data_reg [7:0] $end
$var reg 1 j( valid_reg $end
$var reg 8 m( weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 n( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 o( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 p( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 q( weight_in [7:0] $end
$var wire 16 r( mult_result [15:0] $end
$var wire 8 s( data_out [7:0] $end
$var wire 32 t( add_result [31:0] $end
$var wire 1 u( acc_valid $end
$var reg 32 v( acc_reg [31:0] $end
$var reg 8 w( data_reg [7:0] $end
$var reg 1 u( valid_reg $end
$var reg 8 x( weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 y( acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 z( data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 {( load_weight $end
$var wire 1 E rst_n $end
$var wire 8 |( weight_in [7:0] $end
$var wire 16 }( mult_result [15:0] $end
$var wire 8 ~( data_out [7:0] $end
$var wire 32 !) add_result [31:0] $end
$var wire 1 ") acc_valid $end
$var reg 32 #) acc_reg [31:0] $end
$var reg 8 $) data_reg [7:0] $end
$var reg 1 ") valid_reg $end
$var reg 8 %) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 &) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ') data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 () load_weight $end
$var wire 1 E rst_n $end
$var wire 8 )) weight_in [7:0] $end
$var wire 16 *) mult_result [15:0] $end
$var wire 8 +) data_out [7:0] $end
$var wire 32 ,) add_result [31:0] $end
$var wire 1 -) acc_valid $end
$var reg 32 .) acc_reg [31:0] $end
$var reg 8 /) data_reg [7:0] $end
$var reg 1 -) valid_reg $end
$var reg 8 0) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 1) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 2) data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 3) load_weight $end
$var wire 1 E rst_n $end
$var wire 8 4) weight_in [7:0] $end
$var wire 16 5) mult_result [15:0] $end
$var wire 8 6) data_out [7:0] $end
$var wire 32 7) add_result [31:0] $end
$var wire 1 8) acc_valid $end
$var reg 32 9) acc_reg [31:0] $end
$var reg 8 :) data_reg [7:0] $end
$var reg 1 8) valid_reg $end
$var reg 8 ;) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 <) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 =) data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 >) load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ?) weight_in [7:0] $end
$var wire 16 @) mult_result [15:0] $end
$var wire 8 A) data_out [7:0] $end
$var wire 32 B) add_result [31:0] $end
$var wire 1 C) acc_valid $end
$var reg 32 D) acc_reg [31:0] $end
$var reg 8 E) data_reg [7:0] $end
$var reg 1 C) valid_reg $end
$var reg 8 F) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 G) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 H) data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 I) load_weight $end
$var wire 1 E rst_n $end
$var wire 8 J) weight_in [7:0] $end
$var wire 16 K) mult_result [15:0] $end
$var wire 8 L) data_out [7:0] $end
$var wire 32 M) add_result [31:0] $end
$var wire 1 N) acc_valid $end
$var reg 32 O) acc_reg [31:0] $end
$var reg 8 P) data_reg [7:0] $end
$var reg 1 N) valid_reg $end
$var reg 8 Q) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 R) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 S) data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 T) load_weight $end
$var wire 1 E rst_n $end
$var wire 8 U) weight_in [7:0] $end
$var wire 16 V) mult_result [15:0] $end
$var wire 8 W) data_out [7:0] $end
$var wire 32 X) add_result [31:0] $end
$var wire 1 Y) acc_valid $end
$var reg 32 Z) acc_reg [31:0] $end
$var reg 8 [) data_reg [7:0] $end
$var reg 1 Y) valid_reg $end
$var reg 8 \) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 ]) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ^) data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 _) load_weight $end
$var wire 1 E rst_n $end
$var wire 8 `) weight_in [7:0] $end
$var wire 16 a) mult_result [15:0] $end
$var wire 8 b) data_out [7:0] $end
$var wire 32 c) add_result [31:0] $end
$var wire 1 d) acc_valid $end
$var reg 32 e) acc_reg [31:0] $end
$var reg 8 f) data_reg [7:0] $end
$var reg 1 d) valid_reg $end
$var reg 8 g) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 h) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 i) data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 j) load_weight $end
$var wire 1 E rst_n $end
$var wire 8 k) weight_in [7:0] $end
$var wire 16 l) mult_result [15:0] $end
$var wire 8 m) data_out [7:0] $end
$var wire 32 n) add_result [31:0] $end
$var wire 1 o) acc_valid $end
$var reg 32 p) acc_reg [31:0] $end
$var reg 8 q) data_reg [7:0] $end
$var reg 1 o) valid_reg $end
$var reg 8 r) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 s) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 t) data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 u) load_weight $end
$var wire 1 E rst_n $end
$var wire 8 v) weight_in [7:0] $end
$var wire 16 w) mult_result [15:0] $end
$var wire 8 x) data_out [7:0] $end
$var wire 32 y) add_result [31:0] $end
$var wire 1 z) acc_valid $end
$var reg 32 {) acc_reg [31:0] $end
$var reg 8 |) data_reg [7:0] $end
$var reg 1 z) valid_reg $end
$var reg 8 }) weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 ~) acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 !* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 "* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 #* weight_in [7:0] $end
$var wire 16 $* mult_result [15:0] $end
$var wire 8 %* data_out [7:0] $end
$var wire 32 &* add_result [31:0] $end
$var wire 1 '* acc_valid $end
$var reg 32 (* acc_reg [31:0] $end
$var reg 8 )* data_reg [7:0] $end
$var reg 1 '* valid_reg $end
$var reg 8 ** weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 +* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ,* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 -* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 .* weight_in [7:0] $end
$var wire 16 /* mult_result [15:0] $end
$var wire 8 0* data_out [7:0] $end
$var wire 32 1* add_result [31:0] $end
$var wire 1 2* acc_valid $end
$var reg 32 3* acc_reg [31:0] $end
$var reg 8 4* data_reg [7:0] $end
$var reg 1 2* valid_reg $end
$var reg 8 5* weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 6* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 7* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 8* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 9* weight_in [7:0] $end
$var wire 16 :* mult_result [15:0] $end
$var wire 8 ;* data_out [7:0] $end
$var wire 32 <* add_result [31:0] $end
$var wire 1 =* acc_valid $end
$var reg 32 >* acc_reg [31:0] $end
$var reg 8 ?* data_reg [7:0] $end
$var reg 1 =* valid_reg $end
$var reg 8 @* weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 A* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 B* data_in [7:0] $end
$var wire 8 C* data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 D* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 E* weight_in [7:0] $end
$var wire 16 F* mult_result [15:0] $end
$var wire 32 G* add_result [31:0] $end
$var wire 1 H* acc_valid $end
$var reg 32 I* acc_reg [31:0] $end
$var reg 8 J* data_reg [7:0] $end
$var reg 1 H* valid_reg $end
$var reg 8 K* weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[4] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 L* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 M* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 N* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 O* weight_in [7:0] $end
$var wire 16 P* mult_result [15:0] $end
$var wire 8 Q* data_out [7:0] $end
$var wire 32 R* add_result [31:0] $end
$var wire 1 S* acc_valid $end
$var reg 32 T* acc_reg [31:0] $end
$var reg 8 U* data_reg [7:0] $end
$var reg 1 S* valid_reg $end
$var reg 8 V* weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 W* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 X* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Y* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Z* weight_in [7:0] $end
$var wire 16 [* mult_result [15:0] $end
$var wire 8 \* data_out [7:0] $end
$var wire 32 ]* add_result [31:0] $end
$var wire 1 ^* acc_valid $end
$var reg 32 _* acc_reg [31:0] $end
$var reg 8 `* data_reg [7:0] $end
$var reg 1 ^* valid_reg $end
$var reg 8 a* weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 b* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 c* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 d* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 e* weight_in [7:0] $end
$var wire 16 f* mult_result [15:0] $end
$var wire 8 g* data_out [7:0] $end
$var wire 32 h* add_result [31:0] $end
$var wire 1 i* acc_valid $end
$var reg 32 j* acc_reg [31:0] $end
$var reg 8 k* data_reg [7:0] $end
$var reg 1 i* valid_reg $end
$var reg 8 l* weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 m* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 n* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 o* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 p* weight_in [7:0] $end
$var wire 16 q* mult_result [15:0] $end
$var wire 8 r* data_out [7:0] $end
$var wire 32 s* add_result [31:0] $end
$var wire 1 t* acc_valid $end
$var reg 32 u* acc_reg [31:0] $end
$var reg 8 v* data_reg [7:0] $end
$var reg 1 t* valid_reg $end
$var reg 8 w* weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 x* acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 y* data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 z* load_weight $end
$var wire 1 E rst_n $end
$var wire 8 {* weight_in [7:0] $end
$var wire 16 |* mult_result [15:0] $end
$var wire 8 }* data_out [7:0] $end
$var wire 32 ~* add_result [31:0] $end
$var wire 1 !+ acc_valid $end
$var reg 32 "+ acc_reg [31:0] $end
$var reg 8 #+ data_reg [7:0] $end
$var reg 1 !+ valid_reg $end
$var reg 8 $+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 %+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 &+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 '+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 (+ weight_in [7:0] $end
$var wire 16 )+ mult_result [15:0] $end
$var wire 8 *+ data_out [7:0] $end
$var wire 32 ++ add_result [31:0] $end
$var wire 1 ,+ acc_valid $end
$var reg 32 -+ acc_reg [31:0] $end
$var reg 8 .+ data_reg [7:0] $end
$var reg 1 ,+ valid_reg $end
$var reg 8 /+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 0+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 1+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 2+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 3+ weight_in [7:0] $end
$var wire 16 4+ mult_result [15:0] $end
$var wire 8 5+ data_out [7:0] $end
$var wire 32 6+ add_result [31:0] $end
$var wire 1 7+ acc_valid $end
$var reg 32 8+ acc_reg [31:0] $end
$var reg 8 9+ data_reg [7:0] $end
$var reg 1 7+ valid_reg $end
$var reg 8 :+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 ;+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 <+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 =+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 >+ weight_in [7:0] $end
$var wire 16 ?+ mult_result [15:0] $end
$var wire 8 @+ data_out [7:0] $end
$var wire 32 A+ add_result [31:0] $end
$var wire 1 B+ acc_valid $end
$var reg 32 C+ acc_reg [31:0] $end
$var reg 8 D+ data_reg [7:0] $end
$var reg 1 B+ valid_reg $end
$var reg 8 E+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 F+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 G+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 H+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 I+ weight_in [7:0] $end
$var wire 16 J+ mult_result [15:0] $end
$var wire 8 K+ data_out [7:0] $end
$var wire 32 L+ add_result [31:0] $end
$var wire 1 M+ acc_valid $end
$var reg 32 N+ acc_reg [31:0] $end
$var reg 8 O+ data_reg [7:0] $end
$var reg 1 M+ valid_reg $end
$var reg 8 P+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 Q+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 R+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 S+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 T+ weight_in [7:0] $end
$var wire 16 U+ mult_result [15:0] $end
$var wire 8 V+ data_out [7:0] $end
$var wire 32 W+ add_result [31:0] $end
$var wire 1 X+ acc_valid $end
$var reg 32 Y+ acc_reg [31:0] $end
$var reg 8 Z+ data_reg [7:0] $end
$var reg 1 X+ valid_reg $end
$var reg 8 [+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 \+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ]+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ^+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 _+ weight_in [7:0] $end
$var wire 16 `+ mult_result [15:0] $end
$var wire 8 a+ data_out [7:0] $end
$var wire 32 b+ add_result [31:0] $end
$var wire 1 c+ acc_valid $end
$var reg 32 d+ acc_reg [31:0] $end
$var reg 8 e+ data_reg [7:0] $end
$var reg 1 c+ valid_reg $end
$var reg 8 f+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 g+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 h+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 i+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 j+ weight_in [7:0] $end
$var wire 16 k+ mult_result [15:0] $end
$var wire 8 l+ data_out [7:0] $end
$var wire 32 m+ add_result [31:0] $end
$var wire 1 n+ acc_valid $end
$var reg 32 o+ acc_reg [31:0] $end
$var reg 8 p+ data_reg [7:0] $end
$var reg 1 n+ valid_reg $end
$var reg 8 q+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 r+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 s+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 t+ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 u+ weight_in [7:0] $end
$var wire 16 v+ mult_result [15:0] $end
$var wire 8 w+ data_out [7:0] $end
$var wire 32 x+ add_result [31:0] $end
$var wire 1 y+ acc_valid $end
$var reg 32 z+ acc_reg [31:0] $end
$var reg 8 {+ data_reg [7:0] $end
$var reg 1 y+ valid_reg $end
$var reg 8 |+ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 }+ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ~+ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 !, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ", weight_in [7:0] $end
$var wire 16 #, mult_result [15:0] $end
$var wire 8 $, data_out [7:0] $end
$var wire 32 %, add_result [31:0] $end
$var wire 1 &, acc_valid $end
$var reg 32 ', acc_reg [31:0] $end
$var reg 8 (, data_reg [7:0] $end
$var reg 1 &, valid_reg $end
$var reg 8 ), weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 *, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 +, data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ,, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 -, weight_in [7:0] $end
$var wire 16 ., mult_result [15:0] $end
$var wire 8 /, data_out [7:0] $end
$var wire 32 0, add_result [31:0] $end
$var wire 1 1, acc_valid $end
$var reg 32 2, acc_reg [31:0] $end
$var reg 8 3, data_reg [7:0] $end
$var reg 1 1, valid_reg $end
$var reg 8 4, weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 5, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 6, data_in [7:0] $end
$var wire 8 7, data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 8, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 9, weight_in [7:0] $end
$var wire 16 :, mult_result [15:0] $end
$var wire 32 ;, add_result [31:0] $end
$var wire 1 <, acc_valid $end
$var reg 32 =, acc_reg [31:0] $end
$var reg 8 >, data_reg [7:0] $end
$var reg 1 <, valid_reg $end
$var reg 8 ?, weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[5] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 @, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 A, data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 B, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 C, weight_in [7:0] $end
$var wire 16 D, mult_result [15:0] $end
$var wire 8 E, data_out [7:0] $end
$var wire 32 F, add_result [31:0] $end
$var wire 1 G, acc_valid $end
$var reg 32 H, acc_reg [31:0] $end
$var reg 8 I, data_reg [7:0] $end
$var reg 1 G, valid_reg $end
$var reg 8 J, weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 K, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 L, data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 M, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 N, weight_in [7:0] $end
$var wire 16 O, mult_result [15:0] $end
$var wire 8 P, data_out [7:0] $end
$var wire 32 Q, add_result [31:0] $end
$var wire 1 R, acc_valid $end
$var reg 32 S, acc_reg [31:0] $end
$var reg 8 T, data_reg [7:0] $end
$var reg 1 R, valid_reg $end
$var reg 8 U, weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 V, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 W, data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 X, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Y, weight_in [7:0] $end
$var wire 16 Z, mult_result [15:0] $end
$var wire 8 [, data_out [7:0] $end
$var wire 32 \, add_result [31:0] $end
$var wire 1 ], acc_valid $end
$var reg 32 ^, acc_reg [31:0] $end
$var reg 8 _, data_reg [7:0] $end
$var reg 1 ], valid_reg $end
$var reg 8 `, weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 a, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 b, data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 c, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 d, weight_in [7:0] $end
$var wire 16 e, mult_result [15:0] $end
$var wire 8 f, data_out [7:0] $end
$var wire 32 g, add_result [31:0] $end
$var wire 1 h, acc_valid $end
$var reg 32 i, acc_reg [31:0] $end
$var reg 8 j, data_reg [7:0] $end
$var reg 1 h, valid_reg $end
$var reg 8 k, weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 l, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 m, data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 n, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 o, weight_in [7:0] $end
$var wire 16 p, mult_result [15:0] $end
$var wire 8 q, data_out [7:0] $end
$var wire 32 r, add_result [31:0] $end
$var wire 1 s, acc_valid $end
$var reg 32 t, acc_reg [31:0] $end
$var reg 8 u, data_reg [7:0] $end
$var reg 1 s, valid_reg $end
$var reg 8 v, weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 w, acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 x, data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 y, load_weight $end
$var wire 1 E rst_n $end
$var wire 8 z, weight_in [7:0] $end
$var wire 16 {, mult_result [15:0] $end
$var wire 8 |, data_out [7:0] $end
$var wire 32 }, add_result [31:0] $end
$var wire 1 ~, acc_valid $end
$var reg 32 !- acc_reg [31:0] $end
$var reg 8 "- data_reg [7:0] $end
$var reg 1 ~, valid_reg $end
$var reg 8 #- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 $- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 %- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 &- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 '- weight_in [7:0] $end
$var wire 16 (- mult_result [15:0] $end
$var wire 8 )- data_out [7:0] $end
$var wire 32 *- add_result [31:0] $end
$var wire 1 +- acc_valid $end
$var reg 32 ,- acc_reg [31:0] $end
$var reg 8 -- data_reg [7:0] $end
$var reg 1 +- valid_reg $end
$var reg 8 .- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 /- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 0- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 1- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 2- weight_in [7:0] $end
$var wire 16 3- mult_result [15:0] $end
$var wire 8 4- data_out [7:0] $end
$var wire 32 5- add_result [31:0] $end
$var wire 1 6- acc_valid $end
$var reg 32 7- acc_reg [31:0] $end
$var reg 8 8- data_reg [7:0] $end
$var reg 1 6- valid_reg $end
$var reg 8 9- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 :- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ;- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 <- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 =- weight_in [7:0] $end
$var wire 16 >- mult_result [15:0] $end
$var wire 8 ?- data_out [7:0] $end
$var wire 32 @- add_result [31:0] $end
$var wire 1 A- acc_valid $end
$var reg 32 B- acc_reg [31:0] $end
$var reg 8 C- data_reg [7:0] $end
$var reg 1 A- valid_reg $end
$var reg 8 D- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 E- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 F- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 G- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 H- weight_in [7:0] $end
$var wire 16 I- mult_result [15:0] $end
$var wire 8 J- data_out [7:0] $end
$var wire 32 K- add_result [31:0] $end
$var wire 1 L- acc_valid $end
$var reg 32 M- acc_reg [31:0] $end
$var reg 8 N- data_reg [7:0] $end
$var reg 1 L- valid_reg $end
$var reg 8 O- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 P- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Q- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 R- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 S- weight_in [7:0] $end
$var wire 16 T- mult_result [15:0] $end
$var wire 8 U- data_out [7:0] $end
$var wire 32 V- add_result [31:0] $end
$var wire 1 W- acc_valid $end
$var reg 32 X- acc_reg [31:0] $end
$var reg 8 Y- data_reg [7:0] $end
$var reg 1 W- valid_reg $end
$var reg 8 Z- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 [- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 \- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ]- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ^- weight_in [7:0] $end
$var wire 16 _- mult_result [15:0] $end
$var wire 8 `- data_out [7:0] $end
$var wire 32 a- add_result [31:0] $end
$var wire 1 b- acc_valid $end
$var reg 32 c- acc_reg [31:0] $end
$var reg 8 d- data_reg [7:0] $end
$var reg 1 b- valid_reg $end
$var reg 8 e- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 f- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 g- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 h- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 i- weight_in [7:0] $end
$var wire 16 j- mult_result [15:0] $end
$var wire 8 k- data_out [7:0] $end
$var wire 32 l- add_result [31:0] $end
$var wire 1 m- acc_valid $end
$var reg 32 n- acc_reg [31:0] $end
$var reg 8 o- data_reg [7:0] $end
$var reg 1 m- valid_reg $end
$var reg 8 p- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 q- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 r- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 s- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 t- weight_in [7:0] $end
$var wire 16 u- mult_result [15:0] $end
$var wire 8 v- data_out [7:0] $end
$var wire 32 w- add_result [31:0] $end
$var wire 1 x- acc_valid $end
$var reg 32 y- acc_reg [31:0] $end
$var reg 8 z- data_reg [7:0] $end
$var reg 1 x- valid_reg $end
$var reg 8 {- weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 |- acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 }- data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ~- load_weight $end
$var wire 1 E rst_n $end
$var wire 8 !. weight_in [7:0] $end
$var wire 16 ". mult_result [15:0] $end
$var wire 8 #. data_out [7:0] $end
$var wire 32 $. add_result [31:0] $end
$var wire 1 %. acc_valid $end
$var reg 32 &. acc_reg [31:0] $end
$var reg 8 '. data_reg [7:0] $end
$var reg 1 %. valid_reg $end
$var reg 8 (. weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 ). acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 *. data_in [7:0] $end
$var wire 8 +. data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 ,. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 -. weight_in [7:0] $end
$var wire 16 .. mult_result [15:0] $end
$var wire 32 /. add_result [31:0] $end
$var wire 1 0. acc_valid $end
$var reg 32 1. acc_reg [31:0] $end
$var reg 8 2. data_reg [7:0] $end
$var reg 1 0. valid_reg $end
$var reg 8 3. weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[6] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 4. acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 5. data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 6. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 7. weight_in [7:0] $end
$var wire 16 8. mult_result [15:0] $end
$var wire 8 9. data_out [7:0] $end
$var wire 32 :. add_result [31:0] $end
$var wire 1 ;. acc_valid $end
$var reg 32 <. acc_reg [31:0] $end
$var reg 8 =. data_reg [7:0] $end
$var reg 1 ;. valid_reg $end
$var reg 8 >. weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 ?. acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 @. data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 A. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 B. weight_in [7:0] $end
$var wire 16 C. mult_result [15:0] $end
$var wire 8 D. data_out [7:0] $end
$var wire 32 E. add_result [31:0] $end
$var wire 1 F. acc_valid $end
$var reg 32 G. acc_reg [31:0] $end
$var reg 8 H. data_reg [7:0] $end
$var reg 1 F. valid_reg $end
$var reg 8 I. weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 J. acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 K. data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 L. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 M. weight_in [7:0] $end
$var wire 16 N. mult_result [15:0] $end
$var wire 8 O. data_out [7:0] $end
$var wire 32 P. add_result [31:0] $end
$var wire 1 Q. acc_valid $end
$var reg 32 R. acc_reg [31:0] $end
$var reg 8 S. data_reg [7:0] $end
$var reg 1 Q. valid_reg $end
$var reg 8 T. weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 U. acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 V. data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 W. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 X. weight_in [7:0] $end
$var wire 16 Y. mult_result [15:0] $end
$var wire 8 Z. data_out [7:0] $end
$var wire 32 [. add_result [31:0] $end
$var wire 1 \. acc_valid $end
$var reg 32 ]. acc_reg [31:0] $end
$var reg 8 ^. data_reg [7:0] $end
$var reg 1 \. valid_reg $end
$var reg 8 _. weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 `. acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 a. data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 b. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 c. weight_in [7:0] $end
$var wire 16 d. mult_result [15:0] $end
$var wire 8 e. data_out [7:0] $end
$var wire 32 f. add_result [31:0] $end
$var wire 1 g. acc_valid $end
$var reg 32 h. acc_reg [31:0] $end
$var reg 8 i. data_reg [7:0] $end
$var reg 1 g. valid_reg $end
$var reg 8 j. weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 k. acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 l. data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 m. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 n. weight_in [7:0] $end
$var wire 16 o. mult_result [15:0] $end
$var wire 8 p. data_out [7:0] $end
$var wire 32 q. add_result [31:0] $end
$var wire 1 r. acc_valid $end
$var reg 32 s. acc_reg [31:0] $end
$var reg 8 t. data_reg [7:0] $end
$var reg 1 r. valid_reg $end
$var reg 8 u. weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 v. acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 w. data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 x. load_weight $end
$var wire 1 E rst_n $end
$var wire 8 y. weight_in [7:0] $end
$var wire 16 z. mult_result [15:0] $end
$var wire 8 {. data_out [7:0] $end
$var wire 32 |. add_result [31:0] $end
$var wire 1 }. acc_valid $end
$var reg 32 ~. acc_reg [31:0] $end
$var reg 8 !/ data_reg [7:0] $end
$var reg 1 }. valid_reg $end
$var reg 8 "/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 #/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 $/ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 %/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 &/ weight_in [7:0] $end
$var wire 16 '/ mult_result [15:0] $end
$var wire 8 (/ data_out [7:0] $end
$var wire 32 )/ add_result [31:0] $end
$var wire 1 */ acc_valid $end
$var reg 32 +/ acc_reg [31:0] $end
$var reg 8 ,/ data_reg [7:0] $end
$var reg 1 */ valid_reg $end
$var reg 8 -/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 ./ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 // data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 0/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 1/ weight_in [7:0] $end
$var wire 16 2/ mult_result [15:0] $end
$var wire 8 3/ data_out [7:0] $end
$var wire 32 4/ add_result [31:0] $end
$var wire 1 5/ acc_valid $end
$var reg 32 6/ acc_reg [31:0] $end
$var reg 8 7/ data_reg [7:0] $end
$var reg 1 5/ valid_reg $end
$var reg 8 8/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 9/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 :/ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ;/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 </ weight_in [7:0] $end
$var wire 16 =/ mult_result [15:0] $end
$var wire 8 >/ data_out [7:0] $end
$var wire 32 ?/ add_result [31:0] $end
$var wire 1 @/ acc_valid $end
$var reg 32 A/ acc_reg [31:0] $end
$var reg 8 B/ data_reg [7:0] $end
$var reg 1 @/ valid_reg $end
$var reg 8 C/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 D/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 E/ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 F/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 G/ weight_in [7:0] $end
$var wire 16 H/ mult_result [15:0] $end
$var wire 8 I/ data_out [7:0] $end
$var wire 32 J/ add_result [31:0] $end
$var wire 1 K/ acc_valid $end
$var reg 32 L/ acc_reg [31:0] $end
$var reg 8 M/ data_reg [7:0] $end
$var reg 1 K/ valid_reg $end
$var reg 8 N/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 O/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 P/ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Q/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 R/ weight_in [7:0] $end
$var wire 16 S/ mult_result [15:0] $end
$var wire 8 T/ data_out [7:0] $end
$var wire 32 U/ add_result [31:0] $end
$var wire 1 V/ acc_valid $end
$var reg 32 W/ acc_reg [31:0] $end
$var reg 8 X/ data_reg [7:0] $end
$var reg 1 V/ valid_reg $end
$var reg 8 Y/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 Z/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 [/ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 \/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ]/ weight_in [7:0] $end
$var wire 16 ^/ mult_result [15:0] $end
$var wire 8 _/ data_out [7:0] $end
$var wire 32 `/ add_result [31:0] $end
$var wire 1 a/ acc_valid $end
$var reg 32 b/ acc_reg [31:0] $end
$var reg 8 c/ data_reg [7:0] $end
$var reg 1 a/ valid_reg $end
$var reg 8 d/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 e/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 f/ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 g/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 h/ weight_in [7:0] $end
$var wire 16 i/ mult_result [15:0] $end
$var wire 8 j/ data_out [7:0] $end
$var wire 32 k/ add_result [31:0] $end
$var wire 1 l/ acc_valid $end
$var reg 32 m/ acc_reg [31:0] $end
$var reg 8 n/ data_reg [7:0] $end
$var reg 1 l/ valid_reg $end
$var reg 8 o/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 p/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 q/ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 r/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 s/ weight_in [7:0] $end
$var wire 16 t/ mult_result [15:0] $end
$var wire 8 u/ data_out [7:0] $end
$var wire 32 v/ add_result [31:0] $end
$var wire 1 w/ acc_valid $end
$var reg 32 x/ acc_reg [31:0] $end
$var reg 8 y/ data_reg [7:0] $end
$var reg 1 w/ valid_reg $end
$var reg 8 z/ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 {/ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 |/ data_in [7:0] $end
$var wire 8 }/ data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 ~/ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 !0 weight_in [7:0] $end
$var wire 16 "0 mult_result [15:0] $end
$var wire 32 #0 add_result [31:0] $end
$var wire 1 $0 acc_valid $end
$var reg 32 %0 acc_reg [31:0] $end
$var reg 8 &0 data_reg [7:0] $end
$var reg 1 $0 valid_reg $end
$var reg 8 '0 weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[7] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 (0 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 )0 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 *0 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 +0 weight_in [7:0] $end
$var wire 16 ,0 mult_result [15:0] $end
$var wire 8 -0 data_out [7:0] $end
$var wire 32 .0 add_result [31:0] $end
$var wire 1 /0 acc_valid $end
$var reg 32 00 acc_reg [31:0] $end
$var reg 8 10 data_reg [7:0] $end
$var reg 1 /0 valid_reg $end
$var reg 8 20 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 30 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 40 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 50 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 60 weight_in [7:0] $end
$var wire 16 70 mult_result [15:0] $end
$var wire 8 80 data_out [7:0] $end
$var wire 32 90 add_result [31:0] $end
$var wire 1 :0 acc_valid $end
$var reg 32 ;0 acc_reg [31:0] $end
$var reg 8 <0 data_reg [7:0] $end
$var reg 1 :0 valid_reg $end
$var reg 8 =0 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 >0 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ?0 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 @0 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 A0 weight_in [7:0] $end
$var wire 16 B0 mult_result [15:0] $end
$var wire 8 C0 data_out [7:0] $end
$var wire 32 D0 add_result [31:0] $end
$var wire 1 E0 acc_valid $end
$var reg 32 F0 acc_reg [31:0] $end
$var reg 8 G0 data_reg [7:0] $end
$var reg 1 E0 valid_reg $end
$var reg 8 H0 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 I0 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 J0 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 K0 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 L0 weight_in [7:0] $end
$var wire 16 M0 mult_result [15:0] $end
$var wire 8 N0 data_out [7:0] $end
$var wire 32 O0 add_result [31:0] $end
$var wire 1 P0 acc_valid $end
$var reg 32 Q0 acc_reg [31:0] $end
$var reg 8 R0 data_reg [7:0] $end
$var reg 1 P0 valid_reg $end
$var reg 8 S0 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 T0 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 U0 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 V0 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 W0 weight_in [7:0] $end
$var wire 16 X0 mult_result [15:0] $end
$var wire 8 Y0 data_out [7:0] $end
$var wire 32 Z0 add_result [31:0] $end
$var wire 1 [0 acc_valid $end
$var reg 32 \0 acc_reg [31:0] $end
$var reg 8 ]0 data_reg [7:0] $end
$var reg 1 [0 valid_reg $end
$var reg 8 ^0 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 _0 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 `0 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 a0 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 b0 weight_in [7:0] $end
$var wire 16 c0 mult_result [15:0] $end
$var wire 8 d0 data_out [7:0] $end
$var wire 32 e0 add_result [31:0] $end
$var wire 1 f0 acc_valid $end
$var reg 32 g0 acc_reg [31:0] $end
$var reg 8 h0 data_reg [7:0] $end
$var reg 1 f0 valid_reg $end
$var reg 8 i0 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 j0 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 k0 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 l0 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 m0 weight_in [7:0] $end
$var wire 16 n0 mult_result [15:0] $end
$var wire 8 o0 data_out [7:0] $end
$var wire 32 p0 add_result [31:0] $end
$var wire 1 q0 acc_valid $end
$var reg 32 r0 acc_reg [31:0] $end
$var reg 8 s0 data_reg [7:0] $end
$var reg 1 q0 valid_reg $end
$var reg 8 t0 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 u0 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 v0 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 w0 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 x0 weight_in [7:0] $end
$var wire 16 y0 mult_result [15:0] $end
$var wire 8 z0 data_out [7:0] $end
$var wire 32 {0 add_result [31:0] $end
$var wire 1 |0 acc_valid $end
$var reg 32 }0 acc_reg [31:0] $end
$var reg 8 ~0 data_reg [7:0] $end
$var reg 1 |0 valid_reg $end
$var reg 8 !1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 "1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 #1 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 $1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 %1 weight_in [7:0] $end
$var wire 16 &1 mult_result [15:0] $end
$var wire 8 '1 data_out [7:0] $end
$var wire 32 (1 add_result [31:0] $end
$var wire 1 )1 acc_valid $end
$var reg 32 *1 acc_reg [31:0] $end
$var reg 8 +1 data_reg [7:0] $end
$var reg 1 )1 valid_reg $end
$var reg 8 ,1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 -1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 .1 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 /1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 01 weight_in [7:0] $end
$var wire 16 11 mult_result [15:0] $end
$var wire 8 21 data_out [7:0] $end
$var wire 32 31 add_result [31:0] $end
$var wire 1 41 acc_valid $end
$var reg 32 51 acc_reg [31:0] $end
$var reg 8 61 data_reg [7:0] $end
$var reg 1 41 valid_reg $end
$var reg 8 71 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 81 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 91 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 :1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ;1 weight_in [7:0] $end
$var wire 16 <1 mult_result [15:0] $end
$var wire 8 =1 data_out [7:0] $end
$var wire 32 >1 add_result [31:0] $end
$var wire 1 ?1 acc_valid $end
$var reg 32 @1 acc_reg [31:0] $end
$var reg 8 A1 data_reg [7:0] $end
$var reg 1 ?1 valid_reg $end
$var reg 8 B1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 C1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 D1 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 E1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 F1 weight_in [7:0] $end
$var wire 16 G1 mult_result [15:0] $end
$var wire 8 H1 data_out [7:0] $end
$var wire 32 I1 add_result [31:0] $end
$var wire 1 J1 acc_valid $end
$var reg 32 K1 acc_reg [31:0] $end
$var reg 8 L1 data_reg [7:0] $end
$var reg 1 J1 valid_reg $end
$var reg 8 M1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 N1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 O1 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 P1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Q1 weight_in [7:0] $end
$var wire 16 R1 mult_result [15:0] $end
$var wire 8 S1 data_out [7:0] $end
$var wire 32 T1 add_result [31:0] $end
$var wire 1 U1 acc_valid $end
$var reg 32 V1 acc_reg [31:0] $end
$var reg 8 W1 data_reg [7:0] $end
$var reg 1 U1 valid_reg $end
$var reg 8 X1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 Y1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Z1 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 [1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 \1 weight_in [7:0] $end
$var wire 16 ]1 mult_result [15:0] $end
$var wire 8 ^1 data_out [7:0] $end
$var wire 32 _1 add_result [31:0] $end
$var wire 1 `1 acc_valid $end
$var reg 32 a1 acc_reg [31:0] $end
$var reg 8 b1 data_reg [7:0] $end
$var reg 1 `1 valid_reg $end
$var reg 8 c1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 d1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 e1 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 f1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 g1 weight_in [7:0] $end
$var wire 16 h1 mult_result [15:0] $end
$var wire 8 i1 data_out [7:0] $end
$var wire 32 j1 add_result [31:0] $end
$var wire 1 k1 acc_valid $end
$var reg 32 l1 acc_reg [31:0] $end
$var reg 8 m1 data_reg [7:0] $end
$var reg 1 k1 valid_reg $end
$var reg 8 n1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 o1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 p1 data_in [7:0] $end
$var wire 8 q1 data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 r1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 s1 weight_in [7:0] $end
$var wire 16 t1 mult_result [15:0] $end
$var wire 32 u1 add_result [31:0] $end
$var wire 1 v1 acc_valid $end
$var reg 32 w1 acc_reg [31:0] $end
$var reg 8 x1 data_reg [7:0] $end
$var reg 1 v1 valid_reg $end
$var reg 8 y1 weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[8] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 z1 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 {1 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 |1 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 }1 weight_in [7:0] $end
$var wire 16 ~1 mult_result [15:0] $end
$var wire 8 !2 data_out [7:0] $end
$var wire 32 "2 add_result [31:0] $end
$var wire 1 #2 acc_valid $end
$var reg 32 $2 acc_reg [31:0] $end
$var reg 8 %2 data_reg [7:0] $end
$var reg 1 #2 valid_reg $end
$var reg 8 &2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 '2 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 (2 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 )2 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 *2 weight_in [7:0] $end
$var wire 16 +2 mult_result [15:0] $end
$var wire 8 ,2 data_out [7:0] $end
$var wire 32 -2 add_result [31:0] $end
$var wire 1 .2 acc_valid $end
$var reg 32 /2 acc_reg [31:0] $end
$var reg 8 02 data_reg [7:0] $end
$var reg 1 .2 valid_reg $end
$var reg 8 12 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 22 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 32 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 42 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 52 weight_in [7:0] $end
$var wire 16 62 mult_result [15:0] $end
$var wire 8 72 data_out [7:0] $end
$var wire 32 82 add_result [31:0] $end
$var wire 1 92 acc_valid $end
$var reg 32 :2 acc_reg [31:0] $end
$var reg 8 ;2 data_reg [7:0] $end
$var reg 1 92 valid_reg $end
$var reg 8 <2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 =2 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 >2 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ?2 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 @2 weight_in [7:0] $end
$var wire 16 A2 mult_result [15:0] $end
$var wire 8 B2 data_out [7:0] $end
$var wire 32 C2 add_result [31:0] $end
$var wire 1 D2 acc_valid $end
$var reg 32 E2 acc_reg [31:0] $end
$var reg 8 F2 data_reg [7:0] $end
$var reg 1 D2 valid_reg $end
$var reg 8 G2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 H2 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 I2 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 J2 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 K2 weight_in [7:0] $end
$var wire 16 L2 mult_result [15:0] $end
$var wire 8 M2 data_out [7:0] $end
$var wire 32 N2 add_result [31:0] $end
$var wire 1 O2 acc_valid $end
$var reg 32 P2 acc_reg [31:0] $end
$var reg 8 Q2 data_reg [7:0] $end
$var reg 1 O2 valid_reg $end
$var reg 8 R2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 S2 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 T2 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 U2 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 V2 weight_in [7:0] $end
$var wire 16 W2 mult_result [15:0] $end
$var wire 8 X2 data_out [7:0] $end
$var wire 32 Y2 add_result [31:0] $end
$var wire 1 Z2 acc_valid $end
$var reg 32 [2 acc_reg [31:0] $end
$var reg 8 \2 data_reg [7:0] $end
$var reg 1 Z2 valid_reg $end
$var reg 8 ]2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 ^2 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 _2 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 `2 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 a2 weight_in [7:0] $end
$var wire 16 b2 mult_result [15:0] $end
$var wire 8 c2 data_out [7:0] $end
$var wire 32 d2 add_result [31:0] $end
$var wire 1 e2 acc_valid $end
$var reg 32 f2 acc_reg [31:0] $end
$var reg 8 g2 data_reg [7:0] $end
$var reg 1 e2 valid_reg $end
$var reg 8 h2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 i2 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 j2 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 k2 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 l2 weight_in [7:0] $end
$var wire 16 m2 mult_result [15:0] $end
$var wire 8 n2 data_out [7:0] $end
$var wire 32 o2 add_result [31:0] $end
$var wire 1 p2 acc_valid $end
$var reg 32 q2 acc_reg [31:0] $end
$var reg 8 r2 data_reg [7:0] $end
$var reg 1 p2 valid_reg $end
$var reg 8 s2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 t2 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 u2 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 v2 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 w2 weight_in [7:0] $end
$var wire 16 x2 mult_result [15:0] $end
$var wire 8 y2 data_out [7:0] $end
$var wire 32 z2 add_result [31:0] $end
$var wire 1 {2 acc_valid $end
$var reg 32 |2 acc_reg [31:0] $end
$var reg 8 }2 data_reg [7:0] $end
$var reg 1 {2 valid_reg $end
$var reg 8 ~2 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 !3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 "3 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 #3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 $3 weight_in [7:0] $end
$var wire 16 %3 mult_result [15:0] $end
$var wire 8 &3 data_out [7:0] $end
$var wire 32 '3 add_result [31:0] $end
$var wire 1 (3 acc_valid $end
$var reg 32 )3 acc_reg [31:0] $end
$var reg 8 *3 data_reg [7:0] $end
$var reg 1 (3 valid_reg $end
$var reg 8 +3 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 ,3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 -3 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 .3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 /3 weight_in [7:0] $end
$var wire 16 03 mult_result [15:0] $end
$var wire 8 13 data_out [7:0] $end
$var wire 32 23 add_result [31:0] $end
$var wire 1 33 acc_valid $end
$var reg 32 43 acc_reg [31:0] $end
$var reg 8 53 data_reg [7:0] $end
$var reg 1 33 valid_reg $end
$var reg 8 63 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 73 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 83 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 93 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 :3 weight_in [7:0] $end
$var wire 16 ;3 mult_result [15:0] $end
$var wire 8 <3 data_out [7:0] $end
$var wire 32 =3 add_result [31:0] $end
$var wire 1 >3 acc_valid $end
$var reg 32 ?3 acc_reg [31:0] $end
$var reg 8 @3 data_reg [7:0] $end
$var reg 1 >3 valid_reg $end
$var reg 8 A3 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 B3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 C3 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 D3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 E3 weight_in [7:0] $end
$var wire 16 F3 mult_result [15:0] $end
$var wire 8 G3 data_out [7:0] $end
$var wire 32 H3 add_result [31:0] $end
$var wire 1 I3 acc_valid $end
$var reg 32 J3 acc_reg [31:0] $end
$var reg 8 K3 data_reg [7:0] $end
$var reg 1 I3 valid_reg $end
$var reg 8 L3 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 M3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 N3 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 O3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 P3 weight_in [7:0] $end
$var wire 16 Q3 mult_result [15:0] $end
$var wire 8 R3 data_out [7:0] $end
$var wire 32 S3 add_result [31:0] $end
$var wire 1 T3 acc_valid $end
$var reg 32 U3 acc_reg [31:0] $end
$var reg 8 V3 data_reg [7:0] $end
$var reg 1 T3 valid_reg $end
$var reg 8 W3 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 X3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Y3 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Z3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 [3 weight_in [7:0] $end
$var wire 16 \3 mult_result [15:0] $end
$var wire 8 ]3 data_out [7:0] $end
$var wire 32 ^3 add_result [31:0] $end
$var wire 1 _3 acc_valid $end
$var reg 32 `3 acc_reg [31:0] $end
$var reg 8 a3 data_reg [7:0] $end
$var reg 1 _3 valid_reg $end
$var reg 8 b3 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 c3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 d3 data_in [7:0] $end
$var wire 8 e3 data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 f3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 g3 weight_in [7:0] $end
$var wire 16 h3 mult_result [15:0] $end
$var wire 32 i3 add_result [31:0] $end
$var wire 1 j3 acc_valid $end
$var reg 32 k3 acc_reg [31:0] $end
$var reg 8 l3 data_reg [7:0] $end
$var reg 1 j3 valid_reg $end
$var reg 8 m3 weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[9] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 n3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 o3 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 p3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 q3 weight_in [7:0] $end
$var wire 16 r3 mult_result [15:0] $end
$var wire 8 s3 data_out [7:0] $end
$var wire 32 t3 add_result [31:0] $end
$var wire 1 u3 acc_valid $end
$var reg 32 v3 acc_reg [31:0] $end
$var reg 8 w3 data_reg [7:0] $end
$var reg 1 u3 valid_reg $end
$var reg 8 x3 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 y3 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 z3 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 {3 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 |3 weight_in [7:0] $end
$var wire 16 }3 mult_result [15:0] $end
$var wire 8 ~3 data_out [7:0] $end
$var wire 32 !4 add_result [31:0] $end
$var wire 1 "4 acc_valid $end
$var reg 32 #4 acc_reg [31:0] $end
$var reg 8 $4 data_reg [7:0] $end
$var reg 1 "4 valid_reg $end
$var reg 8 %4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 &4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 '4 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 (4 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 )4 weight_in [7:0] $end
$var wire 16 *4 mult_result [15:0] $end
$var wire 8 +4 data_out [7:0] $end
$var wire 32 ,4 add_result [31:0] $end
$var wire 1 -4 acc_valid $end
$var reg 32 .4 acc_reg [31:0] $end
$var reg 8 /4 data_reg [7:0] $end
$var reg 1 -4 valid_reg $end
$var reg 8 04 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 14 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 24 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 34 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 44 weight_in [7:0] $end
$var wire 16 54 mult_result [15:0] $end
$var wire 8 64 data_out [7:0] $end
$var wire 32 74 add_result [31:0] $end
$var wire 1 84 acc_valid $end
$var reg 32 94 acc_reg [31:0] $end
$var reg 8 :4 data_reg [7:0] $end
$var reg 1 84 valid_reg $end
$var reg 8 ;4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 <4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 =4 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 >4 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ?4 weight_in [7:0] $end
$var wire 16 @4 mult_result [15:0] $end
$var wire 8 A4 data_out [7:0] $end
$var wire 32 B4 add_result [31:0] $end
$var wire 1 C4 acc_valid $end
$var reg 32 D4 acc_reg [31:0] $end
$var reg 8 E4 data_reg [7:0] $end
$var reg 1 C4 valid_reg $end
$var reg 8 F4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 G4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 H4 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 I4 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 J4 weight_in [7:0] $end
$var wire 16 K4 mult_result [15:0] $end
$var wire 8 L4 data_out [7:0] $end
$var wire 32 M4 add_result [31:0] $end
$var wire 1 N4 acc_valid $end
$var reg 32 O4 acc_reg [31:0] $end
$var reg 8 P4 data_reg [7:0] $end
$var reg 1 N4 valid_reg $end
$var reg 8 Q4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 R4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 S4 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 T4 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 U4 weight_in [7:0] $end
$var wire 16 V4 mult_result [15:0] $end
$var wire 8 W4 data_out [7:0] $end
$var wire 32 X4 add_result [31:0] $end
$var wire 1 Y4 acc_valid $end
$var reg 32 Z4 acc_reg [31:0] $end
$var reg 8 [4 data_reg [7:0] $end
$var reg 1 Y4 valid_reg $end
$var reg 8 \4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 ]4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ^4 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 _4 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 `4 weight_in [7:0] $end
$var wire 16 a4 mult_result [15:0] $end
$var wire 8 b4 data_out [7:0] $end
$var wire 32 c4 add_result [31:0] $end
$var wire 1 d4 acc_valid $end
$var reg 32 e4 acc_reg [31:0] $end
$var reg 8 f4 data_reg [7:0] $end
$var reg 1 d4 valid_reg $end
$var reg 8 g4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 h4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 i4 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 j4 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 k4 weight_in [7:0] $end
$var wire 16 l4 mult_result [15:0] $end
$var wire 8 m4 data_out [7:0] $end
$var wire 32 n4 add_result [31:0] $end
$var wire 1 o4 acc_valid $end
$var reg 32 p4 acc_reg [31:0] $end
$var reg 8 q4 data_reg [7:0] $end
$var reg 1 o4 valid_reg $end
$var reg 8 r4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 s4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 t4 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 u4 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 v4 weight_in [7:0] $end
$var wire 16 w4 mult_result [15:0] $end
$var wire 8 x4 data_out [7:0] $end
$var wire 32 y4 add_result [31:0] $end
$var wire 1 z4 acc_valid $end
$var reg 32 {4 acc_reg [31:0] $end
$var reg 8 |4 data_reg [7:0] $end
$var reg 1 z4 valid_reg $end
$var reg 8 }4 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 ~4 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 !5 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 "5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 #5 weight_in [7:0] $end
$var wire 16 $5 mult_result [15:0] $end
$var wire 8 %5 data_out [7:0] $end
$var wire 32 &5 add_result [31:0] $end
$var wire 1 '5 acc_valid $end
$var reg 32 (5 acc_reg [31:0] $end
$var reg 8 )5 data_reg [7:0] $end
$var reg 1 '5 valid_reg $end
$var reg 8 *5 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 +5 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ,5 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 -5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 .5 weight_in [7:0] $end
$var wire 16 /5 mult_result [15:0] $end
$var wire 8 05 data_out [7:0] $end
$var wire 32 15 add_result [31:0] $end
$var wire 1 25 acc_valid $end
$var reg 32 35 acc_reg [31:0] $end
$var reg 8 45 data_reg [7:0] $end
$var reg 1 25 valid_reg $end
$var reg 8 55 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 65 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 75 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 85 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 95 weight_in [7:0] $end
$var wire 16 :5 mult_result [15:0] $end
$var wire 8 ;5 data_out [7:0] $end
$var wire 32 <5 add_result [31:0] $end
$var wire 1 =5 acc_valid $end
$var reg 32 >5 acc_reg [31:0] $end
$var reg 8 ?5 data_reg [7:0] $end
$var reg 1 =5 valid_reg $end
$var reg 8 @5 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 A5 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 B5 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 C5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 D5 weight_in [7:0] $end
$var wire 16 E5 mult_result [15:0] $end
$var wire 8 F5 data_out [7:0] $end
$var wire 32 G5 add_result [31:0] $end
$var wire 1 H5 acc_valid $end
$var reg 32 I5 acc_reg [31:0] $end
$var reg 8 J5 data_reg [7:0] $end
$var reg 1 H5 valid_reg $end
$var reg 8 K5 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 L5 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 M5 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 N5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 O5 weight_in [7:0] $end
$var wire 16 P5 mult_result [15:0] $end
$var wire 8 Q5 data_out [7:0] $end
$var wire 32 R5 add_result [31:0] $end
$var wire 1 S5 acc_valid $end
$var reg 32 T5 acc_reg [31:0] $end
$var reg 8 U5 data_reg [7:0] $end
$var reg 1 S5 valid_reg $end
$var reg 8 V5 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 W5 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 X5 data_in [7:0] $end
$var wire 8 Y5 data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 Z5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 [5 weight_in [7:0] $end
$var wire 16 \5 mult_result [15:0] $end
$var wire 32 ]5 add_result [31:0] $end
$var wire 1 ^5 acc_valid $end
$var reg 32 _5 acc_reg [31:0] $end
$var reg 8 `5 data_reg [7:0] $end
$var reg 1 ^5 valid_reg $end
$var reg 8 a5 weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[10] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 b5 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 c5 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 d5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 e5 weight_in [7:0] $end
$var wire 16 f5 mult_result [15:0] $end
$var wire 8 g5 data_out [7:0] $end
$var wire 32 h5 add_result [31:0] $end
$var wire 1 i5 acc_valid $end
$var reg 32 j5 acc_reg [31:0] $end
$var reg 8 k5 data_reg [7:0] $end
$var reg 1 i5 valid_reg $end
$var reg 8 l5 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 m5 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 n5 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 o5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 p5 weight_in [7:0] $end
$var wire 16 q5 mult_result [15:0] $end
$var wire 8 r5 data_out [7:0] $end
$var wire 32 s5 add_result [31:0] $end
$var wire 1 t5 acc_valid $end
$var reg 32 u5 acc_reg [31:0] $end
$var reg 8 v5 data_reg [7:0] $end
$var reg 1 t5 valid_reg $end
$var reg 8 w5 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 x5 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 y5 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 z5 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 {5 weight_in [7:0] $end
$var wire 16 |5 mult_result [15:0] $end
$var wire 8 }5 data_out [7:0] $end
$var wire 32 ~5 add_result [31:0] $end
$var wire 1 !6 acc_valid $end
$var reg 32 "6 acc_reg [31:0] $end
$var reg 8 #6 data_reg [7:0] $end
$var reg 1 !6 valid_reg $end
$var reg 8 $6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 %6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 &6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 '6 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 (6 weight_in [7:0] $end
$var wire 16 )6 mult_result [15:0] $end
$var wire 8 *6 data_out [7:0] $end
$var wire 32 +6 add_result [31:0] $end
$var wire 1 ,6 acc_valid $end
$var reg 32 -6 acc_reg [31:0] $end
$var reg 8 .6 data_reg [7:0] $end
$var reg 1 ,6 valid_reg $end
$var reg 8 /6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 06 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 16 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 26 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 36 weight_in [7:0] $end
$var wire 16 46 mult_result [15:0] $end
$var wire 8 56 data_out [7:0] $end
$var wire 32 66 add_result [31:0] $end
$var wire 1 76 acc_valid $end
$var reg 32 86 acc_reg [31:0] $end
$var reg 8 96 data_reg [7:0] $end
$var reg 1 76 valid_reg $end
$var reg 8 :6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 ;6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 <6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 =6 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 >6 weight_in [7:0] $end
$var wire 16 ?6 mult_result [15:0] $end
$var wire 8 @6 data_out [7:0] $end
$var wire 32 A6 add_result [31:0] $end
$var wire 1 B6 acc_valid $end
$var reg 32 C6 acc_reg [31:0] $end
$var reg 8 D6 data_reg [7:0] $end
$var reg 1 B6 valid_reg $end
$var reg 8 E6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 F6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 G6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 H6 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 I6 weight_in [7:0] $end
$var wire 16 J6 mult_result [15:0] $end
$var wire 8 K6 data_out [7:0] $end
$var wire 32 L6 add_result [31:0] $end
$var wire 1 M6 acc_valid $end
$var reg 32 N6 acc_reg [31:0] $end
$var reg 8 O6 data_reg [7:0] $end
$var reg 1 M6 valid_reg $end
$var reg 8 P6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 Q6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 R6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 S6 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 T6 weight_in [7:0] $end
$var wire 16 U6 mult_result [15:0] $end
$var wire 8 V6 data_out [7:0] $end
$var wire 32 W6 add_result [31:0] $end
$var wire 1 X6 acc_valid $end
$var reg 32 Y6 acc_reg [31:0] $end
$var reg 8 Z6 data_reg [7:0] $end
$var reg 1 X6 valid_reg $end
$var reg 8 [6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 \6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ]6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ^6 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 _6 weight_in [7:0] $end
$var wire 16 `6 mult_result [15:0] $end
$var wire 8 a6 data_out [7:0] $end
$var wire 32 b6 add_result [31:0] $end
$var wire 1 c6 acc_valid $end
$var reg 32 d6 acc_reg [31:0] $end
$var reg 8 e6 data_reg [7:0] $end
$var reg 1 c6 valid_reg $end
$var reg 8 f6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 g6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 h6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 i6 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 j6 weight_in [7:0] $end
$var wire 16 k6 mult_result [15:0] $end
$var wire 8 l6 data_out [7:0] $end
$var wire 32 m6 add_result [31:0] $end
$var wire 1 n6 acc_valid $end
$var reg 32 o6 acc_reg [31:0] $end
$var reg 8 p6 data_reg [7:0] $end
$var reg 1 n6 valid_reg $end
$var reg 8 q6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 r6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 s6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 t6 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 u6 weight_in [7:0] $end
$var wire 16 v6 mult_result [15:0] $end
$var wire 8 w6 data_out [7:0] $end
$var wire 32 x6 add_result [31:0] $end
$var wire 1 y6 acc_valid $end
$var reg 32 z6 acc_reg [31:0] $end
$var reg 8 {6 data_reg [7:0] $end
$var reg 1 y6 valid_reg $end
$var reg 8 |6 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 }6 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ~6 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 !7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 "7 weight_in [7:0] $end
$var wire 16 #7 mult_result [15:0] $end
$var wire 8 $7 data_out [7:0] $end
$var wire 32 %7 add_result [31:0] $end
$var wire 1 &7 acc_valid $end
$var reg 32 '7 acc_reg [31:0] $end
$var reg 8 (7 data_reg [7:0] $end
$var reg 1 &7 valid_reg $end
$var reg 8 )7 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 *7 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 +7 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ,7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 -7 weight_in [7:0] $end
$var wire 16 .7 mult_result [15:0] $end
$var wire 8 /7 data_out [7:0] $end
$var wire 32 07 add_result [31:0] $end
$var wire 1 17 acc_valid $end
$var reg 32 27 acc_reg [31:0] $end
$var reg 8 37 data_reg [7:0] $end
$var reg 1 17 valid_reg $end
$var reg 8 47 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 57 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 67 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 77 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 87 weight_in [7:0] $end
$var wire 16 97 mult_result [15:0] $end
$var wire 8 :7 data_out [7:0] $end
$var wire 32 ;7 add_result [31:0] $end
$var wire 1 <7 acc_valid $end
$var reg 32 =7 acc_reg [31:0] $end
$var reg 8 >7 data_reg [7:0] $end
$var reg 1 <7 valid_reg $end
$var reg 8 ?7 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 @7 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 A7 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 B7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 C7 weight_in [7:0] $end
$var wire 16 D7 mult_result [15:0] $end
$var wire 8 E7 data_out [7:0] $end
$var wire 32 F7 add_result [31:0] $end
$var wire 1 G7 acc_valid $end
$var reg 32 H7 acc_reg [31:0] $end
$var reg 8 I7 data_reg [7:0] $end
$var reg 1 G7 valid_reg $end
$var reg 8 J7 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 K7 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 L7 data_in [7:0] $end
$var wire 8 M7 data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 N7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 O7 weight_in [7:0] $end
$var wire 16 P7 mult_result [15:0] $end
$var wire 32 Q7 add_result [31:0] $end
$var wire 1 R7 acc_valid $end
$var reg 32 S7 acc_reg [31:0] $end
$var reg 8 T7 data_reg [7:0] $end
$var reg 1 R7 valid_reg $end
$var reg 8 U7 weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[11] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 V7 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 W7 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 X7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Y7 weight_in [7:0] $end
$var wire 16 Z7 mult_result [15:0] $end
$var wire 8 [7 data_out [7:0] $end
$var wire 32 \7 add_result [31:0] $end
$var wire 1 ]7 acc_valid $end
$var reg 32 ^7 acc_reg [31:0] $end
$var reg 8 _7 data_reg [7:0] $end
$var reg 1 ]7 valid_reg $end
$var reg 8 `7 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 a7 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 b7 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 c7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 d7 weight_in [7:0] $end
$var wire 16 e7 mult_result [15:0] $end
$var wire 8 f7 data_out [7:0] $end
$var wire 32 g7 add_result [31:0] $end
$var wire 1 h7 acc_valid $end
$var reg 32 i7 acc_reg [31:0] $end
$var reg 8 j7 data_reg [7:0] $end
$var reg 1 h7 valid_reg $end
$var reg 8 k7 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 l7 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 m7 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 n7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 o7 weight_in [7:0] $end
$var wire 16 p7 mult_result [15:0] $end
$var wire 8 q7 data_out [7:0] $end
$var wire 32 r7 add_result [31:0] $end
$var wire 1 s7 acc_valid $end
$var reg 32 t7 acc_reg [31:0] $end
$var reg 8 u7 data_reg [7:0] $end
$var reg 1 s7 valid_reg $end
$var reg 8 v7 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 w7 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 x7 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 y7 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 z7 weight_in [7:0] $end
$var wire 16 {7 mult_result [15:0] $end
$var wire 8 |7 data_out [7:0] $end
$var wire 32 }7 add_result [31:0] $end
$var wire 1 ~7 acc_valid $end
$var reg 32 !8 acc_reg [31:0] $end
$var reg 8 "8 data_reg [7:0] $end
$var reg 1 ~7 valid_reg $end
$var reg 8 #8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 $8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 %8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 &8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 '8 weight_in [7:0] $end
$var wire 16 (8 mult_result [15:0] $end
$var wire 8 )8 data_out [7:0] $end
$var wire 32 *8 add_result [31:0] $end
$var wire 1 +8 acc_valid $end
$var reg 32 ,8 acc_reg [31:0] $end
$var reg 8 -8 data_reg [7:0] $end
$var reg 1 +8 valid_reg $end
$var reg 8 .8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 /8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 08 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 18 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 28 weight_in [7:0] $end
$var wire 16 38 mult_result [15:0] $end
$var wire 8 48 data_out [7:0] $end
$var wire 32 58 add_result [31:0] $end
$var wire 1 68 acc_valid $end
$var reg 32 78 acc_reg [31:0] $end
$var reg 8 88 data_reg [7:0] $end
$var reg 1 68 valid_reg $end
$var reg 8 98 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 :8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ;8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 <8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 =8 weight_in [7:0] $end
$var wire 16 >8 mult_result [15:0] $end
$var wire 8 ?8 data_out [7:0] $end
$var wire 32 @8 add_result [31:0] $end
$var wire 1 A8 acc_valid $end
$var reg 32 B8 acc_reg [31:0] $end
$var reg 8 C8 data_reg [7:0] $end
$var reg 1 A8 valid_reg $end
$var reg 8 D8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 E8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 F8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 G8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 H8 weight_in [7:0] $end
$var wire 16 I8 mult_result [15:0] $end
$var wire 8 J8 data_out [7:0] $end
$var wire 32 K8 add_result [31:0] $end
$var wire 1 L8 acc_valid $end
$var reg 32 M8 acc_reg [31:0] $end
$var reg 8 N8 data_reg [7:0] $end
$var reg 1 L8 valid_reg $end
$var reg 8 O8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 P8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Q8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 R8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 S8 weight_in [7:0] $end
$var wire 16 T8 mult_result [15:0] $end
$var wire 8 U8 data_out [7:0] $end
$var wire 32 V8 add_result [31:0] $end
$var wire 1 W8 acc_valid $end
$var reg 32 X8 acc_reg [31:0] $end
$var reg 8 Y8 data_reg [7:0] $end
$var reg 1 W8 valid_reg $end
$var reg 8 Z8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 [8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 \8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ]8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ^8 weight_in [7:0] $end
$var wire 16 _8 mult_result [15:0] $end
$var wire 8 `8 data_out [7:0] $end
$var wire 32 a8 add_result [31:0] $end
$var wire 1 b8 acc_valid $end
$var reg 32 c8 acc_reg [31:0] $end
$var reg 8 d8 data_reg [7:0] $end
$var reg 1 b8 valid_reg $end
$var reg 8 e8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 f8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 g8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 h8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 i8 weight_in [7:0] $end
$var wire 16 j8 mult_result [15:0] $end
$var wire 8 k8 data_out [7:0] $end
$var wire 32 l8 add_result [31:0] $end
$var wire 1 m8 acc_valid $end
$var reg 32 n8 acc_reg [31:0] $end
$var reg 8 o8 data_reg [7:0] $end
$var reg 1 m8 valid_reg $end
$var reg 8 p8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 q8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 r8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 s8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 t8 weight_in [7:0] $end
$var wire 16 u8 mult_result [15:0] $end
$var wire 8 v8 data_out [7:0] $end
$var wire 32 w8 add_result [31:0] $end
$var wire 1 x8 acc_valid $end
$var reg 32 y8 acc_reg [31:0] $end
$var reg 8 z8 data_reg [7:0] $end
$var reg 1 x8 valid_reg $end
$var reg 8 {8 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 |8 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 }8 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ~8 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 !9 weight_in [7:0] $end
$var wire 16 "9 mult_result [15:0] $end
$var wire 8 #9 data_out [7:0] $end
$var wire 32 $9 add_result [31:0] $end
$var wire 1 %9 acc_valid $end
$var reg 32 &9 acc_reg [31:0] $end
$var reg 8 '9 data_reg [7:0] $end
$var reg 1 %9 valid_reg $end
$var reg 8 (9 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 )9 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 *9 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 +9 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ,9 weight_in [7:0] $end
$var wire 16 -9 mult_result [15:0] $end
$var wire 8 .9 data_out [7:0] $end
$var wire 32 /9 add_result [31:0] $end
$var wire 1 09 acc_valid $end
$var reg 32 19 acc_reg [31:0] $end
$var reg 8 29 data_reg [7:0] $end
$var reg 1 09 valid_reg $end
$var reg 8 39 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 49 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 59 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 69 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 79 weight_in [7:0] $end
$var wire 16 89 mult_result [15:0] $end
$var wire 8 99 data_out [7:0] $end
$var wire 32 :9 add_result [31:0] $end
$var wire 1 ;9 acc_valid $end
$var reg 32 <9 acc_reg [31:0] $end
$var reg 8 =9 data_reg [7:0] $end
$var reg 1 ;9 valid_reg $end
$var reg 8 >9 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 ?9 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 @9 data_in [7:0] $end
$var wire 8 A9 data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 B9 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 C9 weight_in [7:0] $end
$var wire 16 D9 mult_result [15:0] $end
$var wire 32 E9 add_result [31:0] $end
$var wire 1 F9 acc_valid $end
$var reg 32 G9 acc_reg [31:0] $end
$var reg 8 H9 data_reg [7:0] $end
$var reg 1 F9 valid_reg $end
$var reg 8 I9 weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[12] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 J9 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 K9 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 L9 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 M9 weight_in [7:0] $end
$var wire 16 N9 mult_result [15:0] $end
$var wire 8 O9 data_out [7:0] $end
$var wire 32 P9 add_result [31:0] $end
$var wire 1 Q9 acc_valid $end
$var reg 32 R9 acc_reg [31:0] $end
$var reg 8 S9 data_reg [7:0] $end
$var reg 1 Q9 valid_reg $end
$var reg 8 T9 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 U9 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 V9 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 W9 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 X9 weight_in [7:0] $end
$var wire 16 Y9 mult_result [15:0] $end
$var wire 8 Z9 data_out [7:0] $end
$var wire 32 [9 add_result [31:0] $end
$var wire 1 \9 acc_valid $end
$var reg 32 ]9 acc_reg [31:0] $end
$var reg 8 ^9 data_reg [7:0] $end
$var reg 1 \9 valid_reg $end
$var reg 8 _9 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 `9 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 a9 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 b9 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 c9 weight_in [7:0] $end
$var wire 16 d9 mult_result [15:0] $end
$var wire 8 e9 data_out [7:0] $end
$var wire 32 f9 add_result [31:0] $end
$var wire 1 g9 acc_valid $end
$var reg 32 h9 acc_reg [31:0] $end
$var reg 8 i9 data_reg [7:0] $end
$var reg 1 g9 valid_reg $end
$var reg 8 j9 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 k9 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 l9 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 m9 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 n9 weight_in [7:0] $end
$var wire 16 o9 mult_result [15:0] $end
$var wire 8 p9 data_out [7:0] $end
$var wire 32 q9 add_result [31:0] $end
$var wire 1 r9 acc_valid $end
$var reg 32 s9 acc_reg [31:0] $end
$var reg 8 t9 data_reg [7:0] $end
$var reg 1 r9 valid_reg $end
$var reg 8 u9 weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 v9 acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 w9 data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 x9 load_weight $end
$var wire 1 E rst_n $end
$var wire 8 y9 weight_in [7:0] $end
$var wire 16 z9 mult_result [15:0] $end
$var wire 8 {9 data_out [7:0] $end
$var wire 32 |9 add_result [31:0] $end
$var wire 1 }9 acc_valid $end
$var reg 32 ~9 acc_reg [31:0] $end
$var reg 8 !: data_reg [7:0] $end
$var reg 1 }9 valid_reg $end
$var reg 8 ": weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 #: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 $: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 %: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 &: weight_in [7:0] $end
$var wire 16 ': mult_result [15:0] $end
$var wire 8 (: data_out [7:0] $end
$var wire 32 ): add_result [31:0] $end
$var wire 1 *: acc_valid $end
$var reg 32 +: acc_reg [31:0] $end
$var reg 8 ,: data_reg [7:0] $end
$var reg 1 *: valid_reg $end
$var reg 8 -: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 .: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 /: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 0: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 1: weight_in [7:0] $end
$var wire 16 2: mult_result [15:0] $end
$var wire 8 3: data_out [7:0] $end
$var wire 32 4: add_result [31:0] $end
$var wire 1 5: acc_valid $end
$var reg 32 6: acc_reg [31:0] $end
$var reg 8 7: data_reg [7:0] $end
$var reg 1 5: valid_reg $end
$var reg 8 8: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 9: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 :: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ;: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 <: weight_in [7:0] $end
$var wire 16 =: mult_result [15:0] $end
$var wire 8 >: data_out [7:0] $end
$var wire 32 ?: add_result [31:0] $end
$var wire 1 @: acc_valid $end
$var reg 32 A: acc_reg [31:0] $end
$var reg 8 B: data_reg [7:0] $end
$var reg 1 @: valid_reg $end
$var reg 8 C: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 D: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 E: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 F: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 G: weight_in [7:0] $end
$var wire 16 H: mult_result [15:0] $end
$var wire 8 I: data_out [7:0] $end
$var wire 32 J: add_result [31:0] $end
$var wire 1 K: acc_valid $end
$var reg 32 L: acc_reg [31:0] $end
$var reg 8 M: data_reg [7:0] $end
$var reg 1 K: valid_reg $end
$var reg 8 N: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 O: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 P: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Q: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 R: weight_in [7:0] $end
$var wire 16 S: mult_result [15:0] $end
$var wire 8 T: data_out [7:0] $end
$var wire 32 U: add_result [31:0] $end
$var wire 1 V: acc_valid $end
$var reg 32 W: acc_reg [31:0] $end
$var reg 8 X: data_reg [7:0] $end
$var reg 1 V: valid_reg $end
$var reg 8 Y: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 Z: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 [: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 \: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ]: weight_in [7:0] $end
$var wire 16 ^: mult_result [15:0] $end
$var wire 8 _: data_out [7:0] $end
$var wire 32 `: add_result [31:0] $end
$var wire 1 a: acc_valid $end
$var reg 32 b: acc_reg [31:0] $end
$var reg 8 c: data_reg [7:0] $end
$var reg 1 a: valid_reg $end
$var reg 8 d: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 e: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 f: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 g: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 h: weight_in [7:0] $end
$var wire 16 i: mult_result [15:0] $end
$var wire 8 j: data_out [7:0] $end
$var wire 32 k: add_result [31:0] $end
$var wire 1 l: acc_valid $end
$var reg 32 m: acc_reg [31:0] $end
$var reg 8 n: data_reg [7:0] $end
$var reg 1 l: valid_reg $end
$var reg 8 o: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 p: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 q: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 r: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 s: weight_in [7:0] $end
$var wire 16 t: mult_result [15:0] $end
$var wire 8 u: data_out [7:0] $end
$var wire 32 v: add_result [31:0] $end
$var wire 1 w: acc_valid $end
$var reg 32 x: acc_reg [31:0] $end
$var reg 8 y: data_reg [7:0] $end
$var reg 1 w: valid_reg $end
$var reg 8 z: weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 {: acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 |: data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 }: load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ~: weight_in [7:0] $end
$var wire 16 !; mult_result [15:0] $end
$var wire 8 "; data_out [7:0] $end
$var wire 32 #; add_result [31:0] $end
$var wire 1 $; acc_valid $end
$var reg 32 %; acc_reg [31:0] $end
$var reg 8 &; data_reg [7:0] $end
$var reg 1 $; valid_reg $end
$var reg 8 '; weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 (; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ); data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 *; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 +; weight_in [7:0] $end
$var wire 16 ,; mult_result [15:0] $end
$var wire 8 -; data_out [7:0] $end
$var wire 32 .; add_result [31:0] $end
$var wire 1 /; acc_valid $end
$var reg 32 0; acc_reg [31:0] $end
$var reg 8 1; data_reg [7:0] $end
$var reg 1 /; valid_reg $end
$var reg 8 2; weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 3; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 4; data_in [7:0] $end
$var wire 8 5; data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 6; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 7; weight_in [7:0] $end
$var wire 16 8; mult_result [15:0] $end
$var wire 32 9; add_result [31:0] $end
$var wire 1 :; acc_valid $end
$var reg 32 ;; acc_reg [31:0] $end
$var reg 8 <; data_reg [7:0] $end
$var reg 1 :; valid_reg $end
$var reg 8 =; weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[13] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 >; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ?; data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 @; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 A; weight_in [7:0] $end
$var wire 16 B; mult_result [15:0] $end
$var wire 8 C; data_out [7:0] $end
$var wire 32 D; add_result [31:0] $end
$var wire 1 E; acc_valid $end
$var reg 32 F; acc_reg [31:0] $end
$var reg 8 G; data_reg [7:0] $end
$var reg 1 E; valid_reg $end
$var reg 8 H; weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 I; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 J; data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 K; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 L; weight_in [7:0] $end
$var wire 16 M; mult_result [15:0] $end
$var wire 8 N; data_out [7:0] $end
$var wire 32 O; add_result [31:0] $end
$var wire 1 P; acc_valid $end
$var reg 32 Q; acc_reg [31:0] $end
$var reg 8 R; data_reg [7:0] $end
$var reg 1 P; valid_reg $end
$var reg 8 S; weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 T; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 U; data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 V; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 W; weight_in [7:0] $end
$var wire 16 X; mult_result [15:0] $end
$var wire 8 Y; data_out [7:0] $end
$var wire 32 Z; add_result [31:0] $end
$var wire 1 [; acc_valid $end
$var reg 32 \; acc_reg [31:0] $end
$var reg 8 ]; data_reg [7:0] $end
$var reg 1 [; valid_reg $end
$var reg 8 ^; weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 _; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 `; data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 a; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 b; weight_in [7:0] $end
$var wire 16 c; mult_result [15:0] $end
$var wire 8 d; data_out [7:0] $end
$var wire 32 e; add_result [31:0] $end
$var wire 1 f; acc_valid $end
$var reg 32 g; acc_reg [31:0] $end
$var reg 8 h; data_reg [7:0] $end
$var reg 1 f; valid_reg $end
$var reg 8 i; weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 j; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 k; data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 l; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 m; weight_in [7:0] $end
$var wire 16 n; mult_result [15:0] $end
$var wire 8 o; data_out [7:0] $end
$var wire 32 p; add_result [31:0] $end
$var wire 1 q; acc_valid $end
$var reg 32 r; acc_reg [31:0] $end
$var reg 8 s; data_reg [7:0] $end
$var reg 1 q; valid_reg $end
$var reg 8 t; weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 u; acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 v; data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 w; load_weight $end
$var wire 1 E rst_n $end
$var wire 8 x; weight_in [7:0] $end
$var wire 16 y; mult_result [15:0] $end
$var wire 8 z; data_out [7:0] $end
$var wire 32 {; add_result [31:0] $end
$var wire 1 |; acc_valid $end
$var reg 32 }; acc_reg [31:0] $end
$var reg 8 ~; data_reg [7:0] $end
$var reg 1 |; valid_reg $end
$var reg 8 !< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 "< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 #< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 $< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 %< weight_in [7:0] $end
$var wire 16 &< mult_result [15:0] $end
$var wire 8 '< data_out [7:0] $end
$var wire 32 (< add_result [31:0] $end
$var wire 1 )< acc_valid $end
$var reg 32 *< acc_reg [31:0] $end
$var reg 8 +< data_reg [7:0] $end
$var reg 1 )< valid_reg $end
$var reg 8 ,< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 -< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 .< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 /< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 0< weight_in [7:0] $end
$var wire 16 1< mult_result [15:0] $end
$var wire 8 2< data_out [7:0] $end
$var wire 32 3< add_result [31:0] $end
$var wire 1 4< acc_valid $end
$var reg 32 5< acc_reg [31:0] $end
$var reg 8 6< data_reg [7:0] $end
$var reg 1 4< valid_reg $end
$var reg 8 7< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 8< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 9< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 :< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ;< weight_in [7:0] $end
$var wire 16 << mult_result [15:0] $end
$var wire 8 =< data_out [7:0] $end
$var wire 32 >< add_result [31:0] $end
$var wire 1 ?< acc_valid $end
$var reg 32 @< acc_reg [31:0] $end
$var reg 8 A< data_reg [7:0] $end
$var reg 1 ?< valid_reg $end
$var reg 8 B< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 C< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 D< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 E< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 F< weight_in [7:0] $end
$var wire 16 G< mult_result [15:0] $end
$var wire 8 H< data_out [7:0] $end
$var wire 32 I< add_result [31:0] $end
$var wire 1 J< acc_valid $end
$var reg 32 K< acc_reg [31:0] $end
$var reg 8 L< data_reg [7:0] $end
$var reg 1 J< valid_reg $end
$var reg 8 M< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 N< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 O< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 P< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Q< weight_in [7:0] $end
$var wire 16 R< mult_result [15:0] $end
$var wire 8 S< data_out [7:0] $end
$var wire 32 T< add_result [31:0] $end
$var wire 1 U< acc_valid $end
$var reg 32 V< acc_reg [31:0] $end
$var reg 8 W< data_reg [7:0] $end
$var reg 1 U< valid_reg $end
$var reg 8 X< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 Y< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Z< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 [< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 \< weight_in [7:0] $end
$var wire 16 ]< mult_result [15:0] $end
$var wire 8 ^< data_out [7:0] $end
$var wire 32 _< add_result [31:0] $end
$var wire 1 `< acc_valid $end
$var reg 32 a< acc_reg [31:0] $end
$var reg 8 b< data_reg [7:0] $end
$var reg 1 `< valid_reg $end
$var reg 8 c< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 d< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 e< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 f< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 g< weight_in [7:0] $end
$var wire 16 h< mult_result [15:0] $end
$var wire 8 i< data_out [7:0] $end
$var wire 32 j< add_result [31:0] $end
$var wire 1 k< acc_valid $end
$var reg 32 l< acc_reg [31:0] $end
$var reg 8 m< data_reg [7:0] $end
$var reg 1 k< valid_reg $end
$var reg 8 n< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 o< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 p< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 q< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 r< weight_in [7:0] $end
$var wire 16 s< mult_result [15:0] $end
$var wire 8 t< data_out [7:0] $end
$var wire 32 u< add_result [31:0] $end
$var wire 1 v< acc_valid $end
$var reg 32 w< acc_reg [31:0] $end
$var reg 8 x< data_reg [7:0] $end
$var reg 1 v< valid_reg $end
$var reg 8 y< weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 z< acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 {< data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 |< load_weight $end
$var wire 1 E rst_n $end
$var wire 8 }< weight_in [7:0] $end
$var wire 16 ~< mult_result [15:0] $end
$var wire 8 != data_out [7:0] $end
$var wire 32 "= add_result [31:0] $end
$var wire 1 #= acc_valid $end
$var reg 32 $= acc_reg [31:0] $end
$var reg 8 %= data_reg [7:0] $end
$var reg 1 #= valid_reg $end
$var reg 8 &= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 '= acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 (= data_in [7:0] $end
$var wire 8 )= data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 *= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 += weight_in [7:0] $end
$var wire 16 ,= mult_result [15:0] $end
$var wire 32 -= add_result [31:0] $end
$var wire 1 .= acc_valid $end
$var reg 32 /= acc_reg [31:0] $end
$var reg 8 0= data_reg [7:0] $end
$var reg 1 .= valid_reg $end
$var reg 8 1= weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[14] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 2= acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 3= data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 4= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 5= weight_in [7:0] $end
$var wire 16 6= mult_result [15:0] $end
$var wire 8 7= data_out [7:0] $end
$var wire 32 8= add_result [31:0] $end
$var wire 1 9= acc_valid $end
$var reg 32 := acc_reg [31:0] $end
$var reg 8 ;= data_reg [7:0] $end
$var reg 1 9= valid_reg $end
$var reg 8 <= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 == acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 >= data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 ?= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 @= weight_in [7:0] $end
$var wire 16 A= mult_result [15:0] $end
$var wire 8 B= data_out [7:0] $end
$var wire 32 C= add_result [31:0] $end
$var wire 1 D= acc_valid $end
$var reg 32 E= acc_reg [31:0] $end
$var reg 8 F= data_reg [7:0] $end
$var reg 1 D= valid_reg $end
$var reg 8 G= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 H= acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 I= data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 J= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 K= weight_in [7:0] $end
$var wire 16 L= mult_result [15:0] $end
$var wire 8 M= data_out [7:0] $end
$var wire 32 N= add_result [31:0] $end
$var wire 1 O= acc_valid $end
$var reg 32 P= acc_reg [31:0] $end
$var reg 8 Q= data_reg [7:0] $end
$var reg 1 O= valid_reg $end
$var reg 8 R= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 S= acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 T= data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 U= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 V= weight_in [7:0] $end
$var wire 16 W= mult_result [15:0] $end
$var wire 8 X= data_out [7:0] $end
$var wire 32 Y= add_result [31:0] $end
$var wire 1 Z= acc_valid $end
$var reg 32 [= acc_reg [31:0] $end
$var reg 8 \= data_reg [7:0] $end
$var reg 1 Z= valid_reg $end
$var reg 8 ]= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 ^= acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 _= data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 `= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 a= weight_in [7:0] $end
$var wire 16 b= mult_result [15:0] $end
$var wire 8 c= data_out [7:0] $end
$var wire 32 d= add_result [31:0] $end
$var wire 1 e= acc_valid $end
$var reg 32 f= acc_reg [31:0] $end
$var reg 8 g= data_reg [7:0] $end
$var reg 1 e= valid_reg $end
$var reg 8 h= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 i= acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 j= data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 k= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 l= weight_in [7:0] $end
$var wire 16 m= mult_result [15:0] $end
$var wire 8 n= data_out [7:0] $end
$var wire 32 o= add_result [31:0] $end
$var wire 1 p= acc_valid $end
$var reg 32 q= acc_reg [31:0] $end
$var reg 8 r= data_reg [7:0] $end
$var reg 1 p= valid_reg $end
$var reg 8 s= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 t= acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 u= data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 v= load_weight $end
$var wire 1 E rst_n $end
$var wire 8 w= weight_in [7:0] $end
$var wire 16 x= mult_result [15:0] $end
$var wire 8 y= data_out [7:0] $end
$var wire 32 z= add_result [31:0] $end
$var wire 1 {= acc_valid $end
$var reg 32 |= acc_reg [31:0] $end
$var reg 8 }= data_reg [7:0] $end
$var reg 1 {= valid_reg $end
$var reg 8 ~= weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 !> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 "> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 #> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 $> weight_in [7:0] $end
$var wire 16 %> mult_result [15:0] $end
$var wire 8 &> data_out [7:0] $end
$var wire 32 '> add_result [31:0] $end
$var wire 1 (> acc_valid $end
$var reg 32 )> acc_reg [31:0] $end
$var reg 8 *> data_reg [7:0] $end
$var reg 1 (> valid_reg $end
$var reg 8 +> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 ,> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 -> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 .> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 /> weight_in [7:0] $end
$var wire 16 0> mult_result [15:0] $end
$var wire 8 1> data_out [7:0] $end
$var wire 32 2> add_result [31:0] $end
$var wire 1 3> acc_valid $end
$var reg 32 4> acc_reg [31:0] $end
$var reg 8 5> data_reg [7:0] $end
$var reg 1 3> valid_reg $end
$var reg 8 6> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 7> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 8> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 9> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 :> weight_in [7:0] $end
$var wire 16 ;> mult_result [15:0] $end
$var wire 8 <> data_out [7:0] $end
$var wire 32 => add_result [31:0] $end
$var wire 1 >> acc_valid $end
$var reg 32 ?> acc_reg [31:0] $end
$var reg 8 @> data_reg [7:0] $end
$var reg 1 >> valid_reg $end
$var reg 8 A> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 B> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 C> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 D> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 E> weight_in [7:0] $end
$var wire 16 F> mult_result [15:0] $end
$var wire 8 G> data_out [7:0] $end
$var wire 32 H> add_result [31:0] $end
$var wire 1 I> acc_valid $end
$var reg 32 J> acc_reg [31:0] $end
$var reg 8 K> data_reg [7:0] $end
$var reg 1 I> valid_reg $end
$var reg 8 L> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 M> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 N> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 O> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 P> weight_in [7:0] $end
$var wire 16 Q> mult_result [15:0] $end
$var wire 8 R> data_out [7:0] $end
$var wire 32 S> add_result [31:0] $end
$var wire 1 T> acc_valid $end
$var reg 32 U> acc_reg [31:0] $end
$var reg 8 V> data_reg [7:0] $end
$var reg 1 T> valid_reg $end
$var reg 8 W> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 X> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 Y> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Z> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 [> weight_in [7:0] $end
$var wire 16 \> mult_result [15:0] $end
$var wire 8 ]> data_out [7:0] $end
$var wire 32 ^> add_result [31:0] $end
$var wire 1 _> acc_valid $end
$var reg 32 `> acc_reg [31:0] $end
$var reg 8 a> data_reg [7:0] $end
$var reg 1 _> valid_reg $end
$var reg 8 b> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 c> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 d> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 e> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 f> weight_in [7:0] $end
$var wire 16 g> mult_result [15:0] $end
$var wire 8 h> data_out [7:0] $end
$var wire 32 i> add_result [31:0] $end
$var wire 1 j> acc_valid $end
$var reg 32 k> acc_reg [31:0] $end
$var reg 8 l> data_reg [7:0] $end
$var reg 1 j> valid_reg $end
$var reg 8 m> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 n> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 o> data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 p> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 q> weight_in [7:0] $end
$var wire 16 r> mult_result [15:0] $end
$var wire 8 s> data_out [7:0] $end
$var wire 32 t> add_result [31:0] $end
$var wire 1 u> acc_valid $end
$var reg 32 v> acc_reg [31:0] $end
$var reg 8 w> data_reg [7:0] $end
$var reg 1 u> valid_reg $end
$var reg 8 x> weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 y> acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 z> data_in [7:0] $end
$var wire 8 {> data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 |> load_weight $end
$var wire 1 E rst_n $end
$var wire 8 }> weight_in [7:0] $end
$var wire 16 ~> mult_result [15:0] $end
$var wire 32 !? add_result [31:0] $end
$var wire 1 "? acc_valid $end
$var reg 32 #? acc_reg [31:0] $end
$var reg 8 $? data_reg [7:0] $end
$var reg 1 "? valid_reg $end
$var reg 8 %? weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_row[15] $end
$scope begin gen_col[0] $end
$scope module u_pe $end
$var wire 32 &? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 '? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 (? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 )? weight_in [7:0] $end
$var wire 16 *? mult_result [15:0] $end
$var wire 8 +? data_out [7:0] $end
$var wire 32 ,? add_result [31:0] $end
$var wire 1 -? acc_valid $end
$var reg 32 .? acc_reg [31:0] $end
$var reg 8 /? data_reg [7:0] $end
$var reg 1 -? valid_reg $end
$var reg 8 0? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[1] $end
$scope module u_pe $end
$var wire 32 1? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 2? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 3? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 4? weight_in [7:0] $end
$var wire 16 5? mult_result [15:0] $end
$var wire 8 6? data_out [7:0] $end
$var wire 32 7? add_result [31:0] $end
$var wire 1 8? acc_valid $end
$var reg 32 9? acc_reg [31:0] $end
$var reg 8 :? data_reg [7:0] $end
$var reg 1 8? valid_reg $end
$var reg 8 ;? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[2] $end
$scope module u_pe $end
$var wire 32 <? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 =? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 >? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 ?? weight_in [7:0] $end
$var wire 16 @? mult_result [15:0] $end
$var wire 8 A? data_out [7:0] $end
$var wire 32 B? add_result [31:0] $end
$var wire 1 C? acc_valid $end
$var reg 32 D? acc_reg [31:0] $end
$var reg 8 E? data_reg [7:0] $end
$var reg 1 C? valid_reg $end
$var reg 8 F? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[3] $end
$scope module u_pe $end
$var wire 32 G? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 H? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 I? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 J? weight_in [7:0] $end
$var wire 16 K? mult_result [15:0] $end
$var wire 8 L? data_out [7:0] $end
$var wire 32 M? add_result [31:0] $end
$var wire 1 N? acc_valid $end
$var reg 32 O? acc_reg [31:0] $end
$var reg 8 P? data_reg [7:0] $end
$var reg 1 N? valid_reg $end
$var reg 8 Q? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[4] $end
$scope module u_pe $end
$var wire 32 R? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 S? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 T? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 U? weight_in [7:0] $end
$var wire 16 V? mult_result [15:0] $end
$var wire 8 W? data_out [7:0] $end
$var wire 32 X? add_result [31:0] $end
$var wire 1 Y? acc_valid $end
$var reg 32 Z? acc_reg [31:0] $end
$var reg 8 [? data_reg [7:0] $end
$var reg 1 Y? valid_reg $end
$var reg 8 \? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[5] $end
$scope module u_pe $end
$var wire 32 ]? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ^? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 _? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 `? weight_in [7:0] $end
$var wire 16 a? mult_result [15:0] $end
$var wire 8 b? data_out [7:0] $end
$var wire 32 c? add_result [31:0] $end
$var wire 1 d? acc_valid $end
$var reg 32 e? acc_reg [31:0] $end
$var reg 8 f? data_reg [7:0] $end
$var reg 1 d? valid_reg $end
$var reg 8 g? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[6] $end
$scope module u_pe $end
$var wire 32 h? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 i? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 j? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 k? weight_in [7:0] $end
$var wire 16 l? mult_result [15:0] $end
$var wire 8 m? data_out [7:0] $end
$var wire 32 n? add_result [31:0] $end
$var wire 1 o? acc_valid $end
$var reg 32 p? acc_reg [31:0] $end
$var reg 8 q? data_reg [7:0] $end
$var reg 1 o? valid_reg $end
$var reg 8 r? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[7] $end
$scope module u_pe $end
$var wire 32 s? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 t? data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 u? load_weight $end
$var wire 1 E rst_n $end
$var wire 8 v? weight_in [7:0] $end
$var wire 16 w? mult_result [15:0] $end
$var wire 8 x? data_out [7:0] $end
$var wire 32 y? add_result [31:0] $end
$var wire 1 z? acc_valid $end
$var reg 32 {? acc_reg [31:0] $end
$var reg 8 |? data_reg [7:0] $end
$var reg 1 z? valid_reg $end
$var reg 8 }? weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[8] $end
$scope module u_pe $end
$var wire 32 ~? acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 !@ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 "@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 #@ weight_in [7:0] $end
$var wire 16 $@ mult_result [15:0] $end
$var wire 8 %@ data_out [7:0] $end
$var wire 32 &@ add_result [31:0] $end
$var wire 1 '@ acc_valid $end
$var reg 32 (@ acc_reg [31:0] $end
$var reg 8 )@ data_reg [7:0] $end
$var reg 1 '@ valid_reg $end
$var reg 8 *@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[9] $end
$scope module u_pe $end
$var wire 32 +@ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 ,@ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 -@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 .@ weight_in [7:0] $end
$var wire 16 /@ mult_result [15:0] $end
$var wire 8 0@ data_out [7:0] $end
$var wire 32 1@ add_result [31:0] $end
$var wire 1 2@ acc_valid $end
$var reg 32 3@ acc_reg [31:0] $end
$var reg 8 4@ data_reg [7:0] $end
$var reg 1 2@ valid_reg $end
$var reg 8 5@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[10] $end
$scope module u_pe $end
$var wire 32 6@ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 7@ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 8@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 9@ weight_in [7:0] $end
$var wire 16 :@ mult_result [15:0] $end
$var wire 8 ;@ data_out [7:0] $end
$var wire 32 <@ add_result [31:0] $end
$var wire 1 =@ acc_valid $end
$var reg 32 >@ acc_reg [31:0] $end
$var reg 8 ?@ data_reg [7:0] $end
$var reg 1 =@ valid_reg $end
$var reg 8 @@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[11] $end
$scope module u_pe $end
$var wire 32 A@ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 B@ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 C@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 D@ weight_in [7:0] $end
$var wire 16 E@ mult_result [15:0] $end
$var wire 8 F@ data_out [7:0] $end
$var wire 32 G@ add_result [31:0] $end
$var wire 1 H@ acc_valid $end
$var reg 32 I@ acc_reg [31:0] $end
$var reg 8 J@ data_reg [7:0] $end
$var reg 1 H@ valid_reg $end
$var reg 8 K@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[12] $end
$scope module u_pe $end
$var wire 32 L@ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 M@ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 N@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 O@ weight_in [7:0] $end
$var wire 16 P@ mult_result [15:0] $end
$var wire 8 Q@ data_out [7:0] $end
$var wire 32 R@ add_result [31:0] $end
$var wire 1 S@ acc_valid $end
$var reg 32 T@ acc_reg [31:0] $end
$var reg 8 U@ data_reg [7:0] $end
$var reg 1 S@ valid_reg $end
$var reg 8 V@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[13] $end
$scope module u_pe $end
$var wire 32 W@ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 X@ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 Y@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 Z@ weight_in [7:0] $end
$var wire 16 [@ mult_result [15:0] $end
$var wire 8 \@ data_out [7:0] $end
$var wire 32 ]@ add_result [31:0] $end
$var wire 1 ^@ acc_valid $end
$var reg 32 _@ acc_reg [31:0] $end
$var reg 8 `@ data_reg [7:0] $end
$var reg 1 ^@ valid_reg $end
$var reg 8 a@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[14] $end
$scope module u_pe $end
$var wire 32 b@ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 c@ data_in [7:0] $end
$var wire 1 n enable $end
$var wire 1 d@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 e@ weight_in [7:0] $end
$var wire 16 f@ mult_result [15:0] $end
$var wire 8 g@ data_out [7:0] $end
$var wire 32 h@ add_result [31:0] $end
$var wire 1 i@ acc_valid $end
$var reg 32 j@ acc_reg [31:0] $end
$var reg 8 k@ data_reg [7:0] $end
$var reg 1 i@ valid_reg $end
$var reg 8 l@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$scope begin gen_col[15] $end
$scope module u_pe $end
$var wire 32 m@ acc_out [31:0] $end
$var wire 1 o clear_acc $end
$var wire 1 C clk $end
$var wire 8 n@ data_in [7:0] $end
$var wire 8 o@ data_out [7:0] $end
$var wire 1 n enable $end
$var wire 1 p@ load_weight $end
$var wire 1 E rst_n $end
$var wire 8 q@ weight_in [7:0] $end
$var wire 16 r@ mult_result [15:0] $end
$var wire 32 s@ add_result [31:0] $end
$var wire 1 t@ acc_valid $end
$var reg 32 u@ acc_reg [31:0] $end
$var reg 8 v@ data_reg [7:0] $end
$var reg 1 t@ valid_reg $end
$var reg 8 w@ weight_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_weight_in[0] $end
$upscope $end
$scope begin gen_weight_in[1] $end
$upscope $end
$scope begin gen_weight_in[2] $end
$upscope $end
$scope begin gen_weight_in[3] $end
$upscope $end
$scope begin gen_weight_in[4] $end
$upscope $end
$scope begin gen_weight_in[5] $end
$upscope $end
$scope begin gen_weight_in[6] $end
$upscope $end
$scope begin gen_weight_in[7] $end
$upscope $end
$scope begin gen_weight_in[8] $end
$upscope $end
$scope begin gen_weight_in[9] $end
$upscope $end
$scope begin gen_weight_in[10] $end
$upscope $end
$scope begin gen_weight_in[11] $end
$upscope $end
$scope begin gen_weight_in[12] $end
$upscope $end
$scope begin gen_weight_in[13] $end
$upscope $end
$scope begin gen_weight_in[14] $end
$upscope $end
$scope begin gen_weight_in[15] $end
$upscope $end
$upscope $end
$scope module u_pooling $end
$var wire 1 C clk $end
$var wire 8 x@ data_in [7:0] $end
$var wire 2 y@ kernel_size [1:0] $end
$var wire 2 z@ pool_type [1:0] $end
$var wire 1 E rst_n $end
$var wire 1 i start $end
$var wire 1 \ valid_in $end
$var wire 1 l busy $end
$var reg 8 {@ avg_val [7:0] $end
$var reg 4 |@ count [3:0] $end
$var reg 8 }@ data_out [7:0] $end
$var reg 1 j done $end
$var reg 4 ~@ kernel_elements [3:0] $end
$var reg 8 !A max_val [7:0] $end
$var reg 2 "A next_state [1:0] $end
$var reg 8 #A result [7:0] $end
$var reg 2 $A state [1:0] $end
$var reg 16 %A sum_val [15:0] $end
$var reg 1 g valid_out $end
$scope begin $ivl_for_loop0 $end
$var integer 32 &A i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 'A i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 (A i [31:0] $end
$upscope $end
$upscope $end
$scope module u_weight_buffer $end
$var wire 1 C clk $end
$var wire 14 )A rd_addr [13:0] $end
$var wire 1 d rd_en $end
$var wire 1 E rst_n $end
$var wire 14 *A wr_addr [13:0] $end
$var wire 128 +A wr_data [127:0] $end
$var wire 1 ,A wr_en $end
$var wire 128 -A mem_rdata [127:0] $end
$var reg 128 .A rd_data [127:0] $end
$var reg 1 /A rd_en_d $end
$var reg 1 c rd_valid $end
$scope module u_sram $end
$var wire 14 0A addr [13:0] $end
$var wire 1 C clk $end
$var wire 1 1A en $end
$var wire 1 E rst_n $end
$var wire 128 2A wdata [127:0] $end
$var wire 1 ,A we $end
$var reg 128 3A rdata [127:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task axil_read $end
$upscope $end
$scope task axil_write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3A
b11011110101011011011111011101111110010101111111010111010101111100001001000110100010101100111100010011010101111001101111011110000 2A
01A
b0 0A
0/A
b0 .A
bx -A
0,A
b11011110101011011011111011101111110010101111111010111010101111100001001000110100010101100111100010011010101111001101111011110000 +A
b0 *A
b0 )A
b1001 (A
b1001 'A
b1001 &A
b0 %A
b0 $A
b0 #A
b0 "A
b0 !A
b100 ~@
b0 }@
b0 |@
b0 {@
b0 z@
b0 y@
b0 x@
b0 w@
b0 v@
b0 u@
0t@
b0 s@
b0 r@
b0 q@
0p@
b0 o@
b0 n@
b0 m@
b0 l@
b0 k@
b0 j@
0i@
b0 h@
b0 g@
b0 f@
b0 e@
0d@
b0 c@
b0 b@
b0 a@
b0 `@
b0 _@
0^@
b0 ]@
b0 \@
b0 [@
b0 Z@
0Y@
b0 X@
b0 W@
b0 V@
b0 U@
b0 T@
0S@
b0 R@
b0 Q@
b0 P@
b0 O@
0N@
b0 M@
b0 L@
b0 K@
b0 J@
b0 I@
0H@
b0 G@
b0 F@
b0 E@
b0 D@
0C@
b0 B@
b0 A@
b0 @@
b0 ?@
b0 >@
0=@
b0 <@
b0 ;@
b0 :@
b0 9@
08@
b0 7@
b0 6@
b0 5@
b0 4@
b0 3@
02@
b0 1@
b0 0@
b0 /@
b0 .@
0-@
b0 ,@
b0 +@
b0 *@
b0 )@
b0 (@
0'@
b0 &@
b0 %@
b0 $@
b0 #@
0"@
b0 !@
b0 ~?
b0 }?
b0 |?
b0 {?
0z?
b0 y?
b0 x?
b0 w?
b0 v?
0u?
b0 t?
b0 s?
b0 r?
b0 q?
b0 p?
0o?
b0 n?
b0 m?
b0 l?
b0 k?
0j?
b0 i?
b0 h?
b0 g?
b0 f?
b0 e?
0d?
b0 c?
b0 b?
b0 a?
b0 `?
0_?
b0 ^?
b0 ]?
b0 \?
b0 [?
b0 Z?
0Y?
b0 X?
b0 W?
b0 V?
b0 U?
0T?
b0 S?
b0 R?
b0 Q?
b0 P?
b0 O?
0N?
b0 M?
b0 L?
b0 K?
b0 J?
0I?
b0 H?
b0 G?
b0 F?
b0 E?
b0 D?
0C?
b0 B?
b0 A?
b0 @?
b0 ??
0>?
b0 =?
b0 <?
b0 ;?
b0 :?
b0 9?
08?
b0 7?
b0 6?
b0 5?
b0 4?
03?
b0 2?
b0 1?
b0 0?
b0 /?
b0 .?
0-?
bx ,?
b0 +?
bx *?
b0 )?
0(?
bx '?
b0 &?
b0 %?
b0 $?
b0 #?
0"?
b0 !?
b0 ~>
b0 }>
0|>
b0 {>
b0 z>
b0 y>
b0 x>
b0 w>
b0 v>
0u>
b0 t>
b0 s>
b0 r>
b0 q>
0p>
b0 o>
b0 n>
b0 m>
b0 l>
b0 k>
0j>
b0 i>
b0 h>
b0 g>
b0 f>
0e>
b0 d>
b0 c>
b0 b>
b0 a>
b0 `>
0_>
b0 ^>
b0 ]>
b0 \>
b0 [>
0Z>
b0 Y>
b0 X>
b0 W>
b0 V>
b0 U>
0T>
b0 S>
b0 R>
b0 Q>
b0 P>
0O>
b0 N>
b0 M>
b0 L>
b0 K>
b0 J>
0I>
b0 H>
b0 G>
b0 F>
b0 E>
0D>
b0 C>
b0 B>
b0 A>
b0 @>
b0 ?>
0>>
b0 =>
b0 <>
b0 ;>
b0 :>
09>
b0 8>
b0 7>
b0 6>
b0 5>
b0 4>
03>
b0 2>
b0 1>
b0 0>
b0 />
0.>
b0 ->
b0 ,>
b0 +>
b0 *>
b0 )>
0(>
b0 '>
b0 &>
b0 %>
b0 $>
0#>
b0 ">
b0 !>
b0 ~=
b0 }=
b0 |=
0{=
b0 z=
b0 y=
b0 x=
b0 w=
0v=
b0 u=
b0 t=
b0 s=
b0 r=
b0 q=
0p=
b0 o=
b0 n=
b0 m=
b0 l=
0k=
b0 j=
b0 i=
b0 h=
b0 g=
b0 f=
0e=
b0 d=
b0 c=
b0 b=
b0 a=
0`=
b0 _=
b0 ^=
b0 ]=
b0 \=
b0 [=
0Z=
b0 Y=
b0 X=
b0 W=
b0 V=
0U=
b0 T=
b0 S=
b0 R=
b0 Q=
b0 P=
0O=
b0 N=
b0 M=
b0 L=
b0 K=
0J=
b0 I=
b0 H=
b0 G=
b0 F=
b0 E=
0D=
b0 C=
b0 B=
b0 A=
b0 @=
0?=
b0 >=
b0 ==
b0 <=
b0 ;=
b0 :=
09=
bx 8=
b0 7=
bx 6=
b0 5=
04=
bx 3=
b0 2=
b0 1=
b0 0=
b0 /=
0.=
b0 -=
b0 ,=
b0 +=
0*=
b0 )=
b0 (=
b0 '=
b0 &=
b0 %=
b0 $=
0#=
b0 "=
b0 !=
b0 ~<
b0 }<
0|<
b0 {<
b0 z<
b0 y<
b0 x<
b0 w<
0v<
b0 u<
b0 t<
b0 s<
b0 r<
0q<
b0 p<
b0 o<
b0 n<
b0 m<
b0 l<
0k<
b0 j<
b0 i<
b0 h<
b0 g<
0f<
b0 e<
b0 d<
b0 c<
b0 b<
b0 a<
0`<
b0 _<
b0 ^<
b0 ]<
b0 \<
0[<
b0 Z<
b0 Y<
b0 X<
b0 W<
b0 V<
0U<
b0 T<
b0 S<
b0 R<
b0 Q<
0P<
b0 O<
b0 N<
b0 M<
b0 L<
b0 K<
0J<
b0 I<
b0 H<
b0 G<
b0 F<
0E<
b0 D<
b0 C<
b0 B<
b0 A<
b0 @<
0?<
b0 ><
b0 =<
b0 <<
b0 ;<
0:<
b0 9<
b0 8<
b0 7<
b0 6<
b0 5<
04<
b0 3<
b0 2<
b0 1<
b0 0<
0/<
b0 .<
b0 -<
b0 ,<
b0 +<
b0 *<
0)<
b0 (<
b0 '<
b0 &<
b0 %<
0$<
b0 #<
b0 "<
b0 !<
b0 ~;
b0 };
0|;
b0 {;
b0 z;
b0 y;
b0 x;
0w;
b0 v;
b0 u;
b0 t;
b0 s;
b0 r;
0q;
b0 p;
b0 o;
b0 n;
b0 m;
0l;
b0 k;
b0 j;
b0 i;
b0 h;
b0 g;
0f;
b0 e;
b0 d;
b0 c;
b0 b;
0a;
b0 `;
b0 _;
b0 ^;
b0 ];
b0 \;
0[;
b0 Z;
b0 Y;
b0 X;
b0 W;
0V;
b0 U;
b0 T;
b0 S;
b0 R;
b0 Q;
0P;
b0 O;
b0 N;
b0 M;
b0 L;
0K;
b0 J;
b0 I;
b0 H;
b0 G;
b0 F;
0E;
bx D;
b0 C;
bx B;
b0 A;
0@;
bx ?;
b0 >;
b0 =;
b0 <;
b0 ;;
0:;
b0 9;
b0 8;
b0 7;
06;
b0 5;
b0 4;
b0 3;
b0 2;
b0 1;
b0 0;
0/;
b0 .;
b0 -;
b0 ,;
b0 +;
0*;
b0 );
b0 (;
b0 ';
b0 &;
b0 %;
0$;
b0 #;
b0 ";
b0 !;
b0 ~:
0}:
b0 |:
b0 {:
b0 z:
b0 y:
b0 x:
0w:
b0 v:
b0 u:
b0 t:
b0 s:
0r:
b0 q:
b0 p:
b0 o:
b0 n:
b0 m:
0l:
b0 k:
b0 j:
b0 i:
b0 h:
0g:
b0 f:
b0 e:
b0 d:
b0 c:
b0 b:
0a:
b0 `:
b0 _:
b0 ^:
b0 ]:
0\:
b0 [:
b0 Z:
b0 Y:
b0 X:
b0 W:
0V:
b0 U:
b0 T:
b0 S:
b0 R:
0Q:
b0 P:
b0 O:
b0 N:
b0 M:
b0 L:
0K:
b0 J:
b0 I:
b0 H:
b0 G:
0F:
b0 E:
b0 D:
b0 C:
b0 B:
b0 A:
0@:
b0 ?:
b0 >:
b0 =:
b0 <:
0;:
b0 ::
b0 9:
b0 8:
b0 7:
b0 6:
05:
b0 4:
b0 3:
b0 2:
b0 1:
00:
b0 /:
b0 .:
b0 -:
b0 ,:
b0 +:
0*:
b0 ):
b0 (:
b0 ':
b0 &:
0%:
b0 $:
b0 #:
b0 ":
b0 !:
b0 ~9
0}9
b0 |9
b0 {9
b0 z9
b0 y9
0x9
b0 w9
b0 v9
b0 u9
b0 t9
b0 s9
0r9
b0 q9
b0 p9
b0 o9
b0 n9
0m9
b0 l9
b0 k9
b0 j9
b0 i9
b0 h9
0g9
b0 f9
b0 e9
b0 d9
b0 c9
0b9
b0 a9
b0 `9
b0 _9
b0 ^9
b0 ]9
0\9
b0 [9
b0 Z9
b0 Y9
b0 X9
0W9
b0 V9
b0 U9
b0 T9
b0 S9
b0 R9
0Q9
bx P9
b0 O9
bx N9
b0 M9
0L9
bx K9
b0 J9
b0 I9
b0 H9
b0 G9
0F9
b0 E9
b0 D9
b0 C9
0B9
b0 A9
b0 @9
b0 ?9
b0 >9
b0 =9
b0 <9
0;9
b0 :9
b0 99
b0 89
b0 79
069
b0 59
b0 49
b0 39
b0 29
b0 19
009
b0 /9
b0 .9
b0 -9
b0 ,9
0+9
b0 *9
b0 )9
b0 (9
b0 '9
b0 &9
0%9
b0 $9
b0 #9
b0 "9
b0 !9
0~8
b0 }8
b0 |8
b0 {8
b0 z8
b0 y8
0x8
b0 w8
b0 v8
b0 u8
b0 t8
0s8
b0 r8
b0 q8
b0 p8
b0 o8
b0 n8
0m8
b0 l8
b0 k8
b0 j8
b0 i8
0h8
b0 g8
b0 f8
b0 e8
b0 d8
b0 c8
0b8
b0 a8
b0 `8
b0 _8
b0 ^8
0]8
b0 \8
b0 [8
b0 Z8
b0 Y8
b0 X8
0W8
b0 V8
b0 U8
b0 T8
b0 S8
0R8
b0 Q8
b0 P8
b0 O8
b0 N8
b0 M8
0L8
b0 K8
b0 J8
b0 I8
b0 H8
0G8
b0 F8
b0 E8
b0 D8
b0 C8
b0 B8
0A8
b0 @8
b0 ?8
b0 >8
b0 =8
0<8
b0 ;8
b0 :8
b0 98
b0 88
b0 78
068
b0 58
b0 48
b0 38
b0 28
018
b0 08
b0 /8
b0 .8
b0 -8
b0 ,8
0+8
b0 *8
b0 )8
b0 (8
b0 '8
0&8
b0 %8
b0 $8
b0 #8
b0 "8
b0 !8
0~7
b0 }7
b0 |7
b0 {7
b0 z7
0y7
b0 x7
b0 w7
b0 v7
b0 u7
b0 t7
0s7
b0 r7
b0 q7
b0 p7
b0 o7
0n7
b0 m7
b0 l7
b0 k7
b0 j7
b0 i7
0h7
b0 g7
b0 f7
b0 e7
b0 d7
0c7
b0 b7
b0 a7
b0 `7
b0 _7
b0 ^7
0]7
bx \7
b0 [7
bx Z7
b0 Y7
0X7
bx W7
b0 V7
b0 U7
b0 T7
b0 S7
0R7
b0 Q7
b0 P7
b0 O7
0N7
b0 M7
b0 L7
b0 K7
b0 J7
b0 I7
b0 H7
0G7
b0 F7
b0 E7
b0 D7
b0 C7
0B7
b0 A7
b0 @7
b0 ?7
b0 >7
b0 =7
0<7
b0 ;7
b0 :7
b0 97
b0 87
077
b0 67
b0 57
b0 47
b0 37
b0 27
017
b0 07
b0 /7
b0 .7
b0 -7
0,7
b0 +7
b0 *7
b0 )7
b0 (7
b0 '7
0&7
b0 %7
b0 $7
b0 #7
b0 "7
0!7
b0 ~6
b0 }6
b0 |6
b0 {6
b0 z6
0y6
b0 x6
b0 w6
b0 v6
b0 u6
0t6
b0 s6
b0 r6
b0 q6
b0 p6
b0 o6
0n6
b0 m6
b0 l6
b0 k6
b0 j6
0i6
b0 h6
b0 g6
b0 f6
b0 e6
b0 d6
0c6
b0 b6
b0 a6
b0 `6
b0 _6
0^6
b0 ]6
b0 \6
b0 [6
b0 Z6
b0 Y6
0X6
b0 W6
b0 V6
b0 U6
b0 T6
0S6
b0 R6
b0 Q6
b0 P6
b0 O6
b0 N6
0M6
b0 L6
b0 K6
b0 J6
b0 I6
0H6
b0 G6
b0 F6
b0 E6
b0 D6
b0 C6
0B6
b0 A6
b0 @6
b0 ?6
b0 >6
0=6
b0 <6
b0 ;6
b0 :6
b0 96
b0 86
076
b0 66
b0 56
b0 46
b0 36
026
b0 16
b0 06
b0 /6
b0 .6
b0 -6
0,6
b0 +6
b0 *6
b0 )6
b0 (6
0'6
b0 &6
b0 %6
b0 $6
b0 #6
b0 "6
0!6
b0 ~5
b0 }5
b0 |5
b0 {5
0z5
b0 y5
b0 x5
b0 w5
b0 v5
b0 u5
0t5
b0 s5
b0 r5
b0 q5
b0 p5
0o5
b0 n5
b0 m5
b0 l5
b0 k5
b0 j5
0i5
bx h5
b0 g5
bx f5
b0 e5
0d5
bx c5
b0 b5
b0 a5
b0 `5
b0 _5
0^5
b0 ]5
b0 \5
b0 [5
0Z5
b0 Y5
b0 X5
b0 W5
b0 V5
b0 U5
b0 T5
0S5
b0 R5
b0 Q5
b0 P5
b0 O5
0N5
b0 M5
b0 L5
b0 K5
b0 J5
b0 I5
0H5
b0 G5
b0 F5
b0 E5
b0 D5
0C5
b0 B5
b0 A5
b0 @5
b0 ?5
b0 >5
0=5
b0 <5
b0 ;5
b0 :5
b0 95
085
b0 75
b0 65
b0 55
b0 45
b0 35
025
b0 15
b0 05
b0 /5
b0 .5
0-5
b0 ,5
b0 +5
b0 *5
b0 )5
b0 (5
0'5
b0 &5
b0 %5
b0 $5
b0 #5
0"5
b0 !5
b0 ~4
b0 }4
b0 |4
b0 {4
0z4
b0 y4
b0 x4
b0 w4
b0 v4
0u4
b0 t4
b0 s4
b0 r4
b0 q4
b0 p4
0o4
b0 n4
b0 m4
b0 l4
b0 k4
0j4
b0 i4
b0 h4
b0 g4
b0 f4
b0 e4
0d4
b0 c4
b0 b4
b0 a4
b0 `4
0_4
b0 ^4
b0 ]4
b0 \4
b0 [4
b0 Z4
0Y4
b0 X4
b0 W4
b0 V4
b0 U4
0T4
b0 S4
b0 R4
b0 Q4
b0 P4
b0 O4
0N4
b0 M4
b0 L4
b0 K4
b0 J4
0I4
b0 H4
b0 G4
b0 F4
b0 E4
b0 D4
0C4
b0 B4
b0 A4
b0 @4
b0 ?4
0>4
b0 =4
b0 <4
b0 ;4
b0 :4
b0 94
084
b0 74
b0 64
b0 54
b0 44
034
b0 24
b0 14
b0 04
b0 /4
b0 .4
0-4
b0 ,4
b0 +4
b0 *4
b0 )4
0(4
b0 '4
b0 &4
b0 %4
b0 $4
b0 #4
0"4
b0 !4
b0 ~3
b0 }3
b0 |3
0{3
b0 z3
b0 y3
b0 x3
b0 w3
b0 v3
0u3
bx t3
b0 s3
bx r3
b0 q3
0p3
bx o3
b0 n3
b0 m3
b0 l3
b0 k3
0j3
b0 i3
b0 h3
b0 g3
0f3
b0 e3
b0 d3
b0 c3
b0 b3
b0 a3
b0 `3
0_3
b0 ^3
b0 ]3
b0 \3
b0 [3
0Z3
b0 Y3
b0 X3
b0 W3
b0 V3
b0 U3
0T3
b0 S3
b0 R3
b0 Q3
b0 P3
0O3
b0 N3
b0 M3
b0 L3
b0 K3
b0 J3
0I3
b0 H3
b0 G3
b0 F3
b0 E3
0D3
b0 C3
b0 B3
b0 A3
b0 @3
b0 ?3
0>3
b0 =3
b0 <3
b0 ;3
b0 :3
093
b0 83
b0 73
b0 63
b0 53
b0 43
033
b0 23
b0 13
b0 03
b0 /3
0.3
b0 -3
b0 ,3
b0 +3
b0 *3
b0 )3
0(3
b0 '3
b0 &3
b0 %3
b0 $3
0#3
b0 "3
b0 !3
b0 ~2
b0 }2
b0 |2
0{2
b0 z2
b0 y2
b0 x2
b0 w2
0v2
b0 u2
b0 t2
b0 s2
b0 r2
b0 q2
0p2
b0 o2
b0 n2
b0 m2
b0 l2
0k2
b0 j2
b0 i2
b0 h2
b0 g2
b0 f2
0e2
b0 d2
b0 c2
b0 b2
b0 a2
0`2
b0 _2
b0 ^2
b0 ]2
b0 \2
b0 [2
0Z2
b0 Y2
b0 X2
b0 W2
b0 V2
0U2
b0 T2
b0 S2
b0 R2
b0 Q2
b0 P2
0O2
b0 N2
b0 M2
b0 L2
b0 K2
0J2
b0 I2
b0 H2
b0 G2
b0 F2
b0 E2
0D2
b0 C2
b0 B2
b0 A2
b0 @2
0?2
b0 >2
b0 =2
b0 <2
b0 ;2
b0 :2
092
b0 82
b0 72
b0 62
b0 52
042
b0 32
b0 22
b0 12
b0 02
b0 /2
0.2
b0 -2
b0 ,2
b0 +2
b0 *2
0)2
b0 (2
b0 '2
b0 &2
b0 %2
b0 $2
0#2
bx "2
b0 !2
bx ~1
b0 }1
0|1
bx {1
b0 z1
b0 y1
b0 x1
b0 w1
0v1
b0 u1
b0 t1
b0 s1
0r1
b0 q1
b0 p1
b0 o1
b0 n1
b0 m1
b0 l1
0k1
b0 j1
b0 i1
b0 h1
b0 g1
0f1
b0 e1
b0 d1
b0 c1
b0 b1
b0 a1
0`1
b0 _1
b0 ^1
b0 ]1
b0 \1
0[1
b0 Z1
b0 Y1
b0 X1
b0 W1
b0 V1
0U1
b0 T1
b0 S1
b0 R1
b0 Q1
0P1
b0 O1
b0 N1
b0 M1
b0 L1
b0 K1
0J1
b0 I1
b0 H1
b0 G1
b0 F1
0E1
b0 D1
b0 C1
b0 B1
b0 A1
b0 @1
0?1
b0 >1
b0 =1
b0 <1
b0 ;1
0:1
b0 91
b0 81
b0 71
b0 61
b0 51
041
b0 31
b0 21
b0 11
b0 01
0/1
b0 .1
b0 -1
b0 ,1
b0 +1
b0 *1
0)1
b0 (1
b0 '1
b0 &1
b0 %1
0$1
b0 #1
b0 "1
b0 !1
b0 ~0
b0 }0
0|0
b0 {0
b0 z0
b0 y0
b0 x0
0w0
b0 v0
b0 u0
b0 t0
b0 s0
b0 r0
0q0
b0 p0
b0 o0
b0 n0
b0 m0
0l0
b0 k0
b0 j0
b0 i0
b0 h0
b0 g0
0f0
b0 e0
b0 d0
b0 c0
b0 b0
0a0
b0 `0
b0 _0
b0 ^0
b0 ]0
b0 \0
0[0
b0 Z0
b0 Y0
b0 X0
b0 W0
0V0
b0 U0
b0 T0
b0 S0
b0 R0
b0 Q0
0P0
b0 O0
b0 N0
b0 M0
b0 L0
0K0
b0 J0
b0 I0
b0 H0
b0 G0
b0 F0
0E0
b0 D0
b0 C0
b0 B0
b0 A0
0@0
b0 ?0
b0 >0
b0 =0
b0 <0
b0 ;0
0:0
b0 90
b0 80
b0 70
b0 60
050
b0 40
b0 30
b0 20
b0 10
b0 00
0/0
bx .0
b0 -0
bx ,0
b0 +0
0*0
bx )0
b0 (0
b0 '0
b0 &0
b0 %0
0$0
b0 #0
b0 "0
b0 !0
0~/
b0 }/
b0 |/
b0 {/
b0 z/
b0 y/
b0 x/
0w/
b0 v/
b0 u/
b0 t/
b0 s/
0r/
b0 q/
b0 p/
b0 o/
b0 n/
b0 m/
0l/
b0 k/
b0 j/
b0 i/
b0 h/
0g/
b0 f/
b0 e/
b0 d/
b0 c/
b0 b/
0a/
b0 `/
b0 _/
b0 ^/
b0 ]/
0\/
b0 [/
b0 Z/
b0 Y/
b0 X/
b0 W/
0V/
b0 U/
b0 T/
b0 S/
b0 R/
0Q/
b0 P/
b0 O/
b0 N/
b0 M/
b0 L/
0K/
b0 J/
b0 I/
b0 H/
b0 G/
0F/
b0 E/
b0 D/
b0 C/
b0 B/
b0 A/
0@/
b0 ?/
b0 >/
b0 =/
b0 </
0;/
b0 :/
b0 9/
b0 8/
b0 7/
b0 6/
05/
b0 4/
b0 3/
b0 2/
b0 1/
00/
b0 //
b0 ./
b0 -/
b0 ,/
b0 +/
0*/
b0 )/
b0 (/
b0 '/
b0 &/
0%/
b0 $/
b0 #/
b0 "/
b0 !/
b0 ~.
0}.
b0 |.
b0 {.
b0 z.
b0 y.
0x.
b0 w.
b0 v.
b0 u.
b0 t.
b0 s.
0r.
b0 q.
b0 p.
b0 o.
b0 n.
0m.
b0 l.
b0 k.
b0 j.
b0 i.
b0 h.
0g.
b0 f.
b0 e.
b0 d.
b0 c.
0b.
b0 a.
b0 `.
b0 _.
b0 ^.
b0 ].
0\.
b0 [.
b0 Z.
b0 Y.
b0 X.
0W.
b0 V.
b0 U.
b0 T.
b0 S.
b0 R.
0Q.
b0 P.
b0 O.
b0 N.
b0 M.
0L.
b0 K.
b0 J.
b0 I.
b0 H.
b0 G.
0F.
b0 E.
b0 D.
b0 C.
b0 B.
0A.
b0 @.
b0 ?.
b0 >.
b0 =.
b0 <.
0;.
bx :.
b0 9.
bx 8.
b0 7.
06.
bx 5.
b0 4.
b0 3.
b0 2.
b0 1.
00.
b0 /.
b0 ..
b0 -.
0,.
b0 +.
b0 *.
b0 ).
b0 (.
b0 '.
b0 &.
0%.
b0 $.
b0 #.
b0 ".
b0 !.
0~-
b0 }-
b0 |-
b0 {-
b0 z-
b0 y-
0x-
b0 w-
b0 v-
b0 u-
b0 t-
0s-
b0 r-
b0 q-
b0 p-
b0 o-
b0 n-
0m-
b0 l-
b0 k-
b0 j-
b0 i-
0h-
b0 g-
b0 f-
b0 e-
b0 d-
b0 c-
0b-
b0 a-
b0 `-
b0 _-
b0 ^-
0]-
b0 \-
b0 [-
b0 Z-
b0 Y-
b0 X-
0W-
b0 V-
b0 U-
b0 T-
b0 S-
0R-
b0 Q-
b0 P-
b0 O-
b0 N-
b0 M-
0L-
b0 K-
b0 J-
b0 I-
b0 H-
0G-
b0 F-
b0 E-
b0 D-
b0 C-
b0 B-
0A-
b0 @-
b0 ?-
b0 >-
b0 =-
0<-
b0 ;-
b0 :-
b0 9-
b0 8-
b0 7-
06-
b0 5-
b0 4-
b0 3-
b0 2-
01-
b0 0-
b0 /-
b0 .-
b0 --
b0 ,-
0+-
b0 *-
b0 )-
b0 (-
b0 '-
0&-
b0 %-
b0 $-
b0 #-
b0 "-
b0 !-
0~,
b0 },
b0 |,
b0 {,
b0 z,
0y,
b0 x,
b0 w,
b0 v,
b0 u,
b0 t,
0s,
b0 r,
b0 q,
b0 p,
b0 o,
0n,
b0 m,
b0 l,
b0 k,
b0 j,
b0 i,
0h,
b0 g,
b0 f,
b0 e,
b0 d,
0c,
b0 b,
b0 a,
b0 `,
b0 _,
b0 ^,
0],
b0 \,
b0 [,
b0 Z,
b0 Y,
0X,
b0 W,
b0 V,
b0 U,
b0 T,
b0 S,
0R,
b0 Q,
b0 P,
b0 O,
b0 N,
0M,
b0 L,
b0 K,
b0 J,
b0 I,
b0 H,
0G,
bx F,
b0 E,
bx D,
b0 C,
0B,
bx A,
b0 @,
b0 ?,
b0 >,
b0 =,
0<,
b0 ;,
b0 :,
b0 9,
08,
b0 7,
b0 6,
b0 5,
b0 4,
b0 3,
b0 2,
01,
b0 0,
b0 /,
b0 .,
b0 -,
0,,
b0 +,
b0 *,
b0 ),
b0 (,
b0 ',
0&,
b0 %,
b0 $,
b0 #,
b0 ",
0!,
b0 ~+
b0 }+
b0 |+
b0 {+
b0 z+
0y+
b0 x+
b0 w+
b0 v+
b0 u+
0t+
b0 s+
b0 r+
b0 q+
b0 p+
b0 o+
0n+
b0 m+
b0 l+
b0 k+
b0 j+
0i+
b0 h+
b0 g+
b0 f+
b0 e+
b0 d+
0c+
b0 b+
b0 a+
b0 `+
b0 _+
0^+
b0 ]+
b0 \+
b0 [+
b0 Z+
b0 Y+
0X+
b0 W+
b0 V+
b0 U+
b0 T+
0S+
b0 R+
b0 Q+
b0 P+
b0 O+
b0 N+
0M+
b0 L+
b0 K+
b0 J+
b0 I+
0H+
b0 G+
b0 F+
b0 E+
b0 D+
b0 C+
0B+
b0 A+
b0 @+
b0 ?+
b0 >+
0=+
b0 <+
b0 ;+
b0 :+
b0 9+
b0 8+
07+
b0 6+
b0 5+
b0 4+
b0 3+
02+
b0 1+
b0 0+
b0 /+
b0 .+
b0 -+
0,+
b0 ++
b0 *+
b0 )+
b0 (+
0'+
b0 &+
b0 %+
b0 $+
b0 #+
b0 "+
0!+
b0 ~*
b0 }*
b0 |*
b0 {*
0z*
b0 y*
b0 x*
b0 w*
b0 v*
b0 u*
0t*
b0 s*
b0 r*
b0 q*
b0 p*
0o*
b0 n*
b0 m*
b0 l*
b0 k*
b0 j*
0i*
b0 h*
b0 g*
b0 f*
b0 e*
0d*
b0 c*
b0 b*
b0 a*
b0 `*
b0 _*
0^*
b0 ]*
b0 \*
b0 [*
b0 Z*
0Y*
b0 X*
b0 W*
b0 V*
b0 U*
b0 T*
0S*
bx R*
b0 Q*
bx P*
b0 O*
0N*
bx M*
b0 L*
b0 K*
b0 J*
b0 I*
0H*
b0 G*
b0 F*
b0 E*
0D*
b0 C*
b0 B*
b0 A*
b0 @*
b0 ?*
b0 >*
0=*
b0 <*
b0 ;*
b0 :*
b0 9*
08*
b0 7*
b0 6*
b0 5*
b0 4*
b0 3*
02*
b0 1*
b0 0*
b0 /*
b0 .*
0-*
b0 ,*
b0 +*
b0 **
b0 )*
b0 (*
0'*
b0 &*
b0 %*
b0 $*
b0 #*
0"*
b0 !*
b0 ~)
b0 })
b0 |)
b0 {)
0z)
b0 y)
b0 x)
b0 w)
b0 v)
0u)
b0 t)
b0 s)
b0 r)
b0 q)
b0 p)
0o)
b0 n)
b0 m)
b0 l)
b0 k)
0j)
b0 i)
b0 h)
b0 g)
b0 f)
b0 e)
0d)
b0 c)
b0 b)
b0 a)
b0 `)
0_)
b0 ^)
b0 ])
b0 \)
b0 [)
b0 Z)
0Y)
b0 X)
b0 W)
b0 V)
b0 U)
0T)
b0 S)
b0 R)
b0 Q)
b0 P)
b0 O)
0N)
b0 M)
b0 L)
b0 K)
b0 J)
0I)
b0 H)
b0 G)
b0 F)
b0 E)
b0 D)
0C)
b0 B)
b0 A)
b0 @)
b0 ?)
0>)
b0 =)
b0 <)
b0 ;)
b0 :)
b0 9)
08)
b0 7)
b0 6)
b0 5)
b0 4)
03)
b0 2)
b0 1)
b0 0)
b0 /)
b0 .)
0-)
b0 ,)
b0 +)
b0 *)
b0 ))
0()
b0 ')
b0 &)
b0 %)
b0 $)
b0 #)
0")
b0 !)
b0 ~(
b0 }(
b0 |(
0{(
b0 z(
b0 y(
b0 x(
b0 w(
b0 v(
0u(
b0 t(
b0 s(
b0 r(
b0 q(
0p(
b0 o(
b0 n(
b0 m(
b0 l(
b0 k(
0j(
b0 i(
b0 h(
b0 g(
b0 f(
0e(
b0 d(
b0 c(
b0 b(
b0 a(
b0 `(
0_(
bx ^(
b0 ](
bx \(
b0 [(
0Z(
bx Y(
b0 X(
b0 W(
b0 V(
b0 U(
0T(
b0 S(
b0 R(
b0 Q(
0P(
b0 O(
b0 N(
b0 M(
b0 L(
b0 K(
b0 J(
0I(
b0 H(
b0 G(
b0 F(
b0 E(
0D(
b0 C(
b0 B(
b0 A(
b0 @(
b0 ?(
0>(
b0 =(
b0 <(
b0 ;(
b0 :(
09(
b0 8(
b0 7(
b0 6(
b0 5(
b0 4(
03(
b0 2(
b0 1(
b0 0(
b0 /(
0.(
b0 -(
b0 ,(
b0 +(
b0 *(
b0 )(
0((
b0 '(
b0 &(
b0 %(
b0 $(
0#(
b0 "(
b0 !(
b0 ~'
b0 }'
b0 |'
0{'
b0 z'
b0 y'
b0 x'
b0 w'
0v'
b0 u'
b0 t'
b0 s'
b0 r'
b0 q'
0p'
b0 o'
b0 n'
b0 m'
b0 l'
0k'
b0 j'
b0 i'
b0 h'
b0 g'
b0 f'
0e'
b0 d'
b0 c'
b0 b'
b0 a'
0`'
b0 _'
b0 ^'
b0 ]'
b0 \'
b0 ['
0Z'
b0 Y'
b0 X'
b0 W'
b0 V'
0U'
b0 T'
b0 S'
b0 R'
b0 Q'
b0 P'
0O'
b0 N'
b0 M'
b0 L'
b0 K'
0J'
b0 I'
b0 H'
b0 G'
b0 F'
b0 E'
0D'
b0 C'
b0 B'
b0 A'
b0 @'
0?'
b0 >'
b0 ='
b0 <'
b0 ;'
b0 :'
09'
b0 8'
b0 7'
b0 6'
b0 5'
04'
b0 3'
b0 2'
b0 1'
b0 0'
b0 /'
0.'
b0 -'
b0 ,'
b0 +'
b0 *'
0)'
b0 ('
b0 ''
b0 &'
b0 %'
b0 $'
0#'
b0 "'
b0 !'
b0 ~&
b0 }&
0|&
b0 {&
b0 z&
b0 y&
b0 x&
b0 w&
0v&
b0 u&
b0 t&
b0 s&
b0 r&
0q&
b0 p&
b0 o&
b0 n&
b0 m&
b0 l&
0k&
bx j&
b0 i&
bx h&
b0 g&
0f&
bx e&
b0 d&
b0 c&
b0 b&
b0 a&
0`&
b0 _&
b0 ^&
b0 ]&
0\&
b0 [&
b0 Z&
b0 Y&
b0 X&
b0 W&
b0 V&
0U&
b0 T&
b0 S&
b0 R&
b0 Q&
0P&
b0 O&
b0 N&
b0 M&
b0 L&
b0 K&
0J&
b0 I&
b0 H&
b0 G&
b0 F&
0E&
b0 D&
b0 C&
b0 B&
b0 A&
b0 @&
0?&
b0 >&
b0 =&
b0 <&
b0 ;&
0:&
b0 9&
b0 8&
b0 7&
b0 6&
b0 5&
04&
b0 3&
b0 2&
b0 1&
b0 0&
0/&
b0 .&
b0 -&
b0 ,&
b0 +&
b0 *&
0)&
b0 (&
b0 '&
b0 &&
b0 %&
0$&
b0 #&
b0 "&
b0 !&
b0 ~%
b0 }%
0|%
b0 {%
b0 z%
b0 y%
b0 x%
0w%
b0 v%
b0 u%
b0 t%
b0 s%
b0 r%
0q%
b0 p%
b0 o%
b0 n%
b0 m%
0l%
b0 k%
b0 j%
b0 i%
b0 h%
b0 g%
0f%
b0 e%
b0 d%
b0 c%
b0 b%
0a%
b0 `%
b0 _%
b0 ^%
b0 ]%
b0 \%
0[%
b0 Z%
b0 Y%
b0 X%
b0 W%
0V%
b0 U%
b0 T%
b0 S%
b0 R%
b0 Q%
0P%
b0 O%
b0 N%
b0 M%
b0 L%
0K%
b0 J%
b0 I%
b0 H%
b0 G%
b0 F%
0E%
b0 D%
b0 C%
b0 B%
b0 A%
0@%
b0 ?%
b0 >%
b0 =%
b0 <%
b0 ;%
0:%
b0 9%
b0 8%
b0 7%
b0 6%
05%
b0 4%
b0 3%
b0 2%
b0 1%
b0 0%
0/%
b0 .%
b0 -%
b0 ,%
b0 +%
0*%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
0$%
b0 #%
b0 "%
b0 !%
b0 ~$
0}$
b0 |$
b0 {$
b0 z$
b0 y$
b0 x$
0w$
bx v$
b0 u$
bx t$
b0 s$
0r$
bx q$
b0 p$
b0 o$
b0 n$
b0 m$
0l$
b0 k$
b0 j$
b0 i$
0h$
b0 g$
b0 f$
b0 e$
b0 d$
b0 c$
b0 b$
0a$
b0 `$
b0 _$
b0 ^$
b0 ]$
0\$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
0V$
b0 U$
b0 T$
b0 S$
b0 R$
0Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
0K$
b0 J$
b0 I$
b0 H$
b0 G$
0F$
b0 E$
b0 D$
b0 C$
b0 B$
b0 A$
0@$
b0 ?$
b0 >$
b0 =$
b0 <$
0;$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
05$
b0 4$
b0 3$
b0 2$
b0 1$
00$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
0*$
b0 )$
b0 ($
b0 '$
b0 &$
0%$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
0}#
b0 |#
b0 {#
b0 z#
b0 y#
0x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
0r#
b0 q#
b0 p#
b0 o#
b0 n#
0m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
0g#
b0 f#
b0 e#
b0 d#
b0 c#
0b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
0\#
b0 [#
b0 Z#
b0 Y#
b0 X#
0W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
0Q#
b0 P#
b0 O#
b0 N#
b0 M#
0L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
0F#
b0 E#
b0 D#
b0 C#
b0 B#
0A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
0;#
b0 :#
b0 9#
b0 8#
b0 7#
06#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
00#
b0 /#
b0 .#
b0 -#
b0 ,#
0+#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
0%#
bx $#
b0 ##
bx "#
b0 !#
0~"
bx }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
0u"
b0 t"
b0 s"
b11111111 r"
b0 q"
b0 p"
0o"
b1111111111111111 n"
bx m"
b0 l"
b11011110101011011011111011101111110010101111111010111010101111100001001000110100010101100111100010011010101111001101111011110000 k"
b0 j"
b100 i"
b11111111 h"
b1 g"
b0 f"
b100 e"
b11111111 d"
b1 c"
b0 b"
b0 a"
b0 `"
b11011110101011011011111011101111110010101111111010111010101111100001001000110100010101100111100010011010101111001101111011110000 _"
bx ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
bx0 N"
bx M"
bx L"
bx K"
b0 J"
b0 I"
bx H"
bx G"
bx F"
0E"
bx D"
b0 C"
0B"
bx A"
0@"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
x6"
bx 5"
bx 4"
b0 3"
bx 2"
01"
00"
0/"
bx ."
b0 -"
0,"
b0 +"
0*"
b0 )"
b0 ("
0'"
b0 &"
b11011110101011011011111011101111110010101111111010111010101111100001001000110100010101100111100010011010101111001101111011110000 %"
0$"
0#"
b0 ""
b0 !"
0~
0}
0|
0{
0z
0y
b0 x
b11111111 w
b0 v
b11111111 u
bx t
0s
0r
0q
b0 p
0o
0n
b0 m
0l
b0 k
0j
0i
b0 h
0g
b0 f
b0 e
0d
0c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
0\
b0 [
0Z
b1111111111111111 Y
b0 X
b11011110101011011011111011101111110010101111111010111010101111100001001000110100010101100111100010011010101111001101111011110000 W
b0 V
b100 U
b1 T
b100 S
b1 R
b0 Q
0P
0O
0N
b0 M
b0 L
0K
0J
0I
b0 H
0G
b0 F
0E
bx D
0C
0B
b0 A
b11111111 @
0?
b0 >
b11111111 =
0<
0;
0:
bx 9
08
07
b0 6
15
14
b0 3
12
b0 1
10
1/
b1111111111111111 .
1-
1,
b0 +
1*
b11011110101011011011111011101111110010101111111010111010101111100001001000110100010101100111100010011010101111001101111011110000 )
1(
b0 '
b100 &
1%
b1 $
b100 #
1"
b1 !
$end
#5000
b1001 &A
1C
#10000
0C
#15000
b1001 &A
1C
#20000
0C
#25000
b1001 &A
1C
#30000
0C
#35000
b1001 &A
1C
#40000
0C
#45000
b1001 &A
1C
#50000
0C
#55000
b1001 &A
1C
#60000
0C
#65000
b1001 &A
1C
#70000
0C
#75000
b1001 &A
1C
#80000
0C
#85000
b1001 &A
1C
#90000
0C
#95000
bx q@
bx }>
bx +=
bx 7;
bx C9
bx O7
bx [5
bx g3
bx s1
bx !0
bx -.
bx 9,
bx E*
bx Q(
bx ]&
bx i$
bx e@
bx q>
bx }<
bx +;
bx 79
bx C7
bx O5
bx [3
bx g1
bx s/
bx !.
bx -,
bx 9*
bx E(
bx Q&
bx ]$
bx Z@
bx f>
bx r<
bx ~:
bx ,9
bx 87
bx D5
bx P3
bx \1
bx h/
bx t-
bx ",
bx .*
bx :(
bx F&
bx R$
bx O@
bx [>
bx g<
bx s:
bx !9
bx -7
bx 95
bx E3
bx Q1
bx ]/
bx i-
bx u+
bx #*
bx /(
bx ;&
bx G$
bx D@
bx P>
bx \<
bx h:
bx t8
bx "7
bx .5
bx :3
bx F1
bx R/
bx ^-
bx j+
bx v)
bx $(
bx 0&
bx <$
bx 9@
bx E>
bx Q<
bx ]:
bx i8
bx u6
bx #5
bx /3
bx ;1
bx G/
bx S-
bx _+
bx k)
bx w'
bx %&
bx 1$
bx .@
bx :>
bx F<
bx R:
bx ^8
bx j6
bx v4
bx $3
bx 01
bx </
bx H-
bx T+
bx `)
bx l'
bx x%
bx &$
bx #@
bx />
bx ;<
bx G:
bx S8
bx _6
bx k4
bx w2
bx %1
bx 1/
bx =-
bx I+
bx U)
bx a'
bx m%
bx y#
bx v?
bx $>
bx 0<
bx <:
bx H8
bx T6
bx `4
bx l2
bx x0
bx &/
bx 2-
bx >+
bx J)
bx V'
bx b%
bx n#
bx k?
bx w=
bx %<
bx 1:
bx =8
bx I6
bx U4
bx a2
bx m0
bx y.
bx '-
bx 3+
bx ?)
bx K'
bx W%
bx c#
bx `?
bx l=
bx x;
bx &:
bx 28
bx >6
bx J4
bx V2
bx b0
bx n.
bx z,
bx (+
bx 4)
bx @'
bx L%
bx X#
bx U?
bx a=
bx m;
bx y9
bx '8
bx 36
bx ?4
bx K2
bx W0
bx c.
bx o,
bx {*
bx ))
bx 5'
bx A%
bx M#
bx J?
bx V=
bx b;
bx n9
bx z7
bx (6
bx 44
bx @2
bx L0
bx X.
bx d,
bx p*
bx |(
bx *'
bx 6%
bx B#
bx ??
bx K=
bx W;
bx c9
bx o7
bx {5
bx )4
bx 52
bx A0
bx M.
bx Y,
bx e*
bx q(
bx }&
bx +%
bx 7#
bx 4?
bx @=
bx L;
bx X9
bx d7
bx p5
bx |3
bx *2
bx 60
bx B.
bx N,
bx Z*
bx f(
bx r&
bx ~$
bx ,#
bx )?
bx 5=
bx A;
bx M9
bx Y7
bx e5
bx q3
bx }1
bx +0
bx 7.
bx C,
bx O*
bx [(
bx g&
bx s$
bx !#
bx [
bx x@
bx -"
bx J"
bx e
bx .A
1E
1C
#100000
0C
#105000
1C
#110000
0C
#115000
1C
#120000
0C
#125000
1C
#130000
0C
#135000
1C
#140000
0C
#145000
1C
#150000
0C
#155000
1K
1G
b10000 F
b10000 ]
1C
#160000
0C
#165000
b10000000000000000 6
b10000000000000000 >"
0G
1C
#170000
0C
#175000
b10000000000000000 D
1C
#180000
0C
#185000
1G
b10100 F
b10100 ]
1C
#190000
0C
#195000
b100000000000000010000 6
b100000000000000010000 >"
0G
1C
#200000
0C
#205000
b100000000000000010000 D
1C
#210000
0C
#215000
1J
1N
b1111 M
b1111 b
b1 L
b1 a
1I
1C
#220000
0C
#225000
1q
b1 7"
0N
0I
1C
#230000
0C
#235000
1C
#240000
0C
#245000
1G
b0 F
b0 ]
1C
#250000
0C
#255000
b1 6
b1 >"
0G
1C
#260000
0C
#265000
b1 D
1C
#270000
0C
#275000
1G
b100 F
b100 ]
1C
#280000
0C
#285000
b0 6
b0 >"
0G
1C
#290000
0C
#295000
b0 D
1C
#300000
0C
#305000
1N
b1111 L
b1111 a
1I
b1000 H
b1000 ^
1C
#310000
0C
#315000
b1111 <"
0N
0I
1C
#320000
0C
#325000
1C
#330000
0C
#335000
1G
b1000 F
b1000 ]
1C
#340000
0C
#345000
b1111 6
b1111 >"
0G
1C
#350000
0C
#355000
b1111 D
1C
#360000
0C
#365000
1N
b11 L
b11 a
1I
b0 H
b0 ^
1C
#370000
0C
#375000
b1 Y"
1Z
b11 7"
0N
0I
1C
#380000
0C
#385000
0Z
b1 7"
1s
1{
b10001 p
b1 )"
b1 P"
b1 \"
1C
#390000
0C
#395000
1C
#400000
0C
#405000
1C
#410000
0C
#415000
1C
#420000
0C
#425000
1C
#430000
0C
#435000
1C
#440000
0C
#445000
1C
#450000
0C
#455000
1C
#460000
0C
#465000
1C
#470000
0C
#475000
1C
#480000
0C
#485000
1C
#490000
0C
#495000
1G
b100 F
b100 ]
1C
#500000
0C
#505000
b10001 6
b10001 >"
0G
1C
#510000
0C
#515000
b10001 D
1C
#520000
0C
#525000
1C
#530000
0C
#535000
1C
#540000
0C
#545000
1C
#550000
0C
#555000
1C
#560000
0C
#565000
1C
#570000
0C
#575000
1C
#580000
0C
#585000
1C
#590000
0C
#595000
1C
#600000
0C
#605000
1C
#610000
0C
#615000
1C
#620000
0C
#625000
1C
#630000
0C
#635000
1C
#640000
0C
#645000
1C
#650000
0C
#655000
1C
#660000
0C
#665000
1C
#670000
0C
#675000
1C
#680000
0C
#685000
1C
#690000
0C
#695000
1C
#700000
0C
#705000
1C
#710000
0C
#715000
1C
#720000
0C
#725000
1C
#730000
0C
#735000
1C
#740000
0C
#745000
1C
#750000
0C
#755000
1C
#760000
0C
#765000
1C
#770000
0C
#775000
1C
#780000
0C
#785000
1C
#790000
0C
#795000
1C
#800000
0C
#805000
1C
#810000
0C
#815000
1C
#820000
0C
#825000
1C
#830000
0C
#835000
1C
#840000
0C
#845000
1C
#850000
0C
#855000
1C
#860000
0C
#865000
1C
#870000
0C
#875000
1C
#880000
0C
#885000
1C
#890000
0C
#895000
1C
#900000
0C
#905000
1C
#910000
0C
#915000
1C
#920000
0C
#925000
1C
#930000
0C
#935000
1C
#940000
0C
#945000
1C
#950000
0C
#955000
1C
#960000
0C
#965000
1C
#970000
0C
#975000
1C
#980000
0C
#985000
1C
#990000
0C
#995000
1C
#1000000
0C
#1005000
1C
#1010000
0C
#1015000
1C
#1020000
0C
#1025000
1C
#1030000
0C
#1035000
1C
#1040000
0C
#1045000
1C
#1050000
0C
#1055000
1C
#1060000
0C
#1065000
1C
#1070000
0C
#1075000
1C
#1080000
0C
#1085000
1C
#1090000
0C
#1095000
1C
#1100000
0C
#1105000
1C
#1110000
0C
#1115000
1C
#1120000
0C
#1125000
1C
#1130000
0C
#1135000
1C
#1140000
0C
#1145000
1C
#1150000
0C
#1155000
1C
#1160000
0C
#1165000
1C
#1170000
0C
#1175000
1C
#1180000
0C
#1185000
1C
#1190000
0C
#1195000
1C
#1200000
0C
#1205000
1C
#1210000
0C
#1215000
1C
#1220000
0C
#1225000
1C
#1230000
0C
#1235000
1C
#1240000
0C
#1245000
1C
#1250000
0C
#1255000
1C
#1260000
0C
#1265000
1C
#1270000
0C
#1275000
1C
#1280000
0C
#1285000
1C
#1290000
0C
#1295000
1C
#1300000
0C
#1305000
1C
#1310000
0C
#1315000
1C
#1320000
0C
#1325000
1C
#1330000
0C
#1335000
1C
#1340000
0C
#1345000
1C
#1350000
0C
#1355000
1C
#1360000
0C
#1365000
1C
#1370000
0C
#1375000
1C
#1380000
0C
#1385000
1C
#1390000
0C
#1395000
1C
#1400000
0C
#1405000
1C
#1410000
0C
#1415000
1C
#1420000
0C
#1425000
1C
#1430000
0C
#1435000
1C
#1440000
0C
#1445000
1C
#1450000
0C
#1455000
1C
#1460000
0C
#1465000
1C
#1470000
0C
#1475000
1C
#1480000
0C
#1485000
1C
#1490000
0C
#1495000
1C
#1500000
0C
#1505000
1C
#1510000
0C
#1515000
1C
