<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005873A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005873</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17945103</doc-number><date>20220915</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>29</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>27</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>08</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>29186</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>08145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>27452</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>0812</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME</invention-title><us-related-documents><division><relation><parent-doc><document-id><country>US</country><doc-number>16378518</doc-number><date>20190408</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17945103</doc-number></document-id></child-doc></relation></division><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/CN2018/093691</doc-number><date>20180629</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>16378518</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Yangtze Memory Technologies Co., Ltd.</orgname><address><city>Wuhan City</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>CHEN</last-name><first-name>Jun</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>HUA</last-name><first-name>Ziqun</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>HU</last-name><first-name>Siping</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Jiawen</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Tao</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="05" designation="us-only"><addressbook><last-name>ZHU</last-name><first-name>Jifeng</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="06" designation="us-only"><addressbook><last-name>DING</last-name><first-name>Taotao</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="07" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Xinsheng</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="08" designation="us-only"><addressbook><last-name>ZHU</last-name><first-name>Hongbin</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="09" designation="us-only"><addressbook><last-name>CHENG</last-name><first-name>Weihua</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor><inventor sequence="10" designation="us-only"><addressbook><last-name>YANG</last-name><first-name>Shining</first-name><address><city>Wuhan City</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Yangtze Memory Technologies Co., Ltd.</orgname><role>03</role><address><city>Wuhan City</city><country>CN</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present invention relates to a semiconductor structure and method of forming the same. The semiconductor structure includes a first substrate and a first bonding layer on a surface of the first substrate, and the material of first bonding layer includes dielectric materials of silicon, nitrogen and carbon, and an atomic concentration of carbon in the first bonding layer gradually increases along with an increase of thickness of the first bonding layer from the surface of first substrate and reaches a maximum atomic concentration of carbon at a surface of the first bonding layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="83.65mm" wi="112.61mm" file="US20230005873A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="228.68mm" wi="115.57mm" file="US20230005873A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="232.75mm" wi="124.29mm" file="US20230005873A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="131.74mm" wi="125.31mm" file="US20230005873A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS REFERENCEe TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This application is a division of U.S. application Ser. No. 16/378,518, filed on Apr. 8, 2019, which is a continuation application of PCT Application No. PCT/CN2018/093691, filed on Jun. 29, 2018. The contents of these applications are incorporated herein by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND OF THE INVENTION</heading><heading id="h-0003" level="1">1. Field of the Invention</heading><p id="p-0003" num="0002">The present invention generally relates to semiconductor technology, and more specifically, to a semiconductor structure and method of forming the same.</p><heading id="h-0004" level="1">2. Description of the Prior Art</heading><p id="p-0004" num="0003">In the technology platform of a three-dimensional (3D) chip, at least two wafers with semiconductor devices formed thereon are usually bonded together through wafer bonding technology to increase the integration of IC. In current wafer bonding technology, silicon oxide based film or silicon nitride based film are usually used as a bonding film at the wafer bonding interface.</p><p id="p-0005" num="0004">In prior art, silicon oxide film and silicon nitride film are used as a bonding film. However, the bonding strength of these kinds of film is not sufficient, so that defects easily happen in the process to affect the yield of product.</p><p id="p-0006" num="0005">Furthermore, metal interconnections will be formed in the bonding film. In the process of hybrid bonding, the metal interconnections may easily cause diffusion phenomenon at the bonding interface to affect the performance of product.</p><p id="p-0007" num="0006">Accordingly, how to increase the quality of wafer bonding is currently an urgent topic in the development of a 3D chip.</p><heading id="h-0005" level="1">SUMMARY OF THE INVENTION</heading><p id="p-0008" num="0007">The technical matter solved by the present invention is to provide a semiconductor structure and a method of forming the same.</p><p id="p-0009" num="0008">The present invention provides a semiconductor structure, wherein the semiconductor structure includes a first substrate and a first bonding layer on the surface of first substrate. The material of first bonding layer includes dielectric materials like silicon (Si), nitrogen (N) and carbon (C).</p><p id="p-0010" num="0009">Optionally, the atomic concentration of carbon in the first bonding layer is larger than 0% and smaller than 50%.</p><p id="p-0011" num="0010">Optionally, the atomic concentration of carbon in the first bonding layer is uniform.</p><p id="p-0012" num="0011">Optionally, the atomic concentration of carbon in the first bonding layer gradually changes along with the increase of thickness of the first bonding layer.</p><p id="p-0013" num="0012">Optionally, the compactness of first bonding layer gradually changes along with the increase of thickness.</p><p id="p-0014" num="0013">Optionally, the thickness of first bonding layer is larger than 100 &#x212b;.</p><p id="p-0015" num="0014">Optionally, the semiconductor structure further includes a second substrate, wherein a second bonding layer is formed on the surface of second substrate, and the surfaces of second bonding layer and first bonding layer are correspondingly bonded and fixed together.</p><p id="p-0016" num="0015">Optionally, the second bonding layer and the first bonding layer have the same material.</p><p id="p-0017" num="0016">Optionally, the semiconductor structure further includes a first bonding pad penetrating through the first bonding layer and a second bonding pad penetrating through the second bonding layer, wherein the first bonding pad and the second bonding pad are correspondingly bonded and connected together.</p><p id="p-0018" num="0017">The technical solution of the present invention further provides a method of forming a semiconductor structure, which includes the steps of providing a first substrate and forming a first bonding layer on the surface of first substrate. The material of first bonding layer includes dielectric material like silicon (Si), nitrogen (N) and carbon (C).</p><p id="p-0019" num="0018">Optionally, the first bonding layer is formed by using chemical vapor deposition.</p><p id="p-0020" num="0019">Optionally, the atomic concentration of carbon in the first bonding layer is larger than 0% and smaller than 50%.</p><p id="p-0021" num="0020">Optionally, the atomic concentration of carbon in the first bonding layer is uniform.</p><p id="p-0022" num="0021">Optionally, the atomic concentration of carbon in the first bonding layer gradually changes along with the increase of thickness of the first bonding layer.</p><p id="p-0023" num="0022">Optionally, the compactness of first bonding layer gradually changes along with the increase of thickness.</p><p id="p-0024" num="0023">Optionally, the thickness of first bonding layer is larger than 100 &#x212b;.</p><p id="p-0025" num="0024">Optionally, the semiconductor structure forming method further includes a second substrate and a second bonding layer formed on the surface of second substrate, and the surfaces of second bonding layer and the surface of first bonding layer are correspondingly bonded and fixed together.</p><p id="p-0026" num="0025">Optionally, the second bonding layer and the first bonding layer have the same material.</p><p id="p-0027" num="0026">Optionally, the semiconductor structure forming method further includes the steps of forming a first bonding pad penetrating through the first bonding layer, forming a second bonding pad penetrating through the second bonding layer, and correspondingly bonding the first bonding pad and the second bonding pad when correspondingly bonding the surface of second bonding layer and the surface of first bonding layer.</p><p id="p-0028" num="0027">The material of first bonding layer in the semiconductor structure of present invention includes dielectric material like silicon (Si), nitrogen (N) and carbon (C), which may provide higher bonding force in bonding process and may prevent the diffusion of metal materials at the bonding interface, thereby improving the performance of semiconductor structure.</p><p id="p-0029" num="0028">These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.</p><p id="p-0030" num="0029">These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref> are schematic figures sequentially illustrating a forming process of a semiconductor structure in accordance with an embodiment of the present invention;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic figure of a semiconductor structure in accordance with an embodiment of the present invention; and</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic figure of a semiconductor structure in accordance with an embodiment of the present invention.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0034" num="0033">In the following detailed description of the invention, reference is made to the accompanying drawings, which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the semiconductor structure and the method of forming the same of the invention may be practiced.</p><p id="p-0035" num="0034">Please refer to <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, which are schematic figures sequentially illustrating a process of forming a semiconductor structure in accordance with an embodiment of the present invention.</p><p id="p-0036" num="0035">Please refer to <figref idref="DRAWINGS">FIG. <b>1</b></figref>. First provide a first substrate <b>100</b>.</p><p id="p-0037" num="0036">The first substrate <b>100</b> includes a first semiconductor substrate <b>101</b>, a first device layer <b>102</b> formed on the surface of first semiconductor substrate <b>101</b>.</p><p id="p-0038" num="0037">The first semiconductor substrate <b>101</b> may be single-crystal silicon substrate, germanium (Ge) substrate, silicon- germanium (SiGe) substrate, silicon-on-insulator (SOI) substrate or germanium-on-insulator (GOI) substrate, etc. Suitable first semiconductor substrate <b>101</b> may be selected depending on actual requirement of the device, but not limited thereto. In preferred embodiment, the first semiconductor substrate <b>101</b> is a single-crystal silicon wafer.</p><p id="p-0039" num="0038">The first device layer <b>102</b> includes semiconductor devices formed on first semiconductor substrate <b>101</b>, metal interconnections connecting the semiconductor devices, dielectric layers covering the semiconductor devices and the metal interconnections, etc. The first device layer <b>102</b> may be multilayer or single-layer structure. In the embodiment, the first device layer <b>102</b> includes dielectric layers and 3D NAND structure formed in the dielectric layers.</p><p id="p-0040" num="0039">Please refer to <figref idref="DRAWINGS">FIG. <b>2</b></figref>. A first bonding layer <b>200</b> is formed on the surface of first substrate <b>100</b>. The material of first bonding layer <b>201</b> includes the dielectric materials like silicon (Si), nitrogen (N) and carbon (C).</p><p id="p-0041" num="0040">The first bonding layer <b>200</b> may be formed by using individual chemical vapor deposition (CVD) processes. In the embodiment, the first bonding layer <b>200</b> is formed by using plasma enhanced chemical vapor deposition (PECVD) processes.</p><p id="p-0042" num="0041">The material of first bonding layer <b>200</b> includes the dielectric materials like silicon (Si), nitrogen (N) and carbon (C). The first bonding layer <b>200</b> may be further doped with at least one element of oxygen (O), hydrogen (H), phosphorus (P) and fluorine (F), depending on the reagent gas using in the PECVD process and the requirement of products. For example, the material of first bonding layer <b>200</b> may be doped silicon nitride, doped silicon oxynitride and doped silicon carbonitride, etc.</p><p id="p-0043" num="0042">In an embodiment, the reagent gas using in the PECVD process of forming the first bonding layer <b>200</b> includes one of trimethylsilane or tetramethylsilane and NH<sub>3</sub>, with the flow ratio of trimethylsilane or tetramethylsilane to NH<sub>3 </sub>larger than 0.5 under a radio frequency power larger than 300 W.</p><p id="p-0044" num="0043">In another embodiment, the first bonding layer <b>200</b> may be formed by performing a treatment to the dielectric materials. For example, after a silicon oxide film is formed on the surface of first substrate <b>100</b>, performing a nitrogen doping process to the silicon oxide film to form the first bonding layer <b>200</b>. Suitable material and treatment for the dielectric film may be selected depending on the materials of first bonding layer <b>200</b> to be formed.</p><p id="p-0045" num="0044">The element concentration in the first bonding layer <b>200</b> may be adjusted by controlling the process parameters of forming the first bonding layer <b>200</b>, so that the bonding force between the first bonding layer <b>200</b> and the first device layer <b>102</b>, the dielectric constant of first bonding layer <b>200</b>, and the bonding force to other bonding layers may, therefore, be adjusted.</p><p id="p-0046" num="0045">The carbon in first bonding layer <b>200</b> may efficiently increase the bonding force between the first bonding layer <b>201</b> and other bonding layers in bonding process. The higher the carbon concentration, the stronger the bonding force to other bonding layer resulted in bonding process. In an embodiment, the atomic concentration of carbon in the first bonding layer <b>200</b> is larger than 0% and smaller than 50%.</p><p id="p-0047" num="0046">Since the bonding force between different materials is related to material compositions at both sides of the bonding interface, the bonding force would get stronger if the material compositions are similar. In order to further increase the bonding force between the first bonding layer <b>200</b> and the first device layer <b>102</b>, process parameters may be gradually adjusted during the formation of first bonding layer <b>200</b> to gradually change element concentrations in the first bonding layer <b>200</b>, so that the material composition of first device layer <b>102</b> and first bonding layer <b>200</b> would be similar. In an embodiment, the parameters of deposition process are adjusted along with the increase of thickness of the first bonding layer <b>200</b> during the process of forming the first bonding layer <b>200</b>, so that the carbon atomic concentration in the first bonding layer <b>200</b> may gradually change along with the increase of thickness of the first bonding layer <b>200</b>, and the surface of first bonding layer <b>200</b> would have maximum carbon concentration. In another embodiment, the carbon atomic concentration may be gradually decreased or may be gradually increased then gradually decreased along with the increase of thickness of the first bonding layer <b>200</b>. In another embodiment, the parameters of deposition process may remain unchanged during the formation of first bonding layer <b>200</b> so that the element concentrations in different thickness levels of the first bonding layer <b>200</b> may also remain unchanged.</p><p id="p-0048" num="0047">In another embodiment, the compactness of first bonding layer <b>200</b> may be gradually changed along with the increase of thickness of the first bonding layer <b>200</b> by adjusting process parameters. For example, up from the surface of first device layer <b>102</b>, the compactness of first bonding layer <b>200</b> may gradually increase, gradually decrease, or gradually increase then gradually decrease. The compactness of first bonding layer <b>200</b> and first device layer <b>102</b> are similar at interface.</p><p id="p-0049" num="0048">The thickness of first bonding layer <b>201</b> cannot be too small to ensure that the first bonding layer <b>200</b> have sufficient thickness when bonding the first bonding layer <b>200</b> to other bonding layers. In an embodiment, the thickness of first bonding layer <b>200</b> is larger than 100 &#x212b;.</p><p id="p-0050" num="0049">Please refer to <figref idref="DRAWINGS">FIG. <b>3</b></figref>. In another embodiment, the method further includes providing a second substrate <b>300</b> and forming a second bonding layer <b>400</b> on the surface of second substrate <b>300</b>.</p><p id="p-0051" num="0050">The second substrate <b>300</b> includes a second semiconductor substrate <b>301</b> and a second device layer <b>302</b> on the surface of second semiconductor substrate <b>301</b>.</p><p id="p-0052" num="0051">The second bonding layer <b>400</b> is formed on the surface of second device layer <b>302</b> by using CVD process. The material of second bonding layer <b>400</b> may be silicon oxide or silicon nitride.</p><p id="p-0053" num="0052">In the embodiment, the material of second bonding layer <b>400</b> maybe dielectric material like silicon (Si), nitrogen (N) and carbon (C). Please refer to the description of first bonding layer <b>200</b> in the embodiment above. No redundant description will be therein provided. In an embodiment, the materials of second bonding layer <b>400</b> and first bonding layer <b>200</b> are the same.</p><p id="p-0054" num="0053">Please refer to <figref idref="DRAWINGS">FIG. <b>4</b></figref>. The surfaces of second bonding layer <b>400</b> and first bonding layer <b>200</b> are correspondingly bonded and fixed.</p><p id="p-0055" num="0054">Both of the second bonding layer <b>400</b> and the first bonding layer <b>200</b> include carbon element, which is partially in the form of &#x2014;CH<sub>3</sub>. The &#x2014;CH<sub>3 </sub>may be easily oxidized into &#x2014;OH and may form Si&#x2014;O bonds in the bonding process, so that more Si&#x2014;O bonds may be formed on the bonding interface to provide stronger bonding force. In an embodiment, the bonding force between the second bonding layer <b>400</b> and the first bonding layer <b>200</b> is larger than 1.7 J/m<sup>2</sup>, while the bonding force in prior art is usually smaller than 1.5 J/m<sup>2 </sup>since its bonding layer contains no carbon element.</p><p id="p-0056" num="0055">In an embodiment, the first substrate <b>100</b> is a substrate with 3D NAND memory formed thereon, and the second substrate <b>200</b> is a substrate with peripheral circuit formed thereon.</p><p id="p-0057" num="0056">In another embodiment, the above-mentioned bonding layer may be formed on both sides of a substrate to realize the bonding solution with multiple substrates.</p><p id="p-0058" num="0057">Please refer to <figref idref="DRAWINGS">FIG. <b>5</b></figref>. In another embodiment, the method further includes forming a first bonding pad <b>501</b> penetrating through the first bonding layer <b>200</b>, forming a second bonding pad <b>502</b> penetrating through the second bonding layer <b>400</b>, correspondingly bonding the first bonding pad <b>501</b> and the second bonding pad <b>502</b> when correspondingly bonding the surface of second bonding layer <b>400</b> to the surface of first bonding layer <b>200</b>.</p><p id="p-0059" num="0058">The first bonding pad <b>501</b> and the second bonding pad <b>502</b> may be connected to semiconductor devices and metal interconnections in the first device layer <b>102</b> and the second device layer <b>302</b>, respectively.</p><p id="p-0060" num="0059">The method of forming first bonding pad <b>501</b> includes: performing a patterning process to the first bonding layer <b>200</b> to form openings penetrating through the first bonding layer <b>200</b>, filling the openings with metal material and performing a planarization process to form first bonding pads <b>501</b> filling up the openings, using the same method to form the second bonding pad <b>502</b> in the second bonding layer <b>400</b>, and bonding the first bonding pad <b>501</b> and the second bonding pad <b>502</b> to realize the electrical connection between the semiconductor devices in first device layer <b>102</b> and second device layer <b>302</b>.</p><p id="p-0061" num="0060">The materials of first bonding pad <b>501</b> and second bonding pad <b>502</b> may be metal material like copper (Cu) and tungsten (W), etc. The carbon element included in the first bonding layers <b>200</b> and the first bonding layers <b>400</b> may efficiently block and prevent the material diffusion of first bonding pads <b>501</b> and second bonding pad <b>502</b> at the bonding interface, thereby improving the performance of semiconductor structure.</p><p id="p-0062" num="0061">The above-described method may also be used in the bonding of multiple substrates.</p><p id="p-0063" num="0062">Please refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>. In an embodiment of present invention, the method further includes: providing a third substrate <b>600</b>, forming a third bonding layer <b>700</b> and a fourth bonding layer <b>800</b> respectively at two opposite surfaces of the third substrate <b>600</b>, bonding the surfaces of third bonding layer <b>700</b> and first bonding layer <b>200</b>, bonding the surfaces of fourth bonding layer <b>800</b> and second bonding layer <b>400</b> to form tri-layer bonding structure.</p><p id="p-0064" num="0063">The material and method of forming third bonding layer <b>700</b> and fourth bonding layer <b>800</b> may refer to the material and forming method of first bonding layer <b>200</b> in the embodiment above. No redundant description will be therein provided.</p><p id="p-0065" num="0064">In the embodiment, the method further includes: forming a third bonding pad <b>701</b> in the third bonding layer <b>700</b>, forming a fourth bonding pad <b>801</b> in the fourth bonding layer <b>800</b>, bonding the third bonding pad <b>701</b> and the first bonding pad <b>501</b>, and bonding the fourth bonding pad <b>801</b> and the second bonding pad <b>502</b>.</p><p id="p-0066" num="0065">In another embodiment, the above-described method may be used to form a bonding structure with at least four layers.</p><p id="p-0067" num="0066">In the embodiment above, forming a bonding layer with dielectric material like Si, N and C on the substrate surface may provide higher bonding force at bonding interface after bonding and may prevent the diffusion of metal materials at the bonding interface, thereby improving the performance of semiconductor structure.</p><p id="p-0068" num="0067">Please note that, in the technical solution of present invention, the type of semiconductor devices in individual substrates of semiconductor structure is not limited to those mentioned in the embodiments. In addition to 3D NAND, it may be complementary metal-oxide-semiconductor (CMOS), CMOS image sensor (CIS) or thin-film transistor (TFT), etc.</p><p id="p-0069" num="0068">The embodiment of present invention further provides a semiconductor structure.</p><p id="p-0070" num="0069">Please refer to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, which is a schematic figure of a semiconductor structure in an embodiment of the present invention.</p><p id="p-0071" num="0070">The semiconductor structure may include a first substrate <b>100</b> and a first bonding layer <b>200</b> on the surface of first substrate <b>100</b>. The material of first bonding layer <b>200</b> includes dielectric material like silicon, nitrogen and carbon, and the material of first bonding layer <b>200</b> includes dielectric material like silicon and nitrogen.</p><p id="p-0072" num="0071">The first substrate <b>100</b> includes a first semiconductor substrate <b>101</b>, a first device layer <b>102</b> formed on the surface of first semiconductor substrate <b>101</b>.</p><p id="p-0073" num="0072">The first semiconductor substrate <b>101</b> may be single-crystal silicon substrate, germanium (Ge) substrate, silicon-germanium (SiGe) substrate, silicon-on-insulator (SOI) substrate or germanium-on-insulator (GOI) substrate, etc. Suitable first semiconductor substrate <b>101</b> may be selected depending on actual requirement of the device, but not limited thereto. In preferred embodiment, the first semiconductor substrate <b>101</b> is a single-crystal silicon wafer.</p><p id="p-0074" num="0073">The first device layer <b>102</b> includes semiconductor devices formed on first semiconductor substrate <b>101</b>, metal interconnections connecting the semiconductor devices, dielectric layers covering the semiconductor devices and the metal interconnections, etc. The first device layer <b>102</b> may be multilayer or single-layer structure. In an embodiment, the first device layer <b>102</b> includes dielectric layers and 3D NAND structure formed in the dielectric layers.</p><p id="p-0075" num="0074">The material of first bonding layer <b>200</b> includes the dielectric materials like silicon (Si) , nitrogen (N) and carbon (C). The first bonding layer <b>200</b> may be further doped with at least one element of oxygen (O), hydrogen (H), phosphorus (P) and fluorine (F), depending on the reagent gas using in the PECVD process and the requirement of products. For example, the material of first bonding layer <b>200</b> may be doped silicon nitride, doped silicon oxynitride and doped silicon carbonitride, etc.</p><p id="p-0076" num="0075">The element concentration in the first bonding layer <b>200</b> may be adjusted by controlling the process parameters of forming the first bonding layer <b>200</b>, so that the adhesive force between the first bonding layer <b>200</b> and the first device layer <b>102</b>, the dielectric constant of first bonding layer <b>200</b>, and the bonding force to other bonding layers after bonding process may, therefore, be adjusted.</p><p id="p-0077" num="0076">The carbon in first bonding layer <b>200</b> may efficiently increase the bonding force between the first bonding layer <b>200</b> and other bonding layer in bonding process. The higher the carbon concentration, the stronger the bonding force to other bonding layers in bonding process. In an embodiment, the atomic concentration of carbon in the first bonding layer <b>200</b> is larger than 0% and smaller than 50%.</p><p id="p-0078" num="0077">Since the bonding force between different materials is related to material compositions at both sides of the bonding interface, the bonding force would get stronger if the material compositions are similar. In order to further increase the adhesive force between the first bonding layer <b>200</b> and the first device layer <b>102</b>, the element concentrations in the first bonding layer <b>200</b> would gradually change along with the thickness of first bonding layer <b>200</b>, so that the material composition of first bonding layer <b>200</b> and the material at two sides of first device layer <b>102</b> would be similar. In an embodiment, the carbon atomic concentration in the first bonding layer <b>200</b> may be gradually increased along with the increase of thickness of the first bonding layer <b>200</b>, so that the surface of first bonding layer <b>200</b> would have maximum carbon concentration. In another embodiment, the carbon atomic concentration in the first bonding layer <b>200</b> may be gradually decreased or may be gradually increased then gradually decreased along with the increase of thickness of the first bonding layer <b>200</b>. In another embodiment, the element concentrations in different thickness levels of the first bonding layer <b>200</b> may remain unchanged to provide uniform atomic concentration.</p><p id="p-0079" num="0078">In another embodiment, the compactness of first bonding layer <b>200</b> may be gradually changed along with the increase of thickness of the first bonding layer <b>200</b>. For example, up from the surface of first device layer <b>102</b>, the compactness of first bonding layer <b>200</b> may gradually increases, gradually decreases, or gradually increases then gradually decreases. The compactness of first bonding layer <b>200</b> and first device layer <b>102</b> are similar at interface.</p><p id="p-0080" num="0079">The thickness of first bonding layer <b>201</b> cannot be too small to ensure that the first bonding layer <b>200</b> have sufficient thickness when bonding the first bonding layer <b>200</b> to other bonding layers. In an embodiment, the thickness of first bonding layer <b>200</b> is larger than 100 &#x212b;.</p><p id="p-0081" num="0080">Please refer to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, which is a schematic figure of a semiconductor structure in accordance with another embodiment of the present invention.</p><p id="p-0082" num="0081">In another embodiment, the semiconductor structure further includes a second substrate <b>300</b> and forming a second bonding layer <b>400</b> on the surface of second substrate <b>300</b>. The surfaces of second bonding layer <b>400</b> and first bonding layer <b>200</b> are correspondingly bonded and fixed together.</p><p id="p-0083" num="0082">The second substrate <b>300</b> includes a second semiconductor substrate <b>301</b> and a second device layer <b>302</b> on the surface of second semiconductor substrate <b>201</b>. The material of second bonding layer <b>400</b> may be silicon oxide or silicon nitride. The material of second bonding layer <b>400</b> may also be dielectric material like silicon (Si), nitrogen (N) and carbon (C). Please refer to the description of first bonding layer <b>200</b> in the embodiment above. No redundant description will be therein provided. In an embodiment, the materials of second bonding layer <b>400</b> and first bonding layer <b>200</b> are the same.</p><p id="p-0084" num="0083">The surfaces of second bonding layer <b>400</b> and first bonding layer <b>200</b> are correspondingly bonded and fixed together. Since both of the second bonding layer <b>400</b> and the first bonding layer <b>200</b> include carbon element, which is partially in the form of &#x2014;CH<sub>3</sub>. The &#x2014;CH<sub>3 </sub>may be easily oxidized into &#x2014;OH and may form Si&#x2014;O bonds in the bonding process, so that more Si&#x2014;O bonds may be formed in the bonding interface to provide stronger bonding force.</p><p id="p-0085" num="0084">In another embodiment, the semiconductor structure may include at least three substrates, wherein adjacent substrates are all bonded together by using the composite bonding layer in the embodiment of present invention.</p><p id="p-0086" num="0085">Please refer to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, which is a schematic figure of a semiconductor structure in accordance with another embodiment of the present invention.</p><p id="p-0087" num="0086">In the embodiment, the semiconductor structure further includes a first bonding pad <b>501</b> penetrating through the first bonding layer <b>200</b>, a second bonding pad <b>502</b> penetrating through the second bonding layer <b>400</b>, wherein the surface of second bonding layer <b>400</b> and the surface of first bonding layer <b>200</b> are correspondingly bonded and fixed together, and the first bonding pad <b>501</b> and the second bonding pad <b>502</b> are also correspondingly bonded and connected together.</p><p id="p-0088" num="0087">The first bonding pad <b>501</b> and the second bonding pad <b>502</b> may be connected to semiconductor devices and metal interconnections in the first device layer <b>102</b> and the second device layer <b>302</b>, respectively.</p><p id="p-0089" num="0088">The materials of first bonding pad <b>501</b> and second bonding pad <b>502</b> may be metal material like copper (Cu) and tungsten (W), etc. The carbon element included in the first bonding layers <b>200</b> and the second bonding layers <b>401</b> may efficiently block and prevent the material diffusion of first bonding pads <b>501</b> and second bonding pad <b>502</b> at the bonding interface, thereby improving the performance of semiconductor structure.</p><p id="p-0090" num="0089">In an embodiment, the first substrate <b>100</b> is a substrate with 3D NAND memory formed thereon, and the second substrate <b>200</b> is a substrate with peripheral circuit formed thereon.</p><p id="p-0091" num="0090">Please refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, which is a schematic figure of a semiconductor structure in accordance with another embodiment of the present invention.</p><p id="p-0092" num="0091">In the embodiment, the semiconductor structure further includes a third substrate <b>600</b>. A third bonding layer <b>700</b> and a fourth bonding layer <b>800</b> are formed respectively at two opposite surfaces of the third substrate <b>600</b>, wherein the surfaces of third bonding layer <b>700</b> and first bonding layer <b>200</b> are correspondingly bonded and fixed together, and the surfaces of fourth bonding layer <b>800</b> and second bonding layer <b>400</b> are bonded and fixed together, to constitute a tri-layer bonding structure.</p><p id="p-0093" num="0092">The material and structure of third bonding layer <b>700</b> and fourth bonding layer <b>800</b> may refer to the ones of first bonding layer <b>200</b> in the embodiment above. No redundant description will be therein provided.</p><p id="p-0094" num="0093">In the embodiment, a third bonding pad <b>701</b> is further formed in the third bonding layer <b>700</b>, and a fourth bonding pad <b>801</b> is further formed in the fourth bonding layer <b>800</b>, wherein the third bonding pad <b>701</b> and the first bonding pad <b>501</b> are bonded together, and the fourth bonding pad <b>801</b> and the second bonding pad <b>502</b> are bonded together.</p><p id="p-0095" num="0094">In another embodiment, the above-described method may be used to form a bonding structure with at least four layers.</p><p id="p-0096" num="0095">Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor structure, comprising:<claim-text>a first substrate; and</claim-text><claim-text>a first bonding layer on a surface of said first substrate, wherein a material of said first bonding layer comprises dielectric materials of silicon, nitrogen and carbon, and an atomic concentration of carbon in said first bonding layer gradually increases along with an increase of thickness of said first bonding layer from said surface of said first substrate and reaches a maximum said atomic concentration of carbon at a surface of said first bonding layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an atomic concentration of carbon in said first bonding layer is larger than 0% and smaller than 50%.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a thickness of said first bonding layer is larger than 100 &#x212b;.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a second substrate, wherein a second bonding layer is formed on a surface of said second substrate, and a surface of said second bonding layer is correspondingly bonded to a surface of said first bonding layer.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor structure of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein said second bonding layer and said first bonding layer have the same material.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor structure of <claim-ref idref="CLM-00004">claim 4</claim-ref>, further comprising:<claim-text>a first bonding pad penetrating through said first bonding layer; and</claim-text><claim-text>a second bonding pad penetrating through said second bonding layer, wherein said first bonding pad is correspondingly bonded to said second bonding pad.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a compactness of said first bonding layer gradually increases along with the increase of thickness of said first bonding layer from said surface of said first substrate.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said first bonding layer is formed by performing a nitrogen doping process to a silicon oxide film.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said first bonding layer is formed by adjusting parameters of deposition process for depositing said first bonding layer, so that said atomic concentration of carbon in said first bonding layer gradually increases along with an increase of thickness of said first bonding layer.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said first bonding layer comprises carbon element in a form of &#x2014;CH<sub>3 </sub>capable of being oxidized into &#x2014;OH to form Si&#x2014;O bonds in a bonding process.</claim-text></claim></claims></us-patent-application>