
doghead_arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fc8  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800618c  0800618c  0000718c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065c0  080065c0  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080065c0  080065c0  000075c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065c8  080065c8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080065c8  080065c8  000075c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  080065d0  080065d0  000075d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080065d8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  20000060  08006638  00008060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000440  08006638  00008440  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120b6  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a9f  00000000  00000000  0001a146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f78  00000000  00000000  0001cbe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c13  00000000  00000000  0001db60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026554  00000000  00000000  0001e773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122e5  00000000  00000000  00044cc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbb19  00000000  00000000  00056fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00132ac5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bf8  00000000  00000000  00132b08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  00137700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000060 	.word	0x20000060
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08006174 	.word	0x08006174

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000064 	.word	0x20000064
 8000200:	08006174 	.word	0x08006174

08000204 <__aeabi_frsub>:
 8000204:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000208:	e002      	b.n	8000210 <__addsf3>
 800020a:	bf00      	nop

0800020c <__aeabi_fsub>:
 800020c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000210 <__addsf3>:
 8000210:	0042      	lsls	r2, r0, #1
 8000212:	bf1f      	itttt	ne
 8000214:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000218:	ea92 0f03 	teqne	r2, r3
 800021c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000220:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000224:	d06a      	beq.n	80002fc <__addsf3+0xec>
 8000226:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800022a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800022e:	bfc1      	itttt	gt
 8000230:	18d2      	addgt	r2, r2, r3
 8000232:	4041      	eorgt	r1, r0
 8000234:	4048      	eorgt	r0, r1
 8000236:	4041      	eorgt	r1, r0
 8000238:	bfb8      	it	lt
 800023a:	425b      	neglt	r3, r3
 800023c:	2b19      	cmp	r3, #25
 800023e:	bf88      	it	hi
 8000240:	4770      	bxhi	lr
 8000242:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000246:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800024a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800024e:	bf18      	it	ne
 8000250:	4240      	negne	r0, r0
 8000252:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000256:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800025a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800025e:	bf18      	it	ne
 8000260:	4249      	negne	r1, r1
 8000262:	ea92 0f03 	teq	r2, r3
 8000266:	d03f      	beq.n	80002e8 <__addsf3+0xd8>
 8000268:	f1a2 0201 	sub.w	r2, r2, #1
 800026c:	fa41 fc03 	asr.w	ip, r1, r3
 8000270:	eb10 000c 	adds.w	r0, r0, ip
 8000274:	f1c3 0320 	rsb	r3, r3, #32
 8000278:	fa01 f103 	lsl.w	r1, r1, r3
 800027c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000280:	d502      	bpl.n	8000288 <__addsf3+0x78>
 8000282:	4249      	negs	r1, r1
 8000284:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000288:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800028c:	d313      	bcc.n	80002b6 <__addsf3+0xa6>
 800028e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000292:	d306      	bcc.n	80002a2 <__addsf3+0x92>
 8000294:	0840      	lsrs	r0, r0, #1
 8000296:	ea4f 0131 	mov.w	r1, r1, rrx
 800029a:	f102 0201 	add.w	r2, r2, #1
 800029e:	2afe      	cmp	r2, #254	@ 0xfe
 80002a0:	d251      	bcs.n	8000346 <__addsf3+0x136>
 80002a2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002aa:	bf08      	it	eq
 80002ac:	f020 0001 	biceq.w	r0, r0, #1
 80002b0:	ea40 0003 	orr.w	r0, r0, r3
 80002b4:	4770      	bx	lr
 80002b6:	0049      	lsls	r1, r1, #1
 80002b8:	eb40 0000 	adc.w	r0, r0, r0
 80002bc:	3a01      	subs	r2, #1
 80002be:	bf28      	it	cs
 80002c0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002c4:	d2ed      	bcs.n	80002a2 <__addsf3+0x92>
 80002c6:	fab0 fc80 	clz	ip, r0
 80002ca:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ce:	ebb2 020c 	subs.w	r2, r2, ip
 80002d2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002d6:	bfaa      	itet	ge
 80002d8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002dc:	4252      	neglt	r2, r2
 80002de:	4318      	orrge	r0, r3
 80002e0:	bfbc      	itt	lt
 80002e2:	40d0      	lsrlt	r0, r2
 80002e4:	4318      	orrlt	r0, r3
 80002e6:	4770      	bx	lr
 80002e8:	f092 0f00 	teq	r2, #0
 80002ec:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80002f0:	bf06      	itte	eq
 80002f2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80002f6:	3201      	addeq	r2, #1
 80002f8:	3b01      	subne	r3, #1
 80002fa:	e7b5      	b.n	8000268 <__addsf3+0x58>
 80002fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000300:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000304:	bf18      	it	ne
 8000306:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800030a:	d021      	beq.n	8000350 <__addsf3+0x140>
 800030c:	ea92 0f03 	teq	r2, r3
 8000310:	d004      	beq.n	800031c <__addsf3+0x10c>
 8000312:	f092 0f00 	teq	r2, #0
 8000316:	bf08      	it	eq
 8000318:	4608      	moveq	r0, r1
 800031a:	4770      	bx	lr
 800031c:	ea90 0f01 	teq	r0, r1
 8000320:	bf1c      	itt	ne
 8000322:	2000      	movne	r0, #0
 8000324:	4770      	bxne	lr
 8000326:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800032a:	d104      	bne.n	8000336 <__addsf3+0x126>
 800032c:	0040      	lsls	r0, r0, #1
 800032e:	bf28      	it	cs
 8000330:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000334:	4770      	bx	lr
 8000336:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800033a:	bf3c      	itt	cc
 800033c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000340:	4770      	bxcc	lr
 8000342:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000346:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800034a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800034e:	4770      	bx	lr
 8000350:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000354:	bf16      	itet	ne
 8000356:	4608      	movne	r0, r1
 8000358:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800035c:	4601      	movne	r1, r0
 800035e:	0242      	lsls	r2, r0, #9
 8000360:	bf06      	itte	eq
 8000362:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000366:	ea90 0f01 	teqeq	r0, r1
 800036a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800036e:	4770      	bx	lr

08000370 <__aeabi_ui2f>:
 8000370:	f04f 0300 	mov.w	r3, #0
 8000374:	e004      	b.n	8000380 <__aeabi_i2f+0x8>
 8000376:	bf00      	nop

08000378 <__aeabi_i2f>:
 8000378:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800037c:	bf48      	it	mi
 800037e:	4240      	negmi	r0, r0
 8000380:	ea5f 0c00 	movs.w	ip, r0
 8000384:	bf08      	it	eq
 8000386:	4770      	bxeq	lr
 8000388:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800038c:	4601      	mov	r1, r0
 800038e:	f04f 0000 	mov.w	r0, #0
 8000392:	e01c      	b.n	80003ce <__aeabi_l2f+0x2a>

08000394 <__aeabi_ul2f>:
 8000394:	ea50 0201 	orrs.w	r2, r0, r1
 8000398:	bf08      	it	eq
 800039a:	4770      	bxeq	lr
 800039c:	f04f 0300 	mov.w	r3, #0
 80003a0:	e00a      	b.n	80003b8 <__aeabi_l2f+0x14>
 80003a2:	bf00      	nop

080003a4 <__aeabi_l2f>:
 80003a4:	ea50 0201 	orrs.w	r2, r0, r1
 80003a8:	bf08      	it	eq
 80003aa:	4770      	bxeq	lr
 80003ac:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003b0:	d502      	bpl.n	80003b8 <__aeabi_l2f+0x14>
 80003b2:	4240      	negs	r0, r0
 80003b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003b8:	ea5f 0c01 	movs.w	ip, r1
 80003bc:	bf02      	ittt	eq
 80003be:	4684      	moveq	ip, r0
 80003c0:	4601      	moveq	r1, r0
 80003c2:	2000      	moveq	r0, #0
 80003c4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003c8:	bf08      	it	eq
 80003ca:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ce:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003d2:	fabc f28c 	clz	r2, ip
 80003d6:	3a08      	subs	r2, #8
 80003d8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003dc:	db10      	blt.n	8000400 <__aeabi_l2f+0x5c>
 80003de:	fa01 fc02 	lsl.w	ip, r1, r2
 80003e2:	4463      	add	r3, ip
 80003e4:	fa00 fc02 	lsl.w	ip, r0, r2
 80003e8:	f1c2 0220 	rsb	r2, r2, #32
 80003ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003f0:	fa20 f202 	lsr.w	r2, r0, r2
 80003f4:	eb43 0002 	adc.w	r0, r3, r2
 80003f8:	bf08      	it	eq
 80003fa:	f020 0001 	biceq.w	r0, r0, #1
 80003fe:	4770      	bx	lr
 8000400:	f102 0220 	add.w	r2, r2, #32
 8000404:	fa01 fc02 	lsl.w	ip, r1, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000410:	fa21 f202 	lsr.w	r2, r1, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800041e:	4770      	bx	lr

08000420 <__aeabi_uldivmod>:
 8000420:	b953      	cbnz	r3, 8000438 <__aeabi_uldivmod+0x18>
 8000422:	b94a      	cbnz	r2, 8000438 <__aeabi_uldivmod+0x18>
 8000424:	2900      	cmp	r1, #0
 8000426:	bf08      	it	eq
 8000428:	2800      	cmpeq	r0, #0
 800042a:	bf1c      	itt	ne
 800042c:	f04f 31ff 	movne.w	r1, #4294967295
 8000430:	f04f 30ff 	movne.w	r0, #4294967295
 8000434:	f000 b988 	b.w	8000748 <__aeabi_idiv0>
 8000438:	f1ad 0c08 	sub.w	ip, sp, #8
 800043c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000440:	f000 f806 	bl	8000450 <__udivmoddi4>
 8000444:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000448:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800044c:	b004      	add	sp, #16
 800044e:	4770      	bx	lr

08000450 <__udivmoddi4>:
 8000450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000454:	9d08      	ldr	r5, [sp, #32]
 8000456:	468e      	mov	lr, r1
 8000458:	4604      	mov	r4, r0
 800045a:	4688      	mov	r8, r1
 800045c:	2b00      	cmp	r3, #0
 800045e:	d14a      	bne.n	80004f6 <__udivmoddi4+0xa6>
 8000460:	428a      	cmp	r2, r1
 8000462:	4617      	mov	r7, r2
 8000464:	d962      	bls.n	800052c <__udivmoddi4+0xdc>
 8000466:	fab2 f682 	clz	r6, r2
 800046a:	b14e      	cbz	r6, 8000480 <__udivmoddi4+0x30>
 800046c:	f1c6 0320 	rsb	r3, r6, #32
 8000470:	fa01 f806 	lsl.w	r8, r1, r6
 8000474:	fa20 f303 	lsr.w	r3, r0, r3
 8000478:	40b7      	lsls	r7, r6
 800047a:	ea43 0808 	orr.w	r8, r3, r8
 800047e:	40b4      	lsls	r4, r6
 8000480:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000484:	fa1f fc87 	uxth.w	ip, r7
 8000488:	fbb8 f1fe 	udiv	r1, r8, lr
 800048c:	0c23      	lsrs	r3, r4, #16
 800048e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000492:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000496:	fb01 f20c 	mul.w	r2, r1, ip
 800049a:	429a      	cmp	r2, r3
 800049c:	d909      	bls.n	80004b2 <__udivmoddi4+0x62>
 800049e:	18fb      	adds	r3, r7, r3
 80004a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80004a4:	f080 80ea 	bcs.w	800067c <__udivmoddi4+0x22c>
 80004a8:	429a      	cmp	r2, r3
 80004aa:	f240 80e7 	bls.w	800067c <__udivmoddi4+0x22c>
 80004ae:	3902      	subs	r1, #2
 80004b0:	443b      	add	r3, r7
 80004b2:	1a9a      	subs	r2, r3, r2
 80004b4:	b2a3      	uxth	r3, r4
 80004b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80004ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80004be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80004c6:	459c      	cmp	ip, r3
 80004c8:	d909      	bls.n	80004de <__udivmoddi4+0x8e>
 80004ca:	18fb      	adds	r3, r7, r3
 80004cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80004d0:	f080 80d6 	bcs.w	8000680 <__udivmoddi4+0x230>
 80004d4:	459c      	cmp	ip, r3
 80004d6:	f240 80d3 	bls.w	8000680 <__udivmoddi4+0x230>
 80004da:	443b      	add	r3, r7
 80004dc:	3802      	subs	r0, #2
 80004de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004e2:	eba3 030c 	sub.w	r3, r3, ip
 80004e6:	2100      	movs	r1, #0
 80004e8:	b11d      	cbz	r5, 80004f2 <__udivmoddi4+0xa2>
 80004ea:	40f3      	lsrs	r3, r6
 80004ec:	2200      	movs	r2, #0
 80004ee:	e9c5 3200 	strd	r3, r2, [r5]
 80004f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d905      	bls.n	8000506 <__udivmoddi4+0xb6>
 80004fa:	b10d      	cbz	r5, 8000500 <__udivmoddi4+0xb0>
 80004fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	4608      	mov	r0, r1
 8000504:	e7f5      	b.n	80004f2 <__udivmoddi4+0xa2>
 8000506:	fab3 f183 	clz	r1, r3
 800050a:	2900      	cmp	r1, #0
 800050c:	d146      	bne.n	800059c <__udivmoddi4+0x14c>
 800050e:	4573      	cmp	r3, lr
 8000510:	d302      	bcc.n	8000518 <__udivmoddi4+0xc8>
 8000512:	4282      	cmp	r2, r0
 8000514:	f200 8105 	bhi.w	8000722 <__udivmoddi4+0x2d2>
 8000518:	1a84      	subs	r4, r0, r2
 800051a:	eb6e 0203 	sbc.w	r2, lr, r3
 800051e:	2001      	movs	r0, #1
 8000520:	4690      	mov	r8, r2
 8000522:	2d00      	cmp	r5, #0
 8000524:	d0e5      	beq.n	80004f2 <__udivmoddi4+0xa2>
 8000526:	e9c5 4800 	strd	r4, r8, [r5]
 800052a:	e7e2      	b.n	80004f2 <__udivmoddi4+0xa2>
 800052c:	2a00      	cmp	r2, #0
 800052e:	f000 8090 	beq.w	8000652 <__udivmoddi4+0x202>
 8000532:	fab2 f682 	clz	r6, r2
 8000536:	2e00      	cmp	r6, #0
 8000538:	f040 80a4 	bne.w	8000684 <__udivmoddi4+0x234>
 800053c:	1a8a      	subs	r2, r1, r2
 800053e:	0c03      	lsrs	r3, r0, #16
 8000540:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000544:	b280      	uxth	r0, r0
 8000546:	b2bc      	uxth	r4, r7
 8000548:	2101      	movs	r1, #1
 800054a:	fbb2 fcfe 	udiv	ip, r2, lr
 800054e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000552:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000556:	fb04 f20c 	mul.w	r2, r4, ip
 800055a:	429a      	cmp	r2, r3
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x11e>
 800055e:	18fb      	adds	r3, r7, r3
 8000560:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000564:	d202      	bcs.n	800056c <__udivmoddi4+0x11c>
 8000566:	429a      	cmp	r2, r3
 8000568:	f200 80e0 	bhi.w	800072c <__udivmoddi4+0x2dc>
 800056c:	46c4      	mov	ip, r8
 800056e:	1a9b      	subs	r3, r3, r2
 8000570:	fbb3 f2fe 	udiv	r2, r3, lr
 8000574:	fb0e 3312 	mls	r3, lr, r2, r3
 8000578:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800057c:	fb02 f404 	mul.w	r4, r2, r4
 8000580:	429c      	cmp	r4, r3
 8000582:	d907      	bls.n	8000594 <__udivmoddi4+0x144>
 8000584:	18fb      	adds	r3, r7, r3
 8000586:	f102 30ff 	add.w	r0, r2, #4294967295
 800058a:	d202      	bcs.n	8000592 <__udivmoddi4+0x142>
 800058c:	429c      	cmp	r4, r3
 800058e:	f200 80ca 	bhi.w	8000726 <__udivmoddi4+0x2d6>
 8000592:	4602      	mov	r2, r0
 8000594:	1b1b      	subs	r3, r3, r4
 8000596:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800059a:	e7a5      	b.n	80004e8 <__udivmoddi4+0x98>
 800059c:	f1c1 0620 	rsb	r6, r1, #32
 80005a0:	408b      	lsls	r3, r1
 80005a2:	fa22 f706 	lsr.w	r7, r2, r6
 80005a6:	431f      	orrs	r7, r3
 80005a8:	fa0e f401 	lsl.w	r4, lr, r1
 80005ac:	fa20 f306 	lsr.w	r3, r0, r6
 80005b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80005b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80005b8:	4323      	orrs	r3, r4
 80005ba:	fa00 f801 	lsl.w	r8, r0, r1
 80005be:	fa1f fc87 	uxth.w	ip, r7
 80005c2:	fbbe f0f9 	udiv	r0, lr, r9
 80005c6:	0c1c      	lsrs	r4, r3, #16
 80005c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80005cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80005d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80005d4:	45a6      	cmp	lr, r4
 80005d6:	fa02 f201 	lsl.w	r2, r2, r1
 80005da:	d909      	bls.n	80005f0 <__udivmoddi4+0x1a0>
 80005dc:	193c      	adds	r4, r7, r4
 80005de:	f100 3aff 	add.w	sl, r0, #4294967295
 80005e2:	f080 809c 	bcs.w	800071e <__udivmoddi4+0x2ce>
 80005e6:	45a6      	cmp	lr, r4
 80005e8:	f240 8099 	bls.w	800071e <__udivmoddi4+0x2ce>
 80005ec:	3802      	subs	r0, #2
 80005ee:	443c      	add	r4, r7
 80005f0:	eba4 040e 	sub.w	r4, r4, lr
 80005f4:	fa1f fe83 	uxth.w	lr, r3
 80005f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80005fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000600:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000604:	fb03 fc0c 	mul.w	ip, r3, ip
 8000608:	45a4      	cmp	ip, r4
 800060a:	d908      	bls.n	800061e <__udivmoddi4+0x1ce>
 800060c:	193c      	adds	r4, r7, r4
 800060e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000612:	f080 8082 	bcs.w	800071a <__udivmoddi4+0x2ca>
 8000616:	45a4      	cmp	ip, r4
 8000618:	d97f      	bls.n	800071a <__udivmoddi4+0x2ca>
 800061a:	3b02      	subs	r3, #2
 800061c:	443c      	add	r4, r7
 800061e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000622:	eba4 040c 	sub.w	r4, r4, ip
 8000626:	fba0 ec02 	umull	lr, ip, r0, r2
 800062a:	4564      	cmp	r4, ip
 800062c:	4673      	mov	r3, lr
 800062e:	46e1      	mov	r9, ip
 8000630:	d362      	bcc.n	80006f8 <__udivmoddi4+0x2a8>
 8000632:	d05f      	beq.n	80006f4 <__udivmoddi4+0x2a4>
 8000634:	b15d      	cbz	r5, 800064e <__udivmoddi4+0x1fe>
 8000636:	ebb8 0203 	subs.w	r2, r8, r3
 800063a:	eb64 0409 	sbc.w	r4, r4, r9
 800063e:	fa04 f606 	lsl.w	r6, r4, r6
 8000642:	fa22 f301 	lsr.w	r3, r2, r1
 8000646:	431e      	orrs	r6, r3
 8000648:	40cc      	lsrs	r4, r1
 800064a:	e9c5 6400 	strd	r6, r4, [r5]
 800064e:	2100      	movs	r1, #0
 8000650:	e74f      	b.n	80004f2 <__udivmoddi4+0xa2>
 8000652:	fbb1 fcf2 	udiv	ip, r1, r2
 8000656:	0c01      	lsrs	r1, r0, #16
 8000658:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800065c:	b280      	uxth	r0, r0
 800065e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000662:	463b      	mov	r3, r7
 8000664:	4638      	mov	r0, r7
 8000666:	463c      	mov	r4, r7
 8000668:	46b8      	mov	r8, r7
 800066a:	46be      	mov	lr, r7
 800066c:	2620      	movs	r6, #32
 800066e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000672:	eba2 0208 	sub.w	r2, r2, r8
 8000676:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800067a:	e766      	b.n	800054a <__udivmoddi4+0xfa>
 800067c:	4601      	mov	r1, r0
 800067e:	e718      	b.n	80004b2 <__udivmoddi4+0x62>
 8000680:	4610      	mov	r0, r2
 8000682:	e72c      	b.n	80004de <__udivmoddi4+0x8e>
 8000684:	f1c6 0220 	rsb	r2, r6, #32
 8000688:	fa2e f302 	lsr.w	r3, lr, r2
 800068c:	40b7      	lsls	r7, r6
 800068e:	40b1      	lsls	r1, r6
 8000690:	fa20 f202 	lsr.w	r2, r0, r2
 8000694:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000698:	430a      	orrs	r2, r1
 800069a:	fbb3 f8fe 	udiv	r8, r3, lr
 800069e:	b2bc      	uxth	r4, r7
 80006a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80006a4:	0c11      	lsrs	r1, r2, #16
 80006a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006aa:	fb08 f904 	mul.w	r9, r8, r4
 80006ae:	40b0      	lsls	r0, r6
 80006b0:	4589      	cmp	r9, r1
 80006b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80006b6:	b280      	uxth	r0, r0
 80006b8:	d93e      	bls.n	8000738 <__udivmoddi4+0x2e8>
 80006ba:	1879      	adds	r1, r7, r1
 80006bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80006c0:	d201      	bcs.n	80006c6 <__udivmoddi4+0x276>
 80006c2:	4589      	cmp	r9, r1
 80006c4:	d81f      	bhi.n	8000706 <__udivmoddi4+0x2b6>
 80006c6:	eba1 0109 	sub.w	r1, r1, r9
 80006ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80006ce:	fb09 f804 	mul.w	r8, r9, r4
 80006d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80006d6:	b292      	uxth	r2, r2
 80006d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006dc:	4542      	cmp	r2, r8
 80006de:	d229      	bcs.n	8000734 <__udivmoddi4+0x2e4>
 80006e0:	18ba      	adds	r2, r7, r2
 80006e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80006e6:	d2c4      	bcs.n	8000672 <__udivmoddi4+0x222>
 80006e8:	4542      	cmp	r2, r8
 80006ea:	d2c2      	bcs.n	8000672 <__udivmoddi4+0x222>
 80006ec:	f1a9 0102 	sub.w	r1, r9, #2
 80006f0:	443a      	add	r2, r7
 80006f2:	e7be      	b.n	8000672 <__udivmoddi4+0x222>
 80006f4:	45f0      	cmp	r8, lr
 80006f6:	d29d      	bcs.n	8000634 <__udivmoddi4+0x1e4>
 80006f8:	ebbe 0302 	subs.w	r3, lr, r2
 80006fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000700:	3801      	subs	r0, #1
 8000702:	46e1      	mov	r9, ip
 8000704:	e796      	b.n	8000634 <__udivmoddi4+0x1e4>
 8000706:	eba7 0909 	sub.w	r9, r7, r9
 800070a:	4449      	add	r1, r9
 800070c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000710:	fbb1 f9fe 	udiv	r9, r1, lr
 8000714:	fb09 f804 	mul.w	r8, r9, r4
 8000718:	e7db      	b.n	80006d2 <__udivmoddi4+0x282>
 800071a:	4673      	mov	r3, lr
 800071c:	e77f      	b.n	800061e <__udivmoddi4+0x1ce>
 800071e:	4650      	mov	r0, sl
 8000720:	e766      	b.n	80005f0 <__udivmoddi4+0x1a0>
 8000722:	4608      	mov	r0, r1
 8000724:	e6fd      	b.n	8000522 <__udivmoddi4+0xd2>
 8000726:	443b      	add	r3, r7
 8000728:	3a02      	subs	r2, #2
 800072a:	e733      	b.n	8000594 <__udivmoddi4+0x144>
 800072c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000730:	443b      	add	r3, r7
 8000732:	e71c      	b.n	800056e <__udivmoddi4+0x11e>
 8000734:	4649      	mov	r1, r9
 8000736:	e79c      	b.n	8000672 <__udivmoddi4+0x222>
 8000738:	eba1 0109 	sub.w	r1, r1, r9
 800073c:	46c4      	mov	ip, r8
 800073e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000742:	fb09 f804 	mul.w	r8, r9, r4
 8000746:	e7c4      	b.n	80006d2 <__udivmoddi4+0x282>

08000748 <__aeabi_idiv0>:
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop

0800074c <_ZSt4acosf>:
  using ::acos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  acos(float __x)
  { return __builtin_acosf(__x); }
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	ed87 0a01 	vstr	s0, [r7, #4]
 8000756:	ed97 0a01 	vldr	s0, [r7, #4]
 800075a:	f004 fae9 	bl	8004d30 <acosf>
 800075e:	eef0 7a40 	vmov.f32	s15, s0
 8000762:	eeb0 0a67 	vmov.f32	s0, s15
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	ed87 0a01 	vstr	s0, [r7, #4]
 8000776:	edc7 0a00 	vstr	s1, [r7]
 800077a:	edd7 0a00 	vldr	s1, [r7]
 800077e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000782:	f004 fb01 	bl	8004d88 <atan2f>
 8000786:	eef0 7a40 	vmov.f32	s15, s0
 800078a:	eeb0 0a67 	vmov.f32	s0, s15
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	ed87 0a01 	vstr	s0, [r7, #4]
 800079e:	ed97 0a01 	vldr	s0, [r7, #4]
 80007a2:	f004 fb11 	bl	8004dc8 <cosf>
 80007a6:	eef0 7a40 	vmov.f32	s15, s0
 80007aa:	eeb0 0a67 	vmov.f32	s0, s15
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80007be:	edd7 7a01 	vldr	s15, [r7, #4]
 80007c2:	eef0 7ae7 	vabs.f32	s15, s15
 80007c6:	eeb0 0a67 	vmov.f32	s0, s15
 80007ca:	370c      	adds	r7, #12
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr

080007d4 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	ed87 0a01 	vstr	s0, [r7, #4]
 80007de:	ed97 0a01 	vldr	s0, [r7, #4]
 80007e2:	f004 fb3d 	bl	8004e60 <sinf>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	eeb0 0a67 	vmov.f32	s0, s15
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	ed87 0a01 	vstr	s0, [r7, #4]
 80007fe:	ed97 0a01 	vldr	s0, [r7, #4]
 8000802:	f004 fac3 	bl	8004d8c <sqrtf>
 8000806:	eef0 7a40 	vmov.f32	s15, s0
 800080a:	eeb0 0a67 	vmov.f32	s0, s15
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <_ZSt4fmaxff>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  fmax(float __x, float __y)
  { return __builtin_fmaxf(__x, __y); }
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	ed87 0a01 	vstr	s0, [r7, #4]
 800081e:	edc7 0a00 	vstr	s1, [r7]
 8000822:	edd7 0a00 	vldr	s1, [r7]
 8000826:	ed97 0a01 	vldr	s0, [r7, #4]
 800082a:	f004 fb65 	bl	8004ef8 <fmaxf>
 800082e:	eef0 7a40 	vmov.f32	s15, s0
 8000832:	eeb0 0a67 	vmov.f32	s0, s15
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <_ZSt4fminff>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  fmin(float __x, float __y)
  { return __builtin_fminf(__x, __y); }
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	ed87 0a01 	vstr	s0, [r7, #4]
 8000846:	edc7 0a00 	vstr	s1, [r7]
 800084a:	edd7 0a00 	vldr	s1, [r7]
 800084e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000852:	f004 fb6e 	bl	8004f32 <fminf>
 8000856:	eef0 7a40 	vmov.f32	s15, s0
 800085a:	eeb0 0a67 	vmov.f32	s0, s15
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}

08000864 <_ZL4clipfff>:

#include "kinematics.hpp"
#include <cmath>

// 輔助函式：限制 acos 輸入範圍，避免 NaN
static float clip(float n, float lower, float upper) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	ed87 0a03 	vstr	s0, [r7, #12]
 800086e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000872:	ed87 1a01 	vstr	s2, [r7, #4]
    return std::fmax(lower, std::fmin(n, upper));
 8000876:	edd7 0a01 	vldr	s1, [r7, #4]
 800087a:	ed97 0a03 	vldr	s0, [r7, #12]
 800087e:	f7ff ffdd 	bl	800083c <_ZSt4fminff>
 8000882:	eef0 7a40 	vmov.f32	s15, s0
 8000886:	eef0 0a67 	vmov.f32	s1, s15
 800088a:	ed97 0a02 	vldr	s0, [r7, #8]
 800088e:	f7ff ffc1 	bl	8000814 <_ZSt4fmaxff>
 8000892:	eef0 7a40 	vmov.f32	s15, s0
}
 8000896:	eeb0 0a67 	vmov.f32	s0, s15
 800089a:	3710      	adds	r7, #16
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <_ZN17FiveBarKinematics7solveIKE7Point2Di>:

MotorAngles FiveBarKinematics::solveIK(Point2D P, int mode) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b090      	sub	sp, #64	@ 0x40
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6178      	str	r0, [r7, #20]
 80008a8:	6139      	str	r1, [r7, #16]
 80008aa:	eeb0 7a40 	vmov.f32	s14, s0
 80008ae:	eef0 7a60 	vmov.f32	s15, s1
 80008b2:	607a      	str	r2, [r7, #4]
 80008b4:	ed87 7a02 	vstr	s14, [r7, #8]
 80008b8:	edc7 7a03 	vstr	s15, [r7, #12]
    MotorAngles result;
    result.is_reachable = false;
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	2200      	movs	r2, #0
 80008c0:	721a      	strb	r2, [r3, #8]
    result.theta1 = 0;
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	f04f 0200 	mov.w	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
    result.theta2 = 0;
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	f04f 0200 	mov.w	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]

    // --- 1. 計算左臂角度 (Theta 1) ---
    // 以左馬達 (0,0) 為原點，目標 P(x,y)
    float dist_L = std::sqrt(P.x * P.x + P.y * P.y);
 80008d2:	ed97 7a02 	vldr	s14, [r7, #8]
 80008d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80008da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008de:	edd7 6a03 	vldr	s13, [r7, #12]
 80008e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80008e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80008ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008ee:	eeb0 0a67 	vmov.f32	s0, s15
 80008f2:	f7ff ff7f 	bl	80007f4 <_ZSt4sqrtf>
 80008f6:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

    // 檢查是否超出範圍 (兩臂拉直或摺疊)
    if (dist_L > (L1 + L2) || dist_L < std::fabs(L1 - L2)) {
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	ed93 7a00 	vldr	s14, [r3]
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	edd3 7a01 	vldr	s15, [r3, #4]
 8000906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800090a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800090e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000916:	dc14      	bgt.n	8000942 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0xa2>
 8000918:	693b      	ldr	r3, [r7, #16]
 800091a:	ed93 7a00 	vldr	s14, [r3]
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	edd3 7a01 	vldr	s15, [r3, #4]
 8000924:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000928:	eeb0 0a67 	vmov.f32	s0, s15
 800092c:	f7ff ff42 	bl	80007b4 <_ZSt4fabsf>
 8000930:	eeb0 7a40 	vmov.f32	s14, s0
 8000934:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000938:	eef4 7ac7 	vcmpe.f32	s15, s14
 800093c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000940:	d501      	bpl.n	8000946 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0xa6>
 8000942:	2301      	movs	r3, #1
 8000944:	e000      	b.n	8000948 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0xa8>
 8000946:	2300      	movs	r3, #0
 8000948:	2b00      	cmp	r3, #0
 800094a:	f040 80e6 	bne.w	8000b1a <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x27a>
        return result; // Unreachable
    }

    // 餘弦定理求內角
    // L2^2 = L1^2 + dist^2 - 2*L1*dist*cos(beta)
    float alpha_L = std::atan2(P.y, P.x);
 800094e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000952:	ed97 7a02 	vldr	s14, [r7, #8]
 8000956:	eef0 0a47 	vmov.f32	s1, s14
 800095a:	eeb0 0a67 	vmov.f32	s0, s15
 800095e:	f7ff ff05 	bl	800076c <_ZSt5atan2ff>
 8000962:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float cos_beta_L = (L1 * L1 + dist_L * dist_L - L2 * L2) / (2 * L1 * dist_L);
 8000966:	693b      	ldr	r3, [r7, #16]
 8000968:	ed93 7a00 	vldr	s14, [r3]
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	edd3 7a00 	vldr	s15, [r3]
 8000972:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000976:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800097a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800097e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	edd3 6a01 	vldr	s13, [r3, #4]
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	edd3 7a01 	vldr	s15, [r3, #4]
 800098e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000992:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	edd3 7a00 	vldr	s15, [r3]
 800099c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80009a0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80009a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009ac:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float beta_L = std::acos(clip(cos_beta_L, -1.0f, 1.0f));
 80009b0:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80009b4:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 80009b8:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80009bc:	f7ff ff52 	bl	8000864 <_ZL4clipfff>
 80009c0:	eef0 7a40 	vmov.f32	s15, s0
 80009c4:	eeb0 0a67 	vmov.f32	s0, s15
 80009c8:	f7ff fec0 	bl	800074c <_ZSt4acosf>
 80009cc:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    // mode 決定手肘是向左彎還是向右彎 (通常取 +)
    result.theta1 = alpha_L + (float)mode * beta_L;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	ee07 3a90 	vmov	s15, r3
 80009d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009da:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80009de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009e2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80009e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	edc3 7a00 	vstr	s15, [r3]


    // --- 2. 計算右臂角度 (Theta 2) ---
    // 以右馬達 (D,0) 為原點，將 P 轉換到右馬達座標系 -> P'(x-D, y)
    float x_R = P.x - D;
 80009f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80009f4:	693b      	ldr	r3, [r7, #16]
 80009f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80009fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80009fe:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float y_R = P.y;
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    float dist_R = std::sqrt(x_R * x_R + y_R * y_R);
 8000a06:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000a0a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000a0e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000a12:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a1e:	f7ff fee9 	bl	80007f4 <_ZSt4sqrtf>
 8000a22:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

    if (dist_R > (L1 + L2) || dist_R < std::fabs(L1 - L2)) {
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	ed93 7a00 	vldr	s14, [r3]
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a36:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000a3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a42:	dc14      	bgt.n	8000a6e <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x1ce>
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	ed93 7a00 	vldr	s14, [r3]
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a54:	eeb0 0a67 	vmov.f32	s0, s15
 8000a58:	f7ff feac 	bl	80007b4 <_ZSt4fabsf>
 8000a5c:	eeb0 7a40 	vmov.f32	s14, s0
 8000a60:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a6c:	d501      	bpl.n	8000a72 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x1d2>
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e000      	b.n	8000a74 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x1d4>
 8000a72:	2300      	movs	r3, #0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d152      	bne.n	8000b1e <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x27e>
        return result; // Unreachable
    }

    float alpha_R = std::atan2(y_R, x_R);
 8000a78:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8000a7c:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8000a80:	f7ff fe74 	bl	800076c <_ZSt5atan2ff>
 8000a84:	ed87 0a08 	vstr	s0, [r7, #32]
    float cos_beta_R = (L1 * L1 + dist_R * dist_R - L2 * L2) / (2 * L1 * dist_R);
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	ed93 7a00 	vldr	s14, [r3]
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	edd3 7a00 	vldr	s15, [r3]
 8000a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a98:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000a9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	edd3 6a01 	vldr	s13, [r3, #4]
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ab0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ab4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	edd3 7a00 	vldr	s15, [r3]
 8000abe:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000ac2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000ac6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000aca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ace:	edc7 7a07 	vstr	s15, [r7, #28]
    float beta_R = std::acos(clip(cos_beta_R, -1.0f, 1.0f));
 8000ad2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000ad6:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8000ada:	ed97 0a07 	vldr	s0, [r7, #28]
 8000ade:	f7ff fec1 	bl	8000864 <_ZL4clipfff>
 8000ae2:	eef0 7a40 	vmov.f32	s15, s0
 8000ae6:	eeb0 0a67 	vmov.f32	s0, s15
 8000aea:	f7ff fe2f 	bl	800074c <_ZSt4acosf>
 8000aee:	ed87 0a06 	vstr	s0, [r7, #24]

    // 右臂的手肘方向通常與左臂相反 (對稱)，所以這裡是 alpha - beta
    // 但具體取決於你的 mode 定義，這裡假設 mode=1 是 "手肘皆向外"
    result.theta2 = alpha_R - (float)mode * beta_R;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	ee07 3a90 	vmov	s15, r3
 8000af8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000afc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b04:	ed97 7a08 	vldr	s14, [r7, #32]
 8000b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	edc3 7a01 	vstr	s15, [r3, #4]

    result.is_reachable = true;
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	2201      	movs	r2, #1
 8000b16:	721a      	strb	r2, [r3, #8]
    return result;
 8000b18:	e002      	b.n	8000b20 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x280>
        return result; // Unreachable
 8000b1a:	bf00      	nop
 8000b1c:	e000      	b.n	8000b20 <_ZN17FiveBarKinematics7solveIKE7Point2Di+0x280>
        return result; // Unreachable
 8000b1e:	bf00      	nop
}
 8000b20:	6978      	ldr	r0, [r7, #20]
 8000b22:	3740      	adds	r7, #64	@ 0x40
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <_ZN17FiveBarKinematics7solveFKEff>:

Point2D FiveBarKinematics::solveFK(float theta1, float theta2) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	ed2d 8b02 	vpush	{d8}
 8000b2e:	b094      	sub	sp, #80	@ 0x50
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6178      	str	r0, [r7, #20]
 8000b34:	ed87 0a04 	vstr	s0, [r7, #16]
 8000b38:	edc7 0a03 	vstr	s1, [r7, #12]
    // 1. 算出兩個肘部 (Elbow) 座標
    float E1_x = L1 * std::cos(theta1);
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	ed93 8a00 	vldr	s16, [r3]
 8000b42:	ed97 0a04 	vldr	s0, [r7, #16]
 8000b46:	f7ff fe25 	bl	8000794 <_ZSt3cosf>
 8000b4a:	eef0 7a40 	vmov.f32	s15, s0
 8000b4e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000b52:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float E1_y = L1 * std::sin(theta1);
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	ed93 8a00 	vldr	s16, [r3]
 8000b5c:	ed97 0a04 	vldr	s0, [r7, #16]
 8000b60:	f7ff fe38 	bl	80007d4 <_ZSt3sinf>
 8000b64:	eef0 7a40 	vmov.f32	s15, s0
 8000b68:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000b6c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    float E2_x = D + L1 * std::cos(theta2);
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	ed93 8a02 	vldr	s16, [r3, #8]
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	edd3 8a00 	vldr	s17, [r3]
 8000b7c:	ed97 0a03 	vldr	s0, [r7, #12]
 8000b80:	f7ff fe08 	bl	8000794 <_ZSt3cosf>
 8000b84:	eef0 7a40 	vmov.f32	s15, s0
 8000b88:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8000b8c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000b90:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float E2_y = L1 * std::sin(theta2);
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	ed93 8a00 	vldr	s16, [r3]
 8000b9a:	ed97 0a03 	vldr	s0, [r7, #12]
 8000b9e:	f7ff fe19 	bl	80007d4 <_ZSt3sinf>
 8000ba2:	eef0 7a40 	vmov.f32	s15, s0
 8000ba6:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000baa:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    // 2. 求兩個圓的交點 (以 E1, E2 為圓心，半徑皆為 L2)
    // 這是經典的雙圓交點問題
    float d2 = (E2_x - E1_x) * (E2_x - E1_x) + (E2_y - E1_y) * (E2_y - E1_y);
 8000bae:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000bb2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000bb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000bba:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8000bbe:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000bc2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000bc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bca:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8000bce:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000bd2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000bd6:	ed97 6a10 	vldr	s12, [r7, #64]	@ 0x40
 8000bda:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000bde:	ee76 7a67 	vsub.f32	s15, s12, s15
 8000be2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000be6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bea:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float d = std::sqrt(d2);
 8000bee:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8000bf2:	f7ff fdff 	bl	80007f4 <_ZSt4sqrtf>
 8000bf6:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38

    // 檢查是否有解
    if (d > (L2 + L2) || d == 0) {
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c00:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000c04:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c10:	dc06      	bgt.n	8000c20 <_ZN17FiveBarKinematics7solveFKEff+0xf8>
 8000c12:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000c16:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c1e:	d106      	bne.n	8000c2e <_ZN17FiveBarKinematics7solveFKEff+0x106>
        return {0, 0}; // 構型錯誤 (斷裂或重疊)
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	623b      	str	r3, [r7, #32]
 8000c26:	f04f 0300 	mov.w	r3, #0
 8000c2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c2c:	e0ac      	b.n	8000d88 <_ZN17FiveBarKinematics7solveFKEff+0x260>
    }

    // 簡化的幾何解法
    // 找出兩圓連線的中點 M
    float a = (d2) / (2 * d); // 因為兩半徑相等 L2=L2，簡化公式
 8000c2e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000c32:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000c36:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8000c3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c3e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float h = std::sqrt(std::fmax(0.0f, L2 * L2 - a * a));
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c52:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c56:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000c5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c5e:	eef0 0a67 	vmov.f32	s1, s15
 8000c62:	ed9f 0a51 	vldr	s0, [pc, #324]	@ 8000da8 <_ZN17FiveBarKinematics7solveFKEff+0x280>
 8000c66:	f7ff fdd5 	bl	8000814 <_ZSt4fmaxff>
 8000c6a:	eef0 7a40 	vmov.f32	s15, s0
 8000c6e:	eeb0 0a67 	vmov.f32	s0, s15
 8000c72:	f7ff fdbf 	bl	80007f4 <_ZSt4sqrtf>
 8000c76:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    float x2 = E1_x + a * (E2_x - E1_x) / d;
 8000c7a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000c7e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000c82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c86:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c8a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000c8e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000c92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c96:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c9e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float y2 = E1_y + a * (E2_y - E1_y) / d;
 8000ca2:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8000ca6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cae:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000cb2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000cb6:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000cba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cbe:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8000cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cc6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // 兩個交點，取決於手臂是向前伸還是向後
    // 書法機通常是向前伸 (Y > ElbowY)，這裡取其中一個解
    Point2D P;
    P.x = x2 - h * (E2_y - E1_y) / d;
 8000cca:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8000cce:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000cd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cd6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000cda:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000cde:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000ce2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ce6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cee:	edc7 7a06 	vstr	s15, [r7, #24]
    P.y = y2 + h * (E2_x - E1_x) / d;
 8000cf2:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000cf6:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000cfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cfe:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000d02:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000d06:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000d0e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000d12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d16:	edc7 7a07 	vstr	s15, [r7, #28]

    // 如果算出來 Y 是負的 (往後指)，可能要取另一個解 (+h 改 -h)
    if (P.y < 0) {
 8000d1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d26:	d527      	bpl.n	8000d78 <_ZN17FiveBarKinematics7solveFKEff+0x250>
         P.x = x2 + h * (E2_y - E1_y) / d;
 8000d28:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8000d2c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8000d30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d34:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000d38:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000d3c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000d40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000d44:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d4c:	edc7 7a06 	vstr	s15, [r7, #24]
         P.y = y2 - h * (E2_x - E1_x) / d;
 8000d50:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000d54:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000d58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d5c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000d60:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000d64:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000d68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d6c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000d70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d74:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    return P;
 8000d78:	f107 0320 	add.w	r3, r7, #32
 8000d7c:	f107 0218 	add.w	r2, r7, #24
 8000d80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d84:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8000d88:	6a3a      	ldr	r2, [r7, #32]
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d8c:	ee07 2a10 	vmov	s14, r2
 8000d90:	ee07 3a90 	vmov	s15, r3
 8000d94:	eeb0 0a47 	vmov.f32	s0, s14
 8000d98:	eef0 0a67 	vmov.f32	s1, s15
 8000d9c:	3750      	adds	r7, #80	@ 0x50
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	ecbd 8b02 	vpop	{d8}
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	00000000 	.word	0x00000000

08000dac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000db0:	f001 fd72 	bl	8002898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000db4:	f000 f816 	bl	8000de4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000db8:	f000 fa0a 	bl	80011d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000dbc:	f000 f9de 	bl	800117c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000dc0:	f000 f87e 	bl	8000ec0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000dc4:	f000 f8d4 	bl	8000f70 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000dc8:	f000 f92a 	bl	8001020 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000dcc:	f000 f982 	bl	80010d4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
    Robot_Init();
 8000dd0:	f000 feac 	bl	8001b2c <Robot_Init>
    Robot_SetTestMode(1);
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f000 fec7 	bl	8001b68 <Robot_SetTestMode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  Robot_Loop(1);
 8000dda:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000dde:	f000 fedb 	bl	8001b98 <Robot_Loop>
 8000de2:	e7fa      	b.n	8000dda <main+0x2e>

08000de4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b094      	sub	sp, #80	@ 0x50
 8000de8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	2234      	movs	r2, #52	@ 0x34
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f005 f8ec 	bl	8005fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df8:	f107 0308 	add.w	r3, r7, #8
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
 8000e06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e08:	2300      	movs	r3, #0
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb8 <SystemClock_Config+0xd4>)
 8000e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e10:	4a29      	ldr	r2, [pc, #164]	@ (8000eb8 <SystemClock_Config+0xd4>)
 8000e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e16:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e18:	4b27      	ldr	r3, [pc, #156]	@ (8000eb8 <SystemClock_Config+0xd4>)
 8000e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e24:	2300      	movs	r3, #0
 8000e26:	603b      	str	r3, [r7, #0]
 8000e28:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <SystemClock_Config+0xd8>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e30:	4a22      	ldr	r2, [pc, #136]	@ (8000ebc <SystemClock_Config+0xd8>)
 8000e32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e36:	6013      	str	r3, [r2, #0]
 8000e38:	4b20      	ldr	r3, [pc, #128]	@ (8000ebc <SystemClock_Config+0xd8>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e40:	603b      	str	r3, [r7, #0]
 8000e42:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e44:	2302      	movs	r3, #2
 8000e46:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e4c:	2310      	movs	r3, #16
 8000e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e50:	2302      	movs	r3, #2
 8000e52:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e54:	2300      	movs	r3, #0
 8000e56:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e58:	2310      	movs	r3, #16
 8000e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e5c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e60:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e62:	2304      	movs	r3, #4
 8000e64:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e66:	2302      	movs	r3, #2
 8000e68:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e6e:	f107 031c 	add.w	r3, r7, #28
 8000e72:	4618      	mov	r0, r3
 8000e74:	f002 fb60 	bl	8003538 <HAL_RCC_OscConfig>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e7e:	f000 fa13 	bl	80012a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e82:	230f      	movs	r3, #15
 8000e84:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e86:	2302      	movs	r3, #2
 8000e88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e98:	f107 0308 	add.w	r3, r7, #8
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f002 f800 	bl	8002ea4 <HAL_RCC_ClockConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000eaa:	f000 f9fd 	bl	80012a8 <Error_Handler>
  }
}
 8000eae:	bf00      	nop
 8000eb0:	3750      	adds	r7, #80	@ 0x50
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	40007000 	.word	0x40007000

08000ec0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08c      	sub	sp, #48	@ 0x30
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ec6:	f107 030c 	add.w	r3, r7, #12
 8000eca:	2224      	movs	r2, #36	@ 0x24
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f005 f87e 	bl	8005fd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000edc:	4b22      	ldr	r3, [pc, #136]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000ede:	4a23      	ldr	r2, [pc, #140]	@ (8000f6c <MX_TIM1_Init+0xac>)
 8000ee0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000ee2:	4b21      	ldr	r3, [pc, #132]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000eee:	4b1e      	ldr	r3, [pc, #120]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000ef0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ef4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000efc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f02:	4b19      	ldr	r3, [pc, #100]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000f10:	2301      	movs	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000f20:	2301      	movs	r3, #1
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000f24:	2300      	movs	r3, #0
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000f2c:	f107 030c 	add.w	r3, r7, #12
 8000f30:	4619      	mov	r1, r3
 8000f32:	480d      	ldr	r0, [pc, #52]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000f34:	f002 ff26 	bl	8003d84 <HAL_TIM_Encoder_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000f3e:	f000 f9b3 	bl	80012a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4806      	ldr	r0, [pc, #24]	@ (8000f68 <MX_TIM1_Init+0xa8>)
 8000f50:	f003 fb8a 	bl	8004668 <HAL_TIMEx_MasterConfigSynchronization>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000f5a:	f000 f9a5 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f5e:	bf00      	nop
 8000f60:	3730      	adds	r7, #48	@ 0x30
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	2000007c 	.word	0x2000007c
 8000f6c:	40010000 	.word	0x40010000

08000f70 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08a      	sub	sp, #40	@ 0x28
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f76:	f107 0320 	add.w	r3, r7, #32
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
 8000f8c:	611a      	str	r2, [r3, #16]
 8000f8e:	615a      	str	r2, [r3, #20]
 8000f90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f92:	4b22      	ldr	r3, [pc, #136]	@ (800101c <MX_TIM2_Init+0xac>)
 8000f94:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f9a:	4b20      	ldr	r3, [pc, #128]	@ (800101c <MX_TIM2_Init+0xac>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800101c <MX_TIM2_Init+0xac>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <MX_TIM2_Init+0xac>)
 8000fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fae:	4b1b      	ldr	r3, [pc, #108]	@ (800101c <MX_TIM2_Init+0xac>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb4:	4b19      	ldr	r3, [pc, #100]	@ (800101c <MX_TIM2_Init+0xac>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000fba:	4818      	ldr	r0, [pc, #96]	@ (800101c <MX_TIM2_Init+0xac>)
 8000fbc:	f002 fd5a 	bl	8003a74 <HAL_TIM_PWM_Init>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000fc6:	f000 f96f 	bl	80012a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fd2:	f107 0320 	add.w	r3, r7, #32
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4810      	ldr	r0, [pc, #64]	@ (800101c <MX_TIM2_Init+0xac>)
 8000fda:	f003 fb45 	bl	8004668 <HAL_TIMEx_MasterConfigSynchronization>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000fe4:	f000 f960 	bl	80012a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fe8:	2360      	movs	r3, #96	@ 0x60
 8000fea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4807      	ldr	r0, [pc, #28]	@ (800101c <MX_TIM2_Init+0xac>)
 8001000:	f002 fff4 	bl	8003fec <HAL_TIM_PWM_ConfigChannel>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800100a:	f000 f94d 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800100e:	4803      	ldr	r0, [pc, #12]	@ (800101c <MX_TIM2_Init+0xac>)
 8001010:	f001 fad8 	bl	80025c4 <HAL_TIM_MspPostInit>

}
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	@ 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200000c4 	.word	0x200000c4

08001020 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	@ 0x28
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001026:	f107 0320 	add.w	r3, r7, #32
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	611a      	str	r2, [r3, #16]
 800103e:	615a      	str	r2, [r3, #20]
 8001040:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001042:	4b22      	ldr	r3, [pc, #136]	@ (80010cc <MX_TIM3_Init+0xac>)
 8001044:	4a22      	ldr	r2, [pc, #136]	@ (80010d0 <MX_TIM3_Init+0xb0>)
 8001046:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001048:	4b20      	ldr	r3, [pc, #128]	@ (80010cc <MX_TIM3_Init+0xac>)
 800104a:	2200      	movs	r2, #0
 800104c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104e:	4b1f      	ldr	r3, [pc, #124]	@ (80010cc <MX_TIM3_Init+0xac>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001054:	4b1d      	ldr	r3, [pc, #116]	@ (80010cc <MX_TIM3_Init+0xac>)
 8001056:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800105a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800105c:	4b1b      	ldr	r3, [pc, #108]	@ (80010cc <MX_TIM3_Init+0xac>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001062:	4b1a      	ldr	r3, [pc, #104]	@ (80010cc <MX_TIM3_Init+0xac>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001068:	4818      	ldr	r0, [pc, #96]	@ (80010cc <MX_TIM3_Init+0xac>)
 800106a:	f002 fd03 	bl	8003a74 <HAL_TIM_PWM_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001074:	f000 f918 	bl	80012a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001078:	2300      	movs	r3, #0
 800107a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001080:	f107 0320 	add.w	r3, r7, #32
 8001084:	4619      	mov	r1, r3
 8001086:	4811      	ldr	r0, [pc, #68]	@ (80010cc <MX_TIM3_Init+0xac>)
 8001088:	f003 faee 	bl	8004668 <HAL_TIMEx_MasterConfigSynchronization>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001092:	f000 f909 	bl	80012a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001096:	2360      	movs	r3, #96	@ 0x60
 8001098:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	2200      	movs	r2, #0
 80010aa:	4619      	mov	r1, r3
 80010ac:	4807      	ldr	r0, [pc, #28]	@ (80010cc <MX_TIM3_Init+0xac>)
 80010ae:	f002 ff9d 	bl	8003fec <HAL_TIM_PWM_ConfigChannel>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80010b8:	f000 f8f6 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80010bc:	4803      	ldr	r0, [pc, #12]	@ (80010cc <MX_TIM3_Init+0xac>)
 80010be:	f001 fa81 	bl	80025c4 <HAL_TIM_MspPostInit>

}
 80010c2:	bf00      	nop
 80010c4:	3728      	adds	r7, #40	@ 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	2000010c 	.word	0x2000010c
 80010d0:	40000400 	.word	0x40000400

080010d4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	2224      	movs	r2, #36	@ 0x24
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f004 ff74 	bl	8005fd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010f0:	4b20      	ldr	r3, [pc, #128]	@ (8001174 <MX_TIM4_Init+0xa0>)
 80010f2:	4a21      	ldr	r2, [pc, #132]	@ (8001178 <MX_TIM4_Init+0xa4>)
 80010f4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80010f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001174 <MX_TIM4_Init+0xa0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001174 <MX_TIM4_Init+0xa0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001102:	4b1c      	ldr	r3, [pc, #112]	@ (8001174 <MX_TIM4_Init+0xa0>)
 8001104:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001108:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110a:	4b1a      	ldr	r3, [pc, #104]	@ (8001174 <MX_TIM4_Init+0xa0>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001110:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <MX_TIM4_Init+0xa0>)
 8001112:	2200      	movs	r2, #0
 8001114:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001116:	2303      	movs	r3, #3
 8001118:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800111e:	2301      	movs	r3, #1
 8001120:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800112a:	2300      	movs	r3, #0
 800112c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800112e:	2301      	movs	r3, #1
 8001130:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001132:	2300      	movs	r3, #0
 8001134:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	4619      	mov	r1, r3
 8001140:	480c      	ldr	r0, [pc, #48]	@ (8001174 <MX_TIM4_Init+0xa0>)
 8001142:	f002 fe1f 	bl	8003d84 <HAL_TIM_Encoder_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800114c:	f000 f8ac 	bl	80012a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	4619      	mov	r1, r3
 800115c:	4805      	ldr	r0, [pc, #20]	@ (8001174 <MX_TIM4_Init+0xa0>)
 800115e:	f003 fa83 	bl	8004668 <HAL_TIMEx_MasterConfigSynchronization>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001168:	f000 f89e 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800116c:	bf00      	nop
 800116e:	3730      	adds	r7, #48	@ 0x30
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000154 	.word	0x20000154
 8001178:	40000800 	.word	0x40000800

0800117c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001182:	4a12      	ldr	r2, [pc, #72]	@ (80011cc <MX_USART2_UART_Init+0x50>)
 8001184:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001186:	4b10      	ldr	r3, [pc, #64]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001188:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800118c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ac:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	@ (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011b4:	f003 fad4 	bl	8004760 <HAL_UART_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011be:	f000 f873 	bl	80012a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	2000019c 	.word	0x2000019c
 80011cc:	40004400 	.word	0x40004400

080011d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	4b2d      	ldr	r3, [pc, #180]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	4a2c      	ldr	r2, [pc, #176]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f6:	4b2a      	ldr	r3, [pc, #168]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	4b26      	ldr	r3, [pc, #152]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a25      	ldr	r2, [pc, #148]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 800120c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b23      	ldr	r3, [pc, #140]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	4b1f      	ldr	r3, [pc, #124]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	4a1e      	ldr	r2, [pc, #120]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6313      	str	r3, [r2, #48]	@ 0x30
 800122e:	4b1c      	ldr	r3, [pc, #112]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a17      	ldr	r2, [pc, #92]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <MX_GPIO_Init+0xd0>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2136      	movs	r1, #54	@ 0x36
 800125a:	4812      	ldr	r0, [pc, #72]	@ (80012a4 <MX_GPIO_Init+0xd4>)
 800125c:	f001 fe08 	bl	8002e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001260:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001266:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800126a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	480b      	ldr	r0, [pc, #44]	@ (80012a4 <MX_GPIO_Init+0xd4>)
 8001278:	f001 fc66 	bl	8002b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 800127c:	2336      	movs	r3, #54	@ 0x36
 800127e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2301      	movs	r3, #1
 8001282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	4804      	ldr	r0, [pc, #16]	@ (80012a4 <MX_GPIO_Init+0xd4>)
 8001294:	f001 fc58 	bl	8002b48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001298:	bf00      	nop
 800129a:	3728      	adds	r7, #40	@ 0x28
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40023800 	.word	0x40023800
 80012a4:	40020800 	.word	0x40020800

080012a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ac:	b672      	cpsid	i
}
 80012ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <Error_Handler+0x8>

080012b4 <Get_Timer_Input_Clock>:

// ==========================================================
// 私有輔助函式 (Helper)
// ==========================================================

static uint32_t Get_Timer_Input_Clock(TIM_HandleTypeDef *htim) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    // 簡化假設：使用 APB1 Timer (時脈 = PCLK1 * 2)
    return HAL_RCC_GetPCLK1Freq() * 2;
 80012bc:	f001 fee4 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 80012c0:	4603      	mov	r3, r0
 80012c2:	005b      	lsls	r3, r3, #1
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <Impl_Freq13Pin_SetSpeed>:

// ==========================================================
// 類型 1: 13-Pin 馬達實作 (頻率控制)
// ==========================================================
static void Impl_Freq13Pin_SetSpeed(Motor_t *self, int32_t target_rpm) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
    if (target_rpm == 0) {
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d123      	bne.n	8001324 <Impl_Freq13Pin_SetSpeed+0x58>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d105      	bne.n	80012f0 <Impl_Freq13Pin_SetSpeed+0x24>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2200      	movs	r2, #0
 80012ec:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 80012ee:	e093      	b.n	8001418 <Impl_Freq13Pin_SetSpeed+0x14c>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	2b04      	cmp	r3, #4
 80012f6:	d105      	bne.n	8001304 <Impl_Freq13Pin_SetSpeed+0x38>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	2300      	movs	r3, #0
 8001300:	6393      	str	r3, [r2, #56]	@ 0x38
        return;
 8001302:	e089      	b.n	8001418 <Impl_Freq13Pin_SetSpeed+0x14c>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	2b08      	cmp	r3, #8
 800130a:	d105      	bne.n	8001318 <Impl_Freq13Pin_SetSpeed+0x4c>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	2300      	movs	r3, #0
 8001314:	63d3      	str	r3, [r2, #60]	@ 0x3c
        return;
 8001316:	e07f      	b.n	8001418 <Impl_Freq13Pin_SetSpeed+0x14c>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, 0);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	2300      	movs	r3, #0
 8001320:	6413      	str	r3, [r2, #64]	@ 0x40
        return;
 8001322:	e079      	b.n	8001418 <Impl_Freq13Pin_SetSpeed+0x14c>
    }

    bool cw = (target_rpm >= 0);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	43db      	mvns	r3, r3
 8001328:	0fdb      	lsrs	r3, r3, #31
 800132a:	75fb      	strb	r3, [r7, #23]
    // 假設 Low = CW
    HAL_GPIO_WritePin(self->config.dir_port, self->config.dir_pin,
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6918      	ldr	r0, [r3, #16]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	8a99      	ldrh	r1, [r3, #20]
                      cw ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001334:	7dfb      	ldrb	r3, [r7, #23]
 8001336:	f083 0301 	eor.w	r3, r3, #1
 800133a:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(self->config.dir_port, self->config.dir_pin,
 800133c:	461a      	mov	r2, r3
 800133e:	f001 fd97 	bl	8002e70 <HAL_GPIO_WritePin>

    uint32_t abs_rpm = (uint32_t)(cw ? target_rpm : -target_rpm);
 8001342:	7dfb      	ldrb	r3, [r7, #23]
 8001344:	f083 0301 	eor.w	r3, r3, #1
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d002      	beq.n	8001354 <Impl_Freq13Pin_SetSpeed+0x88>
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	425b      	negs	r3, r3
 8001352:	e000      	b.n	8001356 <Impl_Freq13Pin_SetSpeed+0x8a>
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	61fb      	str	r3, [r7, #28]
    if (abs_rpm > self->config.max_rpm) abs_rpm = self->config.max_rpm;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6a1b      	ldr	r3, [r3, #32]
 800135c:	69fa      	ldr	r2, [r7, #28]
 800135e:	429a      	cmp	r2, r3
 8001360:	d902      	bls.n	8001368 <Impl_Freq13Pin_SetSpeed+0x9c>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a1b      	ldr	r3, [r3, #32]
 8001366:	61fb      	str	r3, [r7, #28]

    // Freq = RPM * 400 / 60
    uint32_t target_freq = (abs_rpm * 400) / 60;
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800136e:	fb02 f303 	mul.w	r3, r2, r3
 8001372:	4a2b      	ldr	r2, [pc, #172]	@ (8001420 <Impl_Freq13Pin_SetSpeed+0x154>)
 8001374:	fba2 2303 	umull	r2, r3, r2, r3
 8001378:	095b      	lsrs	r3, r3, #5
 800137a:	61bb      	str	r3, [r7, #24]
    if (target_freq < 100) target_freq = 100;
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	2b63      	cmp	r3, #99	@ 0x63
 8001380:	d801      	bhi.n	8001386 <Impl_Freq13Pin_SetSpeed+0xba>
 8001382:	2364      	movs	r3, #100	@ 0x64
 8001384:	61bb      	str	r3, [r7, #24]

    uint32_t timer_clk = Get_Timer_Input_Clock(self->config.htim_pwm);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff ff92 	bl	80012b4 <Get_Timer_Input_Clock>
 8001390:	6138      	str	r0, [r7, #16]
    uint32_t arr = (timer_clk / target_freq) - 1;
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	fbb2 f3f3 	udiv	r3, r2, r3
 800139a:	3b01      	subs	r3, #1
 800139c:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(self->config.htim_pwm, arr);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, arr / 2);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d106      	bne.n	80013c6 <Impl_Freq13Pin_SetSpeed+0xfa>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	0852      	lsrs	r2, r2, #1
 80013c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80013c4:	e01b      	b.n	80013fe <Impl_Freq13Pin_SetSpeed+0x132>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	d106      	bne.n	80013dc <Impl_Freq13Pin_SetSpeed+0x110>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	085b      	lsrs	r3, r3, #1
 80013d8:	6393      	str	r3, [r2, #56]	@ 0x38
 80013da:	e010      	b.n	80013fe <Impl_Freq13Pin_SetSpeed+0x132>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	2b08      	cmp	r3, #8
 80013e2:	d106      	bne.n	80013f2 <Impl_Freq13Pin_SetSpeed+0x126>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	085b      	lsrs	r3, r3, #1
 80013ee:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80013f0:	e005      	b.n	80013fe <Impl_Freq13Pin_SetSpeed+0x132>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	085b      	lsrs	r3, r3, #1
 80013fc:	6413      	str	r3, [r2, #64]	@ 0x40

    if (self->is_enabled) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001404:	2b00      	cmp	r3, #0
 8001406:	d007      	beq.n	8001418 <Impl_Freq13Pin_SetSpeed+0x14c>
        HAL_TIM_PWM_Start(self->config.htim_pwm, self->config.tim_channel);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	4619      	mov	r1, r3
 8001412:	4610      	mov	r0, r2
 8001414:	f002 fb7e 	bl	8003b14 <HAL_TIM_PWM_Start>
    }
}
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	88888889 	.word	0x88888889

08001424 <Impl_Freq13Pin_SetEnable>:

static void Impl_Freq13Pin_SetEnable(Motor_t *self, bool enable) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	70fb      	strb	r3, [r7, #3]
    // START Pin: High = Enable
    HAL_GPIO_WritePin(self->config.enable_port, self->config.enable_pin,
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6998      	ldr	r0, [r3, #24]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	8b9b      	ldrh	r3, [r3, #28]
 8001438:	78fa      	ldrb	r2, [r7, #3]
 800143a:	4619      	mov	r1, r3
 800143c:	f001 fd18 	bl	8002e70 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);

    if (enable) {
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d008      	beq.n	8001458 <Impl_Freq13Pin_SetEnable+0x34>
        HAL_TIM_PWM_Start(self->config.htim_pwm, self->config.tim_channel);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	4619      	mov	r1, r3
 8001450:	4610      	mov	r0, r2
 8001452:	f002 fb5f 	bl	8003b14 <HAL_TIM_PWM_Start>
    } else {
        HAL_TIM_PWM_Stop(self->config.htim_pwm, self->config.tim_channel);
    }
}
 8001456:	e007      	b.n	8001468 <Impl_Freq13Pin_SetEnable+0x44>
        HAL_TIM_PWM_Stop(self->config.htim_pwm, self->config.tim_channel);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	4619      	mov	r1, r3
 8001462:	4610      	mov	r0, r2
 8001464:	f002 fc1e 	bl	8003ca4 <HAL_TIM_PWM_Stop>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <Impl_PWM8Pin_SetSpeed>:


// ==========================================================
// 類型 2: 8-Pin 馬達實作 (PWM Duty 控制)
// ==========================================================
static void Impl_PWM8Pin_SetSpeed(Motor_t *self, int32_t target_rpm) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
    bool cw = (target_rpm >= 0);
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	43db      	mvns	r3, r3
 800147e:	0fdb      	lsrs	r3, r3, #31
 8001480:	76fb      	strb	r3, [r7, #27]
    // 假設 High = CW
    HAL_GPIO_WritePin(self->config.dir_port, self->config.dir_pin,
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6918      	ldr	r0, [r3, #16]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	8a9b      	ldrh	r3, [r3, #20]
 800148a:	7efa      	ldrb	r2, [r7, #27]
 800148c:	4619      	mov	r1, r3
 800148e:	f001 fcef 	bl	8002e70 <HAL_GPIO_WritePin>
                      cw ? GPIO_PIN_SET : GPIO_PIN_RESET);

    uint32_t abs_rpm = (uint32_t)(cw ? target_rpm : -target_rpm);
 8001492:	7efb      	ldrb	r3, [r7, #27]
 8001494:	f083 0301 	eor.w	r3, r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2b00      	cmp	r3, #0
 800149c:	d002      	beq.n	80014a4 <Impl_PWM8Pin_SetSpeed+0x34>
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	425b      	negs	r3, r3
 80014a2:	e000      	b.n	80014a6 <Impl_PWM8Pin_SetSpeed+0x36>
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	61fb      	str	r3, [r7, #28]
    if (abs_rpm > self->config.max_rpm) abs_rpm = self->config.max_rpm;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6a1b      	ldr	r3, [r3, #32]
 80014ac:	69fa      	ldr	r2, [r7, #28]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d902      	bls.n	80014b8 <Impl_PWM8Pin_SetSpeed+0x48>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	61fb      	str	r3, [r7, #28]

    float speed_ratio = (float)abs_rpm / (float)self->config.max_rpm;
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	ee07 3a90 	vmov	s15, r3
 80014be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a1b      	ldr	r3, [r3, #32]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d2:	edc7 7a05 	vstr	s15, [r7, #20]
    uint32_t period = __HAL_TIM_GET_AUTORELOAD(self->config.htim_pwm);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014de:	613b      	str	r3, [r7, #16]

    // Low Active: Max Speed -> CCR=0
    uint32_t ccr_val = (uint32_t)(period * (1.0f - speed_ratio));
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	ee07 3a90 	vmov	s15, r3
 80014e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80014ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80014f2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014fe:	ee17 3a90 	vmov	r3, s15
 8001502:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d105      	bne.n	8001518 <Impl_PWM8Pin_SetSpeed+0xa8>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001516:	e018      	b.n	800154a <Impl_PWM8Pin_SetSpeed+0xda>
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2b04      	cmp	r3, #4
 800151e:	d105      	bne.n	800152c <Impl_PWM8Pin_SetSpeed+0xbc>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800152a:	e00e      	b.n	800154a <Impl_PWM8Pin_SetSpeed+0xda>
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2b08      	cmp	r3, #8
 8001532:	d105      	bne.n	8001540 <Impl_PWM8Pin_SetSpeed+0xd0>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800153e:	e004      	b.n	800154a <Impl_PWM8Pin_SetSpeed+0xda>
    __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, ccr_val);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800154a:	bf00      	nop
 800154c:	3720      	adds	r7, #32
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <Impl_PWM8Pin_SetEnable>:

static void Impl_PWM8Pin_SetEnable(Motor_t *self, bool enable) {
 8001552:	b580      	push	{r7, lr}
 8001554:	b084      	sub	sp, #16
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	460b      	mov	r3, r1
 800155c:	70fb      	strb	r3, [r7, #3]
    // BRAKE Pin: Low = Brake (Stop), High = Run
    HAL_GPIO_WritePin(self->config.enable_port, self->config.enable_pin,
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6998      	ldr	r0, [r3, #24]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	8b9b      	ldrh	r3, [r3, #28]
 8001566:	78fa      	ldrb	r2, [r7, #3]
 8001568:	4619      	mov	r1, r3
 800156a:	f001 fc81 	bl	8002e70 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);

    if (enable) {
 800156e:	78fb      	ldrb	r3, [r7, #3]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d008      	beq.n	8001586 <Impl_PWM8Pin_SetEnable+0x34>
        HAL_TIM_PWM_Start(self->config.htim_pwm, self->config.tim_channel);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	4619      	mov	r1, r3
 800157e:	4610      	mov	r0, r2
 8001580:	f002 fac8 	bl	8003b14 <HAL_TIM_PWM_Start>
    } else {
        uint32_t period = __HAL_TIM_GET_AUTORELOAD(self->config.htim_pwm);
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
    }
}
 8001584:	e027      	b.n	80015d6 <Impl_PWM8Pin_SetEnable+0x84>
        uint32_t period = __HAL_TIM_GET_AUTORELOAD(self->config.htim_pwm);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158e:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d105      	bne.n	80015a4 <Impl_PWM8Pin_SetEnable+0x52>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	68fa      	ldr	r2, [r7, #12]
 80015a0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80015a2:	e018      	b.n	80015d6 <Impl_PWM8Pin_SetEnable+0x84>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	2b04      	cmp	r3, #4
 80015aa:	d105      	bne.n	80015b8 <Impl_PWM8Pin_SetEnable+0x66>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80015b6:	e00e      	b.n	80015d6 <Impl_PWM8Pin_SetEnable+0x84>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	2b08      	cmp	r3, #8
 80015be:	d105      	bne.n	80015cc <Impl_PWM8Pin_SetEnable+0x7a>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80015ca:	e004      	b.n	80015d6 <Impl_PWM8Pin_SetEnable+0x84>
        __HAL_TIM_SET_COMPARE(self->config.htim_pwm, self->config.tim_channel, period);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <Motor_Init>:

// ==========================================================
// 3. 公開 API 實作
// ==========================================================

void Motor_Init(Motor_t *motor) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
    if (motor->type == MOTOR_TYPE_FREQ_13PIN) {
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d103      	bne.n	80015f8 <Motor_Init+0x18>
        motor->ops = &Ops_Freq13Pin;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a1e      	ldr	r2, [pc, #120]	@ (800166c <Motor_Init+0x8c>)
 80015f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015f6:	e006      	b.n	8001606 <Motor_Init+0x26>
    } else if (motor->type == MOTOR_TYPE_PWM_8PIN) {
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d102      	bne.n	8001606 <Motor_Init+0x26>
        motor->ops = &Ops_PWM8Pin;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4a1b      	ldr	r2, [pc, #108]	@ (8001670 <Motor_Init+0x90>)
 8001604:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    motor->is_enabled = false;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    motor->current_rpm_cmd = 0;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	631a      	str	r2, [r3, #48]	@ 0x30

    // 初始化編碼器狀態
    motor->total_pulse_count = 0;
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    motor->last_counter_val = 0;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	641a      	str	r2, [r3, #64]	@ 0x40

    // 啟動硬體 Timer 的 Encoder Mode
    if (motor->config.htim_encoder != NULL) {
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d00a      	beq.n	8001646 <Motor_Init+0x66>
        HAL_TIM_Encoder_Start(motor->config.htim_encoder, TIM_CHANNEL_ALL);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	213c      	movs	r1, #60	@ 0x3c
 8001636:	4618      	mov	r0, r3
 8001638:	f002 fc4a 	bl	8003ed0 <HAL_TIM_Encoder_Start>
        // 重置硬體計數器為 0 (或中間值，視習慣而定，這裡設 0)
        __HAL_TIM_SET_COUNTER(motor->config.htim_encoder, 0);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2200      	movs	r2, #0
 8001644:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    if (motor->ops && motor->ops->set_enable) {
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800164a:	2b00      	cmp	r3, #0
 800164c:	d00a      	beq.n	8001664 <Motor_Init+0x84>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d005      	beq.n	8001664 <Motor_Init+0x84>
        motor->ops->set_enable(motor, false);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2100      	movs	r1, #0
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	4798      	blx	r3
    }
}
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	0800618c 	.word	0x0800618c
 8001670:	08006194 	.word	0x08006194

08001674 <Motor_Update>:

// [重要功能] 讀取編碼器並處理溢位 (Wrap-around)
void Motor_Update(Motor_t *motor) {
 8001674:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8001678:	b087      	sub	sp, #28
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
    if (motor->config.htim_encoder == NULL) return;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d037      	beq.n	80016f6 <Motor_Update+0x82>

    // 1. 讀取當前硬體計數器
    uint32_t current_cnt = __HAL_TIM_GET_COUNTER(motor->config.htim_encoder);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168e:	613b      	str	r3, [r7, #16]
    uint32_t period = __HAL_TIM_GET_AUTORELOAD(motor->config.htim_encoder); // 也就是 ARR
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001698:	60fb      	str	r3, [r7, #12]

    // 2. 計算與上次的變化量 (Delta)
    int32_t delta = (int32_t)current_cnt - (int32_t)motor->last_counter_val;
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80016a0:	1a9b      	subs	r3, r3, r2
 80016a2:	617b      	str	r3, [r7, #20]

    // 3. 處理溢位 (Handle Overflow/Underflow)
    // 假設變化量不會瞬間超過半圈 (ARR/2)。如果超過，代表發生了溢位。
    // 例如 ARR=65535, 從 65530 變成 5 -> delta = -65525 -> 實際是 +10
    if (delta > (int32_t)(period / 2)) {
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	085b      	lsrs	r3, r3, #1
 80016a8:	461a      	mov	r2, r3
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	4293      	cmp	r3, r2
 80016ae:	dd05      	ble.n	80016bc <Motor_Update+0x48>
        delta -= (period + 1);
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	3b01      	subs	r3, #1
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	e00a      	b.n	80016d2 <Motor_Update+0x5e>
    } else if (delta < -(int32_t)(period / 2)) {
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	085b      	lsrs	r3, r3, #1
 80016c0:	425b      	negs	r3, r3
 80016c2:	697a      	ldr	r2, [r7, #20]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	da04      	bge.n	80016d2 <Motor_Update+0x5e>
        delta += (period + 1);
 80016c8:	697a      	ldr	r2, [r7, #20]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4413      	add	r3, r2
 80016ce:	3301      	adds	r3, #1
 80016d0:	617b      	str	r3, [r7, #20]
    }

    // 4. 更新累計值與記錄
    motor->total_pulse_count += delta;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80016d8:	6979      	ldr	r1, [r7, #20]
 80016da:	17c8      	asrs	r0, r1, #31
 80016dc:	460c      	mov	r4, r1
 80016de:	4605      	mov	r5, r0
 80016e0:	eb12 0804 	adds.w	r8, r2, r4
 80016e4:	eb43 0905 	adc.w	r9, r3, r5
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	e9c3 890e 	strd	r8, r9, [r3, #56]	@ 0x38
    motor->last_counter_val = current_cnt;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80016f4:	e000      	b.n	80016f8 <Motor_Update+0x84>
    if (motor->config.htim_encoder == NULL) return;
 80016f6:	bf00      	nop
}
 80016f8:	371c      	adds	r7, #28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001700:	4770      	bx	lr
	...

08001704 <Motor_GetAngle>:

float Motor_GetAngle(Motor_t *motor) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
    // 檢查除數是否為 0
    if (motor->config.gear_ratio == 0.0f || motor->config.encoder_ppr == 0.0f) {
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001712:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171a:	d007      	beq.n	800172c <Motor_GetAngle+0x28>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001722:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172a:	d102      	bne.n	8001732 <Motor_GetAngle+0x2e>
        return 0.0f;
 800172c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8001784 <Motor_GetAngle+0x80>
 8001730:	e022      	b.n	8001778 <Motor_GetAngle+0x74>
    }

    // STM32 Encoder Mode x4 模式 (上下數都計數)
    // 馬達轉一圈的 Pulse 數 = PPR * 4
    float pulses_per_motor_rev = motor->config.encoder_ppr * 4.0f;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001738:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800173c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001740:	edc7 7a03 	vstr	s15, [r7, #12]

    // 總輸出軸轉數 = 總 Pulse / (馬達每圈Pulse * 減速比)
    float output_revs = (float)motor->total_pulse_count / (pulses_per_motor_rev * motor->config.gear_ratio);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800174a:	4610      	mov	r0, r2
 800174c:	4619      	mov	r1, r3
 800174e:	f7fe fe29 	bl	80003a4 <__aeabi_l2f>
 8001752:	ee06 0a90 	vmov	s13, r0
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800175c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001760:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001764:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001768:	edc7 7a02 	vstr	s15, [r7, #8]

    // 轉換為角度
    return output_revs * 360.0f;
 800176c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001770:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001788 <Motor_GetAngle+0x84>
 8001774:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001778:	eeb0 0a67 	vmov.f32	s0, s15
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	00000000 	.word	0x00000000
 8001788:	43b40000 	.word	0x43b40000

0800178c <Motor_SetSpeed>:
        __HAL_TIM_SET_COUNTER(motor->config.htim_encoder, 0);
        motor->last_counter_val = 0;
    }
}

void Motor_SetSpeed(Motor_t *motor, int32_t rpm) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
    motor->current_rpm_cmd = rpm;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (motor->is_enabled && motor->ops && motor->ops->set_speed) {
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00e      	beq.n	80017c4 <Motor_SetSpeed+0x38>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d00a      	beq.n	80017c4 <Motor_SetSpeed+0x38>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d005      	beq.n	80017c4 <Motor_SetSpeed+0x38>
        motor->ops->set_speed(motor, rpm);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	6839      	ldr	r1, [r7, #0]
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	4798      	blx	r3
    }
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <Motor_Start>:

void Motor_Start(Motor_t *motor) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
    motor->is_enabled = true;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    if (motor->ops && motor->ops->set_enable) {
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00a      	beq.n	80017fa <Motor_Start+0x2e>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d005      	beq.n	80017fa <Motor_Start+0x2e>
        motor->ops->set_enable(motor, true);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	2101      	movs	r1, #1
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	4798      	blx	r3
    }
    Motor_SetSpeed(motor, motor->current_rpm_cmd);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4619      	mov	r1, r3
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ffc3 	bl	800178c <Motor_SetSpeed>
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <Motor_Stop>:

void Motor_Stop(Motor_t *motor) {
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
    motor->is_enabled = false;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    Motor_SetSpeed(motor, 0);
 800181e:	2100      	movs	r1, #0
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff ffb3 	bl	800178c <Motor_SetSpeed>
    if (motor->ops && motor->ops->set_enable) {
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00a      	beq.n	8001844 <Motor_Stop+0x36>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d005      	beq.n	8001844 <Motor_Stop+0x36>
        motor->ops->set_enable(motor, false);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2100      	movs	r1, #0
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	4798      	blx	r3
    }
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <Motor_System_Config>:

// ==========================================================
// 4. 系統配置函式
// ==========================================================

void Motor_System_Config(void) {
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0

    // --- 13-Pin 馬達配置 ---
    motor_joint_13pin.type = MOTOR_TYPE_FREQ_13PIN;
 8001850:	4b25      	ldr	r3, [pc, #148]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]

    // 速度 Timer
    motor_joint_13pin.config.htim_pwm = &htim2;
 8001856:	4b24      	ldr	r3, [pc, #144]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001858:	4a24      	ldr	r2, [pc, #144]	@ (80018ec <Motor_System_Config+0xa0>)
 800185a:	605a      	str	r2, [r3, #4]
    motor_joint_13pin.config.tim_channel = TIM_CHANNEL_1; // PA5
 800185c:	4b22      	ldr	r3, [pc, #136]	@ (80018e8 <Motor_System_Config+0x9c>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]

    // [新增] Encoder Timer (假設用 TIM4)
    motor_joint_13pin.config.htim_encoder = &htim4; // PB6, PB7
 8001862:	4b21      	ldr	r3, [pc, #132]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001864:	4a22      	ldr	r2, [pc, #136]	@ (80018f0 <Motor_System_Config+0xa4>)
 8001866:	60da      	str	r2, [r3, #12]

    // GPIO
    motor_joint_13pin.config.enable_port = GPIOC;
 8001868:	4b1f      	ldr	r3, [pc, #124]	@ (80018e8 <Motor_System_Config+0x9c>)
 800186a:	4a22      	ldr	r2, [pc, #136]	@ (80018f4 <Motor_System_Config+0xa8>)
 800186c:	619a      	str	r2, [r3, #24]
    motor_joint_13pin.config.enable_pin = GPIO_PIN_1; // START
 800186e:	4b1e      	ldr	r3, [pc, #120]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001870:	2202      	movs	r2, #2
 8001872:	839a      	strh	r2, [r3, #28]
    motor_joint_13pin.config.dir_port = GPIOC;
 8001874:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001876:	4a1f      	ldr	r2, [pc, #124]	@ (80018f4 <Motor_System_Config+0xa8>)
 8001878:	611a      	str	r2, [r3, #16]
    motor_joint_13pin.config.dir_pin = GPIO_PIN_2;    // DIR
 800187a:	4b1b      	ldr	r3, [pc, #108]	@ (80018e8 <Motor_System_Config+0x9c>)
 800187c:	2204      	movs	r2, #4
 800187e:	829a      	strh	r2, [r3, #20]

    // 參數
    motor_joint_13pin.config.max_rpm = 6000;
 8001880:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001882:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001886:	621a      	str	r2, [r3, #32]
    motor_joint_13pin.config.encoder_ppr = 100.0f;  // Nidec 規格書值
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <Motor_System_Config+0x9c>)
 800188a:	4a1b      	ldr	r2, [pc, #108]	@ (80018f8 <Motor_System_Config+0xac>)
 800188c:	629a      	str	r2, [r3, #40]	@ 0x28
    motor_joint_13pin.config.gear_ratio = 50.0f;    // [請依實際減速比修改] 假設 50:1
 800188e:	4b16      	ldr	r3, [pc, #88]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001890:	4a1a      	ldr	r2, [pc, #104]	@ (80018fc <Motor_System_Config+0xb0>)
 8001892:	625a      	str	r2, [r3, #36]	@ 0x24

    Motor_Init(&motor_joint_13pin);
 8001894:	4814      	ldr	r0, [pc, #80]	@ (80018e8 <Motor_System_Config+0x9c>)
 8001896:	f7ff fea3 	bl	80015e0 <Motor_Init>


    // --- 8-Pin 馬達配置 ---
    motor_joint_8pin.type = MOTOR_TYPE_PWM_8PIN;
 800189a:	4b19      	ldr	r3, [pc, #100]	@ (8001900 <Motor_System_Config+0xb4>)
 800189c:	2201      	movs	r2, #1
 800189e:	701a      	strb	r2, [r3, #0]

    // 速度 Timer
    motor_joint_8pin.config.htim_pwm = &htim3;
 80018a0:	4b17      	ldr	r3, [pc, #92]	@ (8001900 <Motor_System_Config+0xb4>)
 80018a2:	4a18      	ldr	r2, [pc, #96]	@ (8001904 <Motor_System_Config+0xb8>)
 80018a4:	605a      	str	r2, [r3, #4]
    motor_joint_8pin.config.tim_channel = TIM_CHANNEL_1; // PB4
 80018a6:	4b16      	ldr	r3, [pc, #88]	@ (8001900 <Motor_System_Config+0xb4>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]

    // [新增] Encoder Timer (假設用 TIM1)
    motor_joint_8pin.config.htim_encoder = &htim1; // PA8, PA9
 80018ac:	4b14      	ldr	r3, [pc, #80]	@ (8001900 <Motor_System_Config+0xb4>)
 80018ae:	4a16      	ldr	r2, [pc, #88]	@ (8001908 <Motor_System_Config+0xbc>)
 80018b0:	60da      	str	r2, [r3, #12]

    // GPIO
    motor_joint_8pin.config.enable_port = GPIOC;
 80018b2:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <Motor_System_Config+0xb4>)
 80018b4:	4a0f      	ldr	r2, [pc, #60]	@ (80018f4 <Motor_System_Config+0xa8>)
 80018b6:	619a      	str	r2, [r3, #24]
    motor_joint_8pin.config.enable_pin = GPIO_PIN_4; // BRAKE
 80018b8:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <Motor_System_Config+0xb4>)
 80018ba:	2210      	movs	r2, #16
 80018bc:	839a      	strh	r2, [r3, #28]
    motor_joint_8pin.config.dir_port = GPIOC;
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <Motor_System_Config+0xb4>)
 80018c0:	4a0c      	ldr	r2, [pc, #48]	@ (80018f4 <Motor_System_Config+0xa8>)
 80018c2:	611a      	str	r2, [r3, #16]
    motor_joint_8pin.config.dir_pin = GPIO_PIN_5;    // DIR
 80018c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <Motor_System_Config+0xb4>)
 80018c6:	2220      	movs	r2, #32
 80018c8:	829a      	strh	r2, [r3, #20]

    // 參數
    motor_joint_8pin.config.max_rpm = 6300;
 80018ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <Motor_System_Config+0xb4>)
 80018cc:	f641 029c 	movw	r2, #6300	@ 0x189c
 80018d0:	621a      	str	r2, [r3, #32]
    motor_joint_8pin.config.encoder_ppr = 100.0f; // Nidec 規格書值
 80018d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <Motor_System_Config+0xb4>)
 80018d4:	4a08      	ldr	r2, [pc, #32]	@ (80018f8 <Motor_System_Config+0xac>)
 80018d6:	629a      	str	r2, [r3, #40]	@ 0x28
    motor_joint_8pin.config.gear_ratio = 30.0f;   // [請依實際減速比修改] 假設 30:1
 80018d8:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <Motor_System_Config+0xb4>)
 80018da:	4a0c      	ldr	r2, [pc, #48]	@ (800190c <Motor_System_Config+0xc0>)
 80018dc:	625a      	str	r2, [r3, #36]	@ 0x24

    Motor_Init(&motor_joint_8pin);
 80018de:	4808      	ldr	r0, [pc, #32]	@ (8001900 <Motor_System_Config+0xb4>)
 80018e0:	f7ff fe7e 	bl	80015e0 <Motor_Init>
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	200001e8 	.word	0x200001e8
 80018ec:	200000c4 	.word	0x200000c4
 80018f0:	20000154 	.word	0x20000154
 80018f4:	40020800 	.word	0x40020800
 80018f8:	42c80000 	.word	0x42c80000
 80018fc:	42480000 	.word	0x42480000
 8001900:	20000230 	.word	0x20000230
 8001904:	2000010c 	.word	0x2000010c
 8001908:	2000007c 	.word	0x2000007c
 800190c:	41f00000 	.word	0x41f00000

08001910 <_ZN18PositionControllerC1Effff>:
#include <cmath>

class PositionController {
public:
    // 建構子：設定 Kp, Ki, Kd, 最大輸出轉速
    PositionController(float kp, float ki, float kd, float max_output_rpm)
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	6178      	str	r0, [r7, #20]
 8001918:	ed87 0a04 	vstr	s0, [r7, #16]
 800191c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001920:	ed87 1a02 	vstr	s2, [r7, #8]
 8001924:	edc7 1a01 	vstr	s3, [r7, #4]
        : _kp(kp), _ki(ki), _kd(kd), _max_output(max_output_rpm) {
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	60da      	str	r2, [r3, #12]
        reset();
 8001940:	6978      	ldr	r0, [r7, #20]
 8001942:	f000 f805 	bl	8001950 <_ZN18PositionController5resetEv>
    }
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	4618      	mov	r0, r3
 800194a:	3718      	adds	r7, #24
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <_ZN18PositionController5resetEv>:

    // 重置控制器狀態 (切換模式或剛啟動時呼叫)
    void reset() {
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
        _integral = 0.0f;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
        _prev_error = 0.0f;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f04f 0200 	mov.w	r2, #0
 8001966:	615a      	str	r2, [r3, #20]
    }
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_ZN18PositionController6updateEfff>:
    void setGains(float kp, float ki, float kd) {
        _kp = kp; _ki = ki; _kd = kd;
    }

    // 核心計算函式：輸入 (目標角度, 當前角度, dt), 輸出 (目標 RPM)
    float update(float target_angle, float current_angle, float dt) {
 8001974:	b480      	push	{r7}
 8001976:	b08b      	sub	sp, #44	@ 0x2c
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001980:	edc7 0a01 	vstr	s1, [r7, #4]
 8001984:	ed87 1a00 	vstr	s2, [r7]
        // 1. 計算誤差
        float error = target_angle - current_angle;
 8001988:	ed97 7a02 	vldr	s14, [r7, #8]
 800198c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001990:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001994:	edc7 7a08 	vstr	s15, [r7, #32]

        // 2. 比例項 (P)
        float p_out = _kp * error;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	edd3 7a00 	vldr	s15, [r3]
 800199e:	ed97 7a08 	vldr	s14, [r7, #32]
 80019a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a6:	edc7 7a07 	vstr	s15, [r7, #28]

        // 3. 積分項 (I) - 包含抗飽和 (Anti-Windup)
        _integral += error * dt;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	ed93 7a04 	vldr	s14, [r3, #16]
 80019b0:	edd7 6a08 	vldr	s13, [r7, #32]
 80019b4:	edd7 7a00 	vldr	s15, [r7]
 80019b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	edc3 7a04 	vstr	s15, [r3, #16]
        float i_out = _ki * _integral;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	edd3 7a04 	vldr	s15, [r3, #16]
 80019d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d6:	edc7 7a06 	vstr	s15, [r7, #24]

        // 簡單的積分限制，防止誤差累積過大導致暴衝
        // 實務上也可以限制 _integral 本身的大小

        // 4. 微分項 (D)
        float derivative = (error - _prev_error) / dt;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	edd3 7a05 	vldr	s15, [r3, #20]
 80019e0:	ed97 7a08 	vldr	s14, [r7, #32]
 80019e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80019e8:	ed97 7a00 	vldr	s14, [r7]
 80019ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019f0:	edc7 7a05 	vstr	s15, [r7, #20]
        float d_out = _kd * derivative;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80019fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80019fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a02:	edc7 7a04 	vstr	s15, [r7, #16]

        // 5. 總輸出 (計算出的理想 RPM)
        float output = p_out + i_out + d_out;
 8001a06:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a12:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // 6. 輸出限制 (Clamp)
        // 馬達轉速不能超過物理極限
        if (output > _max_output) output = _max_output;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a24:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001a28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	dd03      	ble.n	8001a3a <_ZN18PositionController6updateEfff+0xc6>
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a38:	e012      	b.n	8001a60 <_ZN18PositionController6updateEfff+0xec>
        else if (output < -_max_output) output = -_max_output;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a40:	eef1 7a67 	vneg.f32	s15, s15
 8001a44:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001a48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a50:	d506      	bpl.n	8001a60 <_ZN18PositionController6updateEfff+0xec>
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a58:	eef1 7a67 	vneg.f32	s15, s15
 8001a5c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // 7. 儲存狀態
        _prev_error = error;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6a3a      	ldr	r2, [r7, #32]
 8001a64:	615a      	str	r2, [r3, #20]

        return output;
 8001a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a68:	ee07 3a90 	vmov	s15, r3
    }
 8001a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a70:	372c      	adds	r7, #44	@ 0x2c
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <_ZN17FiveBarKinematicsC1Efff>:
     * @brief 建構子
     * @param l1 主動臂長度 (連接馬達的短臂)
     * @param l2 從動臂長度 (連接末端的長臂)
     * @param d  兩馬達軸心間距
     */
    FiveBarKinematics(float l1, float l2, float d)
 8001a7a:	b480      	push	{r7}
 8001a7c:	b085      	sub	sp, #20
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	60f8      	str	r0, [r7, #12]
 8001a82:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a86:	edc7 0a01 	vstr	s1, [r7, #4]
 8001a8a:	ed87 1a00 	vstr	s2, [r7]
        : L1(l1), L2(l2), D(d) {}
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	68ba      	ldr	r2, [r7, #8]
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
	...

08001ab0 <_ZN17FiveBarKinematics7deg2radEf>:
     * @return 末端座標 (若無解返回 0,0)
     */
    Point2D solveFK(float theta1, float theta2);

    // 輔助：角度轉換
    static float deg2rad(float deg) { return deg * 0.0174532925f; }
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001aba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001abe:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001ad4 <_ZN17FiveBarKinematics7deg2radEf+0x24>
 8001ac2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	3c8efa35 	.word	0x3c8efa35

08001ad8 <_ZN17FiveBarKinematics7rad2degEf>:
    static float rad2deg(float rad) { return rad * 57.2957795f; }
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ae2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ae6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001afc <_ZN17FiveBarKinematics7rad2degEf+0x24>
 8001aea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aee:	eeb0 0a67 	vmov.f32	s0, s15
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	42652ee1 	.word	0x42652ee1

08001b00 <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b0e:	d205      	bcs.n	8001b1c <_ZSt16__deque_buf_sizej+0x1c>
 8001b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	e000      	b.n	8001b1e <_ZSt16__deque_buf_sizej+0x1e>
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	4618      	mov	r0, r3
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
	...

08001b2c <Robot_Init>:


// ==========================================================
// 1. 初始化
// ==========================================================
extern "C" void Robot_Init(void) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
    // 呼叫 C 語言底層驅動初始化
    Motor_System_Config();
 8001b30:	f7ff fe8c 	bl	800184c <Motor_System_Config>

    // 重置 PID 狀態
    joint1_pid.reset();
 8001b34:	4807      	ldr	r0, [pc, #28]	@ (8001b54 <Robot_Init+0x28>)
 8001b36:	f7ff ff0b 	bl	8001950 <_ZN18PositionController5resetEv>
    joint2_pid.reset();
 8001b3a:	4807      	ldr	r0, [pc, #28]	@ (8001b58 <Robot_Init+0x2c>)
 8001b3c:	f7ff ff08 	bl	8001950 <_ZN18PositionController5resetEv>

    // 預設目標設為當前位置 (防止開機暴衝)
    // 注意：這裡假設開機時已經在某個合理位置，且已手動歸零
    // 如果沒有歸零，Encoder 值會是 0，IK 可能解不出來
    target_x = 0.0f;
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <Robot_Init+0x30>)
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
    target_y = 150.0f;
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <Robot_Init+0x34>)
 8001b4a:	4a06      	ldr	r2, [pc, #24]	@ (8001b64 <Robot_Init+0x38>)
 8001b4c:	601a      	str	r2, [r3, #0]
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000284 	.word	0x20000284
 8001b58:	2000029c 	.word	0x2000029c
 8001b5c:	200002b4 	.word	0x200002b4
 8001b60:	20000000 	.word	0x20000000
 8001b64:	43160000 	.word	0x43160000

08001b68 <Robot_SetTestMode>:
}

// ==========================================================
// 測試模式 API
// ==========================================================
extern "C" void Robot_SetTestMode(bool enable) {
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]
    test_mode = enable;
 8001b72:	4a07      	ldr	r2, [pc, #28]	@ (8001b90 <Robot_SetTestMode+0x28>)
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	7013      	strb	r3, [r2, #0]
    if (enable) {
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <Robot_SetTestMode+0x1c>
        ik_mode_enabled = false;  // 測試模式下關閉運動學控制
 8001b7e:	4b05      	ldr	r3, [pc, #20]	@ (8001b94 <Robot_SetTestMode+0x2c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
    }
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	200002b9 	.word	0x200002b9
 8001b94:	200002b8 	.word	0x200002b8

08001b98 <Robot_Loop>:
    test_rpm_motor2 = rpm_motor2;
}
// ==========================================================
// 3. 核心控制迴圈 (請在 Timer 中斷或 main loop 固定呼叫)
// ==========================================================
extern "C" void Robot_Loop(float dt_seconds) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	ed2d 8b02 	vpush	{d8}
 8001b9e:	b090      	sub	sp, #64	@ 0x40
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	ed87 0a01 	vstr	s0, [r7, #4]
    // --- 測試模式：直接控制馬達速度 ---
    if (test_mode == true) {
 8001ba6:	4b5f      	ldr	r3, [pc, #380]	@ (8001d24 <Robot_Loop+0x18c>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d118      	bne.n	8001be0 <Robot_Loop+0x48>
        // 更新編碼器數據（仍需讀取位置回饋）
        Motor_Update(&motor_joint_13pin);
 8001bae:	485e      	ldr	r0, [pc, #376]	@ (8001d28 <Robot_Loop+0x190>)
 8001bb0:	f7ff fd60 	bl	8001674 <Motor_Update>
        Motor_Update(&motor_joint_8pin);
 8001bb4:	485d      	ldr	r0, [pc, #372]	@ (8001d2c <Robot_Loop+0x194>)
 8001bb6:	f7ff fd5d 	bl	8001674 <Motor_Update>
        
        // 確保馬達啟動
        Motor_Start(&motor_joint_13pin);
 8001bba:	485b      	ldr	r0, [pc, #364]	@ (8001d28 <Robot_Loop+0x190>)
 8001bbc:	f7ff fe06 	bl	80017cc <Motor_Start>
        Motor_Start(&motor_joint_8pin);
 8001bc0:	485a      	ldr	r0, [pc, #360]	@ (8001d2c <Robot_Loop+0x194>)
 8001bc2:	f7ff fe03 	bl	80017cc <Motor_Start>
        
        // 直接設定速度，不經過 PID 和運動學
        Motor_SetSpeed(&motor_joint_13pin, test_rpm_motor1);
 8001bc6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d30 <Robot_Loop+0x198>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4856      	ldr	r0, [pc, #344]	@ (8001d28 <Robot_Loop+0x190>)
 8001bce:	f7ff fddd 	bl	800178c <Motor_SetSpeed>
        Motor_SetSpeed(&motor_joint_8pin, test_rpm_motor2);
 8001bd2:	4b58      	ldr	r3, [pc, #352]	@ (8001d34 <Robot_Loop+0x19c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4854      	ldr	r0, [pc, #336]	@ (8001d2c <Robot_Loop+0x194>)
 8001bda:	f7ff fdd7 	bl	800178c <Motor_SetSpeed>
        
        return;  // 測試模式下不執行後續的運動學和 PID 控制
 8001bde:	e09c      	b.n	8001d1a <Robot_Loop+0x182>
    }
    // --- 步驟 A: 讀取感測器 (Feedback) ---
    // 呼叫底層驅動讀取 Encoder
    Motor_Update(&motor_joint_13pin);
 8001be0:	4851      	ldr	r0, [pc, #324]	@ (8001d28 <Robot_Loop+0x190>)
 8001be2:	f7ff fd47 	bl	8001674 <Motor_Update>
    Motor_Update(&motor_joint_8pin);
 8001be6:	4851      	ldr	r0, [pc, #324]	@ (8001d2c <Robot_Loop+0x194>)
 8001be8:	f7ff fd44 	bl	8001674 <Motor_Update>

    // 取得真實角度 (Degree)
    // 注意：這裡可能需要加上歸零後的 Offset
    // 例如: float real_theta1 = Motor_GetAngle(&motor_joint_13pin) + JOINT1_OFFSET;
    float real_theta1 = Motor_GetAngle(&motor_joint_13pin);
 8001bec:	484e      	ldr	r0, [pc, #312]	@ (8001d28 <Robot_Loop+0x190>)
 8001bee:	f7ff fd89 	bl	8001704 <Motor_GetAngle>
 8001bf2:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float real_theta2 = Motor_GetAngle(&motor_joint_8pin);
 8001bf6:	484d      	ldr	r0, [pc, #308]	@ (8001d2c <Robot_Loop+0x194>)
 8001bf8:	f7ff fd84 	bl	8001704 <Motor_GetAngle>
 8001bfc:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    // --- 步驟 B: 計算目標角度 (Setpoint) ---
    float target_angle1_deg = real_theta1; // 預設保持現狀
 8001c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float target_angle2_deg = real_theta2;
 8001c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c06:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (ik_mode_enabled) {
 8001c08:	4b4b      	ldr	r3, [pc, #300]	@ (8001d38 <Robot_Loop+0x1a0>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d027      	beq.n	8001c60 <Robot_Loop+0xc8>
        // 使用運動學解算 (IK)
        MotorAngles solution = kinematics.solveIK({target_x, target_y});
 8001c10:	4b4a      	ldr	r3, [pc, #296]	@ (8001d3c <Robot_Loop+0x1a4>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	623b      	str	r3, [r7, #32]
 8001c16:	4b4a      	ldr	r3, [pc, #296]	@ (8001d40 <Robot_Loop+0x1a8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c1c:	f107 030c 	add.w	r3, r7, #12
 8001c20:	ed97 7a08 	vldr	s14, [r7, #32]
 8001c24:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c28:	2201      	movs	r2, #1
 8001c2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c2e:	eef0 0a67 	vmov.f32	s1, s15
 8001c32:	4944      	ldr	r1, [pc, #272]	@ (8001d44 <Robot_Loop+0x1ac>)
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7fe fe33 	bl	80008a0 <_ZN17FiveBarKinematics7solveIKE7Point2Di>

        if (solution.is_reachable) {
 8001c3a:	7d3b      	ldrb	r3, [r7, #20]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d00f      	beq.n	8001c60 <Robot_Loop+0xc8>
            // IK 算出來是 Radian，轉成 Degree 給 PID 用
            target_angle1_deg = FiveBarKinematics::rad2deg(solution.theta1);
 8001c40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c44:	eeb0 0a67 	vmov.f32	s0, s15
 8001c48:	f7ff ff46 	bl	8001ad8 <_ZN17FiveBarKinematics7rad2degEf>
 8001c4c:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
            target_angle2_deg = FiveBarKinematics::rad2deg(solution.theta2);
 8001c50:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c54:	eeb0 0a67 	vmov.f32	s0, s15
 8001c58:	f7ff ff3e 	bl	8001ad8 <_ZN17FiveBarKinematics7rad2degEf>
 8001c5c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
        }
    }

    // --- 步驟 C: 安全檢查 (FK) ---
    // 利用正向運動學檢查當前位置是否撞機
    Point2D current_pos = kinematics.solveFK(
 8001c60:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001c64:	f7ff ff24 	bl	8001ab0 <_ZN17FiveBarKinematics7deg2radEf>
 8001c68:	eeb0 8a40 	vmov.f32	s16, s0
 8001c6c:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8001c70:	f7ff ff1e 	bl	8001ab0 <_ZN17FiveBarKinematics7deg2radEf>
 8001c74:	eef0 7a40 	vmov.f32	s15, s0
 8001c78:	eef0 0a67 	vmov.f32	s1, s15
 8001c7c:	eeb0 0a48 	vmov.f32	s0, s16
 8001c80:	4830      	ldr	r0, [pc, #192]	@ (8001d44 <Robot_Loop+0x1ac>)
 8001c82:	f7fe ff51 	bl	8000b28 <_ZN17FiveBarKinematics7solveFKEff>
 8001c86:	eeb0 7a40 	vmov.f32	s14, s0
 8001c8a:	eef0 7a60 	vmov.f32	s15, s1
 8001c8e:	ed87 7a06 	vstr	s14, [r7, #24]
 8001c92:	edc7 7a07 	vstr	s15, [r7, #28]
        FiveBarKinematics::deg2rad(real_theta1),
        FiveBarKinematics::deg2rad(real_theta2)
    );

    // 虛擬圍籬範例：如果 Y < 10mm (太靠近底座)，強制停止
    if (current_pos.y < 10.0f && ik_mode_enabled) {
 8001c96:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c9a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001c9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca6:	d50a      	bpl.n	8001cbe <Robot_Loop+0x126>
 8001ca8:	4b23      	ldr	r3, [pc, #140]	@ (8001d38 <Robot_Loop+0x1a0>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d006      	beq.n	8001cbe <Robot_Loop+0x126>
        Motor_Stop(&motor_joint_13pin);
 8001cb0:	481d      	ldr	r0, [pc, #116]	@ (8001d28 <Robot_Loop+0x190>)
 8001cb2:	f7ff fdac 	bl	800180e <Motor_Stop>
        Motor_Stop(&motor_joint_8pin);
 8001cb6:	481d      	ldr	r0, [pc, #116]	@ (8001d2c <Robot_Loop+0x194>)
 8001cb8:	f7ff fda9 	bl	800180e <Motor_Stop>
        return; // 跳過 PID 計算
 8001cbc:	e02d      	b.n	8001d1a <Robot_Loop+0x182>
    }

    // --- 步驟 D: PID 計算 (Control) ---
    // 確保馬達處於啟動狀態
    Motor_Start(&motor_joint_13pin);
 8001cbe:	481a      	ldr	r0, [pc, #104]	@ (8001d28 <Robot_Loop+0x190>)
 8001cc0:	f7ff fd84 	bl	80017cc <Motor_Start>
    Motor_Start(&motor_joint_8pin);
 8001cc4:	4819      	ldr	r0, [pc, #100]	@ (8001d2c <Robot_Loop+0x194>)
 8001cc6:	f7ff fd81 	bl	80017cc <Motor_Start>

    // 計算速度命令 (RPM)
    float cmd_rpm1 = joint1_pid.update(target_angle1_deg, real_theta1, dt_seconds);
 8001cca:	ed97 1a01 	vldr	s2, [r7, #4]
 8001cce:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 8001cd2:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001cd6:	481c      	ldr	r0, [pc, #112]	@ (8001d48 <Robot_Loop+0x1b0>)
 8001cd8:	f7ff fe4c 	bl	8001974 <_ZN18PositionController6updateEfff>
 8001cdc:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float cmd_rpm2 = joint2_pid.update(target_angle2_deg, real_theta2, dt_seconds);
 8001ce0:	ed97 1a01 	vldr	s2, [r7, #4]
 8001ce4:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8001ce8:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001cec:	4817      	ldr	r0, [pc, #92]	@ (8001d4c <Robot_Loop+0x1b4>)
 8001cee:	f7ff fe41 	bl	8001974 <_ZN18PositionController6updateEfff>
 8001cf2:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

    // --- 步驟 E: 輸出到底層 (Output) ---
    // 將 float RPM 轉為 int32 傳給底層驅動
    Motor_SetSpeed(&motor_joint_13pin, (int32_t)cmd_rpm1);
 8001cf6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001cfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cfe:	ee17 1a90 	vmov	r1, s15
 8001d02:	4809      	ldr	r0, [pc, #36]	@ (8001d28 <Robot_Loop+0x190>)
 8001d04:	f7ff fd42 	bl	800178c <Motor_SetSpeed>
    Motor_SetSpeed(&motor_joint_8pin, (int32_t)cmd_rpm2);
 8001d08:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d10:	ee17 1a90 	vmov	r1, s15
 8001d14:	4805      	ldr	r0, [pc, #20]	@ (8001d2c <Robot_Loop+0x194>)
 8001d16:	f7ff fd39 	bl	800178c <Motor_SetSpeed>
}
 8001d1a:	3740      	adds	r7, #64	@ 0x40
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	ecbd 8b02 	vpop	{d8}
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	200002b9 	.word	0x200002b9
 8001d28:	200001e8 	.word	0x200001e8
 8001d2c:	20000230 	.word	0x20000230
 8001d30:	200002bc 	.word	0x200002bc
 8001d34:	200002c0 	.word	0x200002c0
 8001d38:	200002b8 	.word	0x200002b8
 8001d3c:	200002b4 	.word	0x200002b4
 8001d40:	20000000 	.word	0x20000000
 8001d44:	20000278 	.word	0x20000278
 8001d48:	20000284 	.word	0x20000284
 8001d4c:	2000029c 	.word	0x2000029c

08001d50 <_ZNSt5dequeI15TrajectoryPointSaIS0_EEC1Ev>:

      /**
       *  @brief  Creates a %deque with no elements.
       */
#if __cplusplus >= 201103L
      deque() = default;
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 f827 	bl	8001dae <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EEC1Ev>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEEC1IS3_vEEv>:
      queue(const _Sequence& __c = _Sequence())
      : c(__c) { }
#else
      template<typename _Seq = _Sequence, typename _Requires = typename
	       enable_if<is_default_constructible<_Seq>::value>::type>
	queue()
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
	: c() { }
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4618      	mov	r0, r3
 8001d76:	2328      	movs	r3, #40	@ 0x28
 8001d78:	461a      	mov	r2, r3
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	f004 f928 	bl	8005fd0 <memset>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff ffe4 	bl	8001d50 <_ZNSt5dequeI15TrajectoryPointSaIS0_EEC1Ev>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implD1Ev>:
      struct _Deque_impl
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b084      	sub	sp, #16
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f000 f978 	bl	8002094 <_ZNSt15__new_allocatorI15TrajectoryPointED1Ev>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EEC1Ev>:
      _Deque_base()
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 f850 	bl	8001e5e <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 f85d 	bl	8001e80 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_initialize_mapEj>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d010      	beq.n	8001e02 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8001de8:	3304      	adds	r3, #4
 8001dea:	461a      	mov	r2, r3
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f000 f8aa 	bl	8001f46 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6819      	ldr	r1, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f8bd 	bl	8001f7c <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_deallocate_mapEPPS0_j>
    }
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff ffc4 	bl	8001d92 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implD1Ev>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <_ZNSt5dequeI15TrajectoryPointSaIS0_EED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08a      	sub	sp, #40	@ 0x28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8001e1c:	f107 0308 	add.w	r3, r7, #8
 8001e20:	6879      	ldr	r1, [r7, #4]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 f8cb 	bl	8001fbe <_ZNSt5dequeI15TrajectoryPointSaIS0_EE5beginEv>
 8001e28:	f107 0318 	add.w	r3, r7, #24
 8001e2c:	6879      	ldr	r1, [r7, #4]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 f8d4 	bl	8001fdc <_ZNSt5dequeI15TrajectoryPointSaIS0_EE3endEv>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 f8df 	bl	8001ffa <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	f107 0218 	add.w	r2, r7, #24
 8001e42:	f107 0108 	add.w	r1, r7, #8
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f8fe 	bl	8002048 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE15_M_destroy_dataESt15_Deque_iteratorIS0_RS0_PS0_ES6_RKS1_>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff ffbe 	bl	8001dd0 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EED1Ev>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4618      	mov	r0, r3
 8001e58:	3728      	adds	r7, #40	@ 0x28
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b084      	sub	sp, #16
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f000 f8f6 	bl	8002062 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_Deque_impl_dataC1Ev>
	{ }
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 8001e80:	b590      	push	{r4, r7, lr}
 8001e82:	b089      	sub	sp, #36	@ 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 8001e8a:	2010      	movs	r0, #16
 8001e8c:	f7ff fe38 	bl	8001b00 <_ZSt16__deque_buf_sizej>
 8001e90:	4602      	mov	r2, r0
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e98:	3301      	adds	r3, #1
 8001e9a:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8001e9c:	2308      	movs	r3, #8
 8001e9e:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	3302      	adds	r3, #2
 8001ea4:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8001ea6:	f107 0210 	add.w	r2, r7, #16
 8001eaa:	f107 030c 	add.w	r3, r7, #12
 8001eae:	4611      	mov	r1, r2
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f000 f8fa 	bl	80020aa <_ZSt3maxIjERKT_S2_S2_>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 f904 	bl	80020d2 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_allocate_mapEj>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6859      	ldr	r1, [r3, #4]
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	1acb      	subs	r3, r1, r3
 8001edc:	085b      	lsrs	r3, r3, #1
 8001ede:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 8001ee0:	4413      	add	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4413      	add	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	69b9      	ldr	r1, [r7, #24]
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 f90e 	bl	8002114 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_>
      this->_M_impl._M_start._M_set_node(__nstart);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	3308      	adds	r3, #8
 8001efc:	69b9      	ldr	r1, [r7, #24]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 f923 	bl	800214a <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f103 0218 	add.w	r2, r3, #24
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	3b04      	subs	r3, #4
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4610      	mov	r0, r2
 8001f12:	f000 f91a 	bl	800214a <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	68da      	ldr	r2, [r3, #12]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8001f22:	2010      	movs	r0, #16
 8001f24:	f7ff fdec 	bl	8001b00 <_ZSt16__deque_buf_sizej>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001f30:	fb01 f202 	mul.w	r2, r1, r2
 8001f34:	1a9b      	subs	r3, r3, r2
					+ __num_elements
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	619a      	str	r2, [r3, #24]
    }
 8001f3e:	bf00      	nop
 8001f40:	3724      	adds	r7, #36	@ 0x24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd90      	pop	{r4, r7, pc}

08001f46 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_>:
    _Deque_base<_Tp, _Alloc>::
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	60f8      	str	r0, [r7, #12]
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	e008      	b.n	8001f6a <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_+0x24>
	_M_deallocate_node(*__n);
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 f90c 	bl	800217c <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE18_M_deallocate_nodeEPS0_>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	3304      	adds	r3, #4
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	697a      	ldr	r2, [r7, #20]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d3f2      	bcc.n	8001f58 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_destroy_nodesEPPS0_S4_+0x12>
    }
 8001f72:	bf00      	nop
 8001f74:	bf00      	nop
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE17_M_deallocate_mapEPPS0_j>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	68f9      	ldr	r1, [r7, #12]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f90c 	bl	80021ac <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE20_M_get_map_allocatorEv>
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	61fb      	str	r3, [r7, #28]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	61bb      	str	r3, [r7, #24]
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
      { __a.deallocate(__p, __n); }
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	69f9      	ldr	r1, [r7, #28]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 f95f 	bl	8002268 <_ZNSt15__new_allocatorIP15TrajectoryPointE10deallocateEPS1_j>
 8001faa:	bf00      	nop
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f000 f94e 	bl	8002252 <_ZNSt15__new_allocatorIP15TrajectoryPointED1Ev>
      }
 8001fb6:	bf00      	nop
 8001fb8:	3720      	adds	r7, #32
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <_ZNSt5dequeI15TrajectoryPointSaIS0_EE5beginEv>:
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      _GLIBCXX_NODISCARD
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
 8001fc6:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	3308      	adds	r3, #8
 8001fcc:	4619      	mov	r1, r3
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 f81e 	bl	8002010 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1ERKS3_>
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <_ZNSt5dequeI15TrajectoryPointSaIS0_EE3endEv>:
       *  element in the %deque.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD
      iterator
      end() _GLIBCXX_NOEXCEPT
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	3318      	adds	r3, #24
 8001fea:	4619      	mov	r1, r3
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 f80f 	bl	8002010 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1ERKS3_>
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1ERKS3_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	68da      	ldr	r2, [r3, #12]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	60da      	str	r2, [r3, #12]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <_ZNSt5dequeI15TrajectoryPointSaIS0_EE15_M_destroy_dataESt15_Deque_iteratorIS0_RS0_PS0_ES6_RKS1_>:
	void
	_M_destroy_data(iterator __first, iterator __last, const _Alloc1&)
	{ _M_destroy_data_aux(__first, __last); }

      void
      _M_destroy_data(iterator __first, iterator __last,
 8002048:	b480      	push	{r7}
 800204a:	b08d      	sub	sp, #52	@ 0x34
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
 8002054:	603b      	str	r3, [r7, #0]
		      const std::allocator<_Tp>&)
      {
	if (!__has_trivial_destructor(value_type))
	  _M_destroy_data_aux(__first, __last);
      }
 8002056:	bf00      	nop
 8002058:	3734      	adds	r7, #52	@ 0x34
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3308      	adds	r3, #8
 800207a:	4618      	mov	r0, r3
 800207c:	f000 f8a9 	bl	80021d2 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1Ev>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3318      	adds	r3, #24
 8002084:	4618      	mov	r0, r3
 8002086:	f000 f8a4 	bl	80021d2 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1Ev>
	{ }
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <_ZNSt15__new_allocatorI15TrajectoryPointED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
 80020b2:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d201      	bcs.n	80020c4 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	e000      	b.n	80020c6 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80020c4:	687b      	ldr	r3, [r7, #4]
    }
 80020c6:	4618      	mov	r0, r3
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 80020d2:	b590      	push	{r4, r7, lr}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80020dc:	f107 0308 	add.w	r3, r7, #8
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 f862 	bl	80021ac <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE20_M_get_map_allocatorEv>
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	60fb      	str	r3, [r7, #12]
      { return __a.allocate(__n); }
 80020ec:	f107 0308 	add.w	r3, r7, #8
 80020f0:	2200      	movs	r2, #0
 80020f2:	68f9      	ldr	r1, [r7, #12]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 f8c7 	bl	8002288 <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv>
 80020fa:	4604      	mov	r4, r0
 80020fc:	bf00      	nop
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 80020fe:	bf00      	nop
 8002100:	f107 0308 	add.w	r3, r7, #8
 8002104:	4618      	mov	r0, r3
 8002106:	f000 f8a4 	bl	8002252 <_ZNSt15__new_allocatorIP15TrajectoryPointED1Ev>
 800210a:	4623      	mov	r3, r4
      }
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	bd90      	pop	{r4, r7, pc}

08002114 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_>:
    _Deque_base<_Tp, _Alloc>::
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	e008      	b.n	8002138 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_+0x24>
	    *__cur = this->_M_allocate_node();
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f000 f86a 	bl	8002200 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_allocate_nodeEv>
 800212c:	4602      	mov	r2, r0
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	3304      	adds	r3, #4
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	429a      	cmp	r2, r3
 800213e:	d3f2      	bcc.n	8002126 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE15_M_create_nodesEPPS0_S4_+0x12>
    }
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E11_M_set_nodeEPS2_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 800214a:	b590      	push	{r4, r7, lr}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685c      	ldr	r4, [r3, #4]
 8002166:	f000 f861 	bl	800222c <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E14_S_buffer_sizeEv>
 800216a:	4603      	mov	r3, r0
 800216c:	011b      	lsls	r3, r3, #4
 800216e:	18e2      	adds	r2, r4, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	609a      	str	r2, [r3, #8]
      }
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	bd90      	pop	{r4, r7, pc}

0800217c <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE18_M_deallocate_nodeEPS0_>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b087      	sub	sp, #28
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 8002186:	687c      	ldr	r4, [r7, #4]
 8002188:	2010      	movs	r0, #16
 800218a:	f7ff fcb9 	bl	8001b00 <_ZSt16__deque_buf_sizej>
 800218e:	4602      	mov	r2, r0
 8002190:	617c      	str	r4, [r7, #20]
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	60fa      	str	r2, [r7, #12]
      { __a.deallocate(__p, __n); }
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	6939      	ldr	r1, [r7, #16]
 800219c:	6978      	ldr	r0, [r7, #20]
 800219e:	f000 f89c 	bl	80022da <_ZNSt15__new_allocatorI15TrajectoryPointE10deallocateEPS0_j>
 80021a2:	bf00      	nop
      }
 80021a4:	bf00      	nop
 80021a6:	371c      	adds	r7, #28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd90      	pop	{r4, r7, pc}

080021ac <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 80021b6:	6838      	ldr	r0, [r7, #0]
 80021b8:	f000 f840 	bl	800223c <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>
 80021bc:	4602      	mov	r2, r0
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	617b      	str	r3, [r7, #20]
 80021c2:	613a      	str	r2, [r7, #16]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	bf00      	nop
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_EC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 80021d2:	b480      	push	{r7}
 80021d4:	b083      	sub	sp, #12
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <_ZNSt11_Deque_baseI15TrajectoryPointSaIS0_EE16_M_allocate_nodeEv>:
      _M_allocate_node()
 8002200:	b590      	push	{r4, r7, lr}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 8002208:	687c      	ldr	r4, [r7, #4]
 800220a:	2010      	movs	r0, #16
 800220c:	f7ff fc78 	bl	8001b00 <_ZSt16__deque_buf_sizej>
 8002210:	4603      	mov	r3, r0
 8002212:	60fc      	str	r4, [r7, #12]
 8002214:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8002216:	2200      	movs	r2, #0
 8002218:	68b9      	ldr	r1, [r7, #8]
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f000 f86d 	bl	80022fa <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv>
 8002220:	4603      	mov	r3, r0
 8002222:	bf00      	nop
      }
 8002224:	4618      	mov	r0, r3
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	bd90      	pop	{r4, r7, pc}

0800222c <_ZNSt15_Deque_iteratorI15TrajectoryPointRS0_PS0_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8002230:	2010      	movs	r0, #16
 8002232:	f7ff fc65 	bl	8001b00 <_ZSt16__deque_buf_sizej>
 8002236:	4603      	mov	r3, r0
 8002238:	4618      	mov	r0, r3
 800223a:	bd80      	pop	{r7, pc}

0800223c <_ZNKSt11_Deque_baseI15TrajectoryPointSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <_ZNSt15__new_allocatorIP15TrajectoryPointED1Ev>:
 8002252:	b480      	push	{r7}
 8002254:	b083      	sub	sp, #12
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4618      	mov	r0, r3
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <_ZNSt15__new_allocatorIP15TrajectoryPointE10deallocateEPS1_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4619      	mov	r1, r3
 800227a:	68b8      	ldr	r0, [r7, #8]
 800227c:	f002 fd34 	bl	8004ce8 <_ZdlPvj>
      }
 8002280:	bf00      	nop
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002298:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	4293      	cmp	r3, r2
 80022a0:	bf8c      	ite	hi
 80022a2:	2301      	movhi	r3, #1
 80022a4:	2300      	movls	r3, #0
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	bf14      	ite	ne
 80022ac:	2301      	movne	r3, #1
 80022ae:	2300      	moveq	r3, #0
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d007      	beq.n	80022c6 <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022bc:	d301      	bcc.n	80022c2 <_ZNSt15__new_allocatorIP15TrajectoryPointE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 80022be:	f002 fd29 	bl	8004d14 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 80022c2:	f002 fd24 	bl	8004d0e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f002 fd0e 	bl	8004cec <_Znwj>
 80022d0:	4603      	mov	r3, r0
      }
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <_ZNSt15__new_allocatorI15TrajectoryPointE10deallocateEPS0_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80022da:	b580      	push	{r7, lr}
 80022dc:	b084      	sub	sp, #16
 80022de:	af00      	add	r7, sp, #0
 80022e0:	60f8      	str	r0, [r7, #12]
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	4619      	mov	r1, r3
 80022ec:	68b8      	ldr	r0, [r7, #8]
 80022ee:	f002 fcfb 	bl	8004ce8 <_ZdlPvj>
      }
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b086      	sub	sp, #24
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800230a:	f06f 4278 	mvn.w	r2, #4160749568	@ 0xf8000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	4293      	cmp	r3, r2
 8002312:	bf8c      	ite	hi
 8002314:	2301      	movhi	r3, #1
 8002316:	2300      	movls	r3, #0
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	bf14      	ite	ne
 800231e:	2301      	movne	r3, #1
 8002320:	2300      	moveq	r3, #0
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800232e:	d301      	bcc.n	8002334 <_ZNSt15__new_allocatorI15TrajectoryPointE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8002330:	f002 fcf0 	bl	8004d14 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002334:	f002 fceb 	bl	8004d0e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	4618      	mov	r0, r3
 800233e:	f002 fcd5 	bl	8004cec <_Znwj>
 8002342:	4603      	mov	r3, r0
      }
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <_Z41__static_initialization_and_destruction_0v>:
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
FiveBarKinematics kinematics(LINK_L1, LINK_L2, MOTOR_DIST_D);
 8002350:	ed9f 1a11 	vldr	s2, [pc, #68]	@ 8002398 <_Z41__static_initialization_and_destruction_0v+0x4c>
 8002354:	eddf 0a11 	vldr	s1, [pc, #68]	@ 800239c <_Z41__static_initialization_and_destruction_0v+0x50>
 8002358:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 80023a0 <_Z41__static_initialization_and_destruction_0v+0x54>
 800235c:	4811      	ldr	r0, [pc, #68]	@ (80023a4 <_Z41__static_initialization_and_destruction_0v+0x58>)
 800235e:	f7ff fb8c 	bl	8001a7a <_ZN17FiveBarKinematicsC1Efff>
PositionController joint1_pid(5.0f, 0.1f, 0.0f, 3000.0f);
 8002362:	eddf 1a11 	vldr	s3, [pc, #68]	@ 80023a8 <_Z41__static_initialization_and_destruction_0v+0x5c>
 8002366:	ed9f 1a11 	vldr	s2, [pc, #68]	@ 80023ac <_Z41__static_initialization_and_destruction_0v+0x60>
 800236a:	eddf 0a11 	vldr	s1, [pc, #68]	@ 80023b0 <_Z41__static_initialization_and_destruction_0v+0x64>
 800236e:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002372:	4810      	ldr	r0, [pc, #64]	@ (80023b4 <_Z41__static_initialization_and_destruction_0v+0x68>)
 8002374:	f7ff facc 	bl	8001910 <_ZN18PositionControllerC1Effff>
PositionController joint2_pid(8.0f, 0.2f, 0.0f, 4000.0f);
 8002378:	eddf 1a0f 	vldr	s3, [pc, #60]	@ 80023b8 <_Z41__static_initialization_and_destruction_0v+0x6c>
 800237c:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 80023ac <_Z41__static_initialization_and_destruction_0v+0x60>
 8002380:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 80023bc <_Z41__static_initialization_and_destruction_0v+0x70>
 8002384:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 8002388:	480d      	ldr	r0, [pc, #52]	@ (80023c0 <_Z41__static_initialization_and_destruction_0v+0x74>)
 800238a:	f7ff fac1 	bl	8001910 <_ZN18PositionControllerC1Effff>
std::queue<TrajectoryPoint> traj_buffer;
 800238e:	480d      	ldr	r0, [pc, #52]	@ (80023c4 <_Z41__static_initialization_and_destruction_0v+0x78>)
 8002390:	f7ff fceb 	bl	8001d6a <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEEC1IS3_vEEv>
}
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}
 8002398:	42700000 	.word	0x42700000
 800239c:	43160000 	.word	0x43160000
 80023a0:	42c80000 	.word	0x42c80000
 80023a4:	20000278 	.word	0x20000278
 80023a8:	453b8000 	.word	0x453b8000
 80023ac:	00000000 	.word	0x00000000
 80023b0:	3dcccccd 	.word	0x3dcccccd
 80023b4:	20000284 	.word	0x20000284
 80023b8:	457a0000 	.word	0x457a0000
 80023bc:	3e4ccccd 	.word	0x3e4ccccd
 80023c0:	2000029c 	.word	0x2000029c
 80023c4:	200002c4 	.word	0x200002c4

080023c8 <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEED1Ev>:
    class queue
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fd1e 	bl	8001e14 <_ZNSt5dequeI15TrajectoryPointSaIS0_EED1Ev>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <_Z41__static_initialization_and_destruction_1v>:
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
std::queue<TrajectoryPoint> traj_buffer;
 80023e8:	4802      	ldr	r0, [pc, #8]	@ (80023f4 <_Z41__static_initialization_and_destruction_1v+0x10>)
 80023ea:	f7ff ffed 	bl	80023c8 <_ZNSt5queueI15TrajectoryPointSt5dequeIS0_SaIS0_EEED1Ev>
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	200002c4 	.word	0x200002c4

080023f8 <_GLOBAL__sub_I_kinematics>:
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	f7ff ffa6 	bl	800234c <_Z41__static_initialization_and_destruction_0v>
 8002400:	bd80      	pop	{r7, pc}

08002402 <_GLOBAL__sub_D_kinematics>:
 8002402:	b580      	push	{r7, lr}
 8002404:	af00      	add	r7, sp, #0
 8002406:	f7ff ffed 	bl	80023e4 <_Z41__static_initialization_and_destruction_1v>
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	607b      	str	r3, [r7, #4]
 8002416:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <HAL_MspInit+0x4c>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	4a0f      	ldr	r2, [pc, #60]	@ (8002458 <HAL_MspInit+0x4c>)
 800241c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002420:	6453      	str	r3, [r2, #68]	@ 0x44
 8002422:	4b0d      	ldr	r3, [pc, #52]	@ (8002458 <HAL_MspInit+0x4c>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002426:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800242a:	607b      	str	r3, [r7, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	603b      	str	r3, [r7, #0]
 8002432:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <HAL_MspInit+0x4c>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <HAL_MspInit+0x4c>)
 8002438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800243c:	6413      	str	r3, [r2, #64]	@ 0x40
 800243e:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <HAL_MspInit+0x4c>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800244a:	2007      	movs	r0, #7
 800244c:	f000 fb48 	bl	8002ae0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002450:	bf00      	nop
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40023800 	.word	0x40023800

0800245c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08c      	sub	sp, #48	@ 0x30
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002464:	f107 031c 	add.w	r3, r7, #28
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a32      	ldr	r2, [pc, #200]	@ (8002544 <HAL_TIM_Encoder_MspInit+0xe8>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d12d      	bne.n	80024da <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	4b31      	ldr	r3, [pc, #196]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002486:	4a30      	ldr	r2, [pc, #192]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	6453      	str	r3, [r2, #68]	@ 0x44
 800248e:	4b2e      	ldr	r3, [pc, #184]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	61bb      	str	r3, [r7, #24]
 8002498:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	617b      	str	r3, [r7, #20]
 800249e:	4b2a      	ldr	r3, [pc, #168]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	4a29      	ldr	r2, [pc, #164]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024aa:	4b27      	ldr	r3, [pc, #156]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	617b      	str	r3, [r7, #20]
 80024b4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024bc:	2302      	movs	r3, #2
 80024be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c4:	2300      	movs	r3, #0
 80024c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024c8:	2301      	movs	r3, #1
 80024ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024cc:	f107 031c 	add.w	r3, r7, #28
 80024d0:	4619      	mov	r1, r3
 80024d2:	481e      	ldr	r0, [pc, #120]	@ (800254c <HAL_TIM_Encoder_MspInit+0xf0>)
 80024d4:	f000 fb38 	bl	8002b48 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024d8:	e030      	b.n	800253c <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a1c      	ldr	r2, [pc, #112]	@ (8002550 <HAL_TIM_Encoder_MspInit+0xf4>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d12b      	bne.n	800253c <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024e4:	2300      	movs	r3, #0
 80024e6:	613b      	str	r3, [r7, #16]
 80024e8:	4b17      	ldr	r3, [pc, #92]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 80024ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ec:	4a16      	ldr	r2, [pc, #88]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 80024ee:	f043 0304 	orr.w	r3, r3, #4
 80024f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80024f4:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 80024f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	613b      	str	r3, [r7, #16]
 80024fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 8002506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002508:	4a0f      	ldr	r2, [pc, #60]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 800250a:	f043 0302 	orr.w	r3, r3, #2
 800250e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002510:	4b0d      	ldr	r3, [pc, #52]	@ (8002548 <HAL_TIM_Encoder_MspInit+0xec>)
 8002512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800251c:	23c0      	movs	r3, #192	@ 0xc0
 800251e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002520:	2302      	movs	r3, #2
 8002522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002524:	2300      	movs	r3, #0
 8002526:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002528:	2300      	movs	r3, #0
 800252a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800252c:	2302      	movs	r3, #2
 800252e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002530:	f107 031c 	add.w	r3, r7, #28
 8002534:	4619      	mov	r1, r3
 8002536:	4807      	ldr	r0, [pc, #28]	@ (8002554 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002538:	f000 fb06 	bl	8002b48 <HAL_GPIO_Init>
}
 800253c:	bf00      	nop
 800253e:	3730      	adds	r7, #48	@ 0x30
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	40010000 	.word	0x40010000
 8002548:	40023800 	.word	0x40023800
 800254c:	40020000 	.word	0x40020000
 8002550:	40000800 	.word	0x40000800
 8002554:	40020400 	.word	0x40020400

08002558 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002568:	d10e      	bne.n	8002588 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	4b13      	ldr	r3, [pc, #76]	@ (80025bc <HAL_TIM_PWM_MspInit+0x64>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002572:	4a12      	ldr	r2, [pc, #72]	@ (80025bc <HAL_TIM_PWM_MspInit+0x64>)
 8002574:	f043 0301 	orr.w	r3, r3, #1
 8002578:	6413      	str	r3, [r2, #64]	@ 0x40
 800257a:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <HAL_TIM_PWM_MspInit+0x64>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002586:	e012      	b.n	80025ae <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a0c      	ldr	r2, [pc, #48]	@ (80025c0 <HAL_TIM_PWM_MspInit+0x68>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d10d      	bne.n	80025ae <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002592:	2300      	movs	r3, #0
 8002594:	60bb      	str	r3, [r7, #8]
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <HAL_TIM_PWM_MspInit+0x64>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259a:	4a08      	ldr	r2, [pc, #32]	@ (80025bc <HAL_TIM_PWM_MspInit+0x64>)
 800259c:	f043 0302 	orr.w	r3, r3, #2
 80025a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <HAL_TIM_PWM_MspInit+0x64>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]
}
 80025ae:	bf00      	nop
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40000400 	.word	0x40000400

080025c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	@ 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 0314 	add.w	r3, r7, #20
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025e4:	d11e      	bne.n	8002624 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	4b22      	ldr	r3, [pc, #136]	@ (8002674 <HAL_TIM_MspPostInit+0xb0>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	4a21      	ldr	r2, [pc, #132]	@ (8002674 <HAL_TIM_MspPostInit+0xb0>)
 80025f0:	f043 0301 	orr.w	r3, r3, #1
 80025f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002674 <HAL_TIM_MspPostInit+0xb0>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002602:	2320      	movs	r3, #32
 8002604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002606:	2302      	movs	r3, #2
 8002608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260e:	2300      	movs	r3, #0
 8002610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002612:	2301      	movs	r3, #1
 8002614:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002616:	f107 0314 	add.w	r3, r7, #20
 800261a:	4619      	mov	r1, r3
 800261c:	4816      	ldr	r0, [pc, #88]	@ (8002678 <HAL_TIM_MspPostInit+0xb4>)
 800261e:	f000 fa93 	bl	8002b48 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002622:	e022      	b.n	800266a <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a14      	ldr	r2, [pc, #80]	@ (800267c <HAL_TIM_MspPostInit+0xb8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d11d      	bne.n	800266a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]
 8002632:	4b10      	ldr	r3, [pc, #64]	@ (8002674 <HAL_TIM_MspPostInit+0xb0>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	4a0f      	ldr	r2, [pc, #60]	@ (8002674 <HAL_TIM_MspPostInit+0xb0>)
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	6313      	str	r3, [r2, #48]	@ 0x30
 800263e:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <HAL_TIM_MspPostInit+0xb0>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800264a:	2340      	movs	r3, #64	@ 0x40
 800264c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264e:	2302      	movs	r3, #2
 8002650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002652:	2300      	movs	r3, #0
 8002654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002656:	2300      	movs	r3, #0
 8002658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800265a:	2302      	movs	r3, #2
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265e:	f107 0314 	add.w	r3, r7, #20
 8002662:	4619      	mov	r1, r3
 8002664:	4804      	ldr	r0, [pc, #16]	@ (8002678 <HAL_TIM_MspPostInit+0xb4>)
 8002666:	f000 fa6f 	bl	8002b48 <HAL_GPIO_Init>
}
 800266a:	bf00      	nop
 800266c:	3728      	adds	r7, #40	@ 0x28
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40023800 	.word	0x40023800
 8002678:	40020000 	.word	0x40020000
 800267c:	40000400 	.word	0x40000400

08002680 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08a      	sub	sp, #40	@ 0x28
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002688:	f107 0314 	add.w	r3, r7, #20
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	609a      	str	r2, [r3, #8]
 8002694:	60da      	str	r2, [r3, #12]
 8002696:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a19      	ldr	r2, [pc, #100]	@ (8002704 <HAL_UART_MspInit+0x84>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d12b      	bne.n	80026fa <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	4b18      	ldr	r3, [pc, #96]	@ (8002708 <HAL_UART_MspInit+0x88>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	4a17      	ldr	r2, [pc, #92]	@ (8002708 <HAL_UART_MspInit+0x88>)
 80026ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b2:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <HAL_UART_MspInit+0x88>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	4b11      	ldr	r3, [pc, #68]	@ (8002708 <HAL_UART_MspInit+0x88>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c6:	4a10      	ldr	r2, [pc, #64]	@ (8002708 <HAL_UART_MspInit+0x88>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002708 <HAL_UART_MspInit+0x88>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026da:	230c      	movs	r3, #12
 80026dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026de:	2302      	movs	r3, #2
 80026e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e6:	2303      	movs	r3, #3
 80026e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026ea:	2307      	movs	r3, #7
 80026ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ee:	f107 0314 	add.w	r3, r7, #20
 80026f2:	4619      	mov	r1, r3
 80026f4:	4805      	ldr	r0, [pc, #20]	@ (800270c <HAL_UART_MspInit+0x8c>)
 80026f6:	f000 fa27 	bl	8002b48 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80026fa:	bf00      	nop
 80026fc:	3728      	adds	r7, #40	@ 0x28
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40004400 	.word	0x40004400
 8002708:	40023800 	.word	0x40023800
 800270c:	40020000 	.word	0x40020000

08002710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002714:	bf00      	nop
 8002716:	e7fd      	b.n	8002714 <NMI_Handler+0x4>

08002718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800271c:	bf00      	nop
 800271e:	e7fd      	b.n	800271c <HardFault_Handler+0x4>

08002720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002724:	bf00      	nop
 8002726:	e7fd      	b.n	8002724 <MemManage_Handler+0x4>

08002728 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800272c:	bf00      	nop
 800272e:	e7fd      	b.n	800272c <BusFault_Handler+0x4>

08002730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002734:	bf00      	nop
 8002736:	e7fd      	b.n	8002734 <UsageFault_Handler+0x4>

08002738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002746:	b480      	push	{r7}
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr

08002762 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002766:	f000 f8e9 	bl	800293c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}

0800276e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800276e:	b480      	push	{r7}
 8002770:	af00      	add	r7, sp, #0
  return 1;
 8002772:	2301      	movs	r3, #1
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <_kill>:

int _kill(int pid, int sig)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002788:	f003 fc7e 	bl	8006088 <__errno>
 800278c:	4603      	mov	r3, r0
 800278e:	2216      	movs	r2, #22
 8002790:	601a      	str	r2, [r3, #0]
  return -1;
 8002792:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <_exit>:

void _exit (int status)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027a6:	f04f 31ff 	mov.w	r1, #4294967295
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7ff ffe7 	bl	800277e <_kill>
  while (1) {}    /* Make sure we hang here */
 80027b0:	bf00      	nop
 80027b2:	e7fd      	b.n	80027b0 <_exit+0x12>

080027b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027bc:	4a14      	ldr	r2, [pc, #80]	@ (8002810 <_sbrk+0x5c>)
 80027be:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <_sbrk+0x60>)
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027c8:	4b13      	ldr	r3, [pc, #76]	@ (8002818 <_sbrk+0x64>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d102      	bne.n	80027d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d0:	4b11      	ldr	r3, [pc, #68]	@ (8002818 <_sbrk+0x64>)
 80027d2:	4a12      	ldr	r2, [pc, #72]	@ (800281c <_sbrk+0x68>)
 80027d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027d6:	4b10      	ldr	r3, [pc, #64]	@ (8002818 <_sbrk+0x64>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d207      	bcs.n	80027f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e4:	f003 fc50 	bl	8006088 <__errno>
 80027e8:	4603      	mov	r3, r0
 80027ea:	220c      	movs	r2, #12
 80027ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ee:	f04f 33ff 	mov.w	r3, #4294967295
 80027f2:	e009      	b.n	8002808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f4:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <_sbrk+0x64>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027fa:	4b07      	ldr	r3, [pc, #28]	@ (8002818 <_sbrk+0x64>)
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4413      	add	r3, r2
 8002802:	4a05      	ldr	r2, [pc, #20]	@ (8002818 <_sbrk+0x64>)
 8002804:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002806:	68fb      	ldr	r3, [r7, #12]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20020000 	.word	0x20020000
 8002814:	00000400 	.word	0x00000400
 8002818:	200002ec 	.word	0x200002ec
 800281c:	20000440 	.word	0x20000440

08002820 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <SystemInit+0x20>)
 8002826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800282a:	4a05      	ldr	r2, [pc, #20]	@ (8002840 <SystemInit+0x20>)
 800282c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002830:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002844:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800287c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002848:	f7ff ffea 	bl	8002820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800284c:	480c      	ldr	r0, [pc, #48]	@ (8002880 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800284e:	490d      	ldr	r1, [pc, #52]	@ (8002884 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002850:	4a0d      	ldr	r2, [pc, #52]	@ (8002888 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002854:	e002      	b.n	800285c <LoopCopyDataInit>

08002856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285a:	3304      	adds	r3, #4

0800285c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800285c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800285e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002860:	d3f9      	bcc.n	8002856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002862:	4a0a      	ldr	r2, [pc, #40]	@ (800288c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002864:	4c0a      	ldr	r4, [pc, #40]	@ (8002890 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002868:	e001      	b.n	800286e <LoopFillZerobss>

0800286a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800286c:	3204      	adds	r2, #4

0800286e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800286e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002870:	d3fb      	bcc.n	800286a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002872:	f003 fc0f 	bl	8006094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002876:	f7fe fa99 	bl	8000dac <main>
  bx  lr    
 800287a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800287c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002884:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002888:	080065d8 	.word	0x080065d8
  ldr r2, =_sbss
 800288c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002890:	20000440 	.word	0x20000440

08002894 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002894:	e7fe      	b.n	8002894 <ADC_IRQHandler>
	...

08002898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800289c:	4b0e      	ldr	r3, [pc, #56]	@ (80028d8 <HAL_Init+0x40>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a0d      	ldr	r2, [pc, #52]	@ (80028d8 <HAL_Init+0x40>)
 80028a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028a8:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <HAL_Init+0x40>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a0a      	ldr	r2, [pc, #40]	@ (80028d8 <HAL_Init+0x40>)
 80028ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028b4:	4b08      	ldr	r3, [pc, #32]	@ (80028d8 <HAL_Init+0x40>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a07      	ldr	r2, [pc, #28]	@ (80028d8 <HAL_Init+0x40>)
 80028ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028c0:	2003      	movs	r0, #3
 80028c2:	f000 f90d 	bl	8002ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028c6:	2000      	movs	r0, #0
 80028c8:	f000 f808 	bl	80028dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028cc:	f7ff fd9e 	bl	800240c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40023c00 	.word	0x40023c00

080028dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028e4:	4b12      	ldr	r3, [pc, #72]	@ (8002930 <HAL_InitTick+0x54>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	4b12      	ldr	r3, [pc, #72]	@ (8002934 <HAL_InitTick+0x58>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	4619      	mov	r1, r3
 80028ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80028f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f917 	bl	8002b2e <HAL_SYSTICK_Config>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e00e      	b.n	8002928 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b0f      	cmp	r3, #15
 800290e:	d80a      	bhi.n	8002926 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002910:	2200      	movs	r2, #0
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	f04f 30ff 	mov.w	r0, #4294967295
 8002918:	f000 f8ed 	bl	8002af6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800291c:	4a06      	ldr	r2, [pc, #24]	@ (8002938 <HAL_InitTick+0x5c>)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	e000      	b.n	8002928 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
}
 8002928:	4618      	mov	r0, r3
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	20000004 	.word	0x20000004
 8002934:	2000000c 	.word	0x2000000c
 8002938:	20000008 	.word	0x20000008

0800293c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002940:	4b06      	ldr	r3, [pc, #24]	@ (800295c <HAL_IncTick+0x20>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	461a      	mov	r2, r3
 8002946:	4b06      	ldr	r3, [pc, #24]	@ (8002960 <HAL_IncTick+0x24>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4413      	add	r3, r2
 800294c:	4a04      	ldr	r2, [pc, #16]	@ (8002960 <HAL_IncTick+0x24>)
 800294e:	6013      	str	r3, [r2, #0]
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	2000000c 	.word	0x2000000c
 8002960:	200002f0 	.word	0x200002f0

08002964 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  return uwTick;
 8002968:	4b03      	ldr	r3, [pc, #12]	@ (8002978 <HAL_GetTick+0x14>)
 800296a:	681b      	ldr	r3, [r3, #0]
}
 800296c:	4618      	mov	r0, r3
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	200002f0 	.word	0x200002f0

0800297c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <__NVIC_SetPriorityGrouping+0x44>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002998:	4013      	ands	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ae:	4a04      	ldr	r2, [pc, #16]	@ (80029c0 <__NVIC_SetPriorityGrouping+0x44>)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	60d3      	str	r3, [r2, #12]
}
 80029b4:	bf00      	nop
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	e000ed00 	.word	0xe000ed00

080029c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029c8:	4b04      	ldr	r3, [pc, #16]	@ (80029dc <__NVIC_GetPriorityGrouping+0x18>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	0a1b      	lsrs	r3, r3, #8
 80029ce:	f003 0307 	and.w	r3, r3, #7
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	6039      	str	r1, [r7, #0]
 80029ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	db0a      	blt.n	8002a0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	490c      	ldr	r1, [pc, #48]	@ (8002a2c <__NVIC_SetPriority+0x4c>)
 80029fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fe:	0112      	lsls	r2, r2, #4
 8002a00:	b2d2      	uxtb	r2, r2
 8002a02:	440b      	add	r3, r1
 8002a04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a08:	e00a      	b.n	8002a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	4908      	ldr	r1, [pc, #32]	@ (8002a30 <__NVIC_SetPriority+0x50>)
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	f003 030f 	and.w	r3, r3, #15
 8002a16:	3b04      	subs	r3, #4
 8002a18:	0112      	lsls	r2, r2, #4
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	761a      	strb	r2, [r3, #24]
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000e100 	.word	0xe000e100
 8002a30:	e000ed00 	.word	0xe000ed00

08002a34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b089      	sub	sp, #36	@ 0x24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	f1c3 0307 	rsb	r3, r3, #7
 8002a4e:	2b04      	cmp	r3, #4
 8002a50:	bf28      	it	cs
 8002a52:	2304      	movcs	r3, #4
 8002a54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	3304      	adds	r3, #4
 8002a5a:	2b06      	cmp	r3, #6
 8002a5c:	d902      	bls.n	8002a64 <NVIC_EncodePriority+0x30>
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3b03      	subs	r3, #3
 8002a62:	e000      	b.n	8002a66 <NVIC_EncodePriority+0x32>
 8002a64:	2300      	movs	r3, #0
 8002a66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a68:	f04f 32ff 	mov.w	r2, #4294967295
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43da      	mvns	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	401a      	ands	r2, r3
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	fa01 f303 	lsl.w	r3, r1, r3
 8002a86:	43d9      	mvns	r1, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a8c:	4313      	orrs	r3, r2
         );
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3724      	adds	r7, #36	@ 0x24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
	...

08002a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002aac:	d301      	bcc.n	8002ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00f      	b.n	8002ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8002adc <SysTick_Config+0x40>)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aba:	210f      	movs	r1, #15
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	f7ff ff8e 	bl	80029e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac4:	4b05      	ldr	r3, [pc, #20]	@ (8002adc <SysTick_Config+0x40>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aca:	4b04      	ldr	r3, [pc, #16]	@ (8002adc <SysTick_Config+0x40>)
 8002acc:	2207      	movs	r2, #7
 8002ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	e000e010 	.word	0xe000e010

08002ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f7ff ff47 	bl	800297c <__NVIC_SetPriorityGrouping>
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b086      	sub	sp, #24
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	4603      	mov	r3, r0
 8002afe:	60b9      	str	r1, [r7, #8]
 8002b00:	607a      	str	r2, [r7, #4]
 8002b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b08:	f7ff ff5c 	bl	80029c4 <__NVIC_GetPriorityGrouping>
 8002b0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	68b9      	ldr	r1, [r7, #8]
 8002b12:	6978      	ldr	r0, [r7, #20]
 8002b14:	f7ff ff8e 	bl	8002a34 <NVIC_EncodePriority>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b1e:	4611      	mov	r1, r2
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff5d 	bl	80029e0 <__NVIC_SetPriority>
}
 8002b26:	bf00      	nop
 8002b28:	3718      	adds	r7, #24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff ffb0 	bl	8002a9c <SysTick_Config>
 8002b3c:	4603      	mov	r3, r0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
	...

08002b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b089      	sub	sp, #36	@ 0x24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b56:	2300      	movs	r3, #0
 8002b58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	e165      	b.n	8002e30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b64:	2201      	movs	r2, #1
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	697a      	ldr	r2, [r7, #20]
 8002b74:	4013      	ands	r3, r2
 8002b76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	f040 8154 	bne.w	8002e2a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f003 0303 	and.w	r3, r3, #3
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d005      	beq.n	8002b9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d130      	bne.n	8002bfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43db      	mvns	r3, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68da      	ldr	r2, [r3, #12]
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	091b      	lsrs	r3, r3, #4
 8002be6:	f003 0201 	and.w	r2, r3, #1
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 0303 	and.w	r3, r3, #3
 8002c04:	2b03      	cmp	r3, #3
 8002c06:	d017      	beq.n	8002c38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	2203      	movs	r2, #3
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	689a      	ldr	r2, [r3, #8]
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 0303 	and.w	r3, r3, #3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d123      	bne.n	8002c8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	08da      	lsrs	r2, r3, #3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	3208      	adds	r2, #8
 8002c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	220f      	movs	r2, #15
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	08da      	lsrs	r2, r3, #3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	3208      	adds	r2, #8
 8002c86:	69b9      	ldr	r1, [r7, #24]
 8002c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	2203      	movs	r2, #3
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	69ba      	ldr	r2, [r7, #24]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 0203 	and.w	r2, r3, #3
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 80ae 	beq.w	8002e2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8002e48 <HAL_GPIO_Init+0x300>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd6:	4a5c      	ldr	r2, [pc, #368]	@ (8002e48 <HAL_GPIO_Init+0x300>)
 8002cd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cde:	4b5a      	ldr	r3, [pc, #360]	@ (8002e48 <HAL_GPIO_Init+0x300>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cea:	4a58      	ldr	r2, [pc, #352]	@ (8002e4c <HAL_GPIO_Init+0x304>)
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	089b      	lsrs	r3, r3, #2
 8002cf0:	3302      	adds	r3, #2
 8002cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	f003 0303 	and.w	r3, r3, #3
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	220f      	movs	r2, #15
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43db      	mvns	r3, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a4f      	ldr	r2, [pc, #316]	@ (8002e50 <HAL_GPIO_Init+0x308>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d025      	beq.n	8002d62 <HAL_GPIO_Init+0x21a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a4e      	ldr	r2, [pc, #312]	@ (8002e54 <HAL_GPIO_Init+0x30c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d01f      	beq.n	8002d5e <HAL_GPIO_Init+0x216>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4d      	ldr	r2, [pc, #308]	@ (8002e58 <HAL_GPIO_Init+0x310>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d019      	beq.n	8002d5a <HAL_GPIO_Init+0x212>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a4c      	ldr	r2, [pc, #304]	@ (8002e5c <HAL_GPIO_Init+0x314>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d013      	beq.n	8002d56 <HAL_GPIO_Init+0x20e>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a4b      	ldr	r2, [pc, #300]	@ (8002e60 <HAL_GPIO_Init+0x318>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d00d      	beq.n	8002d52 <HAL_GPIO_Init+0x20a>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a4a      	ldr	r2, [pc, #296]	@ (8002e64 <HAL_GPIO_Init+0x31c>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d007      	beq.n	8002d4e <HAL_GPIO_Init+0x206>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a49      	ldr	r2, [pc, #292]	@ (8002e68 <HAL_GPIO_Init+0x320>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d101      	bne.n	8002d4a <HAL_GPIO_Init+0x202>
 8002d46:	2306      	movs	r3, #6
 8002d48:	e00c      	b.n	8002d64 <HAL_GPIO_Init+0x21c>
 8002d4a:	2307      	movs	r3, #7
 8002d4c:	e00a      	b.n	8002d64 <HAL_GPIO_Init+0x21c>
 8002d4e:	2305      	movs	r3, #5
 8002d50:	e008      	b.n	8002d64 <HAL_GPIO_Init+0x21c>
 8002d52:	2304      	movs	r3, #4
 8002d54:	e006      	b.n	8002d64 <HAL_GPIO_Init+0x21c>
 8002d56:	2303      	movs	r3, #3
 8002d58:	e004      	b.n	8002d64 <HAL_GPIO_Init+0x21c>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	e002      	b.n	8002d64 <HAL_GPIO_Init+0x21c>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e000      	b.n	8002d64 <HAL_GPIO_Init+0x21c>
 8002d62:	2300      	movs	r3, #0
 8002d64:	69fa      	ldr	r2, [r7, #28]
 8002d66:	f002 0203 	and.w	r2, r2, #3
 8002d6a:	0092      	lsls	r2, r2, #2
 8002d6c:	4093      	lsls	r3, r2
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d74:	4935      	ldr	r1, [pc, #212]	@ (8002e4c <HAL_GPIO_Init+0x304>)
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	089b      	lsrs	r3, r3, #2
 8002d7a:	3302      	adds	r3, #2
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d82:	4b3a      	ldr	r3, [pc, #232]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002da6:	4a31      	ldr	r2, [pc, #196]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dac:	4b2f      	ldr	r3, [pc, #188]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	4013      	ands	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dd0:	4a26      	ldr	r2, [pc, #152]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dd6:	4b25      	ldr	r3, [pc, #148]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	43db      	mvns	r3, r3
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	4013      	ands	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d003      	beq.n	8002dfa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e00:	4b1a      	ldr	r3, [pc, #104]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d003      	beq.n	8002e24 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e24:	4a11      	ldr	r2, [pc, #68]	@ (8002e6c <HAL_GPIO_Init+0x324>)
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	61fb      	str	r3, [r7, #28]
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	2b0f      	cmp	r3, #15
 8002e34:	f67f ae96 	bls.w	8002b64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	3724      	adds	r7, #36	@ 0x24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40013800 	.word	0x40013800
 8002e50:	40020000 	.word	0x40020000
 8002e54:	40020400 	.word	0x40020400
 8002e58:	40020800 	.word	0x40020800
 8002e5c:	40020c00 	.word	0x40020c00
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40021400 	.word	0x40021400
 8002e68:	40021800 	.word	0x40021800
 8002e6c:	40013c00 	.word	0x40013c00

08002e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	807b      	strh	r3, [r7, #2]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e80:	787b      	ldrb	r3, [r7, #1]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e86:	887a      	ldrh	r2, [r7, #2]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e8c:	e003      	b.n	8002e96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e8e:	887b      	ldrh	r3, [r7, #2]
 8002e90:	041a      	lsls	r2, r3, #16
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	619a      	str	r2, [r3, #24]
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
	...

08002ea4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e0cc      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb8:	4b68      	ldr	r3, [pc, #416]	@ (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 030f 	and.w	r3, r3, #15
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d90c      	bls.n	8002ee0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec6:	4b65      	ldr	r3, [pc, #404]	@ (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ece:	4b63      	ldr	r3, [pc, #396]	@ (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d001      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0b8      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d020      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d005      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef8:	4b59      	ldr	r3, [pc, #356]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	4a58      	ldr	r2, [pc, #352]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002efe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f10:	4b53      	ldr	r3, [pc, #332]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	4a52      	ldr	r2, [pc, #328]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f1c:	4b50      	ldr	r3, [pc, #320]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	494d      	ldr	r1, [pc, #308]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d044      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d107      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f42:	4b47      	ldr	r3, [pc, #284]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d119      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e07f      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d003      	beq.n	8002f62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f5e:	2b03      	cmp	r3, #3
 8002f60:	d107      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f62:	4b3f      	ldr	r3, [pc, #252]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d109      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e06f      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f72:	4b3b      	ldr	r3, [pc, #236]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e067      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f82:	4b37      	ldr	r3, [pc, #220]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f023 0203 	bic.w	r2, r3, #3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	4934      	ldr	r1, [pc, #208]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f94:	f7ff fce6 	bl	8002964 <HAL_GetTick>
 8002f98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f9a:	e00a      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f9c:	f7ff fce2 	bl	8002964 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e04f      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb2:	4b2b      	ldr	r3, [pc, #172]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 020c 	and.w	r2, r3, #12
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d1eb      	bne.n	8002f9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fc4:	4b25      	ldr	r3, [pc, #148]	@ (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d20c      	bcs.n	8002fec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd2:	4b22      	ldr	r3, [pc, #136]	@ (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fda:	4b20      	ldr	r3, [pc, #128]	@ (800305c <HAL_RCC_ClockConfig+0x1b8>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d001      	beq.n	8002fec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e032      	b.n	8003052 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d008      	beq.n	800300a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff8:	4b19      	ldr	r3, [pc, #100]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	4916      	ldr	r1, [pc, #88]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	4313      	orrs	r3, r2
 8003008:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0308 	and.w	r3, r3, #8
 8003012:	2b00      	cmp	r3, #0
 8003014:	d009      	beq.n	800302a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003016:	4b12      	ldr	r3, [pc, #72]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	490e      	ldr	r1, [pc, #56]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	4313      	orrs	r3, r2
 8003028:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800302a:	f000 f855 	bl	80030d8 <HAL_RCC_GetSysClockFreq>
 800302e:	4602      	mov	r2, r0
 8003030:	4b0b      	ldr	r3, [pc, #44]	@ (8003060 <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	091b      	lsrs	r3, r3, #4
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	490a      	ldr	r1, [pc, #40]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 800303c:	5ccb      	ldrb	r3, [r1, r3]
 800303e:	fa22 f303 	lsr.w	r3, r2, r3
 8003042:	4a09      	ldr	r2, [pc, #36]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8003044:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003046:	4b09      	ldr	r3, [pc, #36]	@ (800306c <HAL_RCC_ClockConfig+0x1c8>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff fc46 	bl	80028dc <HAL_InitTick>

  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40023c00 	.word	0x40023c00
 8003060:	40023800 	.word	0x40023800
 8003064:	0800619c 	.word	0x0800619c
 8003068:	20000004 	.word	0x20000004
 800306c:	20000008 	.word	0x20000008

08003070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003074:	4b03      	ldr	r3, [pc, #12]	@ (8003084 <HAL_RCC_GetHCLKFreq+0x14>)
 8003076:	681b      	ldr	r3, [r3, #0]
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	20000004 	.word	0x20000004

08003088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800308c:	f7ff fff0 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 8003090:	4602      	mov	r2, r0
 8003092:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	0a9b      	lsrs	r3, r3, #10
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	4903      	ldr	r1, [pc, #12]	@ (80030ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800309e:	5ccb      	ldrb	r3, [r1, r3]
 80030a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40023800 	.word	0x40023800
 80030ac:	080061ac 	.word	0x080061ac

080030b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030b4:	f7ff ffdc 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 80030b8:	4602      	mov	r2, r0
 80030ba:	4b05      	ldr	r3, [pc, #20]	@ (80030d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	0b5b      	lsrs	r3, r3, #13
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	4903      	ldr	r1, [pc, #12]	@ (80030d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030c6:	5ccb      	ldrb	r3, [r1, r3]
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	40023800 	.word	0x40023800
 80030d4:	080061ac 	.word	0x080061ac

080030d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030dc:	b0ae      	sub	sp, #184	@ 0xb8
 80030de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80030ec:	2300      	movs	r3, #0
 80030ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80030f2:	2300      	movs	r3, #0
 80030f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80030f8:	2300      	movs	r3, #0
 80030fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030fe:	4bcb      	ldr	r3, [pc, #812]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	2b0c      	cmp	r3, #12
 8003108:	f200 8206 	bhi.w	8003518 <HAL_RCC_GetSysClockFreq+0x440>
 800310c:	a201      	add	r2, pc, #4	@ (adr r2, 8003114 <HAL_RCC_GetSysClockFreq+0x3c>)
 800310e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003112:	bf00      	nop
 8003114:	08003149 	.word	0x08003149
 8003118:	08003519 	.word	0x08003519
 800311c:	08003519 	.word	0x08003519
 8003120:	08003519 	.word	0x08003519
 8003124:	08003151 	.word	0x08003151
 8003128:	08003519 	.word	0x08003519
 800312c:	08003519 	.word	0x08003519
 8003130:	08003519 	.word	0x08003519
 8003134:	08003159 	.word	0x08003159
 8003138:	08003519 	.word	0x08003519
 800313c:	08003519 	.word	0x08003519
 8003140:	08003519 	.word	0x08003519
 8003144:	08003349 	.word	0x08003349
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003148:	4bb9      	ldr	r3, [pc, #740]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x358>)
 800314a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800314e:	e1e7      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003150:	4bb8      	ldr	r3, [pc, #736]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003152:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003156:	e1e3      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003158:	4bb4      	ldr	r3, [pc, #720]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003160:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003164:	4bb1      	ldr	r3, [pc, #708]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d071      	beq.n	8003254 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003170:	4bae      	ldr	r3, [pc, #696]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	099b      	lsrs	r3, r3, #6
 8003176:	2200      	movs	r2, #0
 8003178:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800317c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003180:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003188:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800318c:	2300      	movs	r3, #0
 800318e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003192:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003196:	4622      	mov	r2, r4
 8003198:	462b      	mov	r3, r5
 800319a:	f04f 0000 	mov.w	r0, #0
 800319e:	f04f 0100 	mov.w	r1, #0
 80031a2:	0159      	lsls	r1, r3, #5
 80031a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031a8:	0150      	lsls	r0, r2, #5
 80031aa:	4602      	mov	r2, r0
 80031ac:	460b      	mov	r3, r1
 80031ae:	4621      	mov	r1, r4
 80031b0:	1a51      	subs	r1, r2, r1
 80031b2:	6439      	str	r1, [r7, #64]	@ 0x40
 80031b4:	4629      	mov	r1, r5
 80031b6:	eb63 0301 	sbc.w	r3, r3, r1
 80031ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80031c8:	4649      	mov	r1, r9
 80031ca:	018b      	lsls	r3, r1, #6
 80031cc:	4641      	mov	r1, r8
 80031ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031d2:	4641      	mov	r1, r8
 80031d4:	018a      	lsls	r2, r1, #6
 80031d6:	4641      	mov	r1, r8
 80031d8:	1a51      	subs	r1, r2, r1
 80031da:	63b9      	str	r1, [r7, #56]	@ 0x38
 80031dc:	4649      	mov	r1, r9
 80031de:	eb63 0301 	sbc.w	r3, r3, r1
 80031e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031e4:	f04f 0200 	mov.w	r2, #0
 80031e8:	f04f 0300 	mov.w	r3, #0
 80031ec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80031f0:	4649      	mov	r1, r9
 80031f2:	00cb      	lsls	r3, r1, #3
 80031f4:	4641      	mov	r1, r8
 80031f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031fa:	4641      	mov	r1, r8
 80031fc:	00ca      	lsls	r2, r1, #3
 80031fe:	4610      	mov	r0, r2
 8003200:	4619      	mov	r1, r3
 8003202:	4603      	mov	r3, r0
 8003204:	4622      	mov	r2, r4
 8003206:	189b      	adds	r3, r3, r2
 8003208:	633b      	str	r3, [r7, #48]	@ 0x30
 800320a:	462b      	mov	r3, r5
 800320c:	460a      	mov	r2, r1
 800320e:	eb42 0303 	adc.w	r3, r2, r3
 8003212:	637b      	str	r3, [r7, #52]	@ 0x34
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003220:	4629      	mov	r1, r5
 8003222:	024b      	lsls	r3, r1, #9
 8003224:	4621      	mov	r1, r4
 8003226:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800322a:	4621      	mov	r1, r4
 800322c:	024a      	lsls	r2, r1, #9
 800322e:	4610      	mov	r0, r2
 8003230:	4619      	mov	r1, r3
 8003232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003236:	2200      	movs	r2, #0
 8003238:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800323c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003240:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003244:	f7fd f8ec 	bl	8000420 <__aeabi_uldivmod>
 8003248:	4602      	mov	r2, r0
 800324a:	460b      	mov	r3, r1
 800324c:	4613      	mov	r3, r2
 800324e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003252:	e067      	b.n	8003324 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003254:	4b75      	ldr	r3, [pc, #468]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	099b      	lsrs	r3, r3, #6
 800325a:	2200      	movs	r2, #0
 800325c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003260:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003264:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800326c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800326e:	2300      	movs	r3, #0
 8003270:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003272:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003276:	4622      	mov	r2, r4
 8003278:	462b      	mov	r3, r5
 800327a:	f04f 0000 	mov.w	r0, #0
 800327e:	f04f 0100 	mov.w	r1, #0
 8003282:	0159      	lsls	r1, r3, #5
 8003284:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003288:	0150      	lsls	r0, r2, #5
 800328a:	4602      	mov	r2, r0
 800328c:	460b      	mov	r3, r1
 800328e:	4621      	mov	r1, r4
 8003290:	1a51      	subs	r1, r2, r1
 8003292:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003294:	4629      	mov	r1, r5
 8003296:	eb63 0301 	sbc.w	r3, r3, r1
 800329a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	f04f 0300 	mov.w	r3, #0
 80032a4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80032a8:	4649      	mov	r1, r9
 80032aa:	018b      	lsls	r3, r1, #6
 80032ac:	4641      	mov	r1, r8
 80032ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032b2:	4641      	mov	r1, r8
 80032b4:	018a      	lsls	r2, r1, #6
 80032b6:	4641      	mov	r1, r8
 80032b8:	ebb2 0a01 	subs.w	sl, r2, r1
 80032bc:	4649      	mov	r1, r9
 80032be:	eb63 0b01 	sbc.w	fp, r3, r1
 80032c2:	f04f 0200 	mov.w	r2, #0
 80032c6:	f04f 0300 	mov.w	r3, #0
 80032ca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032ce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032d6:	4692      	mov	sl, r2
 80032d8:	469b      	mov	fp, r3
 80032da:	4623      	mov	r3, r4
 80032dc:	eb1a 0303 	adds.w	r3, sl, r3
 80032e0:	623b      	str	r3, [r7, #32]
 80032e2:	462b      	mov	r3, r5
 80032e4:	eb4b 0303 	adc.w	r3, fp, r3
 80032e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80032ea:	f04f 0200 	mov.w	r2, #0
 80032ee:	f04f 0300 	mov.w	r3, #0
 80032f2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80032f6:	4629      	mov	r1, r5
 80032f8:	028b      	lsls	r3, r1, #10
 80032fa:	4621      	mov	r1, r4
 80032fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003300:	4621      	mov	r1, r4
 8003302:	028a      	lsls	r2, r1, #10
 8003304:	4610      	mov	r0, r2
 8003306:	4619      	mov	r1, r3
 8003308:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800330c:	2200      	movs	r2, #0
 800330e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003310:	677a      	str	r2, [r7, #116]	@ 0x74
 8003312:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003316:	f7fd f883 	bl	8000420 <__aeabi_uldivmod>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	4613      	mov	r3, r2
 8003320:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003324:	4b41      	ldr	r3, [pc, #260]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	0c1b      	lsrs	r3, r3, #16
 800332a:	f003 0303 	and.w	r3, r3, #3
 800332e:	3301      	adds	r3, #1
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003336:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800333a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800333e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003342:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003346:	e0eb      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003348:	4b38      	ldr	r3, [pc, #224]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003350:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003354:	4b35      	ldr	r3, [pc, #212]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d06b      	beq.n	8003438 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003360:	4b32      	ldr	r3, [pc, #200]	@ (800342c <HAL_RCC_GetSysClockFreq+0x354>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	099b      	lsrs	r3, r3, #6
 8003366:	2200      	movs	r2, #0
 8003368:	66bb      	str	r3, [r7, #104]	@ 0x68
 800336a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800336c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800336e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003372:	663b      	str	r3, [r7, #96]	@ 0x60
 8003374:	2300      	movs	r3, #0
 8003376:	667b      	str	r3, [r7, #100]	@ 0x64
 8003378:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800337c:	4622      	mov	r2, r4
 800337e:	462b      	mov	r3, r5
 8003380:	f04f 0000 	mov.w	r0, #0
 8003384:	f04f 0100 	mov.w	r1, #0
 8003388:	0159      	lsls	r1, r3, #5
 800338a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800338e:	0150      	lsls	r0, r2, #5
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4621      	mov	r1, r4
 8003396:	1a51      	subs	r1, r2, r1
 8003398:	61b9      	str	r1, [r7, #24]
 800339a:	4629      	mov	r1, r5
 800339c:	eb63 0301 	sbc.w	r3, r3, r1
 80033a0:	61fb      	str	r3, [r7, #28]
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	f04f 0300 	mov.w	r3, #0
 80033aa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80033ae:	4659      	mov	r1, fp
 80033b0:	018b      	lsls	r3, r1, #6
 80033b2:	4651      	mov	r1, sl
 80033b4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033b8:	4651      	mov	r1, sl
 80033ba:	018a      	lsls	r2, r1, #6
 80033bc:	4651      	mov	r1, sl
 80033be:	ebb2 0801 	subs.w	r8, r2, r1
 80033c2:	4659      	mov	r1, fp
 80033c4:	eb63 0901 	sbc.w	r9, r3, r1
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033dc:	4690      	mov	r8, r2
 80033de:	4699      	mov	r9, r3
 80033e0:	4623      	mov	r3, r4
 80033e2:	eb18 0303 	adds.w	r3, r8, r3
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	462b      	mov	r3, r5
 80033ea:	eb49 0303 	adc.w	r3, r9, r3
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	f04f 0200 	mov.w	r2, #0
 80033f4:	f04f 0300 	mov.w	r3, #0
 80033f8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80033fc:	4629      	mov	r1, r5
 80033fe:	024b      	lsls	r3, r1, #9
 8003400:	4621      	mov	r1, r4
 8003402:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003406:	4621      	mov	r1, r4
 8003408:	024a      	lsls	r2, r1, #9
 800340a:	4610      	mov	r0, r2
 800340c:	4619      	mov	r1, r3
 800340e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003412:	2200      	movs	r2, #0
 8003414:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003416:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003418:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800341c:	f7fd f800 	bl	8000420 <__aeabi_uldivmod>
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	4613      	mov	r3, r2
 8003426:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800342a:	e065      	b.n	80034f8 <HAL_RCC_GetSysClockFreq+0x420>
 800342c:	40023800 	.word	0x40023800
 8003430:	00f42400 	.word	0x00f42400
 8003434:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003438:	4b3d      	ldr	r3, [pc, #244]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x458>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	099b      	lsrs	r3, r3, #6
 800343e:	2200      	movs	r2, #0
 8003440:	4618      	mov	r0, r3
 8003442:	4611      	mov	r1, r2
 8003444:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003448:	653b      	str	r3, [r7, #80]	@ 0x50
 800344a:	2300      	movs	r3, #0
 800344c:	657b      	str	r3, [r7, #84]	@ 0x54
 800344e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003452:	4642      	mov	r2, r8
 8003454:	464b      	mov	r3, r9
 8003456:	f04f 0000 	mov.w	r0, #0
 800345a:	f04f 0100 	mov.w	r1, #0
 800345e:	0159      	lsls	r1, r3, #5
 8003460:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003464:	0150      	lsls	r0, r2, #5
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	4641      	mov	r1, r8
 800346c:	1a51      	subs	r1, r2, r1
 800346e:	60b9      	str	r1, [r7, #8]
 8003470:	4649      	mov	r1, r9
 8003472:	eb63 0301 	sbc.w	r3, r3, r1
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	f04f 0200 	mov.w	r2, #0
 800347c:	f04f 0300 	mov.w	r3, #0
 8003480:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003484:	4659      	mov	r1, fp
 8003486:	018b      	lsls	r3, r1, #6
 8003488:	4651      	mov	r1, sl
 800348a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800348e:	4651      	mov	r1, sl
 8003490:	018a      	lsls	r2, r1, #6
 8003492:	4651      	mov	r1, sl
 8003494:	1a54      	subs	r4, r2, r1
 8003496:	4659      	mov	r1, fp
 8003498:	eb63 0501 	sbc.w	r5, r3, r1
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	f04f 0300 	mov.w	r3, #0
 80034a4:	00eb      	lsls	r3, r5, #3
 80034a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034aa:	00e2      	lsls	r2, r4, #3
 80034ac:	4614      	mov	r4, r2
 80034ae:	461d      	mov	r5, r3
 80034b0:	4643      	mov	r3, r8
 80034b2:	18e3      	adds	r3, r4, r3
 80034b4:	603b      	str	r3, [r7, #0]
 80034b6:	464b      	mov	r3, r9
 80034b8:	eb45 0303 	adc.w	r3, r5, r3
 80034bc:	607b      	str	r3, [r7, #4]
 80034be:	f04f 0200 	mov.w	r2, #0
 80034c2:	f04f 0300 	mov.w	r3, #0
 80034c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034ca:	4629      	mov	r1, r5
 80034cc:	028b      	lsls	r3, r1, #10
 80034ce:	4621      	mov	r1, r4
 80034d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034d4:	4621      	mov	r1, r4
 80034d6:	028a      	lsls	r2, r1, #10
 80034d8:	4610      	mov	r0, r2
 80034da:	4619      	mov	r1, r3
 80034dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034e0:	2200      	movs	r2, #0
 80034e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034e4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80034e6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80034ea:	f7fc ff99 	bl	8000420 <__aeabi_uldivmod>
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4613      	mov	r3, r2
 80034f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80034f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x458>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	0f1b      	lsrs	r3, r3, #28
 80034fe:	f003 0307 	and.w	r3, r3, #7
 8003502:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003506:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800350a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800350e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003512:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003516:	e003      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003518:	4b06      	ldr	r3, [pc, #24]	@ (8003534 <HAL_RCC_GetSysClockFreq+0x45c>)
 800351a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800351e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003520:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003524:	4618      	mov	r0, r3
 8003526:	37b8      	adds	r7, #184	@ 0xb8
 8003528:	46bd      	mov	sp, r7
 800352a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800
 8003534:	00f42400 	.word	0x00f42400

08003538 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e28d      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 8083 	beq.w	800365e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003558:	4b94      	ldr	r3, [pc, #592]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 030c 	and.w	r3, r3, #12
 8003560:	2b04      	cmp	r3, #4
 8003562:	d019      	beq.n	8003598 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003564:	4b91      	ldr	r3, [pc, #580]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 030c 	and.w	r3, r3, #12
        || \
 800356c:	2b08      	cmp	r3, #8
 800356e:	d106      	bne.n	800357e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003570:	4b8e      	ldr	r3, [pc, #568]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003578:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800357c:	d00c      	beq.n	8003598 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800357e:	4b8b      	ldr	r3, [pc, #556]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003586:	2b0c      	cmp	r3, #12
 8003588:	d112      	bne.n	80035b0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800358a:	4b88      	ldr	r3, [pc, #544]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003592:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003596:	d10b      	bne.n	80035b0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003598:	4b84      	ldr	r3, [pc, #528]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d05b      	beq.n	800365c <HAL_RCC_OscConfig+0x124>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d157      	bne.n	800365c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e25a      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035b8:	d106      	bne.n	80035c8 <HAL_RCC_OscConfig+0x90>
 80035ba:	4b7c      	ldr	r3, [pc, #496]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a7b      	ldr	r2, [pc, #492]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035c4:	6013      	str	r3, [r2, #0]
 80035c6:	e01d      	b.n	8003604 <HAL_RCC_OscConfig+0xcc>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035d0:	d10c      	bne.n	80035ec <HAL_RCC_OscConfig+0xb4>
 80035d2:	4b76      	ldr	r3, [pc, #472]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a75      	ldr	r2, [pc, #468]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035dc:	6013      	str	r3, [r2, #0]
 80035de:	4b73      	ldr	r3, [pc, #460]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a72      	ldr	r2, [pc, #456]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e8:	6013      	str	r3, [r2, #0]
 80035ea:	e00b      	b.n	8003604 <HAL_RCC_OscConfig+0xcc>
 80035ec:	4b6f      	ldr	r3, [pc, #444]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a6e      	ldr	r2, [pc, #440]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035f6:	6013      	str	r3, [r2, #0]
 80035f8:	4b6c      	ldr	r3, [pc, #432]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a6b      	ldr	r2, [pc, #428]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80035fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003602:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d013      	beq.n	8003634 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360c:	f7ff f9aa 	bl	8002964 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003614:	f7ff f9a6 	bl	8002964 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b64      	cmp	r3, #100	@ 0x64
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e21f      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003626:	4b61      	ldr	r3, [pc, #388]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0f0      	beq.n	8003614 <HAL_RCC_OscConfig+0xdc>
 8003632:	e014      	b.n	800365e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003634:	f7ff f996 	bl	8002964 <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800363c:	f7ff f992 	bl	8002964 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b64      	cmp	r3, #100	@ 0x64
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e20b      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800364e:	4b57      	ldr	r3, [pc, #348]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1f0      	bne.n	800363c <HAL_RCC_OscConfig+0x104>
 800365a:	e000      	b.n	800365e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800365c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d06f      	beq.n	800374a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800366a:	4b50      	ldr	r3, [pc, #320]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 030c 	and.w	r3, r3, #12
 8003672:	2b00      	cmp	r3, #0
 8003674:	d017      	beq.n	80036a6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003676:	4b4d      	ldr	r3, [pc, #308]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f003 030c 	and.w	r3, r3, #12
        || \
 800367e:	2b08      	cmp	r3, #8
 8003680:	d105      	bne.n	800368e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003682:	4b4a      	ldr	r3, [pc, #296]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00b      	beq.n	80036a6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800368e:	4b47      	ldr	r3, [pc, #284]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003696:	2b0c      	cmp	r3, #12
 8003698:	d11c      	bne.n	80036d4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800369a:	4b44      	ldr	r3, [pc, #272]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d116      	bne.n	80036d4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036a6:	4b41      	ldr	r3, [pc, #260]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d005      	beq.n	80036be <HAL_RCC_OscConfig+0x186>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d001      	beq.n	80036be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e1d3      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036be:	4b3b      	ldr	r3, [pc, #236]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	4937      	ldr	r1, [pc, #220]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036d2:	e03a      	b.n	800374a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d020      	beq.n	800371e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036dc:	4b34      	ldr	r3, [pc, #208]	@ (80037b0 <HAL_RCC_OscConfig+0x278>)
 80036de:	2201      	movs	r2, #1
 80036e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e2:	f7ff f93f 	bl	8002964 <HAL_GetTick>
 80036e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e8:	e008      	b.n	80036fc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ea:	f7ff f93b 	bl	8002964 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d901      	bls.n	80036fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e1b4      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036fc:	4b2b      	ldr	r3, [pc, #172]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0f0      	beq.n	80036ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003708:	4b28      	ldr	r3, [pc, #160]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	4925      	ldr	r1, [pc, #148]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003718:	4313      	orrs	r3, r2
 800371a:	600b      	str	r3, [r1, #0]
 800371c:	e015      	b.n	800374a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800371e:	4b24      	ldr	r3, [pc, #144]	@ (80037b0 <HAL_RCC_OscConfig+0x278>)
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003724:	f7ff f91e 	bl	8002964 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800372c:	f7ff f91a 	bl	8002964 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e193      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800373e:	4b1b      	ldr	r3, [pc, #108]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f0      	bne.n	800372c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d036      	beq.n	80037c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d016      	beq.n	800378c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800375e:	4b15      	ldr	r3, [pc, #84]	@ (80037b4 <HAL_RCC_OscConfig+0x27c>)
 8003760:	2201      	movs	r2, #1
 8003762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003764:	f7ff f8fe 	bl	8002964 <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800376c:	f7ff f8fa 	bl	8002964 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e173      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800377e:	4b0b      	ldr	r3, [pc, #44]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d0f0      	beq.n	800376c <HAL_RCC_OscConfig+0x234>
 800378a:	e01b      	b.n	80037c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800378c:	4b09      	ldr	r3, [pc, #36]	@ (80037b4 <HAL_RCC_OscConfig+0x27c>)
 800378e:	2200      	movs	r2, #0
 8003790:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003792:	f7ff f8e7 	bl	8002964 <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003798:	e00e      	b.n	80037b8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800379a:	f7ff f8e3 	bl	8002964 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d907      	bls.n	80037b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e15c      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
 80037ac:	40023800 	.word	0x40023800
 80037b0:	42470000 	.word	0x42470000
 80037b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037b8:	4b8a      	ldr	r3, [pc, #552]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80037ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d1ea      	bne.n	800379a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0304 	and.w	r3, r3, #4
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 8097 	beq.w	8003900 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037d2:	2300      	movs	r3, #0
 80037d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037d6:	4b83      	ldr	r3, [pc, #524]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d10f      	bne.n	8003802 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	60bb      	str	r3, [r7, #8]
 80037e6:	4b7f      	ldr	r3, [pc, #508]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	4a7e      	ldr	r2, [pc, #504]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80037ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037f2:	4b7c      	ldr	r3, [pc, #496]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037fa:	60bb      	str	r3, [r7, #8]
 80037fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037fe:	2301      	movs	r3, #1
 8003800:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003802:	4b79      	ldr	r3, [pc, #484]	@ (80039e8 <HAL_RCC_OscConfig+0x4b0>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800380a:	2b00      	cmp	r3, #0
 800380c:	d118      	bne.n	8003840 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800380e:	4b76      	ldr	r3, [pc, #472]	@ (80039e8 <HAL_RCC_OscConfig+0x4b0>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a75      	ldr	r2, [pc, #468]	@ (80039e8 <HAL_RCC_OscConfig+0x4b0>)
 8003814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800381a:	f7ff f8a3 	bl	8002964 <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003822:	f7ff f89f 	bl	8002964 <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e118      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003834:	4b6c      	ldr	r3, [pc, #432]	@ (80039e8 <HAL_RCC_OscConfig+0x4b0>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0f0      	beq.n	8003822 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d106      	bne.n	8003856 <HAL_RCC_OscConfig+0x31e>
 8003848:	4b66      	ldr	r3, [pc, #408]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800384a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800384c:	4a65      	ldr	r2, [pc, #404]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800384e:	f043 0301 	orr.w	r3, r3, #1
 8003852:	6713      	str	r3, [r2, #112]	@ 0x70
 8003854:	e01c      	b.n	8003890 <HAL_RCC_OscConfig+0x358>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	2b05      	cmp	r3, #5
 800385c:	d10c      	bne.n	8003878 <HAL_RCC_OscConfig+0x340>
 800385e:	4b61      	ldr	r3, [pc, #388]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 8003860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003862:	4a60      	ldr	r2, [pc, #384]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 8003864:	f043 0304 	orr.w	r3, r3, #4
 8003868:	6713      	str	r3, [r2, #112]	@ 0x70
 800386a:	4b5e      	ldr	r3, [pc, #376]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800386c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386e:	4a5d      	ldr	r2, [pc, #372]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	6713      	str	r3, [r2, #112]	@ 0x70
 8003876:	e00b      	b.n	8003890 <HAL_RCC_OscConfig+0x358>
 8003878:	4b5a      	ldr	r3, [pc, #360]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800387a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800387c:	4a59      	ldr	r2, [pc, #356]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800387e:	f023 0301 	bic.w	r3, r3, #1
 8003882:	6713      	str	r3, [r2, #112]	@ 0x70
 8003884:	4b57      	ldr	r3, [pc, #348]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 8003886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003888:	4a56      	ldr	r2, [pc, #344]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800388a:	f023 0304 	bic.w	r3, r3, #4
 800388e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d015      	beq.n	80038c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003898:	f7ff f864 	bl	8002964 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800389e:	e00a      	b.n	80038b6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a0:	f7ff f860 	bl	8002964 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e0d7      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038b6:	4b4b      	ldr	r3, [pc, #300]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80038b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0ee      	beq.n	80038a0 <HAL_RCC_OscConfig+0x368>
 80038c2:	e014      	b.n	80038ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c4:	f7ff f84e 	bl	8002964 <HAL_GetTick>
 80038c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ca:	e00a      	b.n	80038e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038cc:	f7ff f84a 	bl	8002964 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e0c1      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038e2:	4b40      	ldr	r3, [pc, #256]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80038e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1ee      	bne.n	80038cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038ee:	7dfb      	ldrb	r3, [r7, #23]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d105      	bne.n	8003900 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f4:	4b3b      	ldr	r3, [pc, #236]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80038f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f8:	4a3a      	ldr	r2, [pc, #232]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80038fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	2b00      	cmp	r3, #0
 8003906:	f000 80ad 	beq.w	8003a64 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800390a:	4b36      	ldr	r3, [pc, #216]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 030c 	and.w	r3, r3, #12
 8003912:	2b08      	cmp	r3, #8
 8003914:	d060      	beq.n	80039d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	2b02      	cmp	r3, #2
 800391c:	d145      	bne.n	80039aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800391e:	4b33      	ldr	r3, [pc, #204]	@ (80039ec <HAL_RCC_OscConfig+0x4b4>)
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003924:	f7ff f81e 	bl	8002964 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800392c:	f7ff f81a 	bl	8002964 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e093      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800393e:	4b29      	ldr	r3, [pc, #164]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1f0      	bne.n	800392c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69da      	ldr	r2, [r3, #28]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003958:	019b      	lsls	r3, r3, #6
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003960:	085b      	lsrs	r3, r3, #1
 8003962:	3b01      	subs	r3, #1
 8003964:	041b      	lsls	r3, r3, #16
 8003966:	431a      	orrs	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396c:	061b      	lsls	r3, r3, #24
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003974:	071b      	lsls	r3, r3, #28
 8003976:	491b      	ldr	r1, [pc, #108]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 8003978:	4313      	orrs	r3, r2
 800397a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800397c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ec <HAL_RCC_OscConfig+0x4b4>)
 800397e:	2201      	movs	r2, #1
 8003980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003982:	f7fe ffef 	bl	8002964 <HAL_GetTick>
 8003986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003988:	e008      	b.n	800399c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800398a:	f7fe ffeb 	bl	8002964 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d901      	bls.n	800399c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e064      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800399c:	4b11      	ldr	r3, [pc, #68]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0f0      	beq.n	800398a <HAL_RCC_OscConfig+0x452>
 80039a8:	e05c      	b.n	8003a64 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039aa:	4b10      	ldr	r3, [pc, #64]	@ (80039ec <HAL_RCC_OscConfig+0x4b4>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b0:	f7fe ffd8 	bl	8002964 <HAL_GetTick>
 80039b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039b6:	e008      	b.n	80039ca <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039b8:	f7fe ffd4 	bl	8002964 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e04d      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ca:	4b06      	ldr	r3, [pc, #24]	@ (80039e4 <HAL_RCC_OscConfig+0x4ac>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f0      	bne.n	80039b8 <HAL_RCC_OscConfig+0x480>
 80039d6:	e045      	b.n	8003a64 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d107      	bne.n	80039f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e040      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
 80039e4:	40023800 	.word	0x40023800
 80039e8:	40007000 	.word	0x40007000
 80039ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039f0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a70 <HAL_RCC_OscConfig+0x538>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d030      	beq.n	8003a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d129      	bne.n	8003a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d122      	bne.n	8003a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a20:	4013      	ands	r3, r2
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d119      	bne.n	8003a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a36:	085b      	lsrs	r3, r3, #1
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d10f      	bne.n	8003a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d107      	bne.n	8003a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d001      	beq.n	8003a64 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	40023800 	.word	0x40023800

08003a74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e041      	b.n	8003b0a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d106      	bne.n	8003aa0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7fe fd5c 	bl	8002558 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3304      	adds	r3, #4
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	4610      	mov	r0, r2
 8003ab4:	f000 fb5c 	bl	8004170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3708      	adds	r7, #8
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
	...

08003b14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d109      	bne.n	8003b38 <HAL_TIM_PWM_Start+0x24>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	bf14      	ite	ne
 8003b30:	2301      	movne	r3, #1
 8003b32:	2300      	moveq	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	e022      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b04      	cmp	r3, #4
 8003b3c:	d109      	bne.n	8003b52 <HAL_TIM_PWM_Start+0x3e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	bf14      	ite	ne
 8003b4a:	2301      	movne	r3, #1
 8003b4c:	2300      	moveq	r3, #0
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	e015      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d109      	bne.n	8003b6c <HAL_TIM_PWM_Start+0x58>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	bf14      	ite	ne
 8003b64:	2301      	movne	r3, #1
 8003b66:	2300      	moveq	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e008      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	bf14      	ite	ne
 8003b78:	2301      	movne	r3, #1
 8003b7a:	2300      	moveq	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e07c      	b.n	8003c80 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d104      	bne.n	8003b96 <HAL_TIM_PWM_Start+0x82>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b94:	e013      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d104      	bne.n	8003ba6 <HAL_TIM_PWM_Start+0x92>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ba4:	e00b      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d104      	bne.n	8003bb6 <HAL_TIM_PWM_Start+0xa2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bb4:	e003      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	6839      	ldr	r1, [r7, #0]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fd28 	bl	800461c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8003c88 <HAL_TIM_PWM_Start+0x174>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d004      	beq.n	8003be0 <HAL_TIM_PWM_Start+0xcc>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a2c      	ldr	r2, [pc, #176]	@ (8003c8c <HAL_TIM_PWM_Start+0x178>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d101      	bne.n	8003be4 <HAL_TIM_PWM_Start+0xd0>
 8003be0:	2301      	movs	r3, #1
 8003be2:	e000      	b.n	8003be6 <HAL_TIM_PWM_Start+0xd2>
 8003be4:	2300      	movs	r3, #0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d007      	beq.n	8003bfa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bf8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a22      	ldr	r2, [pc, #136]	@ (8003c88 <HAL_TIM_PWM_Start+0x174>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d022      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c0c:	d01d      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a1f      	ldr	r2, [pc, #124]	@ (8003c90 <HAL_TIM_PWM_Start+0x17c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d018      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8003c94 <HAL_TIM_PWM_Start+0x180>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d013      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a1c      	ldr	r2, [pc, #112]	@ (8003c98 <HAL_TIM_PWM_Start+0x184>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d00e      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a16      	ldr	r2, [pc, #88]	@ (8003c8c <HAL_TIM_PWM_Start+0x178>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d009      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a18      	ldr	r2, [pc, #96]	@ (8003c9c <HAL_TIM_PWM_Start+0x188>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d004      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a16      	ldr	r2, [pc, #88]	@ (8003ca0 <HAL_TIM_PWM_Start+0x18c>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d111      	bne.n	8003c6e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2b06      	cmp	r3, #6
 8003c5a:	d010      	beq.n	8003c7e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0201 	orr.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c6c:	e007      	b.n	8003c7e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f042 0201 	orr.w	r2, r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40010000 	.word	0x40010000
 8003c8c:	40010400 	.word	0x40010400
 8003c90:	40000400 	.word	0x40000400
 8003c94:	40000800 	.word	0x40000800
 8003c98:	40000c00 	.word	0x40000c00
 8003c9c:	40014000 	.word	0x40014000
 8003ca0:	40001800 	.word	0x40001800

08003ca4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	6839      	ldr	r1, [r7, #0]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 fcb0 	bl	800461c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a2e      	ldr	r2, [pc, #184]	@ (8003d7c <HAL_TIM_PWM_Stop+0xd8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d004      	beq.n	8003cd0 <HAL_TIM_PWM_Stop+0x2c>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a2d      	ldr	r2, [pc, #180]	@ (8003d80 <HAL_TIM_PWM_Stop+0xdc>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d101      	bne.n	8003cd4 <HAL_TIM_PWM_Stop+0x30>
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e000      	b.n	8003cd6 <HAL_TIM_PWM_Stop+0x32>
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d017      	beq.n	8003d0a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6a1a      	ldr	r2, [r3, #32]
 8003ce0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10f      	bne.n	8003d0a <HAL_TIM_PWM_Stop+0x66>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6a1a      	ldr	r2, [r3, #32]
 8003cf0:	f240 4344 	movw	r3, #1092	@ 0x444
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d107      	bne.n	8003d0a <HAL_TIM_PWM_Stop+0x66>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6a1a      	ldr	r2, [r3, #32]
 8003d10:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003d14:	4013      	ands	r3, r2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10f      	bne.n	8003d3a <HAL_TIM_PWM_Stop+0x96>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6a1a      	ldr	r2, [r3, #32]
 8003d20:	f240 4344 	movw	r3, #1092	@ 0x444
 8003d24:	4013      	ands	r3, r2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d107      	bne.n	8003d3a <HAL_TIM_PWM_Stop+0x96>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 0201 	bic.w	r2, r2, #1
 8003d38:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d104      	bne.n	8003d4a <HAL_TIM_PWM_Stop+0xa6>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d48:	e013      	b.n	8003d72 <HAL_TIM_PWM_Stop+0xce>
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b04      	cmp	r3, #4
 8003d4e:	d104      	bne.n	8003d5a <HAL_TIM_PWM_Stop+0xb6>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d58:	e00b      	b.n	8003d72 <HAL_TIM_PWM_Stop+0xce>
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d104      	bne.n	8003d6a <HAL_TIM_PWM_Stop+0xc6>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d68:	e003      	b.n	8003d72 <HAL_TIM_PWM_Stop+0xce>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	40010000 	.word	0x40010000
 8003d80:	40010400 	.word	0x40010400

08003d84 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e097      	b.n	8003ec8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d106      	bne.n	8003db2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f7fe fb55 	bl	800245c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2202      	movs	r2, #2
 8003db6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003dc8:	f023 0307 	bic.w	r3, r3, #7
 8003dcc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	4610      	mov	r0, r2
 8003dda:	f000 f9c9 	bl	8004170 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e06:	f023 0303 	bic.w	r3, r3, #3
 8003e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	021b      	lsls	r3, r3, #8
 8003e16:	4313      	orrs	r3, r2
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003e24:	f023 030c 	bic.w	r3, r3, #12
 8003e28:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	68da      	ldr	r2, [r3, #12]
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	69db      	ldr	r3, [r3, #28]
 8003e3e:	021b      	lsls	r3, r3, #8
 8003e40:	4313      	orrs	r3, r2
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	011a      	lsls	r2, r3, #4
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	031b      	lsls	r3, r3, #12
 8003e54:	4313      	orrs	r3, r2
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003e62:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003e6a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	011b      	lsls	r3, r3, #4
 8003e76:	4313      	orrs	r3, r2
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3718      	adds	r7, #24
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ee0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ee8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ef0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ef8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d110      	bne.n	8003f22 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f00:	7bfb      	ldrb	r3, [r7, #15]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d102      	bne.n	8003f0c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f06:	7b7b      	ldrb	r3, [r7, #13]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d001      	beq.n	8003f10 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e069      	b.n	8003fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f20:	e031      	b.n	8003f86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b04      	cmp	r3, #4
 8003f26:	d110      	bne.n	8003f4a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f28:	7bbb      	ldrb	r3, [r7, #14]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d102      	bne.n	8003f34 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f2e:	7b3b      	ldrb	r3, [r7, #12]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d001      	beq.n	8003f38 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e055      	b.n	8003fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f48:	e01d      	b.n	8003f86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d108      	bne.n	8003f62 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f50:	7bbb      	ldrb	r3, [r7, #14]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d105      	bne.n	8003f62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f56:	7b7b      	ldrb	r3, [r7, #13]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d102      	bne.n	8003f62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f5c:	7b3b      	ldrb	r3, [r7, #12]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d001      	beq.n	8003f66 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e03e      	b.n	8003fe4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2202      	movs	r2, #2
 8003f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2202      	movs	r2, #2
 8003f72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2202      	movs	r2, #2
 8003f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2202      	movs	r2, #2
 8003f82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_TIM_Encoder_Start+0xc4>
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d008      	beq.n	8003fa4 <HAL_TIM_Encoder_Start+0xd4>
 8003f92:	e00f      	b.n	8003fb4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f000 fb3d 	bl	800461c <TIM_CCxChannelCmd>
      break;
 8003fa2:	e016      	b.n	8003fd2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	2104      	movs	r1, #4
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 fb35 	bl	800461c <TIM_CCxChannelCmd>
      break;
 8003fb2:	e00e      	b.n	8003fd2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	2100      	movs	r1, #0
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f000 fb2d 	bl	800461c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	2104      	movs	r1, #4
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 fb26 	bl	800461c <TIM_CCxChannelCmd>
      break;
 8003fd0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f042 0201 	orr.w	r2, r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004006:	2302      	movs	r3, #2
 8004008:	e0ae      	b.n	8004168 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b0c      	cmp	r3, #12
 8004016:	f200 809f 	bhi.w	8004158 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800401a:	a201      	add	r2, pc, #4	@ (adr r2, 8004020 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800401c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004020:	08004055 	.word	0x08004055
 8004024:	08004159 	.word	0x08004159
 8004028:	08004159 	.word	0x08004159
 800402c:	08004159 	.word	0x08004159
 8004030:	08004095 	.word	0x08004095
 8004034:	08004159 	.word	0x08004159
 8004038:	08004159 	.word	0x08004159
 800403c:	08004159 	.word	0x08004159
 8004040:	080040d7 	.word	0x080040d7
 8004044:	08004159 	.word	0x08004159
 8004048:	08004159 	.word	0x08004159
 800404c:	08004159 	.word	0x08004159
 8004050:	08004117 	.word	0x08004117
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	4618      	mov	r0, r3
 800405c:	f000 f92e 	bl	80042bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699a      	ldr	r2, [r3, #24]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f042 0208 	orr.w	r2, r2, #8
 800406e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	699a      	ldr	r2, [r3, #24]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0204 	bic.w	r2, r2, #4
 800407e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6999      	ldr	r1, [r3, #24]
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	691a      	ldr	r2, [r3, #16]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	619a      	str	r2, [r3, #24]
      break;
 8004092:	e064      	b.n	800415e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68b9      	ldr	r1, [r7, #8]
 800409a:	4618      	mov	r0, r3
 800409c:	f000 f97e 	bl	800439c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699a      	ldr	r2, [r3, #24]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699a      	ldr	r2, [r3, #24]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6999      	ldr	r1, [r3, #24]
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	021a      	lsls	r2, r3, #8
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	619a      	str	r2, [r3, #24]
      break;
 80040d4:	e043      	b.n	800415e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68b9      	ldr	r1, [r7, #8]
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 f9d3 	bl	8004488 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	69da      	ldr	r2, [r3, #28]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f042 0208 	orr.w	r2, r2, #8
 80040f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	69da      	ldr	r2, [r3, #28]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0204 	bic.w	r2, r2, #4
 8004100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	69d9      	ldr	r1, [r3, #28]
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	61da      	str	r2, [r3, #28]
      break;
 8004114:	e023      	b.n	800415e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68b9      	ldr	r1, [r7, #8]
 800411c:	4618      	mov	r0, r3
 800411e:	f000 fa27 	bl	8004570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	69da      	ldr	r2, [r3, #28]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004130:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	69da      	ldr	r2, [r3, #28]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	69d9      	ldr	r1, [r3, #28]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	021a      	lsls	r2, r3, #8
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	61da      	str	r2, [r3, #28]
      break;
 8004156:	e002      	b.n	800415e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	75fb      	strb	r3, [r7, #23]
      break;
 800415c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004166:	7dfb      	ldrb	r3, [r7, #23]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a43      	ldr	r2, [pc, #268]	@ (8004290 <TIM_Base_SetConfig+0x120>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d013      	beq.n	80041b0 <TIM_Base_SetConfig+0x40>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800418e:	d00f      	beq.n	80041b0 <TIM_Base_SetConfig+0x40>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a40      	ldr	r2, [pc, #256]	@ (8004294 <TIM_Base_SetConfig+0x124>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d00b      	beq.n	80041b0 <TIM_Base_SetConfig+0x40>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a3f      	ldr	r2, [pc, #252]	@ (8004298 <TIM_Base_SetConfig+0x128>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d007      	beq.n	80041b0 <TIM_Base_SetConfig+0x40>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a3e      	ldr	r2, [pc, #248]	@ (800429c <TIM_Base_SetConfig+0x12c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d003      	beq.n	80041b0 <TIM_Base_SetConfig+0x40>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a3d      	ldr	r2, [pc, #244]	@ (80042a0 <TIM_Base_SetConfig+0x130>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d108      	bne.n	80041c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	4313      	orrs	r3, r2
 80041c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a32      	ldr	r2, [pc, #200]	@ (8004290 <TIM_Base_SetConfig+0x120>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d02b      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041d0:	d027      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a2f      	ldr	r2, [pc, #188]	@ (8004294 <TIM_Base_SetConfig+0x124>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d023      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a2e      	ldr	r2, [pc, #184]	@ (8004298 <TIM_Base_SetConfig+0x128>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d01f      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a2d      	ldr	r2, [pc, #180]	@ (800429c <TIM_Base_SetConfig+0x12c>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d01b      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a2c      	ldr	r2, [pc, #176]	@ (80042a0 <TIM_Base_SetConfig+0x130>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d017      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a2b      	ldr	r2, [pc, #172]	@ (80042a4 <TIM_Base_SetConfig+0x134>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d013      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a2a      	ldr	r2, [pc, #168]	@ (80042a8 <TIM_Base_SetConfig+0x138>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00f      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a29      	ldr	r2, [pc, #164]	@ (80042ac <TIM_Base_SetConfig+0x13c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d00b      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a28      	ldr	r2, [pc, #160]	@ (80042b0 <TIM_Base_SetConfig+0x140>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d007      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a27      	ldr	r2, [pc, #156]	@ (80042b4 <TIM_Base_SetConfig+0x144>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d003      	beq.n	8004222 <TIM_Base_SetConfig+0xb2>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a26      	ldr	r2, [pc, #152]	@ (80042b8 <TIM_Base_SetConfig+0x148>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d108      	bne.n	8004234 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	4313      	orrs	r3, r2
 8004240:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	689a      	ldr	r2, [r3, #8]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a0e      	ldr	r2, [pc, #56]	@ (8004290 <TIM_Base_SetConfig+0x120>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d003      	beq.n	8004262 <TIM_Base_SetConfig+0xf2>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a10      	ldr	r2, [pc, #64]	@ (80042a0 <TIM_Base_SetConfig+0x130>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d103      	bne.n	800426a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	691a      	ldr	r2, [r3, #16]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f043 0204 	orr.w	r2, r3, #4
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	601a      	str	r2, [r3, #0]
}
 8004282:	bf00      	nop
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40010000 	.word	0x40010000
 8004294:	40000400 	.word	0x40000400
 8004298:	40000800 	.word	0x40000800
 800429c:	40000c00 	.word	0x40000c00
 80042a0:	40010400 	.word	0x40010400
 80042a4:	40014000 	.word	0x40014000
 80042a8:	40014400 	.word	0x40014400
 80042ac:	40014800 	.word	0x40014800
 80042b0:	40001800 	.word	0x40001800
 80042b4:	40001c00 	.word	0x40001c00
 80042b8:	40002000 	.word	0x40002000

080042bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042bc:	b480      	push	{r7}
 80042be:	b087      	sub	sp, #28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	f023 0201 	bic.w	r2, r3, #1
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0303 	bic.w	r3, r3, #3
 80042f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f023 0302 	bic.w	r3, r3, #2
 8004304:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	4313      	orrs	r3, r2
 800430e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a20      	ldr	r2, [pc, #128]	@ (8004394 <TIM_OC1_SetConfig+0xd8>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d003      	beq.n	8004320 <TIM_OC1_SetConfig+0x64>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a1f      	ldr	r2, [pc, #124]	@ (8004398 <TIM_OC1_SetConfig+0xdc>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d10c      	bne.n	800433a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f023 0308 	bic.w	r3, r3, #8
 8004326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	4313      	orrs	r3, r2
 8004330:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	f023 0304 	bic.w	r3, r3, #4
 8004338:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a15      	ldr	r2, [pc, #84]	@ (8004394 <TIM_OC1_SetConfig+0xd8>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d003      	beq.n	800434a <TIM_OC1_SetConfig+0x8e>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a14      	ldr	r2, [pc, #80]	@ (8004398 <TIM_OC1_SetConfig+0xdc>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d111      	bne.n	800436e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004350:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004358:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4313      	orrs	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4313      	orrs	r3, r2
 800436c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	697a      	ldr	r2, [r7, #20]
 8004386:	621a      	str	r2, [r3, #32]
}
 8004388:	bf00      	nop
 800438a:	371c      	adds	r7, #28
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr
 8004394:	40010000 	.word	0x40010000
 8004398:	40010400 	.word	0x40010400

0800439c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f023 0210 	bic.w	r2, r3, #16
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	021b      	lsls	r3, r3, #8
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	4313      	orrs	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f023 0320 	bic.w	r3, r3, #32
 80043e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a22      	ldr	r2, [pc, #136]	@ (8004480 <TIM_OC2_SetConfig+0xe4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d003      	beq.n	8004404 <TIM_OC2_SetConfig+0x68>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a21      	ldr	r2, [pc, #132]	@ (8004484 <TIM_OC2_SetConfig+0xe8>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d10d      	bne.n	8004420 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800440a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	011b      	lsls	r3, r3, #4
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	4313      	orrs	r3, r2
 8004416:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800441e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a17      	ldr	r2, [pc, #92]	@ (8004480 <TIM_OC2_SetConfig+0xe4>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d003      	beq.n	8004430 <TIM_OC2_SetConfig+0x94>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a16      	ldr	r2, [pc, #88]	@ (8004484 <TIM_OC2_SetConfig+0xe8>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d113      	bne.n	8004458 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004436:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800443e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	621a      	str	r2, [r3, #32]
}
 8004472:	bf00      	nop
 8004474:	371c      	adds	r7, #28
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40010000 	.word	0x40010000
 8004484:	40010400 	.word	0x40010400

08004488 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004488:	b480      	push	{r7}
 800448a:	b087      	sub	sp, #28
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f023 0303 	bic.w	r3, r3, #3
 80044be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	021b      	lsls	r3, r3, #8
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	4313      	orrs	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a21      	ldr	r2, [pc, #132]	@ (8004568 <TIM_OC3_SetConfig+0xe0>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d003      	beq.n	80044ee <TIM_OC3_SetConfig+0x66>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a20      	ldr	r2, [pc, #128]	@ (800456c <TIM_OC3_SetConfig+0xe4>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d10d      	bne.n	800450a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	021b      	lsls	r3, r3, #8
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	4313      	orrs	r3, r2
 8004500:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004508:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a16      	ldr	r2, [pc, #88]	@ (8004568 <TIM_OC3_SetConfig+0xe0>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d003      	beq.n	800451a <TIM_OC3_SetConfig+0x92>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a15      	ldr	r2, [pc, #84]	@ (800456c <TIM_OC3_SetConfig+0xe4>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d113      	bne.n	8004542 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	4313      	orrs	r3, r2
 8004534:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	4313      	orrs	r3, r2
 8004540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	621a      	str	r2, [r3, #32]
}
 800455c:	bf00      	nop
 800455e:	371c      	adds	r7, #28
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	40010000 	.word	0x40010000
 800456c:	40010400 	.word	0x40010400

08004570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004570:	b480      	push	{r7}
 8004572:	b087      	sub	sp, #28
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800459e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	021b      	lsls	r3, r3, #8
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80045ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	031b      	lsls	r3, r3, #12
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a12      	ldr	r2, [pc, #72]	@ (8004614 <TIM_OC4_SetConfig+0xa4>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d003      	beq.n	80045d8 <TIM_OC4_SetConfig+0x68>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a11      	ldr	r2, [pc, #68]	@ (8004618 <TIM_OC4_SetConfig+0xa8>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d109      	bne.n	80045ec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	019b      	lsls	r3, r3, #6
 80045e6:	697a      	ldr	r2, [r7, #20]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	621a      	str	r2, [r3, #32]
}
 8004606:	bf00      	nop
 8004608:	371c      	adds	r7, #28
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	40010000 	.word	0x40010000
 8004618:	40010400 	.word	0x40010400

0800461c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f003 031f 	and.w	r3, r3, #31
 800462e:	2201      	movs	r2, #1
 8004630:	fa02 f303 	lsl.w	r3, r2, r3
 8004634:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6a1a      	ldr	r2, [r3, #32]
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	43db      	mvns	r3, r3
 800463e:	401a      	ands	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a1a      	ldr	r2, [r3, #32]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f003 031f 	and.w	r3, r3, #31
 800464e:	6879      	ldr	r1, [r7, #4]
 8004650:	fa01 f303 	lsl.w	r3, r1, r3
 8004654:	431a      	orrs	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	621a      	str	r2, [r3, #32]
}
 800465a:	bf00      	nop
 800465c:	371c      	adds	r7, #28
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
	...

08004668 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004678:	2b01      	cmp	r3, #1
 800467a:	d101      	bne.n	8004680 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800467c:	2302      	movs	r3, #2
 800467e:	e05a      	b.n	8004736 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a21      	ldr	r2, [pc, #132]	@ (8004744 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d022      	beq.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046cc:	d01d      	beq.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a1d      	ldr	r2, [pc, #116]	@ (8004748 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d018      	beq.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a1b      	ldr	r2, [pc, #108]	@ (800474c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a1a      	ldr	r2, [pc, #104]	@ (8004750 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00e      	beq.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a18      	ldr	r2, [pc, #96]	@ (8004754 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d009      	beq.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a17      	ldr	r2, [pc, #92]	@ (8004758 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d004      	beq.n	800470a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a15      	ldr	r2, [pc, #84]	@ (800475c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d10c      	bne.n	8004724 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004710:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	4313      	orrs	r3, r2
 800471a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	40010000 	.word	0x40010000
 8004748:	40000400 	.word	0x40000400
 800474c:	40000800 	.word	0x40000800
 8004750:	40000c00 	.word	0x40000c00
 8004754:	40010400 	.word	0x40010400
 8004758:	40014000 	.word	0x40014000
 800475c:	40001800 	.word	0x40001800

08004760 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e042      	b.n	80047f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7fd ff7a 	bl	8002680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2224      	movs	r2, #36	@ 0x24
 8004790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 f82b 	bl	8004800 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	691a      	ldr	r2, [r3, #16]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695a      	ldr	r2, [r3, #20]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2220      	movs	r2, #32
 80047ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3708      	adds	r7, #8
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004804:	b0c0      	sub	sp, #256	@ 0x100
 8004806:	af00      	add	r7, sp, #0
 8004808:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800480c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481c:	68d9      	ldr	r1, [r3, #12]
 800481e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	ea40 0301 	orr.w	r3, r0, r1
 8004828:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800482a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482e:	689a      	ldr	r2, [r3, #8]
 8004830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	431a      	orrs	r2, r3
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	431a      	orrs	r2, r3
 8004840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	4313      	orrs	r3, r2
 8004848:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004858:	f021 010c 	bic.w	r1, r1, #12
 800485c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004866:	430b      	orrs	r3, r1
 8004868:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800486a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487a:	6999      	ldr	r1, [r3, #24]
 800487c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	ea40 0301 	orr.w	r3, r0, r1
 8004886:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	4b8f      	ldr	r3, [pc, #572]	@ (8004acc <UART_SetConfig+0x2cc>)
 8004890:	429a      	cmp	r2, r3
 8004892:	d005      	beq.n	80048a0 <UART_SetConfig+0xa0>
 8004894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4b8d      	ldr	r3, [pc, #564]	@ (8004ad0 <UART_SetConfig+0x2d0>)
 800489c:	429a      	cmp	r2, r3
 800489e:	d104      	bne.n	80048aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048a0:	f7fe fc06 	bl	80030b0 <HAL_RCC_GetPCLK2Freq>
 80048a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80048a8:	e003      	b.n	80048b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048aa:	f7fe fbed 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 80048ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048bc:	f040 810c 	bne.w	8004ad8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048c4:	2200      	movs	r2, #0
 80048c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048d2:	4622      	mov	r2, r4
 80048d4:	462b      	mov	r3, r5
 80048d6:	1891      	adds	r1, r2, r2
 80048d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048da:	415b      	adcs	r3, r3
 80048dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048e2:	4621      	mov	r1, r4
 80048e4:	eb12 0801 	adds.w	r8, r2, r1
 80048e8:	4629      	mov	r1, r5
 80048ea:	eb43 0901 	adc.w	r9, r3, r1
 80048ee:	f04f 0200 	mov.w	r2, #0
 80048f2:	f04f 0300 	mov.w	r3, #0
 80048f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004902:	4690      	mov	r8, r2
 8004904:	4699      	mov	r9, r3
 8004906:	4623      	mov	r3, r4
 8004908:	eb18 0303 	adds.w	r3, r8, r3
 800490c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004910:	462b      	mov	r3, r5
 8004912:	eb49 0303 	adc.w	r3, r9, r3
 8004916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800491a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004926:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800492a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800492e:	460b      	mov	r3, r1
 8004930:	18db      	adds	r3, r3, r3
 8004932:	653b      	str	r3, [r7, #80]	@ 0x50
 8004934:	4613      	mov	r3, r2
 8004936:	eb42 0303 	adc.w	r3, r2, r3
 800493a:	657b      	str	r3, [r7, #84]	@ 0x54
 800493c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004940:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004944:	f7fb fd6c 	bl	8000420 <__aeabi_uldivmod>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4b61      	ldr	r3, [pc, #388]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 800494e:	fba3 2302 	umull	r2, r3, r3, r2
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	011c      	lsls	r4, r3, #4
 8004956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800495a:	2200      	movs	r2, #0
 800495c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004960:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004964:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004968:	4642      	mov	r2, r8
 800496a:	464b      	mov	r3, r9
 800496c:	1891      	adds	r1, r2, r2
 800496e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004970:	415b      	adcs	r3, r3
 8004972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004974:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004978:	4641      	mov	r1, r8
 800497a:	eb12 0a01 	adds.w	sl, r2, r1
 800497e:	4649      	mov	r1, r9
 8004980:	eb43 0b01 	adc.w	fp, r3, r1
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	f04f 0300 	mov.w	r3, #0
 800498c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004990:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004994:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004998:	4692      	mov	sl, r2
 800499a:	469b      	mov	fp, r3
 800499c:	4643      	mov	r3, r8
 800499e:	eb1a 0303 	adds.w	r3, sl, r3
 80049a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049a6:	464b      	mov	r3, r9
 80049a8:	eb4b 0303 	adc.w	r3, fp, r3
 80049ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049c4:	460b      	mov	r3, r1
 80049c6:	18db      	adds	r3, r3, r3
 80049c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80049ca:	4613      	mov	r3, r2
 80049cc:	eb42 0303 	adc.w	r3, r2, r3
 80049d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80049d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049da:	f7fb fd21 	bl	8000420 <__aeabi_uldivmod>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	4611      	mov	r1, r2
 80049e4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 80049e6:	fba3 2301 	umull	r2, r3, r3, r1
 80049ea:	095b      	lsrs	r3, r3, #5
 80049ec:	2264      	movs	r2, #100	@ 0x64
 80049ee:	fb02 f303 	mul.w	r3, r2, r3
 80049f2:	1acb      	subs	r3, r1, r3
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80049fa:	4b36      	ldr	r3, [pc, #216]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 80049fc:	fba3 2302 	umull	r2, r3, r3, r2
 8004a00:	095b      	lsrs	r3, r3, #5
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a08:	441c      	add	r4, r3
 8004a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a1c:	4642      	mov	r2, r8
 8004a1e:	464b      	mov	r3, r9
 8004a20:	1891      	adds	r1, r2, r2
 8004a22:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a24:	415b      	adcs	r3, r3
 8004a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a2c:	4641      	mov	r1, r8
 8004a2e:	1851      	adds	r1, r2, r1
 8004a30:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a32:	4649      	mov	r1, r9
 8004a34:	414b      	adcs	r3, r1
 8004a36:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a38:	f04f 0200 	mov.w	r2, #0
 8004a3c:	f04f 0300 	mov.w	r3, #0
 8004a40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a44:	4659      	mov	r1, fp
 8004a46:	00cb      	lsls	r3, r1, #3
 8004a48:	4651      	mov	r1, sl
 8004a4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a4e:	4651      	mov	r1, sl
 8004a50:	00ca      	lsls	r2, r1, #3
 8004a52:	4610      	mov	r0, r2
 8004a54:	4619      	mov	r1, r3
 8004a56:	4603      	mov	r3, r0
 8004a58:	4642      	mov	r2, r8
 8004a5a:	189b      	adds	r3, r3, r2
 8004a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a60:	464b      	mov	r3, r9
 8004a62:	460a      	mov	r2, r1
 8004a64:	eb42 0303 	adc.w	r3, r2, r3
 8004a68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a80:	460b      	mov	r3, r1
 8004a82:	18db      	adds	r3, r3, r3
 8004a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a86:	4613      	mov	r3, r2
 8004a88:	eb42 0303 	adc.w	r3, r2, r3
 8004a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a96:	f7fb fcc3 	bl	8000420 <__aeabi_uldivmod>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 8004aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8004aa4:	095b      	lsrs	r3, r3, #5
 8004aa6:	2164      	movs	r1, #100	@ 0x64
 8004aa8:	fb01 f303 	mul.w	r3, r1, r3
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	3332      	adds	r3, #50	@ 0x32
 8004ab2:	4a08      	ldr	r2, [pc, #32]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 8004ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab8:	095b      	lsrs	r3, r3, #5
 8004aba:	f003 0207 	and.w	r2, r3, #7
 8004abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4422      	add	r2, r4
 8004ac6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ac8:	e106      	b.n	8004cd8 <UART_SetConfig+0x4d8>
 8004aca:	bf00      	nop
 8004acc:	40011000 	.word	0x40011000
 8004ad0:	40011400 	.word	0x40011400
 8004ad4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004adc:	2200      	movs	r2, #0
 8004ade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ae2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ae6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004aea:	4642      	mov	r2, r8
 8004aec:	464b      	mov	r3, r9
 8004aee:	1891      	adds	r1, r2, r2
 8004af0:	6239      	str	r1, [r7, #32]
 8004af2:	415b      	adcs	r3, r3
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004afa:	4641      	mov	r1, r8
 8004afc:	1854      	adds	r4, r2, r1
 8004afe:	4649      	mov	r1, r9
 8004b00:	eb43 0501 	adc.w	r5, r3, r1
 8004b04:	f04f 0200 	mov.w	r2, #0
 8004b08:	f04f 0300 	mov.w	r3, #0
 8004b0c:	00eb      	lsls	r3, r5, #3
 8004b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b12:	00e2      	lsls	r2, r4, #3
 8004b14:	4614      	mov	r4, r2
 8004b16:	461d      	mov	r5, r3
 8004b18:	4643      	mov	r3, r8
 8004b1a:	18e3      	adds	r3, r4, r3
 8004b1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b20:	464b      	mov	r3, r9
 8004b22:	eb45 0303 	adc.w	r3, r5, r3
 8004b26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b3a:	f04f 0200 	mov.w	r2, #0
 8004b3e:	f04f 0300 	mov.w	r3, #0
 8004b42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b46:	4629      	mov	r1, r5
 8004b48:	008b      	lsls	r3, r1, #2
 8004b4a:	4621      	mov	r1, r4
 8004b4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b50:	4621      	mov	r1, r4
 8004b52:	008a      	lsls	r2, r1, #2
 8004b54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b58:	f7fb fc62 	bl	8000420 <__aeabi_uldivmod>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	460b      	mov	r3, r1
 8004b60:	4b60      	ldr	r3, [pc, #384]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004b62:	fba3 2302 	umull	r2, r3, r3, r2
 8004b66:	095b      	lsrs	r3, r3, #5
 8004b68:	011c      	lsls	r4, r3, #4
 8004b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b7c:	4642      	mov	r2, r8
 8004b7e:	464b      	mov	r3, r9
 8004b80:	1891      	adds	r1, r2, r2
 8004b82:	61b9      	str	r1, [r7, #24]
 8004b84:	415b      	adcs	r3, r3
 8004b86:	61fb      	str	r3, [r7, #28]
 8004b88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b8c:	4641      	mov	r1, r8
 8004b8e:	1851      	adds	r1, r2, r1
 8004b90:	6139      	str	r1, [r7, #16]
 8004b92:	4649      	mov	r1, r9
 8004b94:	414b      	adcs	r3, r1
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ba4:	4659      	mov	r1, fp
 8004ba6:	00cb      	lsls	r3, r1, #3
 8004ba8:	4651      	mov	r1, sl
 8004baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bae:	4651      	mov	r1, sl
 8004bb0:	00ca      	lsls	r2, r1, #3
 8004bb2:	4610      	mov	r0, r2
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	4642      	mov	r2, r8
 8004bba:	189b      	adds	r3, r3, r2
 8004bbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bc0:	464b      	mov	r3, r9
 8004bc2:	460a      	mov	r2, r1
 8004bc4:	eb42 0303 	adc.w	r3, r2, r3
 8004bc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bd6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	f04f 0300 	mov.w	r3, #0
 8004be0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004be4:	4649      	mov	r1, r9
 8004be6:	008b      	lsls	r3, r1, #2
 8004be8:	4641      	mov	r1, r8
 8004bea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bee:	4641      	mov	r1, r8
 8004bf0:	008a      	lsls	r2, r1, #2
 8004bf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004bf6:	f7fb fc13 	bl	8000420 <__aeabi_uldivmod>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	4611      	mov	r1, r2
 8004c00:	4b38      	ldr	r3, [pc, #224]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004c02:	fba3 2301 	umull	r2, r3, r3, r1
 8004c06:	095b      	lsrs	r3, r3, #5
 8004c08:	2264      	movs	r2, #100	@ 0x64
 8004c0a:	fb02 f303 	mul.w	r3, r2, r3
 8004c0e:	1acb      	subs	r3, r1, r3
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	3332      	adds	r3, #50	@ 0x32
 8004c14:	4a33      	ldr	r2, [pc, #204]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004c16:	fba2 2303 	umull	r2, r3, r2, r3
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c20:	441c      	add	r4, r3
 8004c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c26:	2200      	movs	r2, #0
 8004c28:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c30:	4642      	mov	r2, r8
 8004c32:	464b      	mov	r3, r9
 8004c34:	1891      	adds	r1, r2, r2
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	415b      	adcs	r3, r3
 8004c3a:	60fb      	str	r3, [r7, #12]
 8004c3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c40:	4641      	mov	r1, r8
 8004c42:	1851      	adds	r1, r2, r1
 8004c44:	6039      	str	r1, [r7, #0]
 8004c46:	4649      	mov	r1, r9
 8004c48:	414b      	adcs	r3, r1
 8004c4a:	607b      	str	r3, [r7, #4]
 8004c4c:	f04f 0200 	mov.w	r2, #0
 8004c50:	f04f 0300 	mov.w	r3, #0
 8004c54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c58:	4659      	mov	r1, fp
 8004c5a:	00cb      	lsls	r3, r1, #3
 8004c5c:	4651      	mov	r1, sl
 8004c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c62:	4651      	mov	r1, sl
 8004c64:	00ca      	lsls	r2, r1, #3
 8004c66:	4610      	mov	r0, r2
 8004c68:	4619      	mov	r1, r3
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	189b      	adds	r3, r3, r2
 8004c70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c72:	464b      	mov	r3, r9
 8004c74:	460a      	mov	r2, r1
 8004c76:	eb42 0303 	adc.w	r3, r2, r3
 8004c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c86:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c88:	f04f 0200 	mov.w	r2, #0
 8004c8c:	f04f 0300 	mov.w	r3, #0
 8004c90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c94:	4649      	mov	r1, r9
 8004c96:	008b      	lsls	r3, r1, #2
 8004c98:	4641      	mov	r1, r8
 8004c9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c9e:	4641      	mov	r1, r8
 8004ca0:	008a      	lsls	r2, r1, #2
 8004ca2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004ca6:	f7fb fbbb 	bl	8000420 <__aeabi_uldivmod>
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004cb0:	fba3 1302 	umull	r1, r3, r3, r2
 8004cb4:	095b      	lsrs	r3, r3, #5
 8004cb6:	2164      	movs	r1, #100	@ 0x64
 8004cb8:	fb01 f303 	mul.w	r3, r1, r3
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	011b      	lsls	r3, r3, #4
 8004cc0:	3332      	adds	r3, #50	@ 0x32
 8004cc2:	4a08      	ldr	r2, [pc, #32]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc8:	095b      	lsrs	r3, r3, #5
 8004cca:	f003 020f 	and.w	r2, r3, #15
 8004cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4422      	add	r2, r4
 8004cd6:	609a      	str	r2, [r3, #8]
}
 8004cd8:	bf00      	nop
 8004cda:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ce4:	51eb851f 	.word	0x51eb851f

08004ce8 <_ZdlPvj>:
 8004ce8:	f000 b817 	b.w	8004d1a <_ZdlPv>

08004cec <_Znwj>:
 8004cec:	2801      	cmp	r0, #1
 8004cee:	bf38      	it	cc
 8004cf0:	2001      	movcc	r0, #1
 8004cf2:	b510      	push	{r4, lr}
 8004cf4:	4604      	mov	r4, r0
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	f001 f8ac 	bl	8005e54 <malloc>
 8004cfc:	b100      	cbz	r0, 8004d00 <_Znwj+0x14>
 8004cfe:	bd10      	pop	{r4, pc}
 8004d00:	f000 f80e 	bl	8004d20 <_ZSt15get_new_handlerv>
 8004d04:	b908      	cbnz	r0, 8004d0a <_Znwj+0x1e>
 8004d06:	f001 f89d 	bl	8005e44 <abort>
 8004d0a:	4780      	blx	r0
 8004d0c:	e7f3      	b.n	8004cf6 <_Znwj+0xa>

08004d0e <_ZSt17__throw_bad_allocv>:
 8004d0e:	b508      	push	{r3, lr}
 8004d10:	f001 f898 	bl	8005e44 <abort>

08004d14 <_ZSt28__throw_bad_array_new_lengthv>:
 8004d14:	b508      	push	{r3, lr}
 8004d16:	f001 f895 	bl	8005e44 <abort>

08004d1a <_ZdlPv>:
 8004d1a:	f001 b8a3 	b.w	8005e64 <free>
	...

08004d20 <_ZSt15get_new_handlerv>:
 8004d20:	4b02      	ldr	r3, [pc, #8]	@ (8004d2c <_ZSt15get_new_handlerv+0xc>)
 8004d22:	6818      	ldr	r0, [r3, #0]
 8004d24:	f3bf 8f5b 	dmb	ish
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	200002f4 	.word	0x200002f4

08004d30 <acosf>:
 8004d30:	b508      	push	{r3, lr}
 8004d32:	ed2d 8b02 	vpush	{d8}
 8004d36:	eeb0 8a40 	vmov.f32	s16, s0
 8004d3a:	f000 f9d7 	bl	80050ec <__ieee754_acosf>
 8004d3e:	eeb4 8a48 	vcmp.f32	s16, s16
 8004d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d46:	eef0 8a40 	vmov.f32	s17, s0
 8004d4a:	d615      	bvs.n	8004d78 <acosf+0x48>
 8004d4c:	eeb0 0a48 	vmov.f32	s0, s16
 8004d50:	f000 f87e 	bl	8004e50 <fabsf>
 8004d54:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004d58:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8004d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d60:	dd0a      	ble.n	8004d78 <acosf+0x48>
 8004d62:	f001 f991 	bl	8006088 <__errno>
 8004d66:	ecbd 8b02 	vpop	{d8}
 8004d6a:	2321      	movs	r3, #33	@ 0x21
 8004d6c:	6003      	str	r3, [r0, #0]
 8004d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004d72:	4804      	ldr	r0, [pc, #16]	@ (8004d84 <acosf+0x54>)
 8004d74:	f000 b8ba 	b.w	8004eec <nanf>
 8004d78:	eeb0 0a68 	vmov.f32	s0, s17
 8004d7c:	ecbd 8b02 	vpop	{d8}
 8004d80:	bd08      	pop	{r3, pc}
 8004d82:	bf00      	nop
 8004d84:	080061b4 	.word	0x080061b4

08004d88 <atan2f>:
 8004d88:	f000 baa6 	b.w	80052d8 <__ieee754_atan2f>

08004d8c <sqrtf>:
 8004d8c:	b508      	push	{r3, lr}
 8004d8e:	ed2d 8b02 	vpush	{d8}
 8004d92:	eeb0 8a40 	vmov.f32	s16, s0
 8004d96:	f000 f905 	bl	8004fa4 <__ieee754_sqrtf>
 8004d9a:	eeb4 8a48 	vcmp.f32	s16, s16
 8004d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da2:	d60c      	bvs.n	8004dbe <sqrtf+0x32>
 8004da4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8004dc4 <sqrtf+0x38>
 8004da8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004db0:	d505      	bpl.n	8004dbe <sqrtf+0x32>
 8004db2:	f001 f969 	bl	8006088 <__errno>
 8004db6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004dba:	2321      	movs	r3, #33	@ 0x21
 8004dbc:	6003      	str	r3, [r0, #0]
 8004dbe:	ecbd 8b02 	vpop	{d8}
 8004dc2:	bd08      	pop	{r3, pc}
 8004dc4:	00000000 	.word	0x00000000

08004dc8 <cosf>:
 8004dc8:	ee10 3a10 	vmov	r3, s0
 8004dcc:	b507      	push	{r0, r1, r2, lr}
 8004dce:	4a1e      	ldr	r2, [pc, #120]	@ (8004e48 <cosf+0x80>)
 8004dd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d806      	bhi.n	8004de6 <cosf+0x1e>
 8004dd8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8004e4c <cosf+0x84>
 8004ddc:	b003      	add	sp, #12
 8004dde:	f85d eb04 	ldr.w	lr, [sp], #4
 8004de2:	f000 b8e3 	b.w	8004fac <__kernel_cosf>
 8004de6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004dea:	d304      	bcc.n	8004df6 <cosf+0x2e>
 8004dec:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004df0:	b003      	add	sp, #12
 8004df2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004df6:	4668      	mov	r0, sp
 8004df8:	f000 fb0e 	bl	8005418 <__ieee754_rem_pio2f>
 8004dfc:	f000 0003 	and.w	r0, r0, #3
 8004e00:	2801      	cmp	r0, #1
 8004e02:	d009      	beq.n	8004e18 <cosf+0x50>
 8004e04:	2802      	cmp	r0, #2
 8004e06:	d010      	beq.n	8004e2a <cosf+0x62>
 8004e08:	b9b0      	cbnz	r0, 8004e38 <cosf+0x70>
 8004e0a:	eddd 0a01 	vldr	s1, [sp, #4]
 8004e0e:	ed9d 0a00 	vldr	s0, [sp]
 8004e12:	f000 f8cb 	bl	8004fac <__kernel_cosf>
 8004e16:	e7eb      	b.n	8004df0 <cosf+0x28>
 8004e18:	eddd 0a01 	vldr	s1, [sp, #4]
 8004e1c:	ed9d 0a00 	vldr	s0, [sp]
 8004e20:	f000 f91c 	bl	800505c <__kernel_sinf>
 8004e24:	eeb1 0a40 	vneg.f32	s0, s0
 8004e28:	e7e2      	b.n	8004df0 <cosf+0x28>
 8004e2a:	eddd 0a01 	vldr	s1, [sp, #4]
 8004e2e:	ed9d 0a00 	vldr	s0, [sp]
 8004e32:	f000 f8bb 	bl	8004fac <__kernel_cosf>
 8004e36:	e7f5      	b.n	8004e24 <cosf+0x5c>
 8004e38:	eddd 0a01 	vldr	s1, [sp, #4]
 8004e3c:	ed9d 0a00 	vldr	s0, [sp]
 8004e40:	2001      	movs	r0, #1
 8004e42:	f000 f90b 	bl	800505c <__kernel_sinf>
 8004e46:	e7d3      	b.n	8004df0 <cosf+0x28>
 8004e48:	3f490fd8 	.word	0x3f490fd8
 8004e4c:	00000000 	.word	0x00000000

08004e50 <fabsf>:
 8004e50:	ee10 3a10 	vmov	r3, s0
 8004e54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e58:	ee00 3a10 	vmov	s0, r3
 8004e5c:	4770      	bx	lr
	...

08004e60 <sinf>:
 8004e60:	ee10 3a10 	vmov	r3, s0
 8004e64:	b507      	push	{r0, r1, r2, lr}
 8004e66:	4a1f      	ldr	r2, [pc, #124]	@ (8004ee4 <sinf+0x84>)
 8004e68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d807      	bhi.n	8004e80 <sinf+0x20>
 8004e70:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8004ee8 <sinf+0x88>
 8004e74:	2000      	movs	r0, #0
 8004e76:	b003      	add	sp, #12
 8004e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e7c:	f000 b8ee 	b.w	800505c <__kernel_sinf>
 8004e80:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004e84:	d304      	bcc.n	8004e90 <sinf+0x30>
 8004e86:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004e8a:	b003      	add	sp, #12
 8004e8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e90:	4668      	mov	r0, sp
 8004e92:	f000 fac1 	bl	8005418 <__ieee754_rem_pio2f>
 8004e96:	f000 0003 	and.w	r0, r0, #3
 8004e9a:	2801      	cmp	r0, #1
 8004e9c:	d00a      	beq.n	8004eb4 <sinf+0x54>
 8004e9e:	2802      	cmp	r0, #2
 8004ea0:	d00f      	beq.n	8004ec2 <sinf+0x62>
 8004ea2:	b9c0      	cbnz	r0, 8004ed6 <sinf+0x76>
 8004ea4:	eddd 0a01 	vldr	s1, [sp, #4]
 8004ea8:	ed9d 0a00 	vldr	s0, [sp]
 8004eac:	2001      	movs	r0, #1
 8004eae:	f000 f8d5 	bl	800505c <__kernel_sinf>
 8004eb2:	e7ea      	b.n	8004e8a <sinf+0x2a>
 8004eb4:	eddd 0a01 	vldr	s1, [sp, #4]
 8004eb8:	ed9d 0a00 	vldr	s0, [sp]
 8004ebc:	f000 f876 	bl	8004fac <__kernel_cosf>
 8004ec0:	e7e3      	b.n	8004e8a <sinf+0x2a>
 8004ec2:	eddd 0a01 	vldr	s1, [sp, #4]
 8004ec6:	ed9d 0a00 	vldr	s0, [sp]
 8004eca:	2001      	movs	r0, #1
 8004ecc:	f000 f8c6 	bl	800505c <__kernel_sinf>
 8004ed0:	eeb1 0a40 	vneg.f32	s0, s0
 8004ed4:	e7d9      	b.n	8004e8a <sinf+0x2a>
 8004ed6:	eddd 0a01 	vldr	s1, [sp, #4]
 8004eda:	ed9d 0a00 	vldr	s0, [sp]
 8004ede:	f000 f865 	bl	8004fac <__kernel_cosf>
 8004ee2:	e7f5      	b.n	8004ed0 <sinf+0x70>
 8004ee4:	3f490fd8 	.word	0x3f490fd8
 8004ee8:	00000000 	.word	0x00000000

08004eec <nanf>:
 8004eec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004ef4 <nanf+0x8>
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	7fc00000 	.word	0x7fc00000

08004ef8 <fmaxf>:
 8004ef8:	b508      	push	{r3, lr}
 8004efa:	ed2d 8b02 	vpush	{d8}
 8004efe:	eeb0 8a40 	vmov.f32	s16, s0
 8004f02:	eef0 8a60 	vmov.f32	s17, s1
 8004f06:	f000 f831 	bl	8004f6c <__fpclassifyf>
 8004f0a:	b930      	cbnz	r0, 8004f1a <fmaxf+0x22>
 8004f0c:	eeb0 8a68 	vmov.f32	s16, s17
 8004f10:	eeb0 0a48 	vmov.f32	s0, s16
 8004f14:	ecbd 8b02 	vpop	{d8}
 8004f18:	bd08      	pop	{r3, pc}
 8004f1a:	eeb0 0a68 	vmov.f32	s0, s17
 8004f1e:	f000 f825 	bl	8004f6c <__fpclassifyf>
 8004f22:	2800      	cmp	r0, #0
 8004f24:	d0f4      	beq.n	8004f10 <fmaxf+0x18>
 8004f26:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f2e:	dded      	ble.n	8004f0c <fmaxf+0x14>
 8004f30:	e7ee      	b.n	8004f10 <fmaxf+0x18>

08004f32 <fminf>:
 8004f32:	b508      	push	{r3, lr}
 8004f34:	ed2d 8b02 	vpush	{d8}
 8004f38:	eeb0 8a40 	vmov.f32	s16, s0
 8004f3c:	eef0 8a60 	vmov.f32	s17, s1
 8004f40:	f000 f814 	bl	8004f6c <__fpclassifyf>
 8004f44:	b930      	cbnz	r0, 8004f54 <fminf+0x22>
 8004f46:	eeb0 8a68 	vmov.f32	s16, s17
 8004f4a:	eeb0 0a48 	vmov.f32	s0, s16
 8004f4e:	ecbd 8b02 	vpop	{d8}
 8004f52:	bd08      	pop	{r3, pc}
 8004f54:	eeb0 0a68 	vmov.f32	s0, s17
 8004f58:	f000 f808 	bl	8004f6c <__fpclassifyf>
 8004f5c:	2800      	cmp	r0, #0
 8004f5e:	d0f4      	beq.n	8004f4a <fminf+0x18>
 8004f60:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f68:	d5ed      	bpl.n	8004f46 <fminf+0x14>
 8004f6a:	e7ee      	b.n	8004f4a <fminf+0x18>

08004f6c <__fpclassifyf>:
 8004f6c:	ee10 3a10 	vmov	r3, s0
 8004f70:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8004f74:	d00d      	beq.n	8004f92 <__fpclassifyf+0x26>
 8004f76:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8004f7a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8004f7e:	d30a      	bcc.n	8004f96 <__fpclassifyf+0x2a>
 8004f80:	4b07      	ldr	r3, [pc, #28]	@ (8004fa0 <__fpclassifyf+0x34>)
 8004f82:	1e42      	subs	r2, r0, #1
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d908      	bls.n	8004f9a <__fpclassifyf+0x2e>
 8004f88:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8004f8c:	4258      	negs	r0, r3
 8004f8e:	4158      	adcs	r0, r3
 8004f90:	4770      	bx	lr
 8004f92:	2002      	movs	r0, #2
 8004f94:	4770      	bx	lr
 8004f96:	2004      	movs	r0, #4
 8004f98:	4770      	bx	lr
 8004f9a:	2003      	movs	r0, #3
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	007ffffe 	.word	0x007ffffe

08004fa4 <__ieee754_sqrtf>:
 8004fa4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004fa8:	4770      	bx	lr
	...

08004fac <__kernel_cosf>:
 8004fac:	ee10 3a10 	vmov	r3, s0
 8004fb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004fb4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004fb8:	eef0 6a40 	vmov.f32	s13, s0
 8004fbc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004fc0:	d204      	bcs.n	8004fcc <__kernel_cosf+0x20>
 8004fc2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8004fc6:	ee17 2a90 	vmov	r2, s15
 8004fca:	b342      	cbz	r2, 800501e <__kernel_cosf+0x72>
 8004fcc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004fd0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800503c <__kernel_cosf+0x90>
 8004fd4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8005040 <__kernel_cosf+0x94>
 8004fd8:	4a1a      	ldr	r2, [pc, #104]	@ (8005044 <__kernel_cosf+0x98>)
 8004fda:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005048 <__kernel_cosf+0x9c>
 8004fe4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004fe8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800504c <__kernel_cosf+0xa0>
 8004fec:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004ff0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8005050 <__kernel_cosf+0xa4>
 8004ff4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004ff8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8005054 <__kernel_cosf+0xa8>
 8004ffc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005000:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8005004:	ee26 6a07 	vmul.f32	s12, s12, s14
 8005008:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800500c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8005010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005014:	d804      	bhi.n	8005020 <__kernel_cosf+0x74>
 8005016:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800501a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800501e:	4770      	bx	lr
 8005020:	4a0d      	ldr	r2, [pc, #52]	@ (8005058 <__kernel_cosf+0xac>)
 8005022:	4293      	cmp	r3, r2
 8005024:	bf9a      	itte	ls
 8005026:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800502a:	ee07 3a10 	vmovls	s14, r3
 800502e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8005032:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005036:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800503a:	e7ec      	b.n	8005016 <__kernel_cosf+0x6a>
 800503c:	ad47d74e 	.word	0xad47d74e
 8005040:	310f74f6 	.word	0x310f74f6
 8005044:	3e999999 	.word	0x3e999999
 8005048:	b493f27c 	.word	0xb493f27c
 800504c:	37d00d01 	.word	0x37d00d01
 8005050:	bab60b61 	.word	0xbab60b61
 8005054:	3d2aaaab 	.word	0x3d2aaaab
 8005058:	3f480000 	.word	0x3f480000

0800505c <__kernel_sinf>:
 800505c:	ee10 3a10 	vmov	r3, s0
 8005060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005064:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005068:	d204      	bcs.n	8005074 <__kernel_sinf+0x18>
 800506a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800506e:	ee17 3a90 	vmov	r3, s15
 8005072:	b35b      	cbz	r3, 80050cc <__kernel_sinf+0x70>
 8005074:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005078:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80050d0 <__kernel_sinf+0x74>
 800507c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80050d4 <__kernel_sinf+0x78>
 8005080:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005084:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80050d8 <__kernel_sinf+0x7c>
 8005088:	eee6 7a07 	vfma.f32	s15, s12, s14
 800508c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80050dc <__kernel_sinf+0x80>
 8005090:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005094:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80050e0 <__kernel_sinf+0x84>
 8005098:	ee60 6a07 	vmul.f32	s13, s0, s14
 800509c:	eee6 7a07 	vfma.f32	s15, s12, s14
 80050a0:	b930      	cbnz	r0, 80050b0 <__kernel_sinf+0x54>
 80050a2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80050e4 <__kernel_sinf+0x88>
 80050a6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80050aa:	eea6 0a26 	vfma.f32	s0, s12, s13
 80050ae:	4770      	bx	lr
 80050b0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80050b4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80050b8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80050bc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80050c0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80050e8 <__kernel_sinf+0x8c>
 80050c4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80050c8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	2f2ec9d3 	.word	0x2f2ec9d3
 80050d4:	b2d72f34 	.word	0xb2d72f34
 80050d8:	3638ef1b 	.word	0x3638ef1b
 80050dc:	b9500d01 	.word	0xb9500d01
 80050e0:	3c088889 	.word	0x3c088889
 80050e4:	be2aaaab 	.word	0xbe2aaaab
 80050e8:	3e2aaaab 	.word	0x3e2aaaab

080050ec <__ieee754_acosf>:
 80050ec:	b508      	push	{r3, lr}
 80050ee:	ee10 3a10 	vmov	r3, s0
 80050f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050f6:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80050fa:	ed2d 8b0c 	vpush	{d8-d13}
 80050fe:	d10a      	bne.n	8005116 <__ieee754_acosf+0x2a>
 8005100:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8005294 <__ieee754_acosf+0x1a8>
 8005104:	eddf 7a64 	vldr	s15, [pc, #400]	@ 8005298 <__ieee754_acosf+0x1ac>
 8005108:	2b00      	cmp	r3, #0
 800510a:	bfc8      	it	gt
 800510c:	eeb0 0a67 	vmovgt.f32	s0, s15
 8005110:	ecbd 8b0c 	vpop	{d8-d13}
 8005114:	bd08      	pop	{r3, pc}
 8005116:	d904      	bls.n	8005122 <__ieee754_acosf+0x36>
 8005118:	ee30 8a40 	vsub.f32	s16, s0, s0
 800511c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8005120:	e7f6      	b.n	8005110 <__ieee754_acosf+0x24>
 8005122:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8005126:	d23c      	bcs.n	80051a2 <__ieee754_acosf+0xb6>
 8005128:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 800512c:	f240 80af 	bls.w	800528e <__ieee754_acosf+0x1a2>
 8005130:	ee60 7a00 	vmul.f32	s15, s0, s0
 8005134:	eddf 6a59 	vldr	s13, [pc, #356]	@ 800529c <__ieee754_acosf+0x1b0>
 8005138:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80052a0 <__ieee754_acosf+0x1b4>
 800513c:	ed9f 6a59 	vldr	s12, [pc, #356]	@ 80052a4 <__ieee754_acosf+0x1b8>
 8005140:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8005144:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80052a8 <__ieee754_acosf+0x1bc>
 8005148:	eee7 6a27 	vfma.f32	s13, s14, s15
 800514c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80052ac <__ieee754_acosf+0x1c0>
 8005150:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005154:	eddf 6a56 	vldr	s13, [pc, #344]	@ 80052b0 <__ieee754_acosf+0x1c4>
 8005158:	eee7 6a27 	vfma.f32	s13, s14, s15
 800515c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80052b4 <__ieee754_acosf+0x1c8>
 8005160:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005164:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80052b8 <__ieee754_acosf+0x1cc>
 8005168:	eea7 6aa6 	vfma.f32	s12, s15, s13
 800516c:	eddf 6a53 	vldr	s13, [pc, #332]	@ 80052bc <__ieee754_acosf+0x1d0>
 8005170:	eee6 6a27 	vfma.f32	s13, s12, s15
 8005174:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 80052c0 <__ieee754_acosf+0x1d4>
 8005178:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800517c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005180:	eee6 6a27 	vfma.f32	s13, s12, s15
 8005184:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005188:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80052c4 <__ieee754_acosf+0x1d8>
 800518c:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8005190:	eee0 7a46 	vfms.f32	s15, s0, s12
 8005194:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005198:	ed9f 0a4b 	vldr	s0, [pc, #300]	@ 80052c8 <__ieee754_acosf+0x1dc>
 800519c:	ee30 0a67 	vsub.f32	s0, s0, s15
 80051a0:	e7b6      	b.n	8005110 <__ieee754_acosf+0x24>
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	eddf da3d 	vldr	s27, [pc, #244]	@ 800529c <__ieee754_acosf+0x1b0>
 80051a8:	eddf ca3d 	vldr	s25, [pc, #244]	@ 80052a0 <__ieee754_acosf+0x1b4>
 80051ac:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 80052a8 <__ieee754_acosf+0x1bc>
 80051b0:	eddf ba3e 	vldr	s23, [pc, #248]	@ 80052ac <__ieee754_acosf+0x1c0>
 80051b4:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 80052b0 <__ieee754_acosf+0x1c4>
 80051b8:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 80052b4 <__ieee754_acosf+0x1c8>
 80051bc:	ed9f da3e 	vldr	s26, [pc, #248]	@ 80052b8 <__ieee754_acosf+0x1cc>
 80051c0:	eddf aa38 	vldr	s21, [pc, #224]	@ 80052a4 <__ieee754_acosf+0x1b8>
 80051c4:	ed9f aa3d 	vldr	s20, [pc, #244]	@ 80052bc <__ieee754_acosf+0x1d0>
 80051c8:	eddf 9a3d 	vldr	s19, [pc, #244]	@ 80052c0 <__ieee754_acosf+0x1d4>
 80051cc:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 80051d0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80051d4:	da28      	bge.n	8005228 <__ieee754_acosf+0x13c>
 80051d6:	ee30 8a09 	vadd.f32	s16, s0, s18
 80051da:	ee28 0a27 	vmul.f32	s0, s16, s15
 80051de:	eee0 ca2d 	vfma.f32	s25, s0, s27
 80051e2:	eee0 aa0d 	vfma.f32	s21, s0, s26
 80051e6:	eeac ca80 	vfma.f32	s24, s25, s0
 80051ea:	eeaa aa80 	vfma.f32	s20, s21, s0
 80051ee:	eeec ba00 	vfma.f32	s23, s24, s0
 80051f2:	eeea 9a00 	vfma.f32	s19, s20, s0
 80051f6:	eeab ba80 	vfma.f32	s22, s23, s0
 80051fa:	eea9 9a80 	vfma.f32	s18, s19, s0
 80051fe:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8005202:	ee68 8a80 	vmul.f32	s17, s17, s0
 8005206:	f7ff fecd 	bl	8004fa4 <__ieee754_sqrtf>
 800520a:	ee88 7a89 	vdiv.f32	s14, s17, s18
 800520e:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 80052cc <__ieee754_acosf+0x1e0>
 8005212:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005216:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800521a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800521e:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 80052d0 <__ieee754_acosf+0x1e4>
 8005222:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8005226:	e773      	b.n	8005110 <__ieee754_acosf+0x24>
 8005228:	ee39 8a40 	vsub.f32	s16, s18, s0
 800522c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005230:	eeb0 0a48 	vmov.f32	s0, s16
 8005234:	f7ff feb6 	bl	8004fa4 <__ieee754_sqrtf>
 8005238:	eee8 ca2d 	vfma.f32	s25, s16, s27
 800523c:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8005240:	eeac ca88 	vfma.f32	s24, s25, s16
 8005244:	eeaa aa88 	vfma.f32	s20, s21, s16
 8005248:	eeec ba08 	vfma.f32	s23, s24, s16
 800524c:	ee10 3a10 	vmov	r3, s0
 8005250:	eeab ba88 	vfma.f32	s22, s23, s16
 8005254:	f36f 030b 	bfc	r3, #0, #12
 8005258:	eeea 9a08 	vfma.f32	s19, s20, s16
 800525c:	ee07 3a90 	vmov	s15, r3
 8005260:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8005264:	eeb0 6a48 	vmov.f32	s12, s16
 8005268:	eea7 6ae7 	vfms.f32	s12, s15, s15
 800526c:	eea9 9a88 	vfma.f32	s18, s19, s16
 8005270:	ee70 6a27 	vadd.f32	s13, s0, s15
 8005274:	ee68 8a88 	vmul.f32	s17, s17, s16
 8005278:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800527c:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8005280:	eea0 7a26 	vfma.f32	s14, s0, s13
 8005284:	ee37 0a87 	vadd.f32	s0, s15, s14
 8005288:	ee30 0a00 	vadd.f32	s0, s0, s0
 800528c:	e740      	b.n	8005110 <__ieee754_acosf+0x24>
 800528e:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 80052d4 <__ieee754_acosf+0x1e8>
 8005292:	e73d      	b.n	8005110 <__ieee754_acosf+0x24>
 8005294:	40490fdb 	.word	0x40490fdb
 8005298:	00000000 	.word	0x00000000
 800529c:	3811ef08 	.word	0x3811ef08
 80052a0:	3a4f7f04 	.word	0x3a4f7f04
 80052a4:	bf303361 	.word	0xbf303361
 80052a8:	bd241146 	.word	0xbd241146
 80052ac:	3e4e0aa8 	.word	0x3e4e0aa8
 80052b0:	bea6b090 	.word	0xbea6b090
 80052b4:	3e2aaaab 	.word	0x3e2aaaab
 80052b8:	3d9dc62e 	.word	0x3d9dc62e
 80052bc:	4001572d 	.word	0x4001572d
 80052c0:	c019d139 	.word	0xc019d139
 80052c4:	33a22168 	.word	0x33a22168
 80052c8:	3fc90fda 	.word	0x3fc90fda
 80052cc:	b3a22168 	.word	0xb3a22168
 80052d0:	40490fda 	.word	0x40490fda
 80052d4:	3fc90fdb 	.word	0x3fc90fdb

080052d8 <__ieee754_atan2f>:
 80052d8:	ee10 2a90 	vmov	r2, s1
 80052dc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80052e0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80052e4:	b510      	push	{r4, lr}
 80052e6:	eef0 7a40 	vmov.f32	s15, s0
 80052ea:	d806      	bhi.n	80052fa <__ieee754_atan2f+0x22>
 80052ec:	ee10 0a10 	vmov	r0, s0
 80052f0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80052f4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80052f8:	d904      	bls.n	8005304 <__ieee754_atan2f+0x2c>
 80052fa:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80052fe:	eeb0 0a67 	vmov.f32	s0, s15
 8005302:	bd10      	pop	{r4, pc}
 8005304:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8005308:	d103      	bne.n	8005312 <__ieee754_atan2f+0x3a>
 800530a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800530e:	f000 b9b3 	b.w	8005678 <atanf>
 8005312:	1794      	asrs	r4, r2, #30
 8005314:	f004 0402 	and.w	r4, r4, #2
 8005318:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800531c:	b943      	cbnz	r3, 8005330 <__ieee754_atan2f+0x58>
 800531e:	2c02      	cmp	r4, #2
 8005320:	d05e      	beq.n	80053e0 <__ieee754_atan2f+0x108>
 8005322:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80053f4 <__ieee754_atan2f+0x11c>
 8005326:	2c03      	cmp	r4, #3
 8005328:	bf08      	it	eq
 800532a:	eef0 7a47 	vmoveq.f32	s15, s14
 800532e:	e7e6      	b.n	80052fe <__ieee754_atan2f+0x26>
 8005330:	b941      	cbnz	r1, 8005344 <__ieee754_atan2f+0x6c>
 8005332:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80053f8 <__ieee754_atan2f+0x120>
 8005336:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80053fc <__ieee754_atan2f+0x124>
 800533a:	2800      	cmp	r0, #0
 800533c:	bfa8      	it	ge
 800533e:	eef0 7a47 	vmovge.f32	s15, s14
 8005342:	e7dc      	b.n	80052fe <__ieee754_atan2f+0x26>
 8005344:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005348:	d110      	bne.n	800536c <__ieee754_atan2f+0x94>
 800534a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800534e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005352:	d107      	bne.n	8005364 <__ieee754_atan2f+0x8c>
 8005354:	2c02      	cmp	r4, #2
 8005356:	d846      	bhi.n	80053e6 <__ieee754_atan2f+0x10e>
 8005358:	4b29      	ldr	r3, [pc, #164]	@ (8005400 <__ieee754_atan2f+0x128>)
 800535a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800535e:	edd3 7a00 	vldr	s15, [r3]
 8005362:	e7cc      	b.n	80052fe <__ieee754_atan2f+0x26>
 8005364:	2c02      	cmp	r4, #2
 8005366:	d841      	bhi.n	80053ec <__ieee754_atan2f+0x114>
 8005368:	4b26      	ldr	r3, [pc, #152]	@ (8005404 <__ieee754_atan2f+0x12c>)
 800536a:	e7f6      	b.n	800535a <__ieee754_atan2f+0x82>
 800536c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005370:	d0df      	beq.n	8005332 <__ieee754_atan2f+0x5a>
 8005372:	1a5b      	subs	r3, r3, r1
 8005374:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8005378:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800537c:	da1a      	bge.n	80053b4 <__ieee754_atan2f+0xdc>
 800537e:	2a00      	cmp	r2, #0
 8005380:	da01      	bge.n	8005386 <__ieee754_atan2f+0xae>
 8005382:	313c      	adds	r1, #60	@ 0x3c
 8005384:	db19      	blt.n	80053ba <__ieee754_atan2f+0xe2>
 8005386:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800538a:	f7ff fd61 	bl	8004e50 <fabsf>
 800538e:	f000 f973 	bl	8005678 <atanf>
 8005392:	eef0 7a40 	vmov.f32	s15, s0
 8005396:	2c01      	cmp	r4, #1
 8005398:	d012      	beq.n	80053c0 <__ieee754_atan2f+0xe8>
 800539a:	2c02      	cmp	r4, #2
 800539c:	d017      	beq.n	80053ce <__ieee754_atan2f+0xf6>
 800539e:	2c00      	cmp	r4, #0
 80053a0:	d0ad      	beq.n	80052fe <__ieee754_atan2f+0x26>
 80053a2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005408 <__ieee754_atan2f+0x130>
 80053a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053aa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800540c <__ieee754_atan2f+0x134>
 80053ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053b2:	e7a4      	b.n	80052fe <__ieee754_atan2f+0x26>
 80053b4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80053fc <__ieee754_atan2f+0x124>
 80053b8:	e7ed      	b.n	8005396 <__ieee754_atan2f+0xbe>
 80053ba:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005410 <__ieee754_atan2f+0x138>
 80053be:	e7ea      	b.n	8005396 <__ieee754_atan2f+0xbe>
 80053c0:	ee17 3a90 	vmov	r3, s15
 80053c4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80053c8:	ee07 3a90 	vmov	s15, r3
 80053cc:	e797      	b.n	80052fe <__ieee754_atan2f+0x26>
 80053ce:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005408 <__ieee754_atan2f+0x130>
 80053d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053d6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800540c <__ieee754_atan2f+0x134>
 80053da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053de:	e78e      	b.n	80052fe <__ieee754_atan2f+0x26>
 80053e0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800540c <__ieee754_atan2f+0x134>
 80053e4:	e78b      	b.n	80052fe <__ieee754_atan2f+0x26>
 80053e6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8005414 <__ieee754_atan2f+0x13c>
 80053ea:	e788      	b.n	80052fe <__ieee754_atan2f+0x26>
 80053ec:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005410 <__ieee754_atan2f+0x138>
 80053f0:	e785      	b.n	80052fe <__ieee754_atan2f+0x26>
 80053f2:	bf00      	nop
 80053f4:	c0490fdb 	.word	0xc0490fdb
 80053f8:	bfc90fdb 	.word	0xbfc90fdb
 80053fc:	3fc90fdb 	.word	0x3fc90fdb
 8005400:	080061c4 	.word	0x080061c4
 8005404:	080061b8 	.word	0x080061b8
 8005408:	33bbbd2e 	.word	0x33bbbd2e
 800540c:	40490fdb 	.word	0x40490fdb
 8005410:	00000000 	.word	0x00000000
 8005414:	3f490fdb 	.word	0x3f490fdb

08005418 <__ieee754_rem_pio2f>:
 8005418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800541a:	ee10 6a10 	vmov	r6, s0
 800541e:	4b88      	ldr	r3, [pc, #544]	@ (8005640 <__ieee754_rem_pio2f+0x228>)
 8005420:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8005424:	429d      	cmp	r5, r3
 8005426:	b087      	sub	sp, #28
 8005428:	4604      	mov	r4, r0
 800542a:	d805      	bhi.n	8005438 <__ieee754_rem_pio2f+0x20>
 800542c:	2300      	movs	r3, #0
 800542e:	ed80 0a00 	vstr	s0, [r0]
 8005432:	6043      	str	r3, [r0, #4]
 8005434:	2000      	movs	r0, #0
 8005436:	e022      	b.n	800547e <__ieee754_rem_pio2f+0x66>
 8005438:	4b82      	ldr	r3, [pc, #520]	@ (8005644 <__ieee754_rem_pio2f+0x22c>)
 800543a:	429d      	cmp	r5, r3
 800543c:	d83a      	bhi.n	80054b4 <__ieee754_rem_pio2f+0x9c>
 800543e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005442:	2e00      	cmp	r6, #0
 8005444:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8005648 <__ieee754_rem_pio2f+0x230>
 8005448:	4a80      	ldr	r2, [pc, #512]	@ (800564c <__ieee754_rem_pio2f+0x234>)
 800544a:	f023 030f 	bic.w	r3, r3, #15
 800544e:	dd18      	ble.n	8005482 <__ieee754_rem_pio2f+0x6a>
 8005450:	4293      	cmp	r3, r2
 8005452:	ee70 7a47 	vsub.f32	s15, s0, s14
 8005456:	bf09      	itett	eq
 8005458:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8005650 <__ieee754_rem_pio2f+0x238>
 800545c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8005654 <__ieee754_rem_pio2f+0x23c>
 8005460:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8005658 <__ieee754_rem_pio2f+0x240>
 8005464:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8005468:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800546c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005470:	ed80 7a00 	vstr	s14, [r0]
 8005474:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005478:	edc0 7a01 	vstr	s15, [r0, #4]
 800547c:	2001      	movs	r0, #1
 800547e:	b007      	add	sp, #28
 8005480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005482:	4293      	cmp	r3, r2
 8005484:	ee70 7a07 	vadd.f32	s15, s0, s14
 8005488:	bf09      	itett	eq
 800548a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8005650 <__ieee754_rem_pio2f+0x238>
 800548e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8005654 <__ieee754_rem_pio2f+0x23c>
 8005492:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8005658 <__ieee754_rem_pio2f+0x240>
 8005496:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800549a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800549e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80054a2:	ed80 7a00 	vstr	s14, [r0]
 80054a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054aa:	edc0 7a01 	vstr	s15, [r0, #4]
 80054ae:	f04f 30ff 	mov.w	r0, #4294967295
 80054b2:	e7e4      	b.n	800547e <__ieee754_rem_pio2f+0x66>
 80054b4:	4b69      	ldr	r3, [pc, #420]	@ (800565c <__ieee754_rem_pio2f+0x244>)
 80054b6:	429d      	cmp	r5, r3
 80054b8:	d873      	bhi.n	80055a2 <__ieee754_rem_pio2f+0x18a>
 80054ba:	f7ff fcc9 	bl	8004e50 <fabsf>
 80054be:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005660 <__ieee754_rem_pio2f+0x248>
 80054c2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80054c6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80054ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80054ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80054d2:	ee17 0a90 	vmov	r0, s15
 80054d6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005648 <__ieee754_rem_pio2f+0x230>
 80054da:	eea7 0a67 	vfms.f32	s0, s14, s15
 80054de:	281f      	cmp	r0, #31
 80054e0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005654 <__ieee754_rem_pio2f+0x23c>
 80054e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054e8:	eeb1 6a47 	vneg.f32	s12, s14
 80054ec:	ee70 6a67 	vsub.f32	s13, s0, s15
 80054f0:	ee16 1a90 	vmov	r1, s13
 80054f4:	dc09      	bgt.n	800550a <__ieee754_rem_pio2f+0xf2>
 80054f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005664 <__ieee754_rem_pio2f+0x24c>)
 80054f8:	1e47      	subs	r7, r0, #1
 80054fa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80054fe:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8005502:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005506:	4293      	cmp	r3, r2
 8005508:	d107      	bne.n	800551a <__ieee754_rem_pio2f+0x102>
 800550a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800550e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8005512:	2a08      	cmp	r2, #8
 8005514:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8005518:	dc14      	bgt.n	8005544 <__ieee754_rem_pio2f+0x12c>
 800551a:	6021      	str	r1, [r4, #0]
 800551c:	ed94 7a00 	vldr	s14, [r4]
 8005520:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005524:	2e00      	cmp	r6, #0
 8005526:	ee30 0a67 	vsub.f32	s0, s0, s15
 800552a:	ed84 0a01 	vstr	s0, [r4, #4]
 800552e:	daa6      	bge.n	800547e <__ieee754_rem_pio2f+0x66>
 8005530:	eeb1 7a47 	vneg.f32	s14, s14
 8005534:	eeb1 0a40 	vneg.f32	s0, s0
 8005538:	ed84 7a00 	vstr	s14, [r4]
 800553c:	ed84 0a01 	vstr	s0, [r4, #4]
 8005540:	4240      	negs	r0, r0
 8005542:	e79c      	b.n	800547e <__ieee754_rem_pio2f+0x66>
 8005544:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8005650 <__ieee754_rem_pio2f+0x238>
 8005548:	eef0 6a40 	vmov.f32	s13, s0
 800554c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005550:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005554:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005558:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005658 <__ieee754_rem_pio2f+0x240>
 800555c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005560:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005564:	ee15 2a90 	vmov	r2, s11
 8005568:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800556c:	1a5b      	subs	r3, r3, r1
 800556e:	2b19      	cmp	r3, #25
 8005570:	dc04      	bgt.n	800557c <__ieee754_rem_pio2f+0x164>
 8005572:	edc4 5a00 	vstr	s11, [r4]
 8005576:	eeb0 0a66 	vmov.f32	s0, s13
 800557a:	e7cf      	b.n	800551c <__ieee754_rem_pio2f+0x104>
 800557c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8005668 <__ieee754_rem_pio2f+0x250>
 8005580:	eeb0 0a66 	vmov.f32	s0, s13
 8005584:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005588:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800558c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800566c <__ieee754_rem_pio2f+0x254>
 8005590:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005594:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8005598:	ee30 7a67 	vsub.f32	s14, s0, s15
 800559c:	ed84 7a00 	vstr	s14, [r4]
 80055a0:	e7bc      	b.n	800551c <__ieee754_rem_pio2f+0x104>
 80055a2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80055a6:	d306      	bcc.n	80055b6 <__ieee754_rem_pio2f+0x19e>
 80055a8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80055ac:	edc0 7a01 	vstr	s15, [r0, #4]
 80055b0:	edc0 7a00 	vstr	s15, [r0]
 80055b4:	e73e      	b.n	8005434 <__ieee754_rem_pio2f+0x1c>
 80055b6:	15ea      	asrs	r2, r5, #23
 80055b8:	3a86      	subs	r2, #134	@ 0x86
 80055ba:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80055be:	ee07 3a90 	vmov	s15, r3
 80055c2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80055c6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8005670 <__ieee754_rem_pio2f+0x258>
 80055ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80055ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80055d2:	ed8d 7a03 	vstr	s14, [sp, #12]
 80055d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80055da:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80055de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80055e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80055e6:	ed8d 7a04 	vstr	s14, [sp, #16]
 80055ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80055ee:	eef5 7a40 	vcmp.f32	s15, #0.0
 80055f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055f6:	edcd 7a05 	vstr	s15, [sp, #20]
 80055fa:	d11e      	bne.n	800563a <__ieee754_rem_pio2f+0x222>
 80055fc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005604:	bf0c      	ite	eq
 8005606:	2301      	moveq	r3, #1
 8005608:	2302      	movne	r3, #2
 800560a:	491a      	ldr	r1, [pc, #104]	@ (8005674 <__ieee754_rem_pio2f+0x25c>)
 800560c:	9101      	str	r1, [sp, #4]
 800560e:	2102      	movs	r1, #2
 8005610:	9100      	str	r1, [sp, #0]
 8005612:	a803      	add	r0, sp, #12
 8005614:	4621      	mov	r1, r4
 8005616:	f000 f903 	bl	8005820 <__kernel_rem_pio2f>
 800561a:	2e00      	cmp	r6, #0
 800561c:	f6bf af2f 	bge.w	800547e <__ieee754_rem_pio2f+0x66>
 8005620:	edd4 7a00 	vldr	s15, [r4]
 8005624:	eef1 7a67 	vneg.f32	s15, s15
 8005628:	edc4 7a00 	vstr	s15, [r4]
 800562c:	edd4 7a01 	vldr	s15, [r4, #4]
 8005630:	eef1 7a67 	vneg.f32	s15, s15
 8005634:	edc4 7a01 	vstr	s15, [r4, #4]
 8005638:	e782      	b.n	8005540 <__ieee754_rem_pio2f+0x128>
 800563a:	2303      	movs	r3, #3
 800563c:	e7e5      	b.n	800560a <__ieee754_rem_pio2f+0x1f2>
 800563e:	bf00      	nop
 8005640:	3f490fd8 	.word	0x3f490fd8
 8005644:	4016cbe3 	.word	0x4016cbe3
 8005648:	3fc90f80 	.word	0x3fc90f80
 800564c:	3fc90fd0 	.word	0x3fc90fd0
 8005650:	37354400 	.word	0x37354400
 8005654:	37354443 	.word	0x37354443
 8005658:	2e85a308 	.word	0x2e85a308
 800565c:	43490f80 	.word	0x43490f80
 8005660:	3f22f984 	.word	0x3f22f984
 8005664:	080061d0 	.word	0x080061d0
 8005668:	2e85a300 	.word	0x2e85a300
 800566c:	248d3132 	.word	0x248d3132
 8005670:	43800000 	.word	0x43800000
 8005674:	08006250 	.word	0x08006250

08005678 <atanf>:
 8005678:	b538      	push	{r3, r4, r5, lr}
 800567a:	ee10 5a10 	vmov	r5, s0
 800567e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8005682:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8005686:	eef0 7a40 	vmov.f32	s15, s0
 800568a:	d310      	bcc.n	80056ae <atanf+0x36>
 800568c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8005690:	d904      	bls.n	800569c <atanf+0x24>
 8005692:	ee70 7a00 	vadd.f32	s15, s0, s0
 8005696:	eeb0 0a67 	vmov.f32	s0, s15
 800569a:	bd38      	pop	{r3, r4, r5, pc}
 800569c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80057d4 <atanf+0x15c>
 80056a0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80057d8 <atanf+0x160>
 80056a4:	2d00      	cmp	r5, #0
 80056a6:	bfc8      	it	gt
 80056a8:	eef0 7a47 	vmovgt.f32	s15, s14
 80056ac:	e7f3      	b.n	8005696 <atanf+0x1e>
 80056ae:	4b4b      	ldr	r3, [pc, #300]	@ (80057dc <atanf+0x164>)
 80056b0:	429c      	cmp	r4, r3
 80056b2:	d810      	bhi.n	80056d6 <atanf+0x5e>
 80056b4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80056b8:	d20a      	bcs.n	80056d0 <atanf+0x58>
 80056ba:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80057e0 <atanf+0x168>
 80056be:	ee30 7a07 	vadd.f32	s14, s0, s14
 80056c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056c6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80056ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056ce:	dce2      	bgt.n	8005696 <atanf+0x1e>
 80056d0:	f04f 33ff 	mov.w	r3, #4294967295
 80056d4:	e013      	b.n	80056fe <atanf+0x86>
 80056d6:	f7ff fbbb 	bl	8004e50 <fabsf>
 80056da:	4b42      	ldr	r3, [pc, #264]	@ (80057e4 <atanf+0x16c>)
 80056dc:	429c      	cmp	r4, r3
 80056de:	d84f      	bhi.n	8005780 <atanf+0x108>
 80056e0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80056e4:	429c      	cmp	r4, r3
 80056e6:	d841      	bhi.n	800576c <atanf+0xf4>
 80056e8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80056ec:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80056f0:	eea0 7a27 	vfma.f32	s14, s0, s15
 80056f4:	2300      	movs	r3, #0
 80056f6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80056fa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80056fe:	1c5a      	adds	r2, r3, #1
 8005700:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8005704:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80057e8 <atanf+0x170>
 8005708:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80057ec <atanf+0x174>
 800570c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80057f0 <atanf+0x178>
 8005710:	ee66 6a06 	vmul.f32	s13, s12, s12
 8005714:	eee6 5a87 	vfma.f32	s11, s13, s14
 8005718:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80057f4 <atanf+0x17c>
 800571c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005720:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80057f8 <atanf+0x180>
 8005724:	eee7 5a26 	vfma.f32	s11, s14, s13
 8005728:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80057fc <atanf+0x184>
 800572c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005730:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8005800 <atanf+0x188>
 8005734:	eee7 5a26 	vfma.f32	s11, s14, s13
 8005738:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8005804 <atanf+0x18c>
 800573c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8005740:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005808 <atanf+0x190>
 8005744:	eea5 7a26 	vfma.f32	s14, s10, s13
 8005748:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800580c <atanf+0x194>
 800574c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8005750:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8005810 <atanf+0x198>
 8005754:	eea5 7a26 	vfma.f32	s14, s10, s13
 8005758:	ee27 7a26 	vmul.f32	s14, s14, s13
 800575c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8005760:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005764:	d121      	bne.n	80057aa <atanf+0x132>
 8005766:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800576a:	e794      	b.n	8005696 <atanf+0x1e>
 800576c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005770:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005774:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005778:	2301      	movs	r3, #1
 800577a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800577e:	e7be      	b.n	80056fe <atanf+0x86>
 8005780:	4b24      	ldr	r3, [pc, #144]	@ (8005814 <atanf+0x19c>)
 8005782:	429c      	cmp	r4, r3
 8005784:	d80b      	bhi.n	800579e <atanf+0x126>
 8005786:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800578a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800578e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8005792:	2302      	movs	r3, #2
 8005794:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005798:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800579c:	e7af      	b.n	80056fe <atanf+0x86>
 800579e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80057a2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80057a6:	2303      	movs	r3, #3
 80057a8:	e7a9      	b.n	80056fe <atanf+0x86>
 80057aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005818 <atanf+0x1a0>)
 80057ac:	491b      	ldr	r1, [pc, #108]	@ (800581c <atanf+0x1a4>)
 80057ae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80057b2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80057b6:	edd3 6a00 	vldr	s13, [r3]
 80057ba:	ee37 7a66 	vsub.f32	s14, s14, s13
 80057be:	2d00      	cmp	r5, #0
 80057c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80057c4:	edd2 7a00 	vldr	s15, [r2]
 80057c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80057cc:	bfb8      	it	lt
 80057ce:	eef1 7a67 	vneglt.f32	s15, s15
 80057d2:	e760      	b.n	8005696 <atanf+0x1e>
 80057d4:	bfc90fdb 	.word	0xbfc90fdb
 80057d8:	3fc90fdb 	.word	0x3fc90fdb
 80057dc:	3edfffff 	.word	0x3edfffff
 80057e0:	7149f2ca 	.word	0x7149f2ca
 80057e4:	3f97ffff 	.word	0x3f97ffff
 80057e8:	3c8569d7 	.word	0x3c8569d7
 80057ec:	3d4bda59 	.word	0x3d4bda59
 80057f0:	bd6ef16b 	.word	0xbd6ef16b
 80057f4:	3d886b35 	.word	0x3d886b35
 80057f8:	3dba2e6e 	.word	0x3dba2e6e
 80057fc:	3e124925 	.word	0x3e124925
 8005800:	3eaaaaab 	.word	0x3eaaaaab
 8005804:	bd15a221 	.word	0xbd15a221
 8005808:	bd9d8795 	.word	0xbd9d8795
 800580c:	bde38e38 	.word	0xbde38e38
 8005810:	be4ccccd 	.word	0xbe4ccccd
 8005814:	401bffff 	.word	0x401bffff
 8005818:	08006578 	.word	0x08006578
 800581c:	08006568 	.word	0x08006568

08005820 <__kernel_rem_pio2f>:
 8005820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005824:	ed2d 8b04 	vpush	{d8-d9}
 8005828:	b0d9      	sub	sp, #356	@ 0x164
 800582a:	4690      	mov	r8, r2
 800582c:	9001      	str	r0, [sp, #4]
 800582e:	4ab6      	ldr	r2, [pc, #728]	@ (8005b08 <__kernel_rem_pio2f+0x2e8>)
 8005830:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8005832:	f118 0f04 	cmn.w	r8, #4
 8005836:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800583a:	460f      	mov	r7, r1
 800583c:	f103 3bff 	add.w	fp, r3, #4294967295
 8005840:	db26      	blt.n	8005890 <__kernel_rem_pio2f+0x70>
 8005842:	f1b8 0203 	subs.w	r2, r8, #3
 8005846:	bf48      	it	mi
 8005848:	f108 0204 	addmi.w	r2, r8, #4
 800584c:	10d2      	asrs	r2, r2, #3
 800584e:	1c55      	adds	r5, r2, #1
 8005850:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005852:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8005b18 <__kernel_rem_pio2f+0x2f8>
 8005856:	00e8      	lsls	r0, r5, #3
 8005858:	eba2 060b 	sub.w	r6, r2, fp
 800585c:	9002      	str	r0, [sp, #8]
 800585e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8005862:	eb0a 0c0b 	add.w	ip, sl, fp
 8005866:	ac1c      	add	r4, sp, #112	@ 0x70
 8005868:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800586c:	2000      	movs	r0, #0
 800586e:	4560      	cmp	r0, ip
 8005870:	dd10      	ble.n	8005894 <__kernel_rem_pio2f+0x74>
 8005872:	a91c      	add	r1, sp, #112	@ 0x70
 8005874:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8005878:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800587c:	2600      	movs	r6, #0
 800587e:	4556      	cmp	r6, sl
 8005880:	dc24      	bgt.n	80058cc <__kernel_rem_pio2f+0xac>
 8005882:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005886:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8005b18 <__kernel_rem_pio2f+0x2f8>
 800588a:	4684      	mov	ip, r0
 800588c:	2400      	movs	r4, #0
 800588e:	e016      	b.n	80058be <__kernel_rem_pio2f+0x9e>
 8005890:	2200      	movs	r2, #0
 8005892:	e7dc      	b.n	800584e <__kernel_rem_pio2f+0x2e>
 8005894:	42c6      	cmn	r6, r0
 8005896:	bf5d      	ittte	pl
 8005898:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800589c:	ee07 1a90 	vmovpl	s15, r1
 80058a0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80058a4:	eef0 7a47 	vmovmi.f32	s15, s14
 80058a8:	ece4 7a01 	vstmia	r4!, {s15}
 80058ac:	3001      	adds	r0, #1
 80058ae:	e7de      	b.n	800586e <__kernel_rem_pio2f+0x4e>
 80058b0:	ecfe 6a01 	vldmia	lr!, {s13}
 80058b4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80058b8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80058bc:	3401      	adds	r4, #1
 80058be:	455c      	cmp	r4, fp
 80058c0:	ddf6      	ble.n	80058b0 <__kernel_rem_pio2f+0x90>
 80058c2:	ece9 7a01 	vstmia	r9!, {s15}
 80058c6:	3601      	adds	r6, #1
 80058c8:	3004      	adds	r0, #4
 80058ca:	e7d8      	b.n	800587e <__kernel_rem_pio2f+0x5e>
 80058cc:	a908      	add	r1, sp, #32
 80058ce:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80058d2:	9104      	str	r1, [sp, #16]
 80058d4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80058d6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8005b14 <__kernel_rem_pio2f+0x2f4>
 80058da:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8005b10 <__kernel_rem_pio2f+0x2f0>
 80058de:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80058e2:	9203      	str	r2, [sp, #12]
 80058e4:	4654      	mov	r4, sl
 80058e6:	00a2      	lsls	r2, r4, #2
 80058e8:	9205      	str	r2, [sp, #20]
 80058ea:	aa58      	add	r2, sp, #352	@ 0x160
 80058ec:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80058f0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80058f4:	a944      	add	r1, sp, #272	@ 0x110
 80058f6:	aa08      	add	r2, sp, #32
 80058f8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80058fc:	4694      	mov	ip, r2
 80058fe:	4626      	mov	r6, r4
 8005900:	2e00      	cmp	r6, #0
 8005902:	dc4c      	bgt.n	800599e <__kernel_rem_pio2f+0x17e>
 8005904:	4628      	mov	r0, r5
 8005906:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800590a:	f000 f9f1 	bl	8005cf0 <scalbnf>
 800590e:	eeb0 8a40 	vmov.f32	s16, s0
 8005912:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8005916:	ee28 0a00 	vmul.f32	s0, s16, s0
 800591a:	f000 fa4f 	bl	8005dbc <floorf>
 800591e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8005922:	eea0 8a67 	vfms.f32	s16, s0, s15
 8005926:	2d00      	cmp	r5, #0
 8005928:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800592c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8005930:	ee17 9a90 	vmov	r9, s15
 8005934:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005938:	ee38 8a67 	vsub.f32	s16, s16, s15
 800593c:	dd41      	ble.n	80059c2 <__kernel_rem_pio2f+0x1a2>
 800593e:	f104 3cff 	add.w	ip, r4, #4294967295
 8005942:	a908      	add	r1, sp, #32
 8005944:	f1c5 0e08 	rsb	lr, r5, #8
 8005948:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800594c:	fa46 f00e 	asr.w	r0, r6, lr
 8005950:	4481      	add	r9, r0
 8005952:	fa00 f00e 	lsl.w	r0, r0, lr
 8005956:	1a36      	subs	r6, r6, r0
 8005958:	f1c5 0007 	rsb	r0, r5, #7
 800595c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8005960:	4106      	asrs	r6, r0
 8005962:	2e00      	cmp	r6, #0
 8005964:	dd3c      	ble.n	80059e0 <__kernel_rem_pio2f+0x1c0>
 8005966:	f04f 0e00 	mov.w	lr, #0
 800596a:	f109 0901 	add.w	r9, r9, #1
 800596e:	4670      	mov	r0, lr
 8005970:	4574      	cmp	r4, lr
 8005972:	dc68      	bgt.n	8005a46 <__kernel_rem_pio2f+0x226>
 8005974:	2d00      	cmp	r5, #0
 8005976:	dd03      	ble.n	8005980 <__kernel_rem_pio2f+0x160>
 8005978:	2d01      	cmp	r5, #1
 800597a:	d074      	beq.n	8005a66 <__kernel_rem_pio2f+0x246>
 800597c:	2d02      	cmp	r5, #2
 800597e:	d07d      	beq.n	8005a7c <__kernel_rem_pio2f+0x25c>
 8005980:	2e02      	cmp	r6, #2
 8005982:	d12d      	bne.n	80059e0 <__kernel_rem_pio2f+0x1c0>
 8005984:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005988:	ee30 8a48 	vsub.f32	s16, s0, s16
 800598c:	b340      	cbz	r0, 80059e0 <__kernel_rem_pio2f+0x1c0>
 800598e:	4628      	mov	r0, r5
 8005990:	9306      	str	r3, [sp, #24]
 8005992:	f000 f9ad 	bl	8005cf0 <scalbnf>
 8005996:	9b06      	ldr	r3, [sp, #24]
 8005998:	ee38 8a40 	vsub.f32	s16, s16, s0
 800599c:	e020      	b.n	80059e0 <__kernel_rem_pio2f+0x1c0>
 800599e:	ee60 7a28 	vmul.f32	s15, s0, s17
 80059a2:	3e01      	subs	r6, #1
 80059a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80059a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059ac:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80059b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80059b4:	ecac 0a01 	vstmia	ip!, {s0}
 80059b8:	ed30 0a01 	vldmdb	r0!, {s0}
 80059bc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80059c0:	e79e      	b.n	8005900 <__kernel_rem_pio2f+0xe0>
 80059c2:	d105      	bne.n	80059d0 <__kernel_rem_pio2f+0x1b0>
 80059c4:	1e60      	subs	r0, r4, #1
 80059c6:	a908      	add	r1, sp, #32
 80059c8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80059cc:	11f6      	asrs	r6, r6, #7
 80059ce:	e7c8      	b.n	8005962 <__kernel_rem_pio2f+0x142>
 80059d0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80059d4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80059d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059dc:	da31      	bge.n	8005a42 <__kernel_rem_pio2f+0x222>
 80059de:	2600      	movs	r6, #0
 80059e0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80059e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059e8:	f040 8098 	bne.w	8005b1c <__kernel_rem_pio2f+0x2fc>
 80059ec:	1e60      	subs	r0, r4, #1
 80059ee:	2200      	movs	r2, #0
 80059f0:	4550      	cmp	r0, sl
 80059f2:	da4b      	bge.n	8005a8c <__kernel_rem_pio2f+0x26c>
 80059f4:	2a00      	cmp	r2, #0
 80059f6:	d065      	beq.n	8005ac4 <__kernel_rem_pio2f+0x2a4>
 80059f8:	3c01      	subs	r4, #1
 80059fa:	ab08      	add	r3, sp, #32
 80059fc:	3d08      	subs	r5, #8
 80059fe:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0f8      	beq.n	80059f8 <__kernel_rem_pio2f+0x1d8>
 8005a06:	4628      	mov	r0, r5
 8005a08:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005a0c:	f000 f970 	bl	8005cf0 <scalbnf>
 8005a10:	1c63      	adds	r3, r4, #1
 8005a12:	aa44      	add	r2, sp, #272	@ 0x110
 8005a14:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005b14 <__kernel_rem_pio2f+0x2f4>
 8005a18:	0099      	lsls	r1, r3, #2
 8005a1a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005a1e:	4623      	mov	r3, r4
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	f280 80a9 	bge.w	8005b78 <__kernel_rem_pio2f+0x358>
 8005a26:	4623      	mov	r3, r4
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f2c0 80c7 	blt.w	8005bbc <__kernel_rem_pio2f+0x39c>
 8005a2e:	aa44      	add	r2, sp, #272	@ 0x110
 8005a30:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8005a34:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8005b0c <__kernel_rem_pio2f+0x2ec>
 8005a38:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8005b18 <__kernel_rem_pio2f+0x2f8>
 8005a3c:	2000      	movs	r0, #0
 8005a3e:	1ae2      	subs	r2, r4, r3
 8005a40:	e0b1      	b.n	8005ba6 <__kernel_rem_pio2f+0x386>
 8005a42:	2602      	movs	r6, #2
 8005a44:	e78f      	b.n	8005966 <__kernel_rem_pio2f+0x146>
 8005a46:	f852 1b04 	ldr.w	r1, [r2], #4
 8005a4a:	b948      	cbnz	r0, 8005a60 <__kernel_rem_pio2f+0x240>
 8005a4c:	b121      	cbz	r1, 8005a58 <__kernel_rem_pio2f+0x238>
 8005a4e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8005a52:	f842 1c04 	str.w	r1, [r2, #-4]
 8005a56:	2101      	movs	r1, #1
 8005a58:	f10e 0e01 	add.w	lr, lr, #1
 8005a5c:	4608      	mov	r0, r1
 8005a5e:	e787      	b.n	8005970 <__kernel_rem_pio2f+0x150>
 8005a60:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8005a64:	e7f5      	b.n	8005a52 <__kernel_rem_pio2f+0x232>
 8005a66:	f104 3cff 	add.w	ip, r4, #4294967295
 8005a6a:	aa08      	add	r2, sp, #32
 8005a6c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005a70:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a74:	a908      	add	r1, sp, #32
 8005a76:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8005a7a:	e781      	b.n	8005980 <__kernel_rem_pio2f+0x160>
 8005a7c:	f104 3cff 	add.w	ip, r4, #4294967295
 8005a80:	aa08      	add	r2, sp, #32
 8005a82:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005a86:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005a8a:	e7f3      	b.n	8005a74 <__kernel_rem_pio2f+0x254>
 8005a8c:	a908      	add	r1, sp, #32
 8005a8e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005a92:	3801      	subs	r0, #1
 8005a94:	430a      	orrs	r2, r1
 8005a96:	e7ab      	b.n	80059f0 <__kernel_rem_pio2f+0x1d0>
 8005a98:	3201      	adds	r2, #1
 8005a9a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8005a9e:	2e00      	cmp	r6, #0
 8005aa0:	d0fa      	beq.n	8005a98 <__kernel_rem_pio2f+0x278>
 8005aa2:	9905      	ldr	r1, [sp, #20]
 8005aa4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8005aa8:	eb0d 0001 	add.w	r0, sp, r1
 8005aac:	18e6      	adds	r6, r4, r3
 8005aae:	a91c      	add	r1, sp, #112	@ 0x70
 8005ab0:	f104 0c01 	add.w	ip, r4, #1
 8005ab4:	384c      	subs	r0, #76	@ 0x4c
 8005ab6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8005aba:	4422      	add	r2, r4
 8005abc:	4562      	cmp	r2, ip
 8005abe:	da04      	bge.n	8005aca <__kernel_rem_pio2f+0x2aa>
 8005ac0:	4614      	mov	r4, r2
 8005ac2:	e710      	b.n	80058e6 <__kernel_rem_pio2f+0xc6>
 8005ac4:	9804      	ldr	r0, [sp, #16]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	e7e7      	b.n	8005a9a <__kernel_rem_pio2f+0x27a>
 8005aca:	9903      	ldr	r1, [sp, #12]
 8005acc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005ad0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8005ad4:	9105      	str	r1, [sp, #20]
 8005ad6:	ee07 1a90 	vmov	s15, r1
 8005ada:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ade:	2400      	movs	r4, #0
 8005ae0:	ece6 7a01 	vstmia	r6!, {s15}
 8005ae4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8005b18 <__kernel_rem_pio2f+0x2f8>
 8005ae8:	46b1      	mov	r9, r6
 8005aea:	455c      	cmp	r4, fp
 8005aec:	dd04      	ble.n	8005af8 <__kernel_rem_pio2f+0x2d8>
 8005aee:	ece0 7a01 	vstmia	r0!, {s15}
 8005af2:	f10c 0c01 	add.w	ip, ip, #1
 8005af6:	e7e1      	b.n	8005abc <__kernel_rem_pio2f+0x29c>
 8005af8:	ecfe 6a01 	vldmia	lr!, {s13}
 8005afc:	ed39 7a01 	vldmdb	r9!, {s14}
 8005b00:	3401      	adds	r4, #1
 8005b02:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005b06:	e7f0      	b.n	8005aea <__kernel_rem_pio2f+0x2ca>
 8005b08:	080065b4 	.word	0x080065b4
 8005b0c:	08006588 	.word	0x08006588
 8005b10:	43800000 	.word	0x43800000
 8005b14:	3b800000 	.word	0x3b800000
 8005b18:	00000000 	.word	0x00000000
 8005b1c:	9b02      	ldr	r3, [sp, #8]
 8005b1e:	eeb0 0a48 	vmov.f32	s0, s16
 8005b22:	eba3 0008 	sub.w	r0, r3, r8
 8005b26:	f000 f8e3 	bl	8005cf0 <scalbnf>
 8005b2a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8005b10 <__kernel_rem_pio2f+0x2f0>
 8005b2e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8005b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b36:	db19      	blt.n	8005b6c <__kernel_rem_pio2f+0x34c>
 8005b38:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8005b14 <__kernel_rem_pio2f+0x2f4>
 8005b3c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005b40:	aa08      	add	r2, sp, #32
 8005b42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005b46:	3508      	adds	r5, #8
 8005b48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b4c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8005b50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005b54:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005b58:	ee10 3a10 	vmov	r3, s0
 8005b5c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005b60:	ee17 3a90 	vmov	r3, s15
 8005b64:	3401      	adds	r4, #1
 8005b66:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005b6a:	e74c      	b.n	8005a06 <__kernel_rem_pio2f+0x1e6>
 8005b6c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005b70:	aa08      	add	r2, sp, #32
 8005b72:	ee10 3a10 	vmov	r3, s0
 8005b76:	e7f6      	b.n	8005b66 <__kernel_rem_pio2f+0x346>
 8005b78:	a808      	add	r0, sp, #32
 8005b7a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8005b7e:	9001      	str	r0, [sp, #4]
 8005b80:	ee07 0a90 	vmov	s15, r0
 8005b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005b8e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005b92:	ed62 7a01 	vstmdb	r2!, {s15}
 8005b96:	e743      	b.n	8005a20 <__kernel_rem_pio2f+0x200>
 8005b98:	ecfc 6a01 	vldmia	ip!, {s13}
 8005b9c:	ecb5 7a01 	vldmia	r5!, {s14}
 8005ba0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005ba4:	3001      	adds	r0, #1
 8005ba6:	4550      	cmp	r0, sl
 8005ba8:	dc01      	bgt.n	8005bae <__kernel_rem_pio2f+0x38e>
 8005baa:	4290      	cmp	r0, r2
 8005bac:	ddf4      	ble.n	8005b98 <__kernel_rem_pio2f+0x378>
 8005bae:	a858      	add	r0, sp, #352	@ 0x160
 8005bb0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005bb4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	e735      	b.n	8005a28 <__kernel_rem_pio2f+0x208>
 8005bbc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	dc09      	bgt.n	8005bd6 <__kernel_rem_pio2f+0x3b6>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	dc27      	bgt.n	8005c16 <__kernel_rem_pio2f+0x3f6>
 8005bc6:	d040      	beq.n	8005c4a <__kernel_rem_pio2f+0x42a>
 8005bc8:	f009 0007 	and.w	r0, r9, #7
 8005bcc:	b059      	add	sp, #356	@ 0x164
 8005bce:	ecbd 8b04 	vpop	{d8-d9}
 8005bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bd6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005bd8:	2b03      	cmp	r3, #3
 8005bda:	d1f5      	bne.n	8005bc8 <__kernel_rem_pio2f+0x3a8>
 8005bdc:	aa30      	add	r2, sp, #192	@ 0xc0
 8005bde:	1f0b      	subs	r3, r1, #4
 8005be0:	4413      	add	r3, r2
 8005be2:	461a      	mov	r2, r3
 8005be4:	4620      	mov	r0, r4
 8005be6:	2800      	cmp	r0, #0
 8005be8:	dc50      	bgt.n	8005c8c <__kernel_rem_pio2f+0x46c>
 8005bea:	4622      	mov	r2, r4
 8005bec:	2a01      	cmp	r2, #1
 8005bee:	dc5d      	bgt.n	8005cac <__kernel_rem_pio2f+0x48c>
 8005bf0:	ab30      	add	r3, sp, #192	@ 0xc0
 8005bf2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8005b18 <__kernel_rem_pio2f+0x2f8>
 8005bf6:	440b      	add	r3, r1
 8005bf8:	2c01      	cmp	r4, #1
 8005bfa:	dc67      	bgt.n	8005ccc <__kernel_rem_pio2f+0x4ac>
 8005bfc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8005c00:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8005c04:	2e00      	cmp	r6, #0
 8005c06:	d167      	bne.n	8005cd8 <__kernel_rem_pio2f+0x4b8>
 8005c08:	edc7 6a00 	vstr	s13, [r7]
 8005c0c:	ed87 7a01 	vstr	s14, [r7, #4]
 8005c10:	edc7 7a02 	vstr	s15, [r7, #8]
 8005c14:	e7d8      	b.n	8005bc8 <__kernel_rem_pio2f+0x3a8>
 8005c16:	ab30      	add	r3, sp, #192	@ 0xc0
 8005c18:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8005b18 <__kernel_rem_pio2f+0x2f8>
 8005c1c:	440b      	add	r3, r1
 8005c1e:	4622      	mov	r2, r4
 8005c20:	2a00      	cmp	r2, #0
 8005c22:	da24      	bge.n	8005c6e <__kernel_rem_pio2f+0x44e>
 8005c24:	b34e      	cbz	r6, 8005c7a <__kernel_rem_pio2f+0x45a>
 8005c26:	eef1 7a47 	vneg.f32	s15, s14
 8005c2a:	edc7 7a00 	vstr	s15, [r7]
 8005c2e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8005c32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c36:	aa31      	add	r2, sp, #196	@ 0xc4
 8005c38:	2301      	movs	r3, #1
 8005c3a:	429c      	cmp	r4, r3
 8005c3c:	da20      	bge.n	8005c80 <__kernel_rem_pio2f+0x460>
 8005c3e:	b10e      	cbz	r6, 8005c44 <__kernel_rem_pio2f+0x424>
 8005c40:	eef1 7a67 	vneg.f32	s15, s15
 8005c44:	edc7 7a01 	vstr	s15, [r7, #4]
 8005c48:	e7be      	b.n	8005bc8 <__kernel_rem_pio2f+0x3a8>
 8005c4a:	ab30      	add	r3, sp, #192	@ 0xc0
 8005c4c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8005b18 <__kernel_rem_pio2f+0x2f8>
 8005c50:	440b      	add	r3, r1
 8005c52:	2c00      	cmp	r4, #0
 8005c54:	da05      	bge.n	8005c62 <__kernel_rem_pio2f+0x442>
 8005c56:	b10e      	cbz	r6, 8005c5c <__kernel_rem_pio2f+0x43c>
 8005c58:	eef1 7a67 	vneg.f32	s15, s15
 8005c5c:	edc7 7a00 	vstr	s15, [r7]
 8005c60:	e7b2      	b.n	8005bc8 <__kernel_rem_pio2f+0x3a8>
 8005c62:	ed33 7a01 	vldmdb	r3!, {s14}
 8005c66:	3c01      	subs	r4, #1
 8005c68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c6c:	e7f1      	b.n	8005c52 <__kernel_rem_pio2f+0x432>
 8005c6e:	ed73 7a01 	vldmdb	r3!, {s15}
 8005c72:	3a01      	subs	r2, #1
 8005c74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c78:	e7d2      	b.n	8005c20 <__kernel_rem_pio2f+0x400>
 8005c7a:	eef0 7a47 	vmov.f32	s15, s14
 8005c7e:	e7d4      	b.n	8005c2a <__kernel_rem_pio2f+0x40a>
 8005c80:	ecb2 7a01 	vldmia	r2!, {s14}
 8005c84:	3301      	adds	r3, #1
 8005c86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c8a:	e7d6      	b.n	8005c3a <__kernel_rem_pio2f+0x41a>
 8005c8c:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c90:	edd2 6a01 	vldr	s13, [r2, #4]
 8005c94:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005c98:	3801      	subs	r0, #1
 8005c9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c9e:	ed82 7a00 	vstr	s14, [r2]
 8005ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ca6:	edc2 7a01 	vstr	s15, [r2, #4]
 8005caa:	e79c      	b.n	8005be6 <__kernel_rem_pio2f+0x3c6>
 8005cac:	ed73 7a01 	vldmdb	r3!, {s15}
 8005cb0:	edd3 6a01 	vldr	s13, [r3, #4]
 8005cb4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005cb8:	3a01      	subs	r2, #1
 8005cba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cbe:	ed83 7a00 	vstr	s14, [r3]
 8005cc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cc6:	edc3 7a01 	vstr	s15, [r3, #4]
 8005cca:	e78f      	b.n	8005bec <__kernel_rem_pio2f+0x3cc>
 8005ccc:	ed33 7a01 	vldmdb	r3!, {s14}
 8005cd0:	3c01      	subs	r4, #1
 8005cd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005cd6:	e78f      	b.n	8005bf8 <__kernel_rem_pio2f+0x3d8>
 8005cd8:	eef1 6a66 	vneg.f32	s13, s13
 8005cdc:	eeb1 7a47 	vneg.f32	s14, s14
 8005ce0:	edc7 6a00 	vstr	s13, [r7]
 8005ce4:	ed87 7a01 	vstr	s14, [r7, #4]
 8005ce8:	eef1 7a67 	vneg.f32	s15, s15
 8005cec:	e790      	b.n	8005c10 <__kernel_rem_pio2f+0x3f0>
 8005cee:	bf00      	nop

08005cf0 <scalbnf>:
 8005cf0:	ee10 3a10 	vmov	r3, s0
 8005cf4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005cf8:	d02b      	beq.n	8005d52 <scalbnf+0x62>
 8005cfa:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005cfe:	d302      	bcc.n	8005d06 <scalbnf+0x16>
 8005d00:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005d04:	4770      	bx	lr
 8005d06:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005d0a:	d123      	bne.n	8005d54 <scalbnf+0x64>
 8005d0c:	4b24      	ldr	r3, [pc, #144]	@ (8005da0 <scalbnf+0xb0>)
 8005d0e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005da4 <scalbnf+0xb4>
 8005d12:	4298      	cmp	r0, r3
 8005d14:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005d18:	db17      	blt.n	8005d4a <scalbnf+0x5a>
 8005d1a:	ee10 3a10 	vmov	r3, s0
 8005d1e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005d22:	3a19      	subs	r2, #25
 8005d24:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005d28:	4288      	cmp	r0, r1
 8005d2a:	dd15      	ble.n	8005d58 <scalbnf+0x68>
 8005d2c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005da8 <scalbnf+0xb8>
 8005d30:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8005dac <scalbnf+0xbc>
 8005d34:	ee10 3a10 	vmov	r3, s0
 8005d38:	eeb0 7a67 	vmov.f32	s14, s15
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	bfb8      	it	lt
 8005d40:	eef0 7a66 	vmovlt.f32	s15, s13
 8005d44:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005d48:	4770      	bx	lr
 8005d4a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005db0 <scalbnf+0xc0>
 8005d4e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005d52:	4770      	bx	lr
 8005d54:	0dd2      	lsrs	r2, r2, #23
 8005d56:	e7e5      	b.n	8005d24 <scalbnf+0x34>
 8005d58:	4410      	add	r0, r2
 8005d5a:	28fe      	cmp	r0, #254	@ 0xfe
 8005d5c:	dce6      	bgt.n	8005d2c <scalbnf+0x3c>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	dd06      	ble.n	8005d70 <scalbnf+0x80>
 8005d62:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005d66:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005d6a:	ee00 3a10 	vmov	s0, r3
 8005d6e:	4770      	bx	lr
 8005d70:	f110 0f16 	cmn.w	r0, #22
 8005d74:	da09      	bge.n	8005d8a <scalbnf+0x9a>
 8005d76:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005db0 <scalbnf+0xc0>
 8005d7a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005db4 <scalbnf+0xc4>
 8005d7e:	ee10 3a10 	vmov	r3, s0
 8005d82:	eeb0 7a67 	vmov.f32	s14, s15
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	e7d9      	b.n	8005d3e <scalbnf+0x4e>
 8005d8a:	3019      	adds	r0, #25
 8005d8c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005d90:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005d94:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005db8 <scalbnf+0xc8>
 8005d98:	ee07 3a90 	vmov	s15, r3
 8005d9c:	e7d7      	b.n	8005d4e <scalbnf+0x5e>
 8005d9e:	bf00      	nop
 8005da0:	ffff3cb0 	.word	0xffff3cb0
 8005da4:	4c000000 	.word	0x4c000000
 8005da8:	7149f2ca 	.word	0x7149f2ca
 8005dac:	f149f2ca 	.word	0xf149f2ca
 8005db0:	0da24260 	.word	0x0da24260
 8005db4:	8da24260 	.word	0x8da24260
 8005db8:	33000000 	.word	0x33000000

08005dbc <floorf>:
 8005dbc:	ee10 3a10 	vmov	r3, s0
 8005dc0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005dc4:	3a7f      	subs	r2, #127	@ 0x7f
 8005dc6:	2a16      	cmp	r2, #22
 8005dc8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005dcc:	dc2b      	bgt.n	8005e26 <floorf+0x6a>
 8005dce:	2a00      	cmp	r2, #0
 8005dd0:	da12      	bge.n	8005df8 <floorf+0x3c>
 8005dd2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005e38 <floorf+0x7c>
 8005dd6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005dda:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005de2:	dd06      	ble.n	8005df2 <floorf+0x36>
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	da24      	bge.n	8005e32 <floorf+0x76>
 8005de8:	2900      	cmp	r1, #0
 8005dea:	4b14      	ldr	r3, [pc, #80]	@ (8005e3c <floorf+0x80>)
 8005dec:	bf08      	it	eq
 8005dee:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8005df2:	ee00 3a10 	vmov	s0, r3
 8005df6:	4770      	bx	lr
 8005df8:	4911      	ldr	r1, [pc, #68]	@ (8005e40 <floorf+0x84>)
 8005dfa:	4111      	asrs	r1, r2
 8005dfc:	420b      	tst	r3, r1
 8005dfe:	d0fa      	beq.n	8005df6 <floorf+0x3a>
 8005e00:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8005e38 <floorf+0x7c>
 8005e04:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005e08:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e10:	ddef      	ble.n	8005df2 <floorf+0x36>
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bfbe      	ittt	lt
 8005e16:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8005e1a:	fa40 f202 	asrlt.w	r2, r0, r2
 8005e1e:	189b      	addlt	r3, r3, r2
 8005e20:	ea23 0301 	bic.w	r3, r3, r1
 8005e24:	e7e5      	b.n	8005df2 <floorf+0x36>
 8005e26:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005e2a:	d3e4      	bcc.n	8005df6 <floorf+0x3a>
 8005e2c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005e30:	4770      	bx	lr
 8005e32:	2300      	movs	r3, #0
 8005e34:	e7dd      	b.n	8005df2 <floorf+0x36>
 8005e36:	bf00      	nop
 8005e38:	7149f2ca 	.word	0x7149f2ca
 8005e3c:	bf800000 	.word	0xbf800000
 8005e40:	007fffff 	.word	0x007fffff

08005e44 <abort>:
 8005e44:	b508      	push	{r3, lr}
 8005e46:	2006      	movs	r0, #6
 8005e48:	f000 f8f2 	bl	8006030 <raise>
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	f7fc fca6 	bl	800279e <_exit>
	...

08005e54 <malloc>:
 8005e54:	4b02      	ldr	r3, [pc, #8]	@ (8005e60 <malloc+0xc>)
 8005e56:	4601      	mov	r1, r0
 8005e58:	6818      	ldr	r0, [r3, #0]
 8005e5a:	f000 b82d 	b.w	8005eb8 <_malloc_r>
 8005e5e:	bf00      	nop
 8005e60:	20000010 	.word	0x20000010

08005e64 <free>:
 8005e64:	4b02      	ldr	r3, [pc, #8]	@ (8005e70 <free+0xc>)
 8005e66:	4601      	mov	r1, r0
 8005e68:	6818      	ldr	r0, [r3, #0]
 8005e6a:	f000 b939 	b.w	80060e0 <_free_r>
 8005e6e:	bf00      	nop
 8005e70:	20000010 	.word	0x20000010

08005e74 <sbrk_aligned>:
 8005e74:	b570      	push	{r4, r5, r6, lr}
 8005e76:	4e0f      	ldr	r6, [pc, #60]	@ (8005eb4 <sbrk_aligned+0x40>)
 8005e78:	460c      	mov	r4, r1
 8005e7a:	6831      	ldr	r1, [r6, #0]
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	b911      	cbnz	r1, 8005e86 <sbrk_aligned+0x12>
 8005e80:	f000 f8f2 	bl	8006068 <_sbrk_r>
 8005e84:	6030      	str	r0, [r6, #0]
 8005e86:	4621      	mov	r1, r4
 8005e88:	4628      	mov	r0, r5
 8005e8a:	f000 f8ed 	bl	8006068 <_sbrk_r>
 8005e8e:	1c43      	adds	r3, r0, #1
 8005e90:	d103      	bne.n	8005e9a <sbrk_aligned+0x26>
 8005e92:	f04f 34ff 	mov.w	r4, #4294967295
 8005e96:	4620      	mov	r0, r4
 8005e98:	bd70      	pop	{r4, r5, r6, pc}
 8005e9a:	1cc4      	adds	r4, r0, #3
 8005e9c:	f024 0403 	bic.w	r4, r4, #3
 8005ea0:	42a0      	cmp	r0, r4
 8005ea2:	d0f8      	beq.n	8005e96 <sbrk_aligned+0x22>
 8005ea4:	1a21      	subs	r1, r4, r0
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	f000 f8de 	bl	8006068 <_sbrk_r>
 8005eac:	3001      	adds	r0, #1
 8005eae:	d1f2      	bne.n	8005e96 <sbrk_aligned+0x22>
 8005eb0:	e7ef      	b.n	8005e92 <sbrk_aligned+0x1e>
 8005eb2:	bf00      	nop
 8005eb4:	200002f8 	.word	0x200002f8

08005eb8 <_malloc_r>:
 8005eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ebc:	1ccd      	adds	r5, r1, #3
 8005ebe:	f025 0503 	bic.w	r5, r5, #3
 8005ec2:	3508      	adds	r5, #8
 8005ec4:	2d0c      	cmp	r5, #12
 8005ec6:	bf38      	it	cc
 8005ec8:	250c      	movcc	r5, #12
 8005eca:	2d00      	cmp	r5, #0
 8005ecc:	4606      	mov	r6, r0
 8005ece:	db01      	blt.n	8005ed4 <_malloc_r+0x1c>
 8005ed0:	42a9      	cmp	r1, r5
 8005ed2:	d904      	bls.n	8005ede <_malloc_r+0x26>
 8005ed4:	230c      	movs	r3, #12
 8005ed6:	6033      	str	r3, [r6, #0]
 8005ed8:	2000      	movs	r0, #0
 8005eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ede:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fb4 <_malloc_r+0xfc>
 8005ee2:	f000 f869 	bl	8005fb8 <__malloc_lock>
 8005ee6:	f8d8 3000 	ldr.w	r3, [r8]
 8005eea:	461c      	mov	r4, r3
 8005eec:	bb44      	cbnz	r4, 8005f40 <_malloc_r+0x88>
 8005eee:	4629      	mov	r1, r5
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	f7ff ffbf 	bl	8005e74 <sbrk_aligned>
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	4604      	mov	r4, r0
 8005efa:	d158      	bne.n	8005fae <_malloc_r+0xf6>
 8005efc:	f8d8 4000 	ldr.w	r4, [r8]
 8005f00:	4627      	mov	r7, r4
 8005f02:	2f00      	cmp	r7, #0
 8005f04:	d143      	bne.n	8005f8e <_malloc_r+0xd6>
 8005f06:	2c00      	cmp	r4, #0
 8005f08:	d04b      	beq.n	8005fa2 <_malloc_r+0xea>
 8005f0a:	6823      	ldr	r3, [r4, #0]
 8005f0c:	4639      	mov	r1, r7
 8005f0e:	4630      	mov	r0, r6
 8005f10:	eb04 0903 	add.w	r9, r4, r3
 8005f14:	f000 f8a8 	bl	8006068 <_sbrk_r>
 8005f18:	4581      	cmp	r9, r0
 8005f1a:	d142      	bne.n	8005fa2 <_malloc_r+0xea>
 8005f1c:	6821      	ldr	r1, [r4, #0]
 8005f1e:	1a6d      	subs	r5, r5, r1
 8005f20:	4629      	mov	r1, r5
 8005f22:	4630      	mov	r0, r6
 8005f24:	f7ff ffa6 	bl	8005e74 <sbrk_aligned>
 8005f28:	3001      	adds	r0, #1
 8005f2a:	d03a      	beq.n	8005fa2 <_malloc_r+0xea>
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	442b      	add	r3, r5
 8005f30:	6023      	str	r3, [r4, #0]
 8005f32:	f8d8 3000 	ldr.w	r3, [r8]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	bb62      	cbnz	r2, 8005f94 <_malloc_r+0xdc>
 8005f3a:	f8c8 7000 	str.w	r7, [r8]
 8005f3e:	e00f      	b.n	8005f60 <_malloc_r+0xa8>
 8005f40:	6822      	ldr	r2, [r4, #0]
 8005f42:	1b52      	subs	r2, r2, r5
 8005f44:	d420      	bmi.n	8005f88 <_malloc_r+0xd0>
 8005f46:	2a0b      	cmp	r2, #11
 8005f48:	d917      	bls.n	8005f7a <_malloc_r+0xc2>
 8005f4a:	1961      	adds	r1, r4, r5
 8005f4c:	42a3      	cmp	r3, r4
 8005f4e:	6025      	str	r5, [r4, #0]
 8005f50:	bf18      	it	ne
 8005f52:	6059      	strne	r1, [r3, #4]
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	bf08      	it	eq
 8005f58:	f8c8 1000 	streq.w	r1, [r8]
 8005f5c:	5162      	str	r2, [r4, r5]
 8005f5e:	604b      	str	r3, [r1, #4]
 8005f60:	4630      	mov	r0, r6
 8005f62:	f000 f82f 	bl	8005fc4 <__malloc_unlock>
 8005f66:	f104 000b 	add.w	r0, r4, #11
 8005f6a:	1d23      	adds	r3, r4, #4
 8005f6c:	f020 0007 	bic.w	r0, r0, #7
 8005f70:	1ac2      	subs	r2, r0, r3
 8005f72:	bf1c      	itt	ne
 8005f74:	1a1b      	subne	r3, r3, r0
 8005f76:	50a3      	strne	r3, [r4, r2]
 8005f78:	e7af      	b.n	8005eda <_malloc_r+0x22>
 8005f7a:	6862      	ldr	r2, [r4, #4]
 8005f7c:	42a3      	cmp	r3, r4
 8005f7e:	bf0c      	ite	eq
 8005f80:	f8c8 2000 	streq.w	r2, [r8]
 8005f84:	605a      	strne	r2, [r3, #4]
 8005f86:	e7eb      	b.n	8005f60 <_malloc_r+0xa8>
 8005f88:	4623      	mov	r3, r4
 8005f8a:	6864      	ldr	r4, [r4, #4]
 8005f8c:	e7ae      	b.n	8005eec <_malloc_r+0x34>
 8005f8e:	463c      	mov	r4, r7
 8005f90:	687f      	ldr	r7, [r7, #4]
 8005f92:	e7b6      	b.n	8005f02 <_malloc_r+0x4a>
 8005f94:	461a      	mov	r2, r3
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	42a3      	cmp	r3, r4
 8005f9a:	d1fb      	bne.n	8005f94 <_malloc_r+0xdc>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	6053      	str	r3, [r2, #4]
 8005fa0:	e7de      	b.n	8005f60 <_malloc_r+0xa8>
 8005fa2:	230c      	movs	r3, #12
 8005fa4:	6033      	str	r3, [r6, #0]
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f000 f80c 	bl	8005fc4 <__malloc_unlock>
 8005fac:	e794      	b.n	8005ed8 <_malloc_r+0x20>
 8005fae:	6005      	str	r5, [r0, #0]
 8005fb0:	e7d6      	b.n	8005f60 <_malloc_r+0xa8>
 8005fb2:	bf00      	nop
 8005fb4:	200002fc 	.word	0x200002fc

08005fb8 <__malloc_lock>:
 8005fb8:	4801      	ldr	r0, [pc, #4]	@ (8005fc0 <__malloc_lock+0x8>)
 8005fba:	f000 b88f 	b.w	80060dc <__retarget_lock_acquire_recursive>
 8005fbe:	bf00      	nop
 8005fc0:	2000043c 	.word	0x2000043c

08005fc4 <__malloc_unlock>:
 8005fc4:	4801      	ldr	r0, [pc, #4]	@ (8005fcc <__malloc_unlock+0x8>)
 8005fc6:	f000 b88a 	b.w	80060de <__retarget_lock_release_recursive>
 8005fca:	bf00      	nop
 8005fcc:	2000043c 	.word	0x2000043c

08005fd0 <memset>:
 8005fd0:	4402      	add	r2, r0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d100      	bne.n	8005fda <memset+0xa>
 8005fd8:	4770      	bx	lr
 8005fda:	f803 1b01 	strb.w	r1, [r3], #1
 8005fde:	e7f9      	b.n	8005fd4 <memset+0x4>

08005fe0 <_raise_r>:
 8005fe0:	291f      	cmp	r1, #31
 8005fe2:	b538      	push	{r3, r4, r5, lr}
 8005fe4:	4605      	mov	r5, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	d904      	bls.n	8005ff4 <_raise_r+0x14>
 8005fea:	2316      	movs	r3, #22
 8005fec:	6003      	str	r3, [r0, #0]
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff2:	bd38      	pop	{r3, r4, r5, pc}
 8005ff4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005ff6:	b112      	cbz	r2, 8005ffe <_raise_r+0x1e>
 8005ff8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ffc:	b94b      	cbnz	r3, 8006012 <_raise_r+0x32>
 8005ffe:	4628      	mov	r0, r5
 8006000:	f000 f830 	bl	8006064 <_getpid_r>
 8006004:	4622      	mov	r2, r4
 8006006:	4601      	mov	r1, r0
 8006008:	4628      	mov	r0, r5
 800600a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800600e:	f000 b817 	b.w	8006040 <_kill_r>
 8006012:	2b01      	cmp	r3, #1
 8006014:	d00a      	beq.n	800602c <_raise_r+0x4c>
 8006016:	1c59      	adds	r1, r3, #1
 8006018:	d103      	bne.n	8006022 <_raise_r+0x42>
 800601a:	2316      	movs	r3, #22
 800601c:	6003      	str	r3, [r0, #0]
 800601e:	2001      	movs	r0, #1
 8006020:	e7e7      	b.n	8005ff2 <_raise_r+0x12>
 8006022:	2100      	movs	r1, #0
 8006024:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006028:	4620      	mov	r0, r4
 800602a:	4798      	blx	r3
 800602c:	2000      	movs	r0, #0
 800602e:	e7e0      	b.n	8005ff2 <_raise_r+0x12>

08006030 <raise>:
 8006030:	4b02      	ldr	r3, [pc, #8]	@ (800603c <raise+0xc>)
 8006032:	4601      	mov	r1, r0
 8006034:	6818      	ldr	r0, [r3, #0]
 8006036:	f7ff bfd3 	b.w	8005fe0 <_raise_r>
 800603a:	bf00      	nop
 800603c:	20000010 	.word	0x20000010

08006040 <_kill_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4d07      	ldr	r5, [pc, #28]	@ (8006060 <_kill_r+0x20>)
 8006044:	2300      	movs	r3, #0
 8006046:	4604      	mov	r4, r0
 8006048:	4608      	mov	r0, r1
 800604a:	4611      	mov	r1, r2
 800604c:	602b      	str	r3, [r5, #0]
 800604e:	f7fc fb96 	bl	800277e <_kill>
 8006052:	1c43      	adds	r3, r0, #1
 8006054:	d102      	bne.n	800605c <_kill_r+0x1c>
 8006056:	682b      	ldr	r3, [r5, #0]
 8006058:	b103      	cbz	r3, 800605c <_kill_r+0x1c>
 800605a:	6023      	str	r3, [r4, #0]
 800605c:	bd38      	pop	{r3, r4, r5, pc}
 800605e:	bf00      	nop
 8006060:	20000438 	.word	0x20000438

08006064 <_getpid_r>:
 8006064:	f7fc bb83 	b.w	800276e <_getpid>

08006068 <_sbrk_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4d06      	ldr	r5, [pc, #24]	@ (8006084 <_sbrk_r+0x1c>)
 800606c:	2300      	movs	r3, #0
 800606e:	4604      	mov	r4, r0
 8006070:	4608      	mov	r0, r1
 8006072:	602b      	str	r3, [r5, #0]
 8006074:	f7fc fb9e 	bl	80027b4 <_sbrk>
 8006078:	1c43      	adds	r3, r0, #1
 800607a:	d102      	bne.n	8006082 <_sbrk_r+0x1a>
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	b103      	cbz	r3, 8006082 <_sbrk_r+0x1a>
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	bd38      	pop	{r3, r4, r5, pc}
 8006084:	20000438 	.word	0x20000438

08006088 <__errno>:
 8006088:	4b01      	ldr	r3, [pc, #4]	@ (8006090 <__errno+0x8>)
 800608a:	6818      	ldr	r0, [r3, #0]
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	20000010 	.word	0x20000010

08006094 <__libc_init_array>:
 8006094:	b570      	push	{r4, r5, r6, lr}
 8006096:	4d0d      	ldr	r5, [pc, #52]	@ (80060cc <__libc_init_array+0x38>)
 8006098:	4c0d      	ldr	r4, [pc, #52]	@ (80060d0 <__libc_init_array+0x3c>)
 800609a:	1b64      	subs	r4, r4, r5
 800609c:	10a4      	asrs	r4, r4, #2
 800609e:	2600      	movs	r6, #0
 80060a0:	42a6      	cmp	r6, r4
 80060a2:	d109      	bne.n	80060b8 <__libc_init_array+0x24>
 80060a4:	4d0b      	ldr	r5, [pc, #44]	@ (80060d4 <__libc_init_array+0x40>)
 80060a6:	4c0c      	ldr	r4, [pc, #48]	@ (80060d8 <__libc_init_array+0x44>)
 80060a8:	f000 f864 	bl	8006174 <_init>
 80060ac:	1b64      	subs	r4, r4, r5
 80060ae:	10a4      	asrs	r4, r4, #2
 80060b0:	2600      	movs	r6, #0
 80060b2:	42a6      	cmp	r6, r4
 80060b4:	d105      	bne.n	80060c2 <__libc_init_array+0x2e>
 80060b6:	bd70      	pop	{r4, r5, r6, pc}
 80060b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060bc:	4798      	blx	r3
 80060be:	3601      	adds	r6, #1
 80060c0:	e7ee      	b.n	80060a0 <__libc_init_array+0xc>
 80060c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060c6:	4798      	blx	r3
 80060c8:	3601      	adds	r6, #1
 80060ca:	e7f2      	b.n	80060b2 <__libc_init_array+0x1e>
 80060cc:	080065c8 	.word	0x080065c8
 80060d0:	080065c8 	.word	0x080065c8
 80060d4:	080065c8 	.word	0x080065c8
 80060d8:	080065d0 	.word	0x080065d0

080060dc <__retarget_lock_acquire_recursive>:
 80060dc:	4770      	bx	lr

080060de <__retarget_lock_release_recursive>:
 80060de:	4770      	bx	lr

080060e0 <_free_r>:
 80060e0:	b538      	push	{r3, r4, r5, lr}
 80060e2:	4605      	mov	r5, r0
 80060e4:	2900      	cmp	r1, #0
 80060e6:	d041      	beq.n	800616c <_free_r+0x8c>
 80060e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060ec:	1f0c      	subs	r4, r1, #4
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	bfb8      	it	lt
 80060f2:	18e4      	addlt	r4, r4, r3
 80060f4:	f7ff ff60 	bl	8005fb8 <__malloc_lock>
 80060f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006170 <_free_r+0x90>)
 80060fa:	6813      	ldr	r3, [r2, #0]
 80060fc:	b933      	cbnz	r3, 800610c <_free_r+0x2c>
 80060fe:	6063      	str	r3, [r4, #4]
 8006100:	6014      	str	r4, [r2, #0]
 8006102:	4628      	mov	r0, r5
 8006104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006108:	f7ff bf5c 	b.w	8005fc4 <__malloc_unlock>
 800610c:	42a3      	cmp	r3, r4
 800610e:	d908      	bls.n	8006122 <_free_r+0x42>
 8006110:	6820      	ldr	r0, [r4, #0]
 8006112:	1821      	adds	r1, r4, r0
 8006114:	428b      	cmp	r3, r1
 8006116:	bf01      	itttt	eq
 8006118:	6819      	ldreq	r1, [r3, #0]
 800611a:	685b      	ldreq	r3, [r3, #4]
 800611c:	1809      	addeq	r1, r1, r0
 800611e:	6021      	streq	r1, [r4, #0]
 8006120:	e7ed      	b.n	80060fe <_free_r+0x1e>
 8006122:	461a      	mov	r2, r3
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	b10b      	cbz	r3, 800612c <_free_r+0x4c>
 8006128:	42a3      	cmp	r3, r4
 800612a:	d9fa      	bls.n	8006122 <_free_r+0x42>
 800612c:	6811      	ldr	r1, [r2, #0]
 800612e:	1850      	adds	r0, r2, r1
 8006130:	42a0      	cmp	r0, r4
 8006132:	d10b      	bne.n	800614c <_free_r+0x6c>
 8006134:	6820      	ldr	r0, [r4, #0]
 8006136:	4401      	add	r1, r0
 8006138:	1850      	adds	r0, r2, r1
 800613a:	4283      	cmp	r3, r0
 800613c:	6011      	str	r1, [r2, #0]
 800613e:	d1e0      	bne.n	8006102 <_free_r+0x22>
 8006140:	6818      	ldr	r0, [r3, #0]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	6053      	str	r3, [r2, #4]
 8006146:	4408      	add	r0, r1
 8006148:	6010      	str	r0, [r2, #0]
 800614a:	e7da      	b.n	8006102 <_free_r+0x22>
 800614c:	d902      	bls.n	8006154 <_free_r+0x74>
 800614e:	230c      	movs	r3, #12
 8006150:	602b      	str	r3, [r5, #0]
 8006152:	e7d6      	b.n	8006102 <_free_r+0x22>
 8006154:	6820      	ldr	r0, [r4, #0]
 8006156:	1821      	adds	r1, r4, r0
 8006158:	428b      	cmp	r3, r1
 800615a:	bf04      	itt	eq
 800615c:	6819      	ldreq	r1, [r3, #0]
 800615e:	685b      	ldreq	r3, [r3, #4]
 8006160:	6063      	str	r3, [r4, #4]
 8006162:	bf04      	itt	eq
 8006164:	1809      	addeq	r1, r1, r0
 8006166:	6021      	streq	r1, [r4, #0]
 8006168:	6054      	str	r4, [r2, #4]
 800616a:	e7ca      	b.n	8006102 <_free_r+0x22>
 800616c:	bd38      	pop	{r3, r4, r5, pc}
 800616e:	bf00      	nop
 8006170:	200002fc 	.word	0x200002fc

08006174 <_init>:
 8006174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006176:	bf00      	nop
 8006178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617a:	bc08      	pop	{r3}
 800617c:	469e      	mov	lr, r3
 800617e:	4770      	bx	lr

08006180 <_fini>:
 8006180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006182:	bf00      	nop
 8006184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006186:	bc08      	pop	{r3}
 8006188:	469e      	mov	lr, r3
 800618a:	4770      	bx	lr
