#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-399-g151a14dfc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f3b2bcfa10 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0x55f3b2beca10_0 .var "x", 0 0;
v0x55f3b2becae0_0 .var "x2", 0 0;
v0x55f3b2becbb0_0 .var "x3", 0 0;
v0x55f3b2becc80_0 .var "y", 0 0;
v0x55f3b2becd50_0 .var "y2", 0 0;
v0x55f3b2becdf0_0 .var "y3", 0 0;
v0x55f3b2becf20_0 .net "z", 0 0, L_0x55f3b2bed280;  1 drivers
v0x55f3b2becff0_0 .net "z2", 0 0, L_0x55f3b2bed2f0;  1 drivers
RS_0x7ff0d185b318 .resolv tri, L_0x55f3b2bed450, L_0x55f3b2bed4c0, L_0x55f3b2bed550, L_0x55f3b2bed600;
v0x55f3b2bed0c0_0 .net8 "z3", 0 0, RS_0x7ff0d185b318;  4 drivers
S_0x55f3b2bcfba0 .scope module, "U1" "my_module" 2 26, 3 1 0, S_0x55f3b2bcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55f3b2bbad10 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x55f3b2bbad50 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x55f3b2bed280 .functor AND 1, v0x55f3b2beca10_0, v0x55f3b2becc80_0, C4<1>, C4<1>;
v0x55f3b2bd0e90_0 .net "A", 0 0, v0x55f3b2beca10_0;  1 drivers
v0x55f3b2bea1e0_0 .net "B", 0 0, v0x55f3b2becc80_0;  1 drivers
v0x55f3b2bea2a0_0 .net "Y", 0 0, L_0x55f3b2bed280;  alias, 1 drivers
v0x55f3b2bea340_0 .var "my_register", 0 0;
S_0x55f3b2bea480 .scope module, "U2" "my_module" 2 27, 3 1 0, S_0x55f3b2bcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55f3b2bcfdd0 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x55f3b2bcfe10 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x55f3b2bed2f0 .functor AND 1, v0x55f3b2becae0_0, v0x55f3b2becd50_0, C4<1>, C4<1>;
v0x55f3b2bea800_0 .net "A", 0 0, v0x55f3b2becae0_0;  1 drivers
v0x55f3b2bea8e0_0 .net "B", 0 0, v0x55f3b2becd50_0;  1 drivers
v0x55f3b2bea9a0_0 .net "Y", 0 0, L_0x55f3b2bed2f0;  alias, 1 drivers
v0x55f3b2beaa70_0 .var "my_register", 0 0;
S_0x55f3b2beabb0 .scope module, "U3[0]" "my_module" 2 28, 3 1 0, S_0x55f3b2bcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55f3b2bea6b0 .param/l "id_num" 0 3 6, +C4<00000000000000000000000001100011>;
P_0x55f3b2bea6f0 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x55f3b2bed450 .functor AND 1, v0x55f3b2becbb0_0, v0x55f3b2becdf0_0, C4<1>, C4<1>;
v0x55f3b2beafc0_0 .net "A", 0 0, v0x55f3b2becbb0_0;  1 drivers
v0x55f3b2beb0a0_0 .net "B", 0 0, v0x55f3b2becdf0_0;  1 drivers
v0x55f3b2beb160_0 .net8 "Y", 0 0, RS_0x7ff0d185b318;  alias, 4 drivers
v0x55f3b2beb230_0 .var "my_register", 0 0;
S_0x55f3b2beb370 .scope module, "U3[1]" "my_module" 2 28, 3 1 0, S_0x55f3b2bcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55f3b2beae10 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x55f3b2beae50 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x55f3b2bed4c0 .functor AND 1, v0x55f3b2becbb0_0, v0x55f3b2becdf0_0, C4<1>, C4<1>;
v0x55f3b2beb770_0 .net "A", 0 0, v0x55f3b2becbb0_0;  alias, 1 drivers
v0x55f3b2beb860_0 .net "B", 0 0, v0x55f3b2becdf0_0;  alias, 1 drivers
v0x55f3b2beb930_0 .net8 "Y", 0 0, RS_0x7ff0d185b318;  alias, 4 drivers
v0x55f3b2beba30_0 .var "my_register", 0 0;
S_0x55f3b2bebaf0 .scope module, "U3[2]" "my_module" 2 28, 3 1 0, S_0x55f3b2bcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55f3b2beb5a0 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x55f3b2beb5e0 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x55f3b2bed550 .functor AND 1, v0x55f3b2becbb0_0, v0x55f3b2becdf0_0, C4<1>, C4<1>;
v0x55f3b2bebf10_0 .net "A", 0 0, v0x55f3b2becbb0_0;  alias, 1 drivers
v0x55f3b2bec020_0 .net "B", 0 0, v0x55f3b2becdf0_0;  alias, 1 drivers
v0x55f3b2bec130_0 .net8 "Y", 0 0, RS_0x7ff0d185b318;  alias, 4 drivers
v0x55f3b2bec220_0 .var "my_register", 0 0;
S_0x55f3b2bec320 .scope module, "U3[3]" "my_module" 2 28, 3 1 0, S_0x55f3b2bcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x55f3b2bebd70 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x55f3b2bebdb0 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x55f3b2bed600 .functor AND 1, v0x55f3b2becbb0_0, v0x55f3b2becdf0_0, C4<1>, C4<1>;
v0x55f3b2bec6c0_0 .net "A", 0 0, v0x55f3b2becbb0_0;  alias, 1 drivers
v0x55f3b2bec780_0 .net "B", 0 0, v0x55f3b2becdf0_0;  alias, 1 drivers
v0x55f3b2bec840_0 .net8 "Y", 0 0, RS_0x7ff0d185b318;  alias, 4 drivers
v0x55f3b2bec910_0 .var "my_register", 0 0;
    .scope S_0x55f3b2bcfba0;
T_0 ;
    %load/vec4 v0x55f3b2bd0e90_0;
    %store/vec4 v0x55f3b2bea340_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x55f3b2bbad10, P_0x55f3b2bbad50 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55f3b2bea480;
T_1 ;
    %load/vec4 v0x55f3b2bea800_0;
    %store/vec4 v0x55f3b2beaa70_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x55f3b2bcfdd0, P_0x55f3b2bcfe10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f3b2beabb0;
T_2 ;
    %load/vec4 v0x55f3b2beafc0_0;
    %store/vec4 v0x55f3b2beb230_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x55f3b2bea6b0, P_0x55f3b2bea6f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f3b2beb370;
T_3 ;
    %load/vec4 v0x55f3b2beb770_0;
    %store/vec4 v0x55f3b2beba30_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x55f3b2beae10, P_0x55f3b2beae50 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55f3b2bebaf0;
T_4 ;
    %load/vec4 v0x55f3b2bebf10_0;
    %store/vec4 v0x55f3b2bec220_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x55f3b2beb5a0, P_0x55f3b2beb5e0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55f3b2bec320;
T_5 ;
    %load/vec4 v0x55f3b2bec6c0_0;
    %store/vec4 v0x55f3b2bec910_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x55f3b2bebd70, P_0x55f3b2bebdb0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55f3b2bcfa10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3b2beca10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3b2becc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3b2becae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3b2becd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3b2becbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f3b2becdf0_0, 0, 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/david/repos/verilog_fundamentals/demo06/top.v";
    "./my_module.v";
