#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov  1 13:21:16 2018
# Process ID: 4744
# Current directory: C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.runs/synth_1
# Command line: vivado.exe -log alarm_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alarm_clock.tcl
# Log file: C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.runs/synth_1/alarm_clock.vds
# Journal file: C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alarm_clock.tcl -notrace
Command: synth_design -top alarm_clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 335.168 ; gain = 99.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alarm_clock' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/alarm_clock.v:23]
	Parameter sys_freq bound to: 100000000 - type: integer 
	Parameter freq_400 bound to: 400 - type: integer 
	Parameter counter_bit bound to: 3 - type: integer 
	Parameter bit bound to: 7 - type: integer 
	Parameter tempo bound to: 120 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/clock_divider.v:23]
	Parameter intended_freq bound to: 400 - type: integer 
	Parameter system_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'digital_clock' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/digital_clock.v:23]
	Parameter sys_freq bound to: 100000000 - type: integer 
	Parameter freq_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/clock_divider.v:23]
	Parameter intended_freq bound to: 1 - type: integer 
	Parameter system_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_to_59' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/count_to_59.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_to_59' (2#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/count_to_59.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_6_bit' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/display_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_6_bit' (3#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/display_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digital_clock' (4#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/digital_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'loader' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/loader.v:23]
INFO: [Synth 8-6155] done synthesizing module 'loader' (5#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/loader.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/counter_n_bit.v:23]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (6#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/counter_n_bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8_low' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/decoder_3x8_low.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8_low' (7#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/decoder_3x8_low.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:23]
	Parameter bit bound to: 7 - type: integer 
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
WARNING: [Synth 8-567] referenced signal 'c' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
WARNING: [Synth 8-567] referenced signal 'd' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
WARNING: [Synth 8-567] referenced signal 'e' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
WARNING: [Synth 8-567] referenced signal 'f' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
WARNING: [Synth 8-567] referenced signal 'g' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
WARNING: [Synth 8-567] referenced signal 'h' should be on the sensitivity list [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (8#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/mux_8x1.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_enabler' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/alarm_enabler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_enabler' (9#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/alarm_enabler.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_player' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/song_player.v:23]
	Parameter clockFrequency bound to: 100000000 - type: integer 
	Parameter tempo bound to: 120 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sheet_music_StarWars' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/sheet_music.v:23]
	Parameter SIXTEENTH bound to: 1 - type: integer 
	Parameter EIGHTH bound to: 2 - type: integer 
	Parameter QUARTER bound to: 4 - type: integer 
	Parameter HALF bound to: 8 - type: integer 
	Parameter ONE bound to: 16 - type: integer 
	Parameter D4 bound to: 170303.688900 - type: float 
	Parameter Ds4 bound to: 160739.678000 - type: float 
	Parameter Ee4 bound to: 160739.678000 - type: float 
	Parameter E4 bound to: 151712.768300 - type: float 
	Parameter F4 bound to: 143192.796900 - type: float 
	Parameter Fs4 bound to: 135151.294900 - type: float 
	Parameter Gg4 bound to: 135151.294900 - type: float 
	Parameter G4 bound to: 127561.392000 - type: float 
	Parameter Gs4 bound to: 120397.727300 - type: float 
	Parameter Aa4 bound to: 120397.727300 - type: float 
	Parameter A4 bound to: 113636.363600 - type: float 
	Parameter As4 bound to: 107254.708500 - type: float 
	Parameter Bb4 bound to: 107254.708500 - type: float 
	Parameter B5 bound to: 101231.437900 - type: float 
	Parameter C5 bound to: 95546.425600 - type: float 
	Parameter Cs5 bound to: 90180.675410 - type: float 
	Parameter Dd5 bound to: 90180.675410 - type: float 
	Parameter D5 bound to: 85116.258060 - type: float 
	Parameter Ds5 bound to: 80336.251120 - type: float 
	Parameter Ee5 bound to: 80336.251120 - type: float 
	Parameter E5 bound to: 75824.682510 - type: float 
	Parameter F5 bound to: 71566.477120 - type: float 
	Parameter Fs5 bound to: 67547.406440 - type: float 
	Parameter Gg5 bound to: 67547.406440 - type: float 
	Parameter G5 bound to: 63754.041000 - type: float 
	Parameter Gs5 bound to: 60173.705520 - type: float 
	Parameter SP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sheet_music_StarWars' (10#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/sheet_music.v:23]
INFO: [Synth 8-6155] done synthesizing module 'song_player' (11#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/song_player.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_clock' (12#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/alarm_clock.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 390.473 ; gain = 155.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 390.473 ; gain = 155.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 390.473 ; gain = 155.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alarm_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alarm_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 735.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 735.242 ; gain = 500.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 735.242 ; gain = 500.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 735.242 ; gain = 500.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "tens_display" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ones_display" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/song_player.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 735.242 ; gain = 500.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module count_to_59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module display_decoder_6_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
Module loader 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module alarm_enabler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module song_player 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element DC1/minute_counter/carry_reg was removed.  [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/count_to_59.v:43]
INFO: [Synth 8-5545] ROM "clock_400hz/new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DC1/clock_1hz/new_clock" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element song_player1/number_reg_rep was removed.  [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/song_player.v:39]
WARNING: [Synth 8-6014] Unused sequential element song_player1/number_reg_rep was removed.  [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.srcs/sources_1/new/song_player.v:39]
DSP Report: Generating DSP song_player1/time12, operation Mode is: (A:0x17840)*B.
DSP Report: operator song_player1/time12 is absorbed into DSP song_player1/time12.
DSP Report: operator song_player1/time12 is absorbed into DSP song_player1/time12.
WARNING: [Synth 8-3917] design alarm_clock has port aud_sd driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 735.242 ; gain = 500.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-----------------------------+---------------+----------------+
|Module Name          | RTL Object                  | Depth x Width | Implemented As | 
+---------------------+-----------------------------+---------------+----------------+
|sheet_music_StarWars | note                        | 1024x18       | LUT            | 
|sheet_music_StarWars | duration                    | 1024x4        | LUT            | 
|alarm_clock          | song_player1/number_reg_rep | 1024x4        | Block RAM      | 
|alarm_clock          | song_player1/number_reg_rep | 1024x18       | Block RAM      | 
+---------------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|song_player | (A:0x17840)*B | 18     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance song_player1/time120/song_player1/number_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance song_player1/counter00/song_player1/number_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 779.320 ; gain = 544.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 779.691 ; gain = 544.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance song_player1/number_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance song_player1/number_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    41|
|3     |DSP48E1    |     1|
|4     |LUT1       |     8|
|5     |LUT2       |    28|
|6     |LUT3       |   118|
|7     |LUT4       |    69|
|8     |LUT5       |    39|
|9     |LUT6       |    89|
|10    |MUXF7      |     2|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |FDCE       |    25|
|14    |FDPE       |    12|
|15    |FDRE       |   123|
|16    |LDC        |    12|
|17    |IBUF       |    18|
|18    |OBUF       |    18|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+------------------------------+------+
|      |Instance           |Module                        |Cells |
+------+-------------------+------------------------------+------+
|1     |top                |                              |   606|
|2     |  DC1              |digital_clock                 |   213|
|3     |    clock_1hz      |clock_divider__parameterized0 |    71|
|4     |    minute_counter |count_to_59                   |    69|
|5     |    second_counter |count_to_59_1                 |    73|
|6     |  alarm_min_loader |loader                        |    30|
|7     |  alarm_sec_loader |loader_0                      |    25|
|8     |  clock_400hz      |clock_divider                 |    70|
|9     |  counter_3_bit    |counter_n_bit                 |    19|
|10    |  enabler1         |alarm_enabler                 |     3|
|11    |  song_player1     |song_player                   |   209|
+------+-------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 805.531 ; gain = 570.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 805.531 ; gain = 225.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 805.531 ; gain = 570.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 805.531 ; gain = 582.934
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_9/week_9.runs/synth_1/alarm_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alarm_clock_utilization_synth.rpt -pb alarm_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 805.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  1 13:22:18 2018...
