lbl_80C1DCA0:
/* 80C1DCA0 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80C1DCA4 00000004  7C 08 02 A6 */	mflr r0
/* 80C1DCA8 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80C1DCAC 0000000C  3C 60 00 00 */	lis r3, data_80C1EE68@ha
/* 80C1DCB0 00000010  38 63 00 00 */	addi r3, r3, data_80C1EE68@l
/* 80C1DCB4 00000014  48 00 00 45 */	bl ModuleConstructorsX
/* 80C1DCB8 00000018  48 00 00 41 */	bl ModuleProlog
/* 80C1DCBC 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80C1DCC0 00000020  7C 08 03 A6 */	mtlr r0
/* 80C1DCC4 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 80C1DCC8 00000028  4E 80 00 20 */	blr 
