// Seed: 2299236317
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  always @(posedge 1) begin
    if (1'b0) id_2 <= id_0 !== ({id_1, 1'b0});
  end
endmodule
