# venu-riscv-fpga
Complete RISC-V single-cycle processor design in Verilog RTL with FPGA implementation (ZC702), ModelSim simulation, and full datapath/control verification. Includes ALU, register file, instruction memory, XDC constraints, and testbenches.
