# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 16:36:24 on Mar 27,2023
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-67-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.register
# Loading __work.dff
# Loading __work.fetch
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.carryLogic
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.fullAdder_1b
# Loading __work.nand3
# Loading __work.xor3
# Loading __work.compute_C_in
# Loading __work.decode
# Loading __work.control_unit
# Loading __work.instr_decode
# Loading __work.extension_unit
# Loading __work.regFile
# Loading __work.isBranch_Jump
# Loading __work.isBranch_ALU
# Loading __work.execute
# Loading __work.alu_optimal
# Loading __work.shifter
# Loading __work.shiftLeft
# Loading __work.shiftRight_Logical
# Loading __work.shiftRight_Arithmetic
# Loading __work.rotateLeft
# Loading __work.rotateRight
# Loading __work.btr
# Loading __work.sco
# Loading __work.seq
# Loading __work.slbi
# Loading __work.cla16b
# Loading __work.cla4b
# Loading __work.and2
# Loading __work.or2
# Loading __work.and3
# Loading __work.or3
# Loading __work.fullAdder1b
# Loading __work.xor2
# Loading __work.memory
# Loading __work.wb
# log -howmany -rec /* 
# 5784
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
