--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf GenIO.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 445 paths analyzed, 130 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.515ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/cntMod11_3 (SLICE_X46Y72.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_5 (FF)
  Destination:          XLXI_2/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_5 to XLXI_2/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.YQ      Tcko                  0.587   XLXI_2/cnt8b<4>
                                                       XLXI_2/cnt8b_5
    SLICE_X42Y84.F1      net (fanout=2)        1.549   XLXI_2/cnt8b<5>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y72.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y72.CLK     Tsrck                 0.910   XLXI_2/cntMod11<3>
                                                       XLXI_2/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (3.774ns logic, 3.720ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_6 (FF)
  Destination:          XLXI_2/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_6 to XLXI_2/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.XQ      Tcko                  0.591   XLXI_2/cnt8b<6>
                                                       XLXI_2/cnt8b_6
    SLICE_X42Y84.F2      net (fanout=2)        0.768   XLXI_2/cnt8b<6>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y72.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y72.CLK     Tsrck                 0.910   XLXI_2/cntMod11<3>
                                                       XLXI_2/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      6.717ns (3.778ns logic, 2.939ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_7 (FF)
  Destination:          XLXI_2/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_7 to XLXI_2/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.YQ      Tcko                  0.587   XLXI_2/cnt8b<6>
                                                       XLXI_2/cnt8b_7
    SLICE_X42Y84.F3      net (fanout=2)        0.714   XLXI_2/cnt8b<7>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y72.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y72.CLK     Tsrck                 0.910   XLXI_2/cntMod11<3>
                                                       XLXI_2/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (3.774ns logic, 2.885ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/cntMod11_2 (SLICE_X46Y72.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_5 (FF)
  Destination:          XLXI_2/cntMod11_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_5 to XLXI_2/cntMod11_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.YQ      Tcko                  0.587   XLXI_2/cnt8b<4>
                                                       XLXI_2/cnt8b_5
    SLICE_X42Y84.F1      net (fanout=2)        1.549   XLXI_2/cnt8b<5>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y72.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y72.CLK     Tsrck                 0.910   XLXI_2/cntMod11<3>
                                                       XLXI_2/cntMod11_2
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (3.774ns logic, 3.720ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_6 (FF)
  Destination:          XLXI_2/cntMod11_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_6 to XLXI_2/cntMod11_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.XQ      Tcko                  0.591   XLXI_2/cnt8b<6>
                                                       XLXI_2/cnt8b_6
    SLICE_X42Y84.F2      net (fanout=2)        0.768   XLXI_2/cnt8b<6>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y72.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y72.CLK     Tsrck                 0.910   XLXI_2/cntMod11<3>
                                                       XLXI_2/cntMod11_2
    -------------------------------------------------  ---------------------------
    Total                                      6.717ns (3.778ns logic, 2.939ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_7 (FF)
  Destination:          XLXI_2/cntMod11_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_7 to XLXI_2/cntMod11_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.YQ      Tcko                  0.587   XLXI_2/cnt8b<6>
                                                       XLXI_2/cnt8b_7
    SLICE_X42Y84.F3      net (fanout=2)        0.714   XLXI_2/cnt8b<7>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y72.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y72.CLK     Tsrck                 0.910   XLXI_2/cntMod11<3>
                                                       XLXI_2/cntMod11_2
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (3.774ns logic, 2.885ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/cntMod11_0 (SLICE_X46Y73.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_5 (FF)
  Destination:          XLXI_2/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_5 to XLXI_2/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.YQ      Tcko                  0.587   XLXI_2/cnt8b<4>
                                                       XLXI_2/cnt8b_5
    SLICE_X42Y84.F1      net (fanout=2)        1.549   XLXI_2/cnt8b<5>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y73.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y73.CLK     Tsrck                 0.910   XLXI_2/cntMod11<0>
                                                       XLXI_2/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (3.774ns logic, 3.720ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_6 (FF)
  Destination:          XLXI_2/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_6 to XLXI_2/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.XQ      Tcko                  0.591   XLXI_2/cnt8b<6>
                                                       XLXI_2/cnt8b_6
    SLICE_X42Y84.F2      net (fanout=2)        0.768   XLXI_2/cnt8b<6>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y73.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y73.CLK     Tsrck                 0.910   XLXI_2/cntMod11<0>
                                                       XLXI_2/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.717ns (3.778ns logic, 2.939ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/cnt8b_7 (FF)
  Destination:          XLXI_2/cntMod11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/cnt8b_7 to XLXI_2/cntMod11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.YQ      Tcko                  0.587   XLXI_2/cnt8b<6>
                                                       XLXI_2/cnt8b_7
    SLICE_X42Y84.F3      net (fanout=2)        0.714   XLXI_2/cnt8b<7>
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_2/PS_Samp_cmp_eq00009
                                                       XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.F2      net (fanout=1)        0.361   XLXI_2/PS_Samp_cmp_eq00009
    SLICE_X42Y82.X       Tilo                  0.759   XLXI_2/PS_Samp
                                                       XLXI_2/PS_Samp_cmp_eq000010
    SLICE_X44Y74.F1      net (fanout=5)        0.961   XLXI_2/PS_Samp
    SLICE_X44Y74.X       Tilo                  0.759   XLXI_2/cntMod11_or0000
                                                       XLXI_2/cntMod11_or000016
    SLICE_X46Y73.SR      net (fanout=2)        0.849   XLXI_2/cntMod11_or0000
    SLICE_X46Y73.CLK     Tsrck                 0.910   XLXI_2/cntMod11<0>
                                                       XLXI_2/cntMod11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (3.774ns logic, 2.885ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/F0 (SLICE_X38Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/qF0 (FF)
  Destination:          XLXI_2/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/qF0 to XLXI_2/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.YQ      Tcko                  0.470   XLXI_2/qF0
                                                       XLXI_2/qF0
    SLICE_X38Y60.BX      net (fanout=1)        0.364   XLXI_2/qF0
    SLICE_X38Y60.CLK     Tckdi       (-Th)    -0.134   XLXN_3
                                                       XLXI_2/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.604ns logic, 0.364ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/ResDORdy/prevDIn (SLICE_X37Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/ResDORdy/qDIn (FF)
  Destination:          XLXI_2/ResDORdy/prevDIn (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.005 - 0.003)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/ResDORdy/qDIn to XLXI_2/ResDORdy/prevDIn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.YQ      Tcko                  0.470   XLXI_2/ResDORdy/qDIn
                                                       XLXI_2/ResDORdy/qDIn
    SLICE_X37Y59.BY      net (fanout=3)        0.426   XLXI_2/ResDORdy/qDIn
    SLICE_X37Y59.CLK     Tckdi       (-Th)    -0.135   XLXI_2/ResDORdy/prevDIn
                                                       XLXI_2/ResDORdy/prevDIn
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.605ns logic, 0.426ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/Clock (SLICE_X33Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/Clock (FF)
  Destination:          XLXI_4/Clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/Clock to XLXI_4/Clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y8.YQ       Tcko                  0.470   XLXI_4/Clock1
                                                       XLXI_4/Clock
    SLICE_X33Y8.BY       net (fanout=2)        0.428   XLXI_4/Clock1
    SLICE_X33Y8.CLK      Tckdi       (-Th)    -0.135   XLXI_4/Clock1
                                                       XLXI_4/Clock
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.605ns logic, 0.428ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_3/P1<2>/CLK
  Logical resource: XLXI_3/P1_2/CK
  Location pin: SLICE_X34Y54.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_3/P1<2>/CLK
  Logical resource: XLXI_3/P1_2/CK
  Location pin: SLICE_X34Y54.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_3/P1<2>/CLK
  Logical resource: XLXI_3/P1_2/CK
  Location pin: SLICE_X34Y54.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.515|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 445 paths, 0 nets, and 280 connections

Design statistics:
   Minimum period:   7.515ns{1}   (Maximum frequency: 133.067MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 17 14:25:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



