cscope 15 $HOME/ncku/STM32f4_discovery_TIM_PWM_Output -q 0000013917 0001510795
	@TIM_PWM_Output/main.c

22 
	~"maš.h
"

25 
	~"¡m32f4xx_cÚf.h
"

40 
RCC_CÚfigu¿tiÚ
();

41 
TIM_CÚfigu¿tiÚ
();

42 
GPIO_CÚfigu¿tiÚ
();;

51 
	$maš
()

53 vŞ©
i
;

54 
n
 = 1;

55 
ušt16_t
 
brighŠess
 = 0;

56 
ušt16_t
 
who_run
 = 1;

58 
	`RCC_CÚfigu¿tiÚ
();

59 
	`TIM_CÚfigu¿tiÚ
();

60 
	`GPIO_CÚfigu¿tiÚ
();

66 if(
brighŠess
 + 
n
 <= 0)

67 
who_run
 = (who_run + 1) % 4;

69 ià(((
brighŠess
 + 
n
) >= 3000) || ((brightness +‚) <= 0))

70 
n
 = -n;

72 
brighŠess
 +ğ
n
;

79 
who_run
){

81 
TIM4
->
CCR1
 = 
brighŠess
 - 1;

84 
TIM4
->
CCR2
 = 
brighŠess
 - 1;

87 
TIM4
->
CCR3
 = 
brighŠess
 - 1;

90 
TIM4
->
CCR4
 = 
brighŠess
 - 1;

93 
i
=0;i<10000;i++);

97 
	}
}

106 
	$RCC_CÚfigu¿tiÚ
()

108 
	`RCC_AHB1P”hClockCmd
Ğ
RCC_AHB1P”h_GPIOD
 , 
ENABLE
 );

109 
	`RCC_APB1P”hClockCmd
Ğ
RCC_APB1P”h_TIM4
, 
ENABLE
 );

110 
	}
}

117 
	$GPIO_CÚfigu¿tiÚ
()

119 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

120 
	`GPIO_SŒuùIn™
(&
GPIO_In™SŒuùu»
);

122 
	`GPIO_PšAFCÚfig
(
GPIOD
, 
GPIO_PšSourû12
, 
GPIO_AF_TIM4
);

123 
	`GPIO_PšAFCÚfig
(
GPIOD
, 
GPIO_PšSourû13
, 
GPIO_AF_TIM4
);

124 
	`GPIO_PšAFCÚfig
(
GPIOD
, 
GPIO_PšSourû14
, 
GPIO_AF_TIM4
);

125 
	`GPIO_PšAFCÚfig
(
GPIOD
, 
GPIO_PšSourû15
, 
GPIO_AF_TIM4
);

129 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_12
 | 
GPIO_Pš_13
| 
GPIO_Pš_14
| 
GPIO_Pš_15
;

130 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

131 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

132 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_100MHz
;

133 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

134 
	`GPIO_In™
Ğ
GPIOD
, &
GPIO_In™SŒuùu»
 );

135 
	}
}

142 
	$TIM_CÚfigu¿tiÚ
()

144 
TIM_TimeBa£In™Ty³Def
 
TIM_TimeBa£In™SŒuù
;

145 
TIM_OCIn™Ty³Def
 
TIM_OCIn™SŒuù
;

150 
	`TIM_TimeBa£SŒuùIn™
Ğ&
TIM_TimeBa£In™SŒuù
 );

151 
TIM_TimeBa£In™SŒuù
.
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV4
;

152 
TIM_TimeBa£In™SŒuù
.
TIM_P”iod
 = 1680 - 1;

153 
TIM_TimeBa£In™SŒuù
.
TIM_P»sÿËr
 = 500 - 1;

154 
TIM_TimeBa£In™SŒuù
.
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

155 
	`TIM_TimeBa£In™
Ğ
TIM4
, &
TIM_TimeBa£In™SŒuù
 );

157 
	`TIM_OCSŒuùIn™
Ğ&
TIM_OCIn™SŒuù
 );

158 
TIM_OCIn™SŒuù
.
TIM_OuutS‹
 = 
TIM_OuutS‹_EÇbË
;

159 
TIM_OCIn™SŒuù
.
TIM_OCMode
 = 
TIM_OCMode_PWM1
;

163 
TIM_OCIn™SŒuù
.
TIM_Pul£
 = 65535;

165 
	`TIM_OC1In™
Ğ
TIM4
, &
TIM_OCIn™SŒuù
 );

166 
	`TIM_OC2In™
Ğ
TIM4
, &
TIM_OCIn™SŒuù
 );

167 
	`TIM_OC3In™
Ğ
TIM4
, &
TIM_OCIn™SŒuù
 );

168 
	`TIM_OC4In™
Ğ
TIM4
, &
TIM_OCIn™SŒuù
 );

170 
	`TIM_Cmd
Ğ
TIM4
, 
ENABLE
 );

171 
	}
}

	@TIM_PWM_Output/main.h

23 #iâdeà
__STM32F4_DISCOVERY_DEMO_H


24 
	#__STM32F4_DISCOVERY_DEMO_H


	)

27 
	~"¡m32f4_discov”y.h
"

31 
	~<¡dio.h
>

37 
	#TIM_ARR
 (
ušt16_t
)1999

	)

38 
	#TIM_CCR
 (
ušt16_t
)1000

	)

41 
	#SPI_SCK_PIN
 
GPIO_Pš_10


	)

42 
	#SPI_SCK_GPIO_PORT
 
GPIOB


	)

43 
	#SPI_SCK_GPIO_CLK
 
RCC_AHB1P”h_GPIOB


	)

44 
	#SPI_SCK_SOURCE
 
GPIO_PšSourû10


	)

45 
	#SPI_SCK_AF
 
GPIO_AF_SPI2


	)

47 
	#SPI_MOSI_PIN
 
GPIO_Pš_3


	)

48 
	#SPI_MOSI_GPIO_PORT
 
GPIOC


	)

49 
	#SPI_MOSI_GPIO_CLK
 
RCC_AHB1P”h_GPIOC


	)

50 
	#SPI_MOSI_SOURCE
 
GPIO_PšSourû3


	)

51 
	#SPI_MOSI_AF
 
GPIO_AF_SPI2


	)

54 
	#ABS
(
x
è(x < 0è? (-xè: 
	)
x

55 
	#MAX
(
a
,
b
è× < bè? (bè: 
	)
a

57 
TimšgD–ay_Deüem’t
();

58 
D–ay
(
__IO
 
ušt32_t
 
nTime
);

59 
Fa_HªdËr
();

	@TIM_PWM_Output/stm32f4xx_conf.h

23 #iâdeà
__STM32F4xx_CONF_H


24 
	#__STM32F4xx_CONF_H


	)

26 #ià
defšed
 (
HSE_VALUE
)

28 #undeà
HSE_VALUE


29 
	#HSE_VALUE
 ((
ušt32_t
)8000000)

	)

34 
	~"¡m32f4xx_adc.h
"

35 
	~"¡m32f4xx_ÿn.h
"

36 
	~"¡m32f4xx_üc.h
"

37 
	~"¡m32f4xx_üyp.h
"

38 
	~"¡m32f4xx_dac.h
"

39 
	~"¡m32f4xx_dbgmcu.h
"

40 
	~"¡m32f4xx_dcmi.h
"

41 
	~"¡m32f4xx_dma.h
"

42 
	~"¡m32f4xx_exti.h
"

43 
	~"¡m32f4xx_æash.h
"

44 
	~"¡m32f4xx_fsmc.h
"

45 
	~"¡m32f4xx_hash.h
"

46 
	~"¡m32f4xx_gpio.h
"

47 
	~"¡m32f4xx_i2c.h
"

48 
	~"¡m32f4xx_iwdg.h
"

49 
	~"¡m32f4xx_pwr.h
"

50 
	~"¡m32f4xx_rcc.h
"

51 
	~"¡m32f4xx_ºg.h
"

52 
	~"¡m32f4xx_¹c.h
"

53 
	~"¡m32f4xx_sdio.h
"

54 
	~"¡m32f4xx_¥i.h
"

55 
	~"¡m32f4xx_syscfg.h
"

56 
	~"¡m32f4xx_tim.h
"

57 
	~"¡m32f4xx_u§¹.h
"

58 
	~"¡m32f4xx_wwdg.h
"

59 
	~"misc.h
"

75 #ifdeà 
USE_FULL_ASSERT


84 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

86 
as£¹_çed
(
ušt8_t
* 
fe
, 
ušt32_t
 
lše
);

88 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@TIM_PWM_Output/stm32f4xx_it.c

25 
	~"¡m32f4xx_™.h
"

51 
	$NMI_HªdËr
()

53 
	}
}

60 
	$H¬dFauÉ_HªdËr
()

65 
	}
}

72 
	$MemMªage_HªdËr
()

77 
	}
}

84 
	$BusFauÉ_HªdËr
()

89 
	}
}

96 
	$U§geFauÉ_HªdËr
()

101 
	}
}

108 
	$DebugMÚ_HªdËr
()

109 {
	}
}

116 
	$SVC_HªdËr
()

117 {
	}
}

124 
	$P’dSV_HªdËr
()

125 {
	}
}

132 
	$SysTick_HªdËr
()

133 {
	}
}

	@TIM_PWM_Output/stm32f4xx_it.h

23 #iâdeà
__STM32F4xx_IT_H


24 
	#__STM32F4xx_IT_H


	)

27 
	~"¡m32f4xx.h
"

34 
NMI_HªdËr
();

35 
H¬dFauÉ_HªdËr
();

36 
MemMªage_HªdËr
();

37 
BusFauÉ_HªdËr
();

38 
U§geFauÉ_HªdËr
();

39 
SVC_HªdËr
();

40 
DebugMÚ_HªdËr
();

41 
P’dSV_HªdËr
();

42 
SysTick_HªdËr
();

	@TIM_PWM_Output/system_stm32f4xx.c

117 
	~"¡m32f4xx.h
"

142 
	#VECT_TAB_OFFSET
 0x00

	)

147 
	#PLL_M
 8

	)

148 
	#PLL_N
 336

	)

151 
	#PLL_P
 2

	)

154 
	#PLL_Q
 7

	)

172 
ušt32_t
 
	gSy¡emCÜeClock
 = 168000000;

174 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

184 
S‘SysClock
();

185 #ifdeà
DATA_IN_ExtSRAM


186 
Sy¡emIn™_ExtMemC
();

204 
	$Sy¡emIn™
()

208 
RCC
->
CR
 |ğ(
ušt32_t
)0x00000001;

211 
RCC
->
CFGR
 = 0x00000000;

214 
RCC
->
CR
 &ğ(
ušt32_t
)0xFEF6FFFF;

217 
RCC
->
PLLCFGR
 = 0x24003010;

220 
RCC
->
CR
 &ğ(
ušt32_t
)0xFFFBFFFF;

223 
RCC
->
CIR
 = 0x00000000;

225 #ifdeà
DATA_IN_ExtSRAM


226 
	`Sy¡emIn™_ExtMemC
();

231 
	`S‘SysClock
();

234 #ifdeà
VECT_TAB_SRAM


235 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

237 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

239 
	}
}

277 
	$Sy¡emCÜeClockUpd©e
()

279 
ušt32_t
 
tmp
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

282 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

284 
tmp
)

287 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

290 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

297 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

298 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

300 ià(
¶lsourû
 != 0)

303 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

308 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

311 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

312 
Sy¡emCÜeClock
 = 
¶lvco
/
¶Í
;

315 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

320 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

322 
Sy¡emCÜeClock
 >>ğ
tmp
;

323 
	}
}

333 
	$S‘SysClock
()

338 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

341 
RCC
->
CR
 |ğ((
ušt32_t
)
RCC_CR_HSEON
);

346 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

347 
S¹UpCouÁ”
++;

348 } (
HSEStus
 =ğ0è&& (
S¹UpCouÁ”
 !ğ
HSE_STARTUP_TIMEOUT
));

350 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ğ
RESET
)

352 
HSEStus
 = (
ušt32_t
)0x01;

356 
HSEStus
 = (
ušt32_t
)0x00;

359 ià(
HSEStus
 =ğ(
ušt32_t
)0x01)

362 
RCC
->
APB1ENR
 |ğ
RCC_APB1ENR_PWREN
;

363 
PWR
->
CR
 |ğ
PWR_CR_PMODE
;

366 
RCC
->
CFGR
 |ğ
RCC_CFGR_HPRE_DIV1
;

369 
RCC
->
CFGR
 |ğ
RCC_CFGR_PPRE2_DIV2
;

372 
RCC
->
CFGR
 |ğ
RCC_CFGR_PPRE1_DIV4
;

375 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6è| (((
PLL_P
 >> 1) -1) << 16) |

376 (
RCC_PLLCFGR_PLLSRC_HSE
è| (
PLL_Q
 << 24);

379 
RCC
->
CR
 |ğ
RCC_CR_PLLON
;

382 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

387 
FLASH
->
ACR
 = 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

390 
RCC
->
CFGR
 &ğ(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

391 
RCC
->
CFGR
 |ğ
RCC_CFGR_SW_PLL
;

394 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
 ) !ğ
RCC_CFGR_SWS_PLL
);

403 
	}
}

411 #ifdeà
DATA_IN_ExtSRAM


420 
	$Sy¡emIn™_ExtMemC
()

443 
RCC
->
AHB1ENR
 = 0x00000078;

446 
GPIOD
->
AFR
[0] = 0x00cc00cc;

447 
GPIOD
->
AFR
[1] = 0xcc0ccccc;

449 
GPIOD
->
MODER
 = 0xaaaa0a0a;

451 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

453 
GPIOD
->
OTYPER
 = 0x00000000;

455 
GPIOD
->
PUPDR
 = 0x00000000;

458 
GPIOE
->
AFR
[0] = 0xc00cc0cc;

459 
GPIOE
->
AFR
[1] = 0xcccccccc;

461 
GPIOE
->
MODER
 = 0xaaaa828a;

463 
GPIOE
->
OSPEEDR
 = 0xffffc3cf;

465 
GPIOE
->
OTYPER
 = 0x00000000;

467 
GPIOE
->
PUPDR
 = 0x00000000;

470 
GPIOF
->
AFR
[0] = 0x00cccccc;

471 
GPIOF
->
AFR
[1] = 0xcccc0000;

473 
GPIOF
->
MODER
 = 0xaa000aaa;

475 
GPIOF
->
OSPEEDR
 = 0xff000fff;

477 
GPIOF
->
OTYPER
 = 0x00000000;

479 
GPIOF
->
PUPDR
 = 0x00000000;

482 
GPIOG
->
AFR
[0] = 0x00cccccc;

483 
GPIOG
->
AFR
[1] = 0x000000c0;

485 
GPIOG
->
MODER
 = 0x00080aaa;

487 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

489 
GPIOG
->
OTYPER
 = 0x00000000;

491 
GPIOG
->
PUPDR
 = 0x00000000;

495 
RCC
->
AHB3ENR
 = 0x00000001;

498 
FSMC_Bªk1
->
BTCR
[2] = 0x00001015;

499 
FSMC_Bªk1
->
BTCR
[3] = 0x00010603;

500 
FSMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

529 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/arm_common_tables.h

24 #iâdeà
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"¬m_m©h.h
"

29 
ušt16_t
 
¬mB™RevTabË
[256];

30 
q15_t
 
¬mRecTabËQ15
[64];

31 
q31_t
 
¬mRecTabËQ31
[64];

32 cÚ¡ 
q31_t
 
»®CÛfAQ31
[1024];

33 cÚ¡ 
q31_t
 
»®CÛfBQ31
[1024];

	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/arm_math.h

251 #iâdeà
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #ià
defšed
 (
ARM_MATH_CM4
)

257 
	~"cÜe_cm4.h
"

258 #–ià
defšed
 (
ARM_MATH_CM3
)

259 
	~"cÜe_cm3.h
"

260 #–ià
defšed
 (
ARM_MATH_CM0
)

261 
	~"cÜe_cm0.h
"

263 
	~"ARMCM4.h
"

267 #undeà
__CMSIS_GENERIC


268 
	~"¡ršg.h
"

269 
	~"m©h.h
"

270 #ifdef 
__ılu¥lus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	t¬m_¡©us
;

319 
št8_t
 
	tq7_t
;

324 
št16_t
 
	tq15_t
;

329 
št32_t
 
	tq31_t
;

334 
št64_t
 
	tq63_t
;

339 
	tæßt32_t
;

344 
	tæßt64_t
;

349 
	#__SIMD32
(
addr
è(*(
št32_t
 **è& (addr))

	)

351 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èĞ(((
št32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
št32_t
)(
ARG2
è<< 
ARG3
è& (št32_t)0xFFFF0000è)

	)

364 #iâdeà
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èĞ(((
št32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
št32_t
)(
v3
è<< 24è& (št32_t)0xFF000000è)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èĞ(((
št32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
št32_t
)(
v0
è<< 24è& (št32_t)0xFF000000è)

	)

383 
__INLINE
 
q31_t
 
ş_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
ş_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
ş_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
ş_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
muÉ32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

429 (((
q63_t
è(
x
 >> 32è* 
y
)));

433 #ià
defšed
 (
ARM_MATH_CM0
è&& defšed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__şz


	)

437 #ià
defšed
 (
ARM_MATH_CM0
è&& ((defšed (
__ICCARM__
)è||(defšed (
__GNUC__
)è|| defšed (
__TASKING__
) )

439 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
);

442 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
)

444 
ušt32_t
 
couÁ
 = 0;

445 
ušt32_t
 
mask
 = 0x80000000;

447 (
d©a
 & 
mask
) == 0)

449 
couÁ
 += 1u;

450 
mask
 = mask >> 1u;

453 (
couÁ
);

463 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

464 
q31_t
 
š
,

465 
q31_t
 * 
d¡
,

466 
q31_t
 * 
pRecTabË
)

469 
ušt32_t
 
out
, 
‹mpV®
;

470 
ušt32_t
 
šdex
, 
i
;

471 
ušt32_t
 
signB™s
;

473 if(
š
 > 0)

475 
signB™s
 = 
__CLZ
(
š
) - 1;

479 
signB™s
 = 
__CLZ
(-
š
) - 1;

483 
š
 = iÀ<< 
signB™s
;

486 
šdex
 = (
ušt32_t
è(
š
 >> 24u);

487 
šdex
 = (šdex & 
INDEX_MASK
);

490 
out
 = 
pRecTabË
[
šdex
];

494 
i
 = 0u; i < 2u; i++)

496 
‹mpV®
 = (
q31_t
è(((
q63_t
è
š
 * 
out
) >> 31u);

497 
‹mpV®
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t
è
ş_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30u);

504 *
d¡
 = 
out
;

507  (
signB™s
 + 1u);

514 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

515 
q15_t
 
š
,

516 
q15_t
 * 
d¡
,

517 
q15_t
 * 
pRecTabË
)

520 
ušt32_t
 
out
 = 0, 
‹mpV®
 = 0;

521 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

522 
ušt32_t
 
signB™s
 = 0;

524 if(
š
 > 0)

526 
signB™s
 = 
__CLZ
(
š
) - 17;

530 
signB™s
 = 
__CLZ
(-
š
) - 17;

534 
š
 = iÀ<< 
signB™s
;

537 
šdex
 = 
š
 >> 8;

538 
šdex
 = (šdex & 
INDEX_MASK
);

541 
out
 = 
pRecTabË
[
šdex
];

545 
i
 = 0; i < 2; i++)

547 
‹mpV®
 = (
q15_t
è(((
q31_t
è
š
 * 
out
) >> 15);

548 
‹mpV®
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

554 *
d¡
 = 
out
;

557  (
signB™s
 + 1);

565 #ià
defšed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ušt32_t
 
y
)

571 
št32_t
 
posMax
, 
ÃgMš
;

572 
ušt32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =…osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
ÃgMš
 = -
posMax
;

593 if(
x
 < 
ÃgMš
)

595 
x
 = 
ÃgMš
;

598  (
x
);

610 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (è
x
;

624 
s
 = (è
y
;

626 
r
 = 
__SSAT
((
q31_t
èÔ + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t
è
u
 << 24è& 0xFF000000è| (((q31_tè
t
 << 16) & 0x00FF0000) |

632 (((
q31_t
è
s
 << 8è& 0x0000FF00è| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (è
x
;

650 
s
 = (è
y
;

652 
r
 = 
__SSAT
(Ô - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000è| (
t
 & 0x00FF0000è| (
s
 & 0x0000FF00è| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (è
x
;

679 
s
 = (è
y
;

681 
r
 = 
__SSAT
Ô + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (è
x
;

702 
s
 = (è
y
;

704 
r
 = (Ô >> 1è+ (
s
 >> 1));

705 
s
 = ((
q31_t
è((
x
 >> 17è+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (è
x
;

725 
s
 = (è
y
;

727 
r
 = 
__SSAT
Ô - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (è
x
;

747 
s
 = (è
y
;

749 
r
 = (Ô >> 1è- (
s
 >> 1));

750 
s
 = (((
x
 >> 17è- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
ş_q31_to_q15
((
q31_t
è((è(
x
 >> 16è+ (è
y
))) << 16) +

768 
ş_q31_to_q15
((
q31_t
è((è
x
 - (è(
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (è
x
;

785 
s
 = (è
y
;

787 
r
 = (Ô >> 1è- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
ş_q31_to_q15
((
q31_t
è((è(
x
 >> 16è- (è
y
))) << 16) +

807 
ş_q31_to_q15
((
q31_t
è((è
x
 + (è(
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (è
x
;

824 
s
 = (è
y
;

826 
r
 = (Ô >> 1è+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) -

843 ((è(
x
 >> 16è* (è
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) +

855 ((è(
x
 >> 16è* (è
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
ş_q63_to_q31
((
q63_t
è
x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
ş_q63_to_q31
((
q63_t
è
x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

888 ((è
x
 * (è
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + ((è(
x
 >> 16è* (è(
y
)) +

901 ((è
x
 * (è(
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - ((è(
x
 >> 16è* (è(
y
)) +

914 ((è
x
 * (è(
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

927 ((è
x
 * (è
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + ((è(
x
 >> 16è* (è
y
)) +

940 ((è
x
 * (è(
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16è* (
y
 >> 16)) +

952 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16è* (
y
 >> 16)) +

964 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

978 
ušt16_t
 
numT­s
;

979 
q7_t
 *
pS‹
;

980 
q7_t
 *
pCÛffs
;

981 } 
	t¬m_fœ_š¡ªû_q7
;

988 
ušt16_t
 
numT­s
;

989 
q15_t
 *
pS‹
;

990 
q15_t
 *
pCÛffs
;

991 } 
	t¬m_fœ_š¡ªû_q15
;

998 
ušt16_t
 
numT­s
;

999 
q31_t
 *
pS‹
;

1000 
q31_t
 *
pCÛffs
;

1001 } 
	t¬m_fœ_š¡ªû_q31
;

1008 
ušt16_t
 
numT­s
;

1009 
æßt32_t
 *
pS‹
;

1010 
æßt32_t
 *
pCÛffs
;

1011 } 
	t¬m_fœ_š¡ªû_f32
;

1022 
¬m_fœ_q7
(

1023 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD¡
,

1026 
ušt32_t
 
blockSize
);

1038 
¬m_fœ_š™_q7
(

1039 
¬m_fœ_š¡ªû_q7
 * 
S
,

1040 
ušt16_t
 
numT­s
,

1041 
q7_t
 * 
pCÛffs
,

1042 
q7_t
 * 
pS‹
,

1043 
ušt32_t
 
blockSize
);

1054 
¬m_fœ_q15
(

1055 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD¡
,

1058 
ušt32_t
 
blockSize
);

1068 
¬m_fœ_ç¡_q15
(

1069 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD¡
,

1072 
ušt32_t
 
blockSize
);

1085 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1086 
¬m_fœ_š¡ªû_q15
 * 
S
,

1087 
ušt16_t
 
numT­s
,

1088 
q15_t
 * 
pCÛffs
,

1089 
q15_t
 * 
pS‹
,

1090 
ušt32_t
 
blockSize
);

1100 
¬m_fœ_q31
(

1101 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD¡
,

1104 
ušt32_t
 
blockSize
);

1114 
¬m_fœ_ç¡_q31
(

1115 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD¡
,

1118 
ušt32_t
 
blockSize
);

1129 
¬m_fœ_š™_q31
(

1130 
¬m_fœ_š¡ªû_q31
 * 
S
,

1131 
ušt16_t
 
numT­s
,

1132 
q31_t
 * 
pCÛffs
,

1133 
q31_t
 * 
pS‹
,

1134 
ušt32_t
 
blockSize
);

1144 
¬m_fœ_f32
(

1145 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1146 
æßt32_t
 * 
pSrc
,

1147 
æßt32_t
 * 
pD¡
,

1148 
ušt32_t
 
blockSize
);

1159 
¬m_fœ_š™_f32
(

1160 
¬m_fœ_š¡ªû_f32
 * 
S
,

1161 
ušt16_t
 
numT­s
,

1162 
æßt32_t
 * 
pCÛffs
,

1163 
æßt32_t
 * 
pS‹
,

1164 
ušt32_t
 
blockSize
);

1172 
št8_t
 
numSges
;

1173 
q15_t
 *
pS‹
;

1174 
q15_t
 *
pCÛffs
;

1175 
št8_t
 
po¡Shiá
;

1177 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1185 
ušt32_t
 
numSges
;

1186 
q31_t
 *
pS‹
;

1187 
q31_t
 *
pCÛffs
;

1188 
ušt8_t
 
po¡Shiá
;

1190 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1197 
ušt32_t
 
numSges
;

1198 
æßt32_t
 *
pS‹
;

1199 
æßt32_t
 *
pCÛffs
;

1202 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1215 
¬m_biquad_ÿsÿde_df1_q15
(

1216 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD¡
,

1219 
ušt32_t
 
blockSize
);

1231 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1232 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1233 
ušt8_t
 
numSges
,

1234 
q15_t
 * 
pCÛffs
,

1235 
q15_t
 * 
pS‹
,

1236 
št8_t
 
po¡Shiá
);

1248 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1249 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD¡
,

1252 
ušt32_t
 
blockSize
);

1264 
¬m_biquad_ÿsÿde_df1_q31
(

1265 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD¡
,

1268 
ušt32_t
 
blockSize
);

1279 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1280 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD¡
,

1283 
ušt32_t
 
blockSize
);

1295 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1296 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1297 
ušt8_t
 
numSges
,

1298 
q31_t
 * 
pCÛffs
,

1299 
q31_t
 * 
pS‹
,

1300 
št8_t
 
po¡Shiá
);

1311 
¬m_biquad_ÿsÿde_df1_f32
(

1312 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1313 
æßt32_t
 * 
pSrc
,

1314 
æßt32_t
 * 
pD¡
,

1315 
ušt32_t
 
blockSize
);

1326 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1327 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1328 
ušt8_t
 
numSges
,

1329 
æßt32_t
 * 
pCÛffs
,

1330 
æßt32_t
 * 
pS‹
);

1339 
ušt16_t
 
numRows
;

1340 
ušt16_t
 
numCŞs
;

1341 
æßt32_t
 *
pD©a
;

1342 } 
	t¬m_m©rix_š¡ªû_f32
;

1350 
ušt16_t
 
numRows
;

1351 
ušt16_t
 
numCŞs
;

1352 
q15_t
 *
pD©a
;

1354 } 
	t¬m_m©rix_š¡ªû_q15
;

1362 
ušt16_t
 
numRows
;

1363 
ušt16_t
 
numCŞs
;

1364 
q31_t
 *
pD©a
;

1366 } 
	t¬m_m©rix_š¡ªû_q31
;

1379 
¬m_¡©us
 
¬m_m©_add_f32
(

1380 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1381 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1382 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1393 
¬m_¡©us
 
¬m_m©_add_q15
(

1394 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1395 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1396 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1407 
¬m_¡©us
 
¬m_m©_add_q31
(

1408 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1409 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1410 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1421 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1422 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1423 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1434 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1435 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1436 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1446 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1447 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1448 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1460 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1461 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1462 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1463 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1474 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1475 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1476 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1477 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1478 
q15_t
 * 
pS‹
);

1490 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1491 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1492 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1493 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1494 
q15_t
 * 
pS‹
);

1505 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1506 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1507 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1508 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1519 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1520 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1521 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1522 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1534 
¬m_¡©us
 
¬m_m©_sub_f32
(

1535 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1536 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1537 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1548 
¬m_¡©us
 
¬m_m©_sub_q15
(

1549 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1550 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1551 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1562 
¬m_¡©us
 
¬m_m©_sub_q31
(

1563 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1564 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1565 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1576 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1577 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1578 
æßt32_t
 
sÿË
,

1579 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1591 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1592 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1593 
q15_t
 
sÿËF¿ù
,

1594 
št32_t
 
shiá
,

1595 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1607 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1608 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1609 
q31_t
 
sÿËF¿ù
,

1610 
št32_t
 
shiá
,

1611 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1623 
¬m_m©_š™_q31
(

1624 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1625 
ušt16_t
 
nRows
,

1626 
ušt16_t
 
nCŞumns
,

1627 
q31_t
 *
pD©a
);

1638 
¬m_m©_š™_q15
(

1639 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1640 
ušt16_t
 
nRows
,

1641 
ušt16_t
 
nCŞumns
,

1642 
q15_t
 *
pD©a
);

1653 
¬m_m©_š™_f32
(

1654 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1655 
ušt16_t
 
nRows
,

1656 
ušt16_t
 
nCŞumns
,

1657 
æßt32_t
 *
pD©a
);

1666 
q15_t
 
A0
;

1667 #ifdeà
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
¡©e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	t¬m_pid_š¡ªû_q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
¡©e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	t¬m_pid_š¡ªû_q31
;

1699 
æßt32_t
 
A0
;

1700 
æßt32_t
 
A1
;

1701 
æßt32_t
 
A2
;

1702 
æßt32_t
 
¡©e
[3];

1703 
æßt32_t
 
Kp
;

1704 
æßt32_t
 
Ki
;

1705 
æßt32_t
 
Kd
;

1706 } 
	t¬m_pid_š¡ªû_f32
;

1716 
¬m_pid_š™_f32
(

1717 
¬m_pid_š¡ªû_f32
 * 
S
,

1718 
št32_t
 
»£tS‹FÏg
);

1725 
¬m_pid_»£t_f32
(

1726 
¬m_pid_š¡ªû_f32
 * 
S
);

1735 
¬m_pid_š™_q31
(

1736 
¬m_pid_š¡ªû_q31
 * 
S
,

1737 
št32_t
 
»£tS‹FÏg
);

1746 
¬m_pid_»£t_q31
(

1747 
¬m_pid_š¡ªû_q31
 * 
S
);

1755 
¬m_pid_š™_q15
(

1756 
¬m_pid_š¡ªû_q15
 * 
S
,

1757 
št32_t
 
»£tS‹FÏg
);

1764 
¬m_pid_»£t_q15
(

1765 
¬m_pid_š¡ªû_q15
 * 
S
);

1773 
ušt32_t
 
nV®ues
;

1774 
æßt32_t
 
x1
;

1775 
æßt32_t
 
xS·cšg
;

1776 
æßt32_t
 *
pYD©a
;

1777 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1785 
ušt16_t
 
numRows
;

1786 
ušt16_t
 
numCŞs
;

1787 
æßt32_t
 *
pD©a
;

1788 } 
	t¬m_bš—r_š‹½_š¡ªû_f32
;

1796 
ušt16_t
 
numRows
;

1797 
ušt16_t
 
numCŞs
;

1798 
q31_t
 *
pD©a
;

1799 } 
	t¬m_bš—r_š‹½_š¡ªû_q31
;

1807 
ušt16_t
 
numRows
;

1808 
ušt16_t
 
numCŞs
;

1809 
q15_t
 *
pD©a
;

1810 } 
	t¬m_bš—r_š‹½_š¡ªû_q15
;

1818 
ušt16_t
 
numRows
;

1819 
ušt16_t
 
numCŞs
;

1820 
q7_t
 *
pD©a
;

1821 } 
	t¬m_bš—r_š‹½_š¡ªû_q7
;

1833 
¬m_muÉ_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD¡
,

1837 
ušt32_t
 
blockSize
);

1848 
¬m_muÉ_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD¡
,

1852 
ušt32_t
 
blockSize
);

1863 
¬m_muÉ_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD¡
,

1867 
ušt32_t
 
blockSize
);

1878 
¬m_muÉ_f32
(

1879 
æßt32_t
 * 
pSrcA
,

1880 
æßt32_t
 * 
pSrcB
,

1881 
æßt32_t
 * 
pD¡
,

1882 
ušt32_t
 
blockSize
);

1891 
ušt16_t
 
fáL’
;

1892 
ušt8_t
 
ifáFÏg
;

1893 
ušt8_t
 
b™Rev”£FÏg
;

1894 
q15_t
 *
pTwiddË
;

1895 
ušt16_t
 *
pB™RevTabË
;

1896 
ušt16_t
 
twidCÛfModif›r
;

1897 
ušt16_t
 
b™RevFaùÜ
;

1898 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1906 
ušt16_t
 
fáL’
;

1907 
ušt8_t
 
ifáFÏg
;

1908 
ušt8_t
 
b™Rev”£FÏg
;

1909 
q31_t
 *
pTwiddË
;

1910 
ušt16_t
 *
pB™RevTabË
;

1911 
ušt16_t
 
twidCÛfModif›r
;

1912 
ušt16_t
 
b™RevFaùÜ
;

1913 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

1921 
ušt16_t
 
fáL’
;

1922 
ušt8_t
 
ifáFÏg
;

1923 
ušt8_t
 
b™Rev”£FÏg
;

1924 
æßt32_t
 *
pTwiddË
;

1925 
ušt16_t
 *
pB™RevTabË
;

1926 
ušt16_t
 
twidCÛfModif›r
;

1927 
ušt16_t
 
b™RevFaùÜ
;

1928 
æßt32_t
 
ÚebyfáL’
;

1929 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

1938 
¬m_cfá_¿dix4_q15
(

1939 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1952 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1953 
ušt16_t
 
fáL’
,

1954 
ušt8_t
 
ifáFÏg
,

1955 
ušt8_t
 
b™Rev”£FÏg
);

1964 
¬m_cfá_¿dix4_q31
(

1965 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

1978 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1979 
ušt16_t
 
fáL’
,

1980 
ušt8_t
 
ifáFÏg
,

1981 
ušt8_t
 
b™Rev”£FÏg
);

1990 
¬m_cfá_¿dix4_f32
(

1991 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

1992 
æßt32_t
 * 
pSrc
);

2003 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2004 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2005 
ušt16_t
 
fáL’
,

2006 
ušt8_t
 
ifáFÏg
,

2007 
ušt8_t
 
b™Rev”£FÏg
);

2024 
¬m_¿dix4_bu‰”æy_f32
(

2025 
æßt32_t
 * 
pSrc
,

2026 
ušt16_t
 
fáL’
,

2027 
æßt32_t
 * 
pCÛf
,

2028 
ušt16_t
 
twidCÛfModif›r
);

2040 
¬m_¿dix4_bu‰”æy_šv”£_f32
(

2041 
æßt32_t
 * 
pSrc
,

2042 
ušt16_t
 
fáL’
,

2043 
æßt32_t
 * 
pCÛf
,

2044 
ušt16_t
 
twidCÛfModif›r
,

2045 
æßt32_t
 
ÚebyfáL’
);

2056 
¬m_b™»v”§l_f32
(

2057 
æßt32_t
 *
pSrc
,

2058 
ušt16_t
 
fáSize
,

2059 
ušt16_t
 
b™RevFaùÜ
,

2060 
ušt16_t
 *
pB™RevTab
);

2071 
¬m_¿dix4_bu‰”æy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ušt32_t
 
fáL’
,

2074 
q31_t
 *
pCÛf
,

2075 
ušt32_t
 
twidCÛfModif›r
);

2086 
¬m_¿dix4_bu‰”æy_šv”£_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ušt32_t
 
fáL’
,

2089 
q31_t
 * 
pCÛf
,

2090 
ušt32_t
 
twidCÛfModif›r
);

2101 
¬m_b™»v”§l_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ušt32_t
 
fáL’
,

2104 
ušt16_t
 
b™RevFaùÜ
,

2105 
ušt16_t
 *
pB™RevTab
);

2116 
¬m_¿dix4_bu‰”æy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ušt32_t
 
fáL’
,

2119 
q15_t
 *
pCÛf16
,

2120 
ušt32_t
 
twidCÛfModif›r
);

2131 
¬m_¿dix4_bu‰”æy_šv”£_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ušt32_t
 
fáL’
,

2134 
q15_t
 *
pCÛf16
,

2135 
ušt32_t
 
twidCÛfModif›r
);

2146 
¬m_b™»v”§l_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ušt32_t
 
fáL’
,

2149 
ušt16_t
 
b™RevFaùÜ
,

2150 
ušt16_t
 *
pB™RevTab
);

2158 
ušt32_t
 
fáL’R—l
;

2159 
ušt32_t
 
fáL’By2
;

2160 
ušt8_t
 
ifáFÏgR
;

2161 
ušt8_t
 
b™Rev”£FÏgR
;

2162 
ušt32_t
 
twidCÛfRModif›r
;

2163 
q15_t
 *
pTwiddËAR—l
;

2164 
q15_t
 *
pTwiddËBR—l
;

2165 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2166 } 
	t¬m_rfá_š¡ªû_q15
;

2174 
ušt32_t
 
fáL’R—l
;

2175 
ušt32_t
 
fáL’By2
;

2176 
ušt8_t
 
ifáFÏgR
;

2177 
ušt8_t
 
b™Rev”£FÏgR
;

2178 
ušt32_t
 
twidCÛfRModif›r
;

2179 
q31_t
 *
pTwiddËAR—l
;

2180 
q31_t
 *
pTwiddËBR—l
;

2181 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2182 } 
	t¬m_rfá_š¡ªû_q31
;

2190 
ušt32_t
 
fáL’R—l
;

2191 
ušt16_t
 
fáL’By2
;

2192 
ušt8_t
 
ifáFÏgR
;

2193 
ušt8_t
 
b™Rev”£FÏgR
;

2194 
ušt32_t
 
twidCÛfRModif›r
;

2195 
æßt32_t
 *
pTwiddËAR—l
;

2196 
æßt32_t
 *
pTwiddËBR—l
;

2197 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2198 } 
	t¬m_rfá_š¡ªû_f32
;

2208 
¬m_rfá_q15
(

2209 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD¡
);

2223 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2224 
¬m_rfá_š¡ªû_q15
 * 
S
,

2225 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2226 
ušt32_t
 
fáL’R—l
,

2227 
ušt32_t
 
ifáFÏgR
,

2228 
ušt32_t
 
b™Rev”£FÏg
);

2238 
¬m_rfá_q31
(

2239 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD¡
);

2253 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2254 
¬m_rfá_š¡ªû_q31
 * 
S
,

2255 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2256 
ušt32_t
 
fáL’R—l
,

2257 
ušt32_t
 
ifáFÏgR
,

2258 
ušt32_t
 
b™Rev”£FÏg
);

2270 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2271 
¬m_rfá_š¡ªû_f32
 * 
S
,

2272 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2273 
ušt32_t
 
fáL’R—l
,

2274 
ušt32_t
 
ifáFÏgR
,

2275 
ušt32_t
 
b™Rev”£FÏg
);

2285 
¬m_rfá_f32
(

2286 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2287 
æßt32_t
 * 
pSrc
,

2288 
æßt32_t
 * 
pD¡
);

2296 
ušt16_t
 
N
;

2297 
ušt16_t
 
Nby2
;

2298 
æßt32_t
 
nÜm®ize
;

2299 
æßt32_t
 *
pTwiddË
;

2300 
æßt32_t
 *
pCosFaùÜ
;

2301 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2302 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2303 } 
	t¬m_dù4_š¡ªû_f32
;

2316 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2317 
¬m_dù4_š¡ªû_f32
 * 
S
,

2318 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2319 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2320 
ušt16_t
 
N
,

2321 
ušt16_t
 
Nby2
,

2322 
æßt32_t
 
nÜm®ize
);

2332 
¬m_dù4_f32
(

2333 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2334 
æßt32_t
 * 
pS‹
,

2335 
æßt32_t
 * 
pIÆšeBufãr
);

2343 
ušt16_t
 
N
;

2344 
ušt16_t
 
Nby2
;

2345 
q31_t
 
nÜm®ize
;

2346 
q31_t
 *
pTwiddË
;

2347 
q31_t
 *
pCosFaùÜ
;

2348 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2349 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2350 } 
	t¬m_dù4_š¡ªû_q31
;

2363 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2364 
¬m_dù4_š¡ªû_q31
 * 
S
,

2365 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2366 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2367 
ušt16_t
 
N
,

2368 
ušt16_t
 
Nby2
,

2369 
q31_t
 
nÜm®ize
);

2379 
¬m_dù4_q31
(

2380 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2381 
q31_t
 * 
pS‹
,

2382 
q31_t
 * 
pIÆšeBufãr
);

2390 
ušt16_t
 
N
;

2391 
ušt16_t
 
Nby2
;

2392 
q15_t
 
nÜm®ize
;

2393 
q15_t
 *
pTwiddË
;

2394 
q15_t
 *
pCosFaùÜ
;

2395 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2396 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2397 } 
	t¬m_dù4_š¡ªû_q15
;

2410 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2411 
¬m_dù4_š¡ªû_q15
 * 
S
,

2412 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2413 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2414 
ušt16_t
 
N
,

2415 
ušt16_t
 
Nby2
,

2416 
q15_t
 
nÜm®ize
);

2426 
¬m_dù4_q15
(

2427 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2428 
q15_t
 * 
pS‹
,

2429 
q15_t
 * 
pIÆšeBufãr
);

2440 
¬m_add_f32
(

2441 
æßt32_t
 * 
pSrcA
,

2442 
æßt32_t
 * 
pSrcB
,

2443 
æßt32_t
 * 
pD¡
,

2444 
ušt32_t
 
blockSize
);

2455 
¬m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD¡
,

2459 
ušt32_t
 
blockSize
);

2470 
¬m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD¡
,

2474 
ušt32_t
 
blockSize
);

2485 
¬m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD¡
,

2489 
ušt32_t
 
blockSize
);

2500 
¬m_sub_f32
(

2501 
æßt32_t
 * 
pSrcA
,

2502 
æßt32_t
 * 
pSrcB
,

2503 
æßt32_t
 * 
pD¡
,

2504 
ušt32_t
 
blockSize
);

2515 
¬m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD¡
,

2519 
ušt32_t
 
blockSize
);

2530 
¬m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD¡
,

2534 
ušt32_t
 
blockSize
);

2545 
¬m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD¡
,

2549 
ušt32_t
 
blockSize
);

2560 
¬m_sÿË_f32
(

2561 
æßt32_t
 * 
pSrc
,

2562 
æßt32_t
 
sÿË
,

2563 
æßt32_t
 * 
pD¡
,

2564 
ušt32_t
 
blockSize
);

2576 
¬m_sÿË_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sÿËF¿ù
,

2579 
št8_t
 
shiá
,

2580 
q7_t
 * 
pD¡
,

2581 
ušt32_t
 
blockSize
);

2593 
¬m_sÿË_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sÿËF¿ù
,

2596 
št8_t
 
shiá
,

2597 
q15_t
 * 
pD¡
,

2598 
ušt32_t
 
blockSize
);

2610 
¬m_sÿË_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sÿËF¿ù
,

2613 
št8_t
 
shiá
,

2614 
q31_t
 * 
pD¡
,

2615 
ušt32_t
 
blockSize
);

2625 
¬m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD¡
,

2628 
ušt32_t
 
blockSize
);

2638 
¬m_abs_f32
(

2639 
æßt32_t
 * 
pSrc
,

2640 
æßt32_t
 * 
pD¡
,

2641 
ušt32_t
 
blockSize
);

2651 
¬m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD¡
,

2654 
ušt32_t
 
blockSize
);

2664 
¬m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD¡
,

2667 
ušt32_t
 
blockSize
);

2678 
¬m_dÙ_´od_f32
(

2679 
æßt32_t
 * 
pSrcA
,

2680 
æßt32_t
 * 
pSrcB
,

2681 
ušt32_t
 
blockSize
,

2682 
æßt32_t
 * 
»suÉ
);

2693 
¬m_dÙ_´od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ušt32_t
 
blockSize
,

2697 
q31_t
 * 
»suÉ
);

2708 
¬m_dÙ_´od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ušt32_t
 
blockSize
,

2712 
q63_t
 * 
»suÉ
);

2723 
¬m_dÙ_´od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ušt32_t
 
blockSize
,

2727 
q63_t
 * 
»suÉ
);

2738 
¬m_shiá_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
št8_t
 
shiáB™s
,

2741 
q7_t
 * 
pD¡
,

2742 
ušt32_t
 
blockSize
);

2753 
¬m_shiá_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
št8_t
 
shiáB™s
,

2756 
q15_t
 * 
pD¡
,

2757 
ušt32_t
 
blockSize
);

2768 
¬m_shiá_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
št8_t
 
shiáB™s
,

2771 
q31_t
 * 
pD¡
,

2772 
ušt32_t
 
blockSize
);

2783 
¬m_off£t_f32
(

2784 
æßt32_t
 * 
pSrc
,

2785 
æßt32_t
 
off£t
,

2786 
æßt32_t
 * 
pD¡
,

2787 
ušt32_t
 
blockSize
);

2798 
¬m_off£t_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
off£t
,

2801 
q7_t
 * 
pD¡
,

2802 
ušt32_t
 
blockSize
);

2813 
¬m_off£t_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
off£t
,

2816 
q15_t
 * 
pD¡
,

2817 
ušt32_t
 
blockSize
);

2828 
¬m_off£t_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
off£t
,

2831 
q31_t
 * 
pD¡
,

2832 
ušt32_t
 
blockSize
);

2842 
¬m_Ãg©e_f32
(

2843 
æßt32_t
 * 
pSrc
,

2844 
æßt32_t
 * 
pD¡
,

2845 
ušt32_t
 
blockSize
);

2855 
¬m_Ãg©e_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2868 
¬m_Ãg©e_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD¡
,

2871 
ušt32_t
 
blockSize
);

2881 
¬m_Ãg©e_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD¡
,

2884 
ušt32_t
 
blockSize
);

2892 
¬m_cİy_f32
(

2893 
æßt32_t
 * 
pSrc
,

2894 
æßt32_t
 * 
pD¡
,

2895 
ušt32_t
 
blockSize
);

2904 
¬m_cİy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD¡
,

2907 
ušt32_t
 
blockSize
);

2916 
¬m_cİy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD¡
,

2919 
ušt32_t
 
blockSize
);

2928 
¬m_cİy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD¡
,

2931 
ušt32_t
 
blockSize
);

2939 
¬m_fl_f32
(

2940 
æßt32_t
 
v®ue
,

2941 
æßt32_t
 * 
pD¡
,

2942 
ušt32_t
 
blockSize
);

2951 
¬m_fl_q7
(

2952 
q7_t
 
v®ue
,

2953 
q7_t
 * 
pD¡
,

2954 
ušt32_t
 
blockSize
);

2963 
¬m_fl_q15
(

2964 
q15_t
 
v®ue
,

2965 
q15_t
 * 
pD¡
,

2966 
ušt32_t
 
blockSize
);

2975 
¬m_fl_q31
(

2976 
q31_t
 
v®ue
,

2977 
q31_t
 * 
pD¡
,

2978 
ušt32_t
 
blockSize
);

2990 
¬m_cÚv_f32
(

2991 
æßt32_t
 * 
pSrcA
,

2992 
ušt32_t
 
¤cAL’
,

2993 
æßt32_t
 * 
pSrcB
,

2994 
ušt32_t
 
¤cBL’
,

2995 
æßt32_t
 * 
pD¡
);

3007 
¬m_cÚv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ušt32_t
 
¤cAL’
,

3010 
q15_t
 * 
pSrcB
,

3011 
ušt32_t
 
¤cBL’
,

3012 
q15_t
 * 
pD¡
);

3024 
¬m_cÚv_ç¡_q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ušt32_t
 
¤cAL’
,

3027 
q15_t
 * 
pSrcB
,

3028 
ušt32_t
 
¤cBL’
,

3029 
q15_t
 * 
pD¡
);

3041 
¬m_cÚv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ušt32_t
 
¤cAL’
,

3044 
q31_t
 * 
pSrcB
,

3045 
ušt32_t
 
¤cBL’
,

3046 
q31_t
 * 
pD¡
);

3058 
¬m_cÚv_ç¡_q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ušt32_t
 
¤cAL’
,

3061 
q31_t
 * 
pSrcB
,

3062 
ušt32_t
 
¤cBL’
,

3063 
q31_t
 * 
pD¡
);

3075 
¬m_cÚv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ušt32_t
 
¤cAL’
,

3078 
q7_t
 * 
pSrcB
,

3079 
ušt32_t
 
¤cBL’
,

3080 
q7_t
 * 
pD¡
);

3094 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3095 
æßt32_t
 * 
pSrcA
,

3096 
ušt32_t
 
¤cAL’
,

3097 
æßt32_t
 * 
pSrcB
,

3098 
ušt32_t
 
¤cBL’
,

3099 
æßt32_t
 * 
pD¡
,

3100 
ušt32_t
 
fœ¡Index
,

3101 
ušt32_t
 
numPošts
);

3115 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ušt32_t
 
¤cAL’
,

3118 
q15_t
 * 
pSrcB
,

3119 
ušt32_t
 
¤cBL’
,

3120 
q15_t
 * 
pD¡
,

3121 
ušt32_t
 
fœ¡Index
,

3122 
ušt32_t
 
numPošts
);

3136 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ušt32_t
 
¤cAL’
,

3139 
q15_t
 * 
pSrcB
,

3140 
ušt32_t
 
¤cBL’
,

3141 
q15_t
 * 
pD¡
,

3142 
ušt32_t
 
fœ¡Index
,

3143 
ušt32_t
 
numPošts
);

3157 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ušt32_t
 
¤cAL’
,

3160 
q31_t
 * 
pSrcB
,

3161 
ušt32_t
 
¤cBL’
,

3162 
q31_t
 * 
pD¡
,

3163 
ušt32_t
 
fœ¡Index
,

3164 
ušt32_t
 
numPošts
);

3179 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ušt32_t
 
¤cAL’
,

3182 
q31_t
 * 
pSrcB
,

3183 
ušt32_t
 
¤cBL’
,

3184 
q31_t
 * 
pD¡
,

3185 
ušt32_t
 
fœ¡Index
,

3186 
ušt32_t
 
numPošts
);

3200 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ušt32_t
 
¤cAL’
,

3203 
q7_t
 * 
pSrcB
,

3204 
ušt32_t
 
¤cBL’
,

3205 
q7_t
 * 
pD¡
,

3206 
ušt32_t
 
fœ¡Index
,

3207 
ušt32_t
 
numPošts
);

3216 
ušt8_t
 
M
;

3217 
ušt16_t
 
numT­s
;

3218 
q15_t
 *
pCÛffs
;

3219 
q15_t
 *
pS‹
;

3220 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3228 
ušt8_t
 
M
;

3229 
ušt16_t
 
numT­s
;

3230 
q31_t
 *
pCÛffs
;

3231 
q31_t
 *
pS‹
;

3233 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3241 
ušt8_t
 
M
;

3242 
ušt16_t
 
numT­s
;

3243 
æßt32_t
 *
pCÛffs
;

3244 
æßt32_t
 *
pS‹
;

3246 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3259 
¬m_fœ_decim©e_f32
(

3260 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3261 
æßt32_t
 * 
pSrc
,

3262 
æßt32_t
 * 
pD¡
,

3263 
ušt32_t
 
blockSize
);

3278 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3279 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3280 
ušt16_t
 
numT­s
,

3281 
ušt8_t
 
M
,

3282 
æßt32_t
 * 
pCÛffs
,

3283 
æßt32_t
 * 
pS‹
,

3284 
ušt32_t
 
blockSize
);

3295 
¬m_fœ_decim©e_q15
(

3296 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD¡
,

3299 
ušt32_t
 
blockSize
);

3310 
¬m_fœ_decim©e_ç¡_q15
(

3311 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD¡
,

3314 
ušt32_t
 
blockSize
);

3330 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3331 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3332 
ušt16_t
 
numT­s
,

3333 
ušt8_t
 
M
,

3334 
q15_t
 * 
pCÛffs
,

3335 
q15_t
 * 
pS‹
,

3336 
ušt32_t
 
blockSize
);

3347 
¬m_fœ_decim©e_q31
(

3348 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD¡
,

3351 
ušt32_t
 
blockSize
);

3362 
¬m_fœ_decim©e_ç¡_q31
(

3363 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD¡
,

3366 
ušt32_t
 
blockSize
);

3381 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3382 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3383 
ušt16_t
 
numT­s
,

3384 
ušt8_t
 
M
,

3385 
q31_t
 * 
pCÛffs
,

3386 
q31_t
 * 
pS‹
,

3387 
ušt32_t
 
blockSize
);

3397 
ušt8_t
 
L
;

3398 
ušt16_t
 
pha£L’gth
;

3399 
q15_t
 *
pCÛffs
;

3400 
q15_t
 *
pS‹
;

3401 } 
	t¬m_fœ_š‹½Ş©e_š¡ªû_q15
;

3409 
ušt8_t
 
L
;

3410 
ušt16_t
 
pha£L’gth
;

3411 
q31_t
 *
pCÛffs
;

3412 
q31_t
 *
pS‹
;

3413 } 
	t¬m_fœ_š‹½Ş©e_š¡ªû_q31
;

3421 
ušt8_t
 
L
;

3422 
ušt16_t
 
pha£L’gth
;

3423 
æßt32_t
 *
pCÛffs
;

3424 
æßt32_t
 *
pS‹
;

3425 } 
	t¬m_fœ_š‹½Ş©e_š¡ªû_f32
;

3437 
¬m_fœ_š‹½Ş©e_q15
(

3438 cÚ¡ 
¬m_fœ_š‹½Ş©e_š¡ªû_q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD¡
,

3441 
ušt32_t
 
blockSize
);

3456 
¬m_¡©us
 
¬m_fœ_š‹½Ş©e_š™_q15
(

3457 
¬m_fœ_š‹½Ş©e_š¡ªû_q15
 * 
S
,

3458 
ušt8_t
 
L
,

3459 
ušt16_t
 
numT­s
,

3460 
q15_t
 * 
pCÛffs
,

3461 
q15_t
 * 
pS‹
,

3462 
ušt32_t
 
blockSize
);

3473 
¬m_fœ_š‹½Ş©e_q31
(

3474 cÚ¡ 
¬m_fœ_š‹½Ş©e_š¡ªû_q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD¡
,

3477 
ušt32_t
 
blockSize
);

3491 
¬m_¡©us
 
¬m_fœ_š‹½Ş©e_š™_q31
(

3492 
¬m_fœ_š‹½Ş©e_š¡ªû_q31
 * 
S
,

3493 
ušt8_t
 
L
,

3494 
ušt16_t
 
numT­s
,

3495 
q31_t
 * 
pCÛffs
,

3496 
q31_t
 * 
pS‹
,

3497 
ušt32_t
 
blockSize
);

3509 
¬m_fœ_š‹½Ş©e_f32
(

3510 cÚ¡ 
¬m_fœ_š‹½Ş©e_š¡ªû_f32
 * 
S
,

3511 
æßt32_t
 * 
pSrc
,

3512 
æßt32_t
 * 
pD¡
,

3513 
ušt32_t
 
blockSize
);

3527 
¬m_¡©us
 
¬m_fœ_š‹½Ş©e_š™_f32
(

3528 
¬m_fœ_š‹½Ş©e_š¡ªû_f32
 * 
S
,

3529 
ušt8_t
 
L
,

3530 
ušt16_t
 
numT­s
,

3531 
æßt32_t
 * 
pCÛffs
,

3532 
æßt32_t
 * 
pS‹
,

3533 
ušt32_t
 
blockSize
);

3541 
ušt8_t
 
numSges
;

3542 
q63_t
 *
pS‹
;

3543 
q31_t
 *
pCÛffs
;

3544 
ušt8_t
 
po¡Shiá
;

3546 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3557 
¬m_biquad_ÿs_df1_32x64_q31
(

3558 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD¡
,

3561 
ušt32_t
 
blockSize
);

3573 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3574 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3575 
ušt8_t
 
numSges
,

3576 
q31_t
 * 
pCÛffs
,

3577 
q63_t
 * 
pS‹
,

3578 
ušt8_t
 
po¡Shiá
);

3588 
ušt8_t
 
numSges
;

3589 
æßt32_t
 *
pS‹
;

3590 
æßt32_t
 *
pCÛffs
;

3591 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3603 
¬m_biquad_ÿsÿde_df2T_f32
(

3604 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3605 
æßt32_t
 * 
pSrc
,

3606 
æßt32_t
 * 
pD¡
,

3607 
ušt32_t
 
blockSize
);

3619 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3620 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3621 
ušt8_t
 
numSges
,

3622 
æßt32_t
 * 
pCÛffs
,

3623 
æßt32_t
 * 
pS‹
);

3633 
ušt16_t
 
numSges
;

3634 
q15_t
 *
pS‹
;

3635 
q15_t
 *
pCÛffs
;

3636 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3644 
ušt16_t
 
numSges
;

3645 
q31_t
 *
pS‹
;

3646 
q31_t
 *
pCÛffs
;

3647 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3655 
ušt16_t
 
numSges
;

3656 
æßt32_t
 *
pS‹
;

3657 
æßt32_t
 *
pCÛffs
;

3658 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3669 
¬m_fœ_Ï‰iû_š™_q15
(

3670 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3671 
ušt16_t
 
numSges
,

3672 
q15_t
 * 
pCÛffs
,

3673 
q15_t
 * 
pS‹
);

3684 
¬m_fœ_Ï‰iû_q15
(

3685 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD¡
,

3688 
ušt32_t
 
blockSize
);

3699 
¬m_fœ_Ï‰iû_š™_q31
(

3700 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3701 
ušt16_t
 
numSges
,

3702 
q31_t
 * 
pCÛffs
,

3703 
q31_t
 * 
pS‹
);

3715 
¬m_fœ_Ï‰iû_q31
(

3716 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD¡
,

3719 
ušt32_t
 
blockSize
);

3730 
¬m_fœ_Ï‰iû_š™_f32
(

3731 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3732 
ušt16_t
 
numSges
,

3733 
æßt32_t
 * 
pCÛffs
,

3734 
æßt32_t
 * 
pS‹
);

3745 
¬m_fœ_Ï‰iû_f32
(

3746 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3747 
æßt32_t
 * 
pSrc
,

3748 
æßt32_t
 * 
pD¡
,

3749 
ušt32_t
 
blockSize
);

3756 
ušt16_t
 
numSges
;

3757 
q15_t
 *
pS‹
;

3758 
q15_t
 *
pkCÛffs
;

3759 
q15_t
 *
pvCÛffs
;

3760 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3767 
ušt16_t
 
numSges
;

3768 
q31_t
 *
pS‹
;

3769 
q31_t
 *
pkCÛffs
;

3770 
q31_t
 *
pvCÛffs
;

3771 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3778 
ušt16_t
 
numSges
;

3779 
æßt32_t
 *
pS‹
;

3780 
æßt32_t
 *
pkCÛffs
;

3781 
æßt32_t
 *
pvCÛffs
;

3782 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3793 
¬m_iœ_Ï‰iû_f32
(

3794 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3795 
æßt32_t
 * 
pSrc
,

3796 
æßt32_t
 * 
pD¡
,

3797 
ušt32_t
 
blockSize
);

3810 
¬m_iœ_Ï‰iû_š™_f32
(

3811 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3812 
ušt16_t
 
numSges
,

3813 
æßt32_t
 *
pkCÛffs
,

3814 
æßt32_t
 *
pvCÛffs
,

3815 
æßt32_t
 *
pS‹
,

3816 
ušt32_t
 
blockSize
);

3828 
¬m_iœ_Ï‰iû_q31
(

3829 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3846 
¬m_iœ_Ï‰iû_š™_q31
(

3847 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3848 
ušt16_t
 
numSges
,

3849 
q31_t
 *
pkCÛffs
,

3850 
q31_t
 *
pvCÛffs
,

3851 
q31_t
 *
pS‹
,

3852 
ušt32_t
 
blockSize
);

3864 
¬m_iœ_Ï‰iû_q15
(

3865 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD¡
,

3868 
ušt32_t
 
blockSize
);

3882 
¬m_iœ_Ï‰iû_š™_q15
(

3883 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3884 
ušt16_t
 
numSges
,

3885 
q15_t
 *
pkCÛffs
,

3886 
q15_t
 *
pvCÛffs
,

3887 
q15_t
 *
pS‹
,

3888 
ušt32_t
 
blockSize
);

3896 
ušt16_t
 
numT­s
;

3897 
æßt32_t
 *
pS‹
;

3898 
æßt32_t
 *
pCÛffs
;

3899 
æßt32_t
 
mu
;

3900 } 
	t¬m_lms_š¡ªû_f32
;

3913 
¬m_lms_f32
(

3914 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3915 
æßt32_t
 * 
pSrc
,

3916 
æßt32_t
 * 
pRef
,

3917 
æßt32_t
 * 
pOut
,

3918 
æßt32_t
 * 
pE¼
,

3919 
ušt32_t
 
blockSize
);

3932 
¬m_lms_š™_f32
(

3933 
¬m_lms_š¡ªû_f32
 * 
S
,

3934 
ušt16_t
 
numT­s
,

3935 
æßt32_t
 * 
pCÛffs
,

3936 
æßt32_t
 * 
pS‹
,

3937 
æßt32_t
 
mu
,

3938 
ušt32_t
 
blockSize
);

3946 
ušt16_t
 
numT­s
;

3947 
q15_t
 *
pS‹
;

3948 
q15_t
 *
pCÛffs
;

3949 
q15_t
 
mu
;

3950 
ušt32_t
 
po¡Shiá
;

3951 } 
	t¬m_lms_š¡ªû_q15
;

3966 
¬m_lms_š™_q15
(

3967 
¬m_lms_š¡ªû_q15
 * 
S
,

3968 
ušt16_t
 
numT­s
,

3969 
q15_t
 * 
pCÛffs
,

3970 
q15_t
 * 
pS‹
,

3971 
q15_t
 
mu
,

3972 
ušt32_t
 
blockSize
,

3973 
ušt32_t
 
po¡Shiá
);

3986 
¬m_lms_q15
(

3987 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4001 
ušt16_t
 
numT­s
;

4002 
q31_t
 *
pS‹
;

4003 
q31_t
 *
pCÛffs
;

4004 
q31_t
 
mu
;

4005 
ušt32_t
 
po¡Shiá
;

4007 } 
	t¬m_lms_š¡ªû_q31
;

4020 
¬m_lms_q31
(

4021 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE¼
,

4026 
ušt32_t
 
blockSize
);

4040 
¬m_lms_š™_q31
(

4041 
¬m_lms_š¡ªû_q31
 * 
S
,

4042 
ušt16_t
 
numT­s
,

4043 
q31_t
 *
pCÛffs
,

4044 
q31_t
 *
pS‹
,

4045 
q31_t
 
mu
,

4046 
ušt32_t
 
blockSize
,

4047 
ušt32_t
 
po¡Shiá
);

4055 
ušt16_t
 
numT­s
;

4056 
æßt32_t
 *
pS‹
;

4057 
æßt32_t
 *
pCÛffs
;

4058 
æßt32_t
 
mu
;

4059 
æßt32_t
 
’”gy
;

4060 
æßt32_t
 
x0
;

4061 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4074 
¬m_lms_nÜm_f32
(

4075 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4076 
æßt32_t
 * 
pSrc
,

4077 
æßt32_t
 * 
pRef
,

4078 
æßt32_t
 * 
pOut
,

4079 
æßt32_t
 * 
pE¼
,

4080 
ušt32_t
 
blockSize
);

4093 
¬m_lms_nÜm_š™_f32
(

4094 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4095 
ušt16_t
 
numT­s
,

4096 
æßt32_t
 * 
pCÛffs
,

4097 
æßt32_t
 * 
pS‹
,

4098 
æßt32_t
 
mu
,

4099 
ušt32_t
 
blockSize
);

4107 
ušt16_t
 
numT­s
;

4108 
q31_t
 *
pS‹
;

4109 
q31_t
 *
pCÛffs
;

4110 
q31_t
 
mu
;

4111 
ušt8_t
 
po¡Shiá
;

4112 
q31_t
 *
»cTabË
;

4113 
q31_t
 
’”gy
;

4114 
q31_t
 
x0
;

4115 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4128 
¬m_lms_nÜm_q31
(

4129 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE¼
,

4134 
ušt32_t
 
blockSize
);

4148 
¬m_lms_nÜm_š™_q31
(

4149 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4150 
ušt16_t
 
numT­s
,

4151 
q31_t
 * 
pCÛffs
,

4152 
q31_t
 * 
pS‹
,

4153 
q31_t
 
mu
,

4154 
ušt32_t
 
blockSize
,

4155 
ušt8_t
 
po¡Shiá
);

4163 
ušt16_t
 
numT­s
;

4164 
q15_t
 *
pS‹
;

4165 
q15_t
 *
pCÛffs
;

4166 
q15_t
 
mu
;

4167 
ušt8_t
 
po¡Shiá
;

4168 
q15_t
 *
»cTabË
;

4169 
q15_t
 
’”gy
;

4170 
q15_t
 
x0
;

4171 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4184 
¬m_lms_nÜm_q15
(

4185 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE¼
,

4190 
ušt32_t
 
blockSize
);

4205 
¬m_lms_nÜm_š™_q15
(

4206 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4207 
ušt16_t
 
numT­s
,

4208 
q15_t
 * 
pCÛffs
,

4209 
q15_t
 * 
pS‹
,

4210 
q15_t
 
mu
,

4211 
ušt32_t
 
blockSize
,

4212 
ušt8_t
 
po¡Shiá
);

4224 
¬m_cÜ»Ï‹_f32
(

4225 
æßt32_t
 * 
pSrcA
,

4226 
ušt32_t
 
¤cAL’
,

4227 
æßt32_t
 * 
pSrcB
,

4228 
ušt32_t
 
¤cBL’
,

4229 
æßt32_t
 * 
pD¡
);

4241 
¬m_cÜ»Ï‹_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ušt32_t
 
¤cAL’
,

4244 
q15_t
 * 
pSrcB
,

4245 
ušt32_t
 
¤cBL’
,

4246 
q15_t
 * 
pD¡
);

4258 
¬m_cÜ»Ï‹_ç¡_q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ušt32_t
 
¤cAL’
,

4261 
q15_t
 * 
pSrcB
,

4262 
ušt32_t
 
¤cBL’
,

4263 
q15_t
 * 
pD¡
);

4275 
¬m_cÜ»Ï‹_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ušt32_t
 
¤cAL’
,

4278 
q31_t
 * 
pSrcB
,

4279 
ušt32_t
 
¤cBL’
,

4280 
q31_t
 * 
pD¡
);

4292 
¬m_cÜ»Ï‹_ç¡_q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ušt32_t
 
¤cAL’
,

4295 
q31_t
 * 
pSrcB
,

4296 
ušt32_t
 
¤cBL’
,

4297 
q31_t
 * 
pD¡
);

4309 
¬m_cÜ»Ï‹_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ušt32_t
 
¤cAL’
,

4312 
q7_t
 * 
pSrcB
,

4313 
ušt32_t
 
¤cBL’
,

4314 
q7_t
 * 
pD¡
);

4321 
ušt16_t
 
numT­s
;

4322 
ušt16_t
 
¡©eIndex
;

4323 
æßt32_t
 *
pS‹
;

4324 
æßt32_t
 *
pCÛffs
;

4325 
ušt16_t
 
maxD–ay
;

4326 
št32_t
 *
pT­D–ay
;

4327 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4335 
ušt16_t
 
numT­s
;

4336 
ušt16_t
 
¡©eIndex
;

4337 
q31_t
 *
pS‹
;

4338 
q31_t
 *
pCÛffs
;

4339 
ušt16_t
 
maxD–ay
;

4340 
št32_t
 *
pT­D–ay
;

4341 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4349 
ušt16_t
 
numT­s
;

4350 
ušt16_t
 
¡©eIndex
;

4351 
q15_t
 *
pS‹
;

4352 
q15_t
 *
pCÛffs
;

4353 
ušt16_t
 
maxD–ay
;

4354 
št32_t
 *
pT­D–ay
;

4355 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4363 
ušt16_t
 
numT­s
;

4364 
ušt16_t
 
¡©eIndex
;

4365 
q7_t
 *
pS‹
;

4366 
q7_t
 *
pCÛffs
;

4367 
ušt16_t
 
maxD–ay
;

4368 
št32_t
 *
pT­D–ay
;

4369 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4381 
¬m_fœ_¥¬£_f32
(

4382 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4383 
æßt32_t
 * 
pSrc
,

4384 
æßt32_t
 * 
pD¡
,

4385 
æßt32_t
 * 
pSü©chIn
,

4386 
ušt32_t
 
blockSize
);

4400 
¬m_fœ_¥¬£_š™_f32
(

4401 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4402 
ušt16_t
 
numT­s
,

4403 
æßt32_t
 * 
pCÛffs
,

4404 
æßt32_t
 * 
pS‹
,

4405 
št32_t
 * 
pT­D–ay
,

4406 
ušt16_t
 
maxD–ay
,

4407 
ušt32_t
 
blockSize
);

4419 
¬m_fœ_¥¬£_q31
(

4420 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD¡
,

4423 
q31_t
 * 
pSü©chIn
,

4424 
ušt32_t
 
blockSize
);

4438 
¬m_fœ_¥¬£_š™_q31
(

4439 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4440 
ušt16_t
 
numT­s
,

4441 
q31_t
 * 
pCÛffs
,

4442 
q31_t
 * 
pS‹
,

4443 
št32_t
 * 
pT­D–ay
,

4444 
ušt16_t
 
maxD–ay
,

4445 
ušt32_t
 
blockSize
);

4458 
¬m_fœ_¥¬£_q15
(

4459 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD¡
,

4462 
q15_t
 * 
pSü©chIn
,

4463 
q31_t
 * 
pSü©chOut
,

4464 
ušt32_t
 
blockSize
);

4479 
¬m_fœ_¥¬£_š™_q15
(

4480 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4481 
ušt16_t
 
numT­s
,

4482 
q15_t
 * 
pCÛffs
,

4483 
q15_t
 * 
pS‹
,

4484 
št32_t
 * 
pT­D–ay
,

4485 
ušt16_t
 
maxD–ay
,

4486 
ušt32_t
 
blockSize
);

4499 
¬m_fœ_¥¬£_q7
(

4500 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD¡
,

4503 
q7_t
 * 
pSü©chIn
,

4504 
q31_t
 * 
pSü©chOut
,

4505 
ušt32_t
 
blockSize
);

4519 
¬m_fœ_¥¬£_š™_q7
(

4520 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4521 
ušt16_t
 
numT­s
,

4522 
q7_t
 * 
pCÛffs
,

4523 
q7_t
 * 
pS‹
,

4524 
št32_t
 *
pT­D–ay
,

4525 
ušt16_t
 
maxD–ay
,

4526 
ušt32_t
 
blockSize
);

4537 
¬m_sš_cos_f32
(

4538 
æßt32_t
 
th‘a
,

4539 
æßt32_t
 *
pSšV®
,

4540 
æßt32_t
 *
pCcosV®
);

4550 
¬m_sš_cos_q31
(

4551 
q31_t
 
th‘a
,

4552 
q31_t
 *
pSšV®
,

4553 
q31_t
 *
pCosV®
);

4564 
¬m_cm¶x_cÚj_f32
(

4565 
æßt32_t
 * 
pSrc
,

4566 
æßt32_t
 * 
pD¡
,

4567 
ušt32_t
 
numSam¶es
);

4577 
¬m_cm¶x_cÚj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD¡
,

4580 
ušt32_t
 
numSam¶es
);

4590 
¬m_cm¶x_cÚj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD¡
,

4593 
ušt32_t
 
numSam¶es
);

4605 
¬m_cm¶x_mag_squ¬ed_f32
(

4606 
æßt32_t
 * 
pSrc
,

4607 
æßt32_t
 * 
pD¡
,

4608 
ušt32_t
 
numSam¶es
);

4618 
¬m_cm¶x_mag_squ¬ed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD¡
,

4621 
ušt32_t
 
numSam¶es
);

4631 
¬m_cm¶x_mag_squ¬ed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD¡
,

4634 
ušt32_t
 
numSam¶es
);

4711 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4712 
¬m_pid_š¡ªû_f32
 * 
S
,

4713 
æßt32_t
 
š
)

4715 
æßt32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 
š
) +

4719 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
¡©e
[1] = S->state[0];

4723 
S
->
¡©e
[0] = 
š
;

4724 
S
->
¡©e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4747 
¬m_pid_š¡ªû_q31
 * 
S
,

4748 
q31_t
 
š
)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4757 
acc
 +ğ(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4760 
acc
 +ğ(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4763 
out
 = (
q31_t
è(
acc
 >> 31u);

4766 
out
 +ğ
S
->
¡©e
[2];

4769 
S
->
¡©e
[1] = S->state[0];

4770 
S
->
¡©e
[0] = 
š
;

4771 
S
->
¡©e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4795 
¬m_pid_š¡ªû_q15
 * 
S
,

4796 
q15_t
 
š
)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifdeà
ARM_MATH_CM0


4806 
acc
 = ((
q31_t
è
S
->
A0
 )* 
š
 ;

4811 
acc
 = (
q31_t
è
__SMUAD
(
S
->
A0
, 
š
);

4815 #ifdeà
ARM_MATH_CM0


4818 
acc
 +ğ(
q31_t
è
S
->
A1
 * S->
¡©e
[0] ;

4819 
acc
 +ğ(
q31_t
è
S
->
A2
 * S->
¡©e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
¡©e
),‡cc);

4829 
acc
 +ğ(
q31_t
è
S
->
¡©e
[2] << 15;

4832 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
¡©e
[1] = S->state[0];

4836 
S
->
¡©e
[0] = 
š
;

4837 
S
->
¡©e
[2] = 
out
;

4840  (
out
);

4857 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4858 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4859 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4905 
__INLINE
 
¬m_ş¬ke_f32
(

4906 
æßt32_t
 
Ia
,

4907 
æßt32_t
 
Ib
,

4908 
æßt32_t
 * 
pI®pha
,

4909 
æßt32_t
 * 
pIb‘a
)

4912 *
pI®pha
 = 
Ia
;

4915 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

4934 
__INLINE
 
¬m_ş¬ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pI®pha
,

4938 
q31_t
 * 
pIb‘a
)

4940 
q31_t
 
´oduù1
, 
´oduù2
;

4943 *
pI®pha
 = 
Ia
;

4946 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

4949 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

4952 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

4966 
¬m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD¡
,

4969 
ušt32_t
 
blockSize
);

5009 
__INLINE
 
¬m_šv_ş¬ke_f32
(

5010 
æßt32_t
 
I®pha
,

5011 
æßt32_t
 
Ib‘a
,

5012 
æßt32_t
 * 
pIa
,

5013 
æßt32_t
 * 
pIb
)

5016 *
pIa
 = 
I®pha
;

5019 *
pIb
 = -0.5 * 
I®pha
 + (
æßt32_t
è0.8660254039 *
Ib‘a
;

5038 
__INLINE
 
¬m_šv_ş¬ke_q31
(

5039 
q31_t
 
I®pha
,

5040 
q31_t
 
Ib‘a
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
´oduù1
, 
´oduù2
;

5047 *
pIa
 = 
I®pha
;

5050 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5053 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5071 
¬m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD¡
,

5074 
ušt32_t
 
blockSize
);

5125 
__INLINE
 
¬m_·rk_f32
(

5126 
æßt32_t
 
I®pha
,

5127 
æßt32_t
 
Ib‘a
,

5128 
æßt32_t
 * 
pId
,

5129 
æßt32_t
 * 
pIq
,

5130 
æßt32_t
 
sšV®
,

5131 
æßt32_t
 
cosV®
)

5134 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5137 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5159 
__INLINE
 
¬m_·rk_q31
(

5160 
q31_t
 
I®pha
,

5161 
q31_t
 
Ib‘a
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sšV®
,

5165 
q31_t
 
cosV®
)

5167 
q31_t
 
´oduù1
, 
´oduù2
;

5168 
q31_t
 
´oduù3
, 
´oduù4
;

5171 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5174 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5178 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5181 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5184 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5187 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5201 
¬m_q7_to_æßt
(

5202 
q7_t
 * 
pSrc
,

5203 
æßt32_t
 * 
pD¡
,

5204 
ušt32_t
 
blockSize
);

5244 
__INLINE
 
¬m_šv_·rk_f32
(

5245 
æßt32_t
 
Id
,

5246 
æßt32_t
 
Iq
,

5247 
æßt32_t
 * 
pI®pha
,

5248 
æßt32_t
 * 
pIb‘a
,

5249 
æßt32_t
 
sšV®
,

5250 
æßt32_t
 
cosV®
)

5253 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5256 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5279 
__INLINE
 
¬m_šv_·rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pI®pha
,

5283 
q31_t
 * 
pIb‘a
,

5284 
q31_t
 
sšV®
,

5285 
q31_t
 
cosV®
)

5287 
q31_t
 
´oduù1
, 
´oduù2
;

5288 
q31_t
 
´oduù3
, 
´oduù4
;

5291 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5294 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5298 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5301 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5304 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5307 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5323 
¬m_q31_to_æßt
(

5324 
q31_t
 * 
pSrc
,

5325 
æßt32_t
 * 
pD¡
,

5326 
ušt32_t
 
blockSize
);

5377 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5378 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5379 
æßt32_t
 
x
)

5382 
æßt32_t
 
y
;

5383 
æßt32_t
 
x0
, 
x1
;

5384 
æßt32_t
 
y0
, 
y1
;

5385 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5386 
št32_t
 
i
;

5387 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
è/ 
xS·cšg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYD©a
[0];

5397 if(
i
 >ğ
S
->
nV®ues
)

5400 
y
 = 
pYD©a
[
S
->
nV®ues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5406 
x1
 = 
S
->x1 + (
i
 +1è* 
xS·cšg
;

5409 
y0
 = 
pYD©a
[
i
];

5410 
y1
 = 
pYD©a
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(q31_ˆ*
pYD©a
,

5437 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
äaù
;

5442 
št32_t
 
šdex
;

5447 
šdex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
šdex
 >ğ(
nV®ues
 - 1))

5451 (
pYD©a
[
nV®ues
 - 1]);

5453 if(
šdex
 < 0)

5455 (
pYD©a
[0]);

5462 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYD©a
[
šdex
];

5466 
y1
 = 
pYD©a
[
šdex
 + 1u];

5469 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5472 
y
 +ğ((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(q15_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
äaù
;

5501 
št32_t
 
šdex
;

5506 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
šdex
 >ğ(
nV®ues
 - 1))

5510 (
pYD©a
[
nV®ues
 - 1]);

5512 if(
šdex
 < 0)

5514 (
pYD©a
[0]);

5520 
äaù
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYD©a
[
šdex
];

5524 
y1
 = 
pYD©a
[
šdex
 + 1u];

5527 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5530 
y
 +ğ((
q63_t
è
y1
 * (
äaù
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(q7_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
äaù
;

5558 
št32_t
 
šdex
;

5563 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
šdex
 >ğ(
nV®ues
 - 1))

5568 (
pYD©a
[
nV®ues
 - 1]);

5570 if(
šdex
 < 0)

5572 (
pYD©a
[0]);

5579 
äaù
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYD©a
[
šdex
];

5583 
y1
 = 
pYD©a
[
šdex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5589 
y
 +ğ(
y1
 * 
äaù
);

5592  (
y
 >> 20u);

5607 
æßt32_t
 
¬m_sš_f32
(

5608 
æßt32_t
 
x
);

5616 
q31_t
 
¬m_sš_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
¬m_sš_q15
(

5626 
q15_t
 
x
);

5634 
æßt32_t
 
¬m_cos_f32
(

5635 
æßt32_t
 
x
);

5643 
q31_t
 
¬m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
¬m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5696 
æßt32_t
 
š
, flßt32_ˆ*
pOut
)

5698 if(
š
 > 0)

5702 #ià(
__FPU_USED
 =ğ1è&& 
defšed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sq¹f
(
š
);

5705 *
pOut
 = 
sq¹f
(
š
);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
¬m_¡©us
 
¬m_sq¹_q31
(

5727 
q31_t
 
š
, q31_ˆ*
pOut
);

5736 
¬m_¡©us
 
¬m_sq¹_q15
(

5737 
q15_t
 
š
, q15_ˆ*
pOut
);

5752 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5753 
št32_t
 * 
cœcBufãr
,

5754 
št32_t
 
L
,

5755 
ušt16_t
 * 
wr™eOff£t
,

5756 
št32_t
 
bufãrInc
,

5757 cÚ¡ 
št32_t
 * 
¤c
,

5758 
št32_t
 
¤cInc
,

5759 
ušt32_t
 
blockSize
)

5761 
ušt32_t
 
i
 = 0u;

5762 
št32_t
 
wOff£t
;

5766 
wOff£t
 = *
wr™eOff£t
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
cœcBufãr
[
wOff£t
] = *
¤c
;

5777 
¤c
 +ğ
¤cInc
;

5780 
wOff£t
 +ğ
bufãrInc
;

5781 if(
wOff£t
 >ğ
L
)

5782 
wOff£t
 -ğ
L
;

5785 
i
--;

5789 *
wr™eOff£t
 = 
wOff£t
;

5797 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5798 
št32_t
 * 
cœcBufãr
,

5799 
št32_t
 
L
,

5800 
št32_t
 * 
»adOff£t
,

5801 
št32_t
 
bufãrInc
,

5802 
št32_t
 * 
d¡
,

5803 
št32_t
 * 
d¡_ba£
,

5804 
št32_t
 
d¡_Ëngth
,

5805 
št32_t
 
d¡Inc
,

5806 
ušt32_t
 
blockSize
)

5808 
ušt32_t
 
i
 = 0u;

5809 
št32_t
 
rOff£t
, 
d¡_’d
;

5813 
rOff£t
 = *
»adOff£t
;

5814 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5825 
d¡
 +ğ
d¡Inc
;

5827 if(
d¡
 =ğ(
št32_t
 *è
d¡_’d
)

5829 
d¡
 = 
d¡_ba£
;

5833 
rOff£t
 +ğ
bufãrInc
;

5835 if(
rOff£t
 >ğ
L
)

5837 
rOff£t
 -ğ
L
;

5841 
i
--;

5845 *
»adOff£t
 = 
rOff£t
;

5852 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5853 
q15_t
 * 
cœcBufãr
,

5854 
št32_t
 
L
,

5855 
ušt16_t
 * 
wr™eOff£t
,

5856 
št32_t
 
bufãrInc
,

5857 cÚ¡ 
q15_t
 * 
¤c
,

5858 
št32_t
 
¤cInc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
wOff£t
;

5866 
wOff£t
 = *
wr™eOff£t
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
cœcBufãr
[
wOff£t
] = *
¤c
;

5877 
¤c
 +ğ
¤cInc
;

5880 
wOff£t
 +ğ
bufãrInc
;

5881 if(
wOff£t
 >ğ
L
)

5882 
wOff£t
 -ğ
L
;

5885 
i
--;

5889 *
wr™eOff£t
 = 
wOff£t
;

5897 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5898 
q15_t
 * 
cœcBufãr
,

5899 
št32_t
 
L
,

5900 
št32_t
 * 
»adOff£t
,

5901 
št32_t
 
bufãrInc
,

5902 
q15_t
 * 
d¡
,

5903 
q15_t
 * 
d¡_ba£
,

5904 
št32_t
 
d¡_Ëngth
,

5905 
št32_t
 
d¡Inc
,

5906 
ušt32_t
 
blockSize
)

5908 
ušt32_t
 
i
 = 0;

5909 
št32_t
 
rOff£t
, 
d¡_’d
;

5913 
rOff£t
 = *
»adOff£t
;

5915 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5926 
d¡
 +ğ
d¡Inc
;

5928 if(
d¡
 =ğ(
q15_t
 *è
d¡_’d
)

5930 
d¡
 = 
d¡_ba£
;

5934 
rOff£t
 +ğ
bufãrInc
;

5936 if(
rOff£t
 >ğ
L
)

5938 
rOff£t
 -ğ
L
;

5942 
i
--;

5946 *
»adOff£t
 = 
rOff£t
;

5954 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

5955 
q7_t
 * 
cœcBufãr
,

5956 
št32_t
 
L
,

5957 
ušt16_t
 * 
wr™eOff£t
,

5958 
št32_t
 
bufãrInc
,

5959 cÚ¡ 
q7_t
 * 
¤c
,

5960 
št32_t
 
¤cInc
,

5961 
ušt32_t
 
blockSize
)

5963 
ušt32_t
 
i
 = 0u;

5964 
št32_t
 
wOff£t
;

5968 
wOff£t
 = *
wr™eOff£t
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
cœcBufãr
[
wOff£t
] = *
¤c
;

5979 
¤c
 +ğ
¤cInc
;

5982 
wOff£t
 +ğ
bufãrInc
;

5983 if(
wOff£t
 >ğ
L
)

5984 
wOff£t
 -ğ
L
;

5987 
i
--;

5991 *
wr™eOff£t
 = 
wOff£t
;

5999 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6000 
q7_t
 * 
cœcBufãr
,

6001 
št32_t
 
L
,

6002 
št32_t
 * 
»adOff£t
,

6003 
št32_t
 
bufãrInc
,

6004 
q7_t
 * 
d¡
,

6005 
q7_t
 * 
d¡_ba£
,

6006 
št32_t
 
d¡_Ëngth
,

6007 
št32_t
 
d¡Inc
,

6008 
ušt32_t
 
blockSize
)

6010 
ušt32_t
 
i
 = 0;

6011 
št32_t
 
rOff£t
, 
d¡_’d
;

6015 
rOff£t
 = *
»adOff£t
;

6017 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6028 
d¡
 +ğ
d¡Inc
;

6030 if(
d¡
 =ğ(
q7_t
 *è
d¡_’d
)

6032 
d¡
 = 
d¡_ba£
;

6036 
rOff£t
 +ğ
bufãrInc
;

6038 if(
rOff£t
 >ğ
L
)

6040 
rOff£t
 -ğ
L
;

6044 
i
--;

6048 *
»adOff£t
 = 
rOff£t
;

6060 
¬m_pow”_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ušt32_t
 
blockSize
,

6063 
q63_t
 * 
pResuÉ
);

6073 
¬m_pow”_f32
(

6074 
æßt32_t
 * 
pSrc
,

6075 
ušt32_t
 
blockSize
,

6076 
æßt32_t
 * 
pResuÉ
);

6086 
¬m_pow”_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ušt32_t
 
blockSize
,

6089 
q63_t
 * 
pResuÉ
);

6099 
¬m_pow”_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ušt32_t
 
blockSize
,

6102 
q31_t
 * 
pResuÉ
);

6112 
¬m_m—n_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ušt32_t
 
blockSize
,

6115 
q7_t
 * 
pResuÉ
);

6124 
¬m_m—n_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ušt32_t
 
blockSize
,

6127 
q15_t
 * 
pResuÉ
);

6136 
¬m_m—n_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ušt32_t
 
blockSize
,

6139 
q31_t
 * 
pResuÉ
);

6148 
¬m_m—n_f32
(

6149 
æßt32_t
 * 
pSrc
,

6150 
ušt32_t
 
blockSize
,

6151 
æßt32_t
 * 
pResuÉ
);

6161 
¬m_v¬_f32
(

6162 
æßt32_t
 * 
pSrc
,

6163 
ušt32_t
 
blockSize
,

6164 
æßt32_t
 * 
pResuÉ
);

6174 
¬m_v¬_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ušt32_t
 
blockSize
,

6177 
q63_t
 * 
pResuÉ
);

6187 
¬m_v¬_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ušt32_t
 
blockSize
,

6190 
q31_t
 * 
pResuÉ
);

6200 
¬m_rms_f32
(

6201 
æßt32_t
 * 
pSrc
,

6202 
ušt32_t
 
blockSize
,

6203 
æßt32_t
 * 
pResuÉ
);

6213 
¬m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ušt32_t
 
blockSize
,

6216 
q31_t
 * 
pResuÉ
);

6226 
¬m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ušt32_t
 
blockSize
,

6229 
q15_t
 * 
pResuÉ
);

6239 
¬m_¡d_f32
(

6240 
æßt32_t
 * 
pSrc
,

6241 
ušt32_t
 
blockSize
,

6242 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_¡d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6265 
¬m_¡d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ušt32_t
 
blockSize
,

6268 
q15_t
 * 
pResuÉ
);

6278 
¬m_cm¶x_mag_f32
(

6279 
æßt32_t
 * 
pSrc
,

6280 
æßt32_t
 * 
pD¡
,

6281 
ušt32_t
 
numSam¶es
);

6291 
¬m_cm¶x_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD¡
,

6294 
ušt32_t
 
numSam¶es
);

6304 
¬m_cm¶x_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD¡
,

6307 
ušt32_t
 
numSam¶es
);

6319 
¬m_cm¶x_dÙ_´od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ušt32_t
 
numSam¶es
,

6323 
q31_t
 * 
»®ResuÉ
,

6324 
q31_t
 * 
imagResuÉ
);

6336 
¬m_cm¶x_dÙ_´od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ušt32_t
 
numSam¶es
,

6340 
q63_t
 * 
»®ResuÉ
,

6341 
q63_t
 * 
imagResuÉ
);

6353 
¬m_cm¶x_dÙ_´od_f32
(

6354 
æßt32_t
 * 
pSrcA
,

6355 
æßt32_t
 * 
pSrcB
,

6356 
ušt32_t
 
numSam¶es
,

6357 
æßt32_t
 * 
»®ResuÉ
,

6358 
æßt32_t
 * 
imagResuÉ
);

6369 
¬m_cm¶x_muÉ_»®_q15
(

6370 
q15_t
 * 
pSrcCm¶x
,

6371 
q15_t
 * 
pSrcR—l
,

6372 
q15_t
 * 
pCm¶xD¡
,

6373 
ušt32_t
 
numSam¶es
);

6384 
¬m_cm¶x_muÉ_»®_q31
(

6385 
q31_t
 * 
pSrcCm¶x
,

6386 
q31_t
 * 
pSrcR—l
,

6387 
q31_t
 * 
pCm¶xD¡
,

6388 
ušt32_t
 
numSam¶es
);

6399 
¬m_cm¶x_muÉ_»®_f32
(

6400 
æßt32_t
 * 
pSrcCm¶x
,

6401 
æßt32_t
 * 
pSrcR—l
,

6402 
æßt32_t
 * 
pCm¶xD¡
,

6403 
ušt32_t
 
numSam¶es
);

6414 
¬m_mš_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ušt32_t
 
blockSize
,

6417 
q7_t
 * 
»suÉ
,

6418 
ušt32_t
 * 
šdex
);

6429 
¬m_mš_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ušt32_t
 
blockSize
,

6432 
q15_t
 * 
pResuÉ
,

6433 
ušt32_t
 * 
pIndex
);

6443 
¬m_mš_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ušt32_t
 
blockSize
,

6446 
q31_t
 * 
pResuÉ
,

6447 
ušt32_t
 * 
pIndex
);

6458 
¬m_mš_f32
(

6459 
æßt32_t
 * 
pSrc
,

6460 
ušt32_t
 
blockSize
,

6461 
æßt32_t
 * 
pResuÉ
,

6462 
ušt32_t
 * 
pIndex
);

6473 
¬m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ušt32_t
 
blockSize
,

6476 
q7_t
 * 
pResuÉ
,

6477 
ušt32_t
 * 
pIndex
);

6488 
¬m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ušt32_t
 
blockSize
,

6491 
q15_t
 * 
pResuÉ
,

6492 
ušt32_t
 * 
pIndex
);

6503 
¬m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ušt32_t
 
blockSize
,

6506 
q31_t
 * 
pResuÉ
,

6507 
ušt32_t
 * 
pIndex
);

6518 
¬m_max_f32
(

6519 
æßt32_t
 * 
pSrc
,

6520 
ušt32_t
 
blockSize
,

6521 
æßt32_t
 * 
pResuÉ
,

6522 
ušt32_t
 * 
pIndex
);

6533 
¬m_cm¶x_muÉ_cm¶x_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD¡
,

6537 
ušt32_t
 
numSam¶es
);

6548 
¬m_cm¶x_muÉ_cm¶x_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD¡
,

6552 
ušt32_t
 
numSam¶es
);

6563 
¬m_cm¶x_muÉ_cm¶x_f32
(

6564 
æßt32_t
 * 
pSrcA
,

6565 
æßt32_t
 * 
pSrcB
,

6566 
æßt32_t
 * 
pD¡
,

6567 
ušt32_t
 
numSam¶es
);

6576 
¬m_æßt_to_q31
(

6577 
æßt32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD¡
,

6579 
ušt32_t
 
blockSize
);

6588 
¬m_æßt_to_q15
(

6589 
æßt32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD¡
,

6591 
ušt32_t
 
blockSize
);

6600 
¬m_æßt_to_q7
(

6601 
æßt32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD¡
,

6603 
ušt32_t
 
blockSize
);

6613 
¬m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD¡
,

6616 
ušt32_t
 
blockSize
);

6625 
¬m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD¡
,

6628 
ušt32_t
 
blockSize
);

6637 
¬m_q15_to_æßt
(

6638 
q15_t
 * 
pSrc
,

6639 
æßt32_t
 * 
pD¡
,

6640 
ušt32_t
 
blockSize
);

6650 
¬m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD¡
,

6653 
ušt32_t
 
blockSize
);

6663 
¬m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD¡
,

6666 
ušt32_t
 
blockSize
);

6740 
__INLINE
 
æßt32_t
 
¬m_bš—r_š‹½_f32
(

6741 cÚ¡ 
¬m_bš—r_š‹½_š¡ªû_f32
 * 
S
,

6742 
æßt32_t
 
X
,

6743 
æßt32_t
 
Y
)

6745 
æßt32_t
 
out
;

6746 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
æßt32_t
 *
pD©a
 = 
S
->pData;

6748 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6749 
æßt32_t
 
xdiff
, 
ydiff
;

6750 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
št32_t
è
X
;

6753 
yIndex
 = (
št32_t
è
Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1è|| 
yIndex
 < 0 || yIndex > ( S->
numCŞs
-1))

6763 
šdex
 = (
xIndex
 - 1è+ (
yIndex
-1è* 
S
->
numCŞs
 ;

6767 
f00
 = 
pD©a
[
šdex
];

6768 
f01
 = 
pD©a
[
šdex
 + 1];

6771 
šdex
 = (
xIndex
-1è+ (
yIndex
è* 
S
->
numCŞs
;

6775 
f10
 = 
pD©a
[
šdex
];

6776 
f11
 = 
pD©a
[
šdex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
¬m_bš—r_š‹½_q31
(

6808 
¬m_bš—r_š‹½_š¡ªû_q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xäaù
, 
yäaù
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
št32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6818 
ušt32_t
 
nCŞs
 = 
S
->
numCŞs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCŞs
-1))

6840 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
)];

6844 
x2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
) + 1u];

6848 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1)];

6852 
y2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6856 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6859 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6860 
acc
 +ğ((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6863 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6864 
acc
 +ğ((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6867 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6868 
acc
 +ğ((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
¬m_bš—r_š‹½_q15
(

6884 
¬m_bš—r_š‹½_š¡ªû_q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xäaù
, 
yäaù
;

6892 
št32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6894 
ušt32_t
 
nCŞs
 = 
S
->
numCŞs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCŞs
-1))

6915 
xäaù
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
)];

6919 
x2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
) + 1u];

6924 
yäaù
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1)];

6928 
y2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6935 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6938 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6939 
acc
 +ğ((
q63_t
è
out
 * (
xäaù
));

6942 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 +ğ((
q63_t
è
out
 * (
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6947 
acc
 +ğ((
q63_t
è
out
 * (
yäaù
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
¬m_bš—r_š‹½_q7
(

6964 
¬m_bš—r_š‹½_š¡ªû_q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xäaù
, 
yäaù
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
št32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6974 
ušt32_t
 
nCŞs
 = 
S
->
numCŞs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCŞs
-1))

6995 
xäaù
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
)];

6999 
x2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
) + 1u];

7004 
yäaù
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1)];

7008 
y2
 = 
pYD©a
[(
rI
è+ 
nCŞs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7012 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7016 
acc
 +ğ(((
q63_t
è
out
 * (
xäaù
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7020 
acc
 +ğ(((
q63_t
è
out
 * (
yäaù
)));

7023 
out
 = ((
y2
 * (
yäaù
)));

7024 
acc
 +ğ(((
q63_t
è
out
 * (
xäaù
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm0.h

23 #ià
defšed
 ( 
__ICCARM__
 )

24 #´agm¨
sy¡em_šşude


27 #ifdeà
__ılu¥lus


31 #iâdeà
__CORE_CM0_H_GENERIC


32 
	#__CORE_CM0_H_GENERIC


	)

75 
	#__CM0_CMSIS_VERSION_MAIN
 (0x02è

	)

76 
	#__CM0_CMSIS_VERSION_SUB
 (0x10è

	)

77 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16è| 
__CM0_CMSIS_VERSION_SUB
è

	)

79 
	#__CORTEX_M
 (0x00è

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

86 #–ià
defšed
 ( 
__ICCARM__
 )

87 
	#__ASM
 
__asm


	)

88 
	#__INLINE
 
šlše


	)

90 #–ià
defšed
 ( 
__GNUC__
 )

91 
	#__ASM
 
__asm


	)

92 
	#__INLINE
 
šlše


	)

94 #–ià
defšed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
šlše


	)

101 
	#__FPU_USED
 0

	)

103 #ià
defšed
 ( 
__CC_ARM
 )

104 #ià
defšed
 
__TARGET_FPU_VFP


107 #–ià
defšed
 ( 
__ICCARM__
 )

108 #ià
defšed
 
__ARMVFP__


112 #–ià
defšed
 ( 
__GNUC__
 )

113 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

117 #–ià
defšed
 ( 
__TASKING__
 )

121 
	~<¡dšt.h
>

122 
	~"cÜe_cmIn¡r.h
"

123 
	~"cÜe_cmFunc.h
"

127 #iâdeà
__CMSIS_GENERIC


129 #iâdeà
__CORE_CM0_H_DEPENDANT


130 
	#__CORE_CM0_H_DEPENDANT


	)

133 #ià
defšed
 
__CHECK_DEVICE_DEFINES


134 #iâdeà
__CM0_REV


135 
	#__CM0_REV
 0x0000

	)

139 #iâdeà
__NVIC_PRIO_BITS


140 
	#__NVIC_PRIO_BITS
 2

	)

144 #iâdeà
__V’dÜ_SysTickCÚfig


145 
	#__V’dÜ_SysTickCÚfig
 0

	)

151 #ifdeà
__ılu¥lus


152 
	#__I
 vŞ©

	)

154 
	#__I
 vŞ©cÚ¡

	)

156 
	#__O
 vŞ©

	)

157 
	#__IO
 vŞ©

	)

186 #ià(
__CORTEX_M
 != 0x04)

187 
ušt32_t
 
_»£rved0
:27;

189 
ušt32_t
 
_»£rved0
:16;

190 
ušt32_t
 
GE
:4;

191 
ušt32_t
 
_»£rved1
:7;

193 
ušt32_t
 
Q
:1;

194 
ušt32_t
 
V
:1;

195 
ušt32_t
 
C
:1;

196 
ušt32_t
 
Z
:1;

197 
ušt32_t
 
N
:1;

198 } 
b
;

199 
ušt32_t
 
w
;

200 } 
	tAPSR_Ty³
;

209 
ušt32_t
 
	mISR
:9;

210 
ušt32_t
 
	m_»£rved0
:23;

211 } 
	mb
;

212 
ušt32_t
 
	mw
;

213 } 
	tIPSR_Ty³
;

222 
ušt32_t
 
	mISR
:9;

223 #ià(
__CORTEX_M
 != 0x04)

224 
ušt32_t
 
	m_»£rved0
:15;

226 
ušt32_t
 
	m_»£rved0
:7;

227 
ušt32_t
 
	mGE
:4;

228 
ušt32_t
 
	m_»£rved1
:4;

230 
ušt32_t
 
	mT
:1;

231 
ušt32_t
 
	mIT
:2;

232 
ušt32_t
 
	mQ
:1;

233 
ušt32_t
 
	mV
:1;

234 
ušt32_t
 
	mC
:1;

235 
ušt32_t
 
	mZ
:1;

236 
ušt32_t
 
	mN
:1;

237 } 
	mb
;

238 
ušt32_t
 
	mw
;

239 } 
	txPSR_Ty³
;

248 
ušt32_t
 
	mnPRIV
:1;

249 
ušt32_t
 
	mSPSEL
:1;

250 
ušt32_t
 
	mFPCA
:1;

251 
ušt32_t
 
	m_»£rved0
:29;

252 } 
	mb
;

253 
ušt32_t
 
	mw
;

254 } 
	tCONTROL_Ty³
;

269 
__IO
 
ušt32_t
 
	mISER
[1];

270 
ušt32_t
 
	mRESERVED0
[31];

271 
__IO
 
ušt32_t
 
	mICER
[1];

272 
ušt32_t
 
	mRSERVED1
[31];

273 
__IO
 
ušt32_t
 
	mISPR
[1];

274 
ušt32_t
 
	mRESERVED2
[31];

275 
__IO
 
ušt32_t
 
	mICPR
[1];

276 
ušt32_t
 
	mRESERVED3
[31];

277 
ušt32_t
 
	mRESERVED4
[64];

278 
__IO
 
ušt32_t
 
	mIP
[8];

279 } 
	tNVIC_Ty³
;

294 
__I
 
ušt32_t
 
	mCPUID
;

295 
__IO
 
ušt32_t
 
	mICSR
;

296 
ušt32_t
 
	mRESERVED0
;

297 
__IO
 
ušt32_t
 
	mAIRCR
;

298 
__IO
 
ušt32_t
 
	mSCR
;

299 
__IO
 
ušt32_t
 
	mCCR
;

300 
ušt32_t
 
	mRESERVED1
;

301 
__IO
 
ušt32_t
 
	mSHP
[2];

302 
__IO
 
ušt32_t
 
	mSHCSR
;

303 } 
	tSCB_Ty³
;

306 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

307 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

309 
	#SCB_CPUID_VARIANT_Pos
 20

	)

310 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

312 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

313 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

315 
	#SCB_CPUID_PARTNO_Pos
 4

	)

316 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

318 
	#SCB_CPUID_REVISION_Pos
 0

	)

319 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
è

	)

322 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

323 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

325 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

326 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

328 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

329 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

331 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

332 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

334 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

335 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

337 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

338 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

340 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

341 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

343 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

344 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

346 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

347 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
è

	)

350 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

351 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

353 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

354 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

356 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

357 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

359 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

360 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

362 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

363 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

366 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

367 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

369 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

370 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

372 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

373 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

376 
	#SCB_CCR_STKALIGN_Pos
 9

	)

377 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

379 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

380 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

383 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

384 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

399 
__IO
 
ušt32_t
 
	mCTRL
;

400 
__IO
 
ušt32_t
 
	mLOAD
;

401 
__IO
 
ušt32_t
 
	mVAL
;

402 
__I
 
ušt32_t
 
	mCALIB
;

403 } 
	tSysTick_Ty³
;

406 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

407 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

409 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

410 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

412 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

413 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

415 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

416 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
è

	)

419 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

420 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
è

	)

423 
	#SysTick_VAL_CURRENT_Pos
 0

	)

424 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

427 
	#SysTick_CALIB_NOREF_Pos
 31

	)

428 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

430 
	#SysTick_CALIB_SKEW_Pos
 30

	)

431 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

433 
	#SysTick_CALIB_TENMS_Pos
 0

	)

434 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

453 
	#SCS_BASE
 (0xE000E000ULè

	)

454 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

455 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

456 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

457 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

459 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

460 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

461 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

488 
	#_BIT_SHIFT
(
IRQn
èĞ(((
ušt32_t
)(IRQnèè& 0x03è* 8 )

	)

489 
	#_SHP_IDX
(
IRQn
èĞ((((
ušt32_t
)(IRQnè& 0x0F)-8è>> 2è)

	)

490 
	#_IP_IDX
(
IRQn
èĞ((
ušt32_t
)(IRQnè>> 2è)

	)

500 
__INLINE
 
	$NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

502 
NVIC
->
ISER
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

503 
	}
}

513 
__INLINE
 
	$NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

515 
NVIC
->
ICER
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

516 
	}
}

528 
__INLINE
 
ušt32_t
 
	$NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

530 ((
ušt32_t
è((
NVIC
->
ISPR
[0] & (1 << ((ušt32_t)(
IRQn
) & 0x1F)))?1:0));

531 
	}
}

541 
__INLINE
 
	$NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

543 
NVIC
->
ISPR
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

544 
	}
}

554 
__INLINE
 
	$NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

556 
NVIC
->
ICPR
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

557 
	}
}

571 
__INLINE
 
	$NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

573 if(
IRQn
 < 0) {

574 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

575 (((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)è& 0xFFè<< 
	`_BIT_SHIFT
(
IRQn
)); }

577 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

578 (((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)è& 0xFFè<< 
	`_BIT_SHIFT
(
IRQn
)); }

579 
	}
}

594 
__INLINE
 
ušt32_t
 
	$NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

597 if(
IRQn
 < 0) {

598 ((
ušt32_t
)((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnèè>> (8 - 
__NVIC_PRIO_BITS
))); }

600 ((
ušt32_t
)((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnèè>> (8 - 
__NVIC_PRIO_BITS
))); }

601 
	}
}

608 
__INLINE
 
	$NVIC_Sy¡emRe£t
()

610 
	`__DSB
();

612 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

613 
SCB_AIRCR_SYSRESETREQ_Msk
);

614 
	`__DSB
();

616 
	}
}

628 #ià(
__V’dÜ_SysTickCÚfig
 == 0)

639 
__INLINE
 
ušt32_t
 
	$SysTick_CÚfig
(
ušt32_t
 
ticks
)

641 ià(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

643 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

644 
	`NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

645 
SysTick
->
VAL
 = 0;

646 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

647 
SysTick_CTRL_TICKINT_Msk
 |

648 
SysTick_CTRL_ENABLE_Msk
;

650 
	}
}

663 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm3.c

24 
	~<¡dšt.h
>

27 #ià
defšed
 ( 
__CC_ARM
 )

28 
	#__ASM
 
__asm


	)

29 
	#__INLINE
 
__šlše


	)

31 #–ià
defšed
 ( 
__ICCARM__
 )

32 
	#__ASM
 
__asm


	)

33 
	#__INLINE
 
šlše


	)

35 #–ià
defšed
 ( 
__GNUC__
 )

36 
	#__ASM
 
__asm


	)

37 
	#__INLINE
 
šlše


	)

39 #–ià
defšed
 ( 
__TASKING__
 )

40 
	#__ASM
 
__asm


	)

41 
	#__INLINE
 
šlše


	)

48 #ià
defšed
 ( 
__CC_ARM
 )

58 
__ASM
 
ušt32_t
 
	$__g‘_PSP
()

60 
mrs
 
r0
, 
p¥


61 
bx
 
Ì


62 
	}
}

72 
__ASM
 
	$__£t_PSP
(
ušt32_t
 
tİOfProcSck
)

74 
m¤
 
p¥
, 
r0


75 
bx
 
Ì


76 
	}
}

86 
__ASM
 
ušt32_t
 
	$__g‘_MSP
()

88 
mrs
 
r0
, 
m¥


89 
bx
 
Ì


90 
	}
}

100 
__ASM
 
	$__£t_MSP
(
ušt32_t
 
mašSckPoš‹r
)

102 
m¤
 
m¥
, 
r0


103 
bx
 
Ì


104 
	}
}

114 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__ASM
 
št32_t
 
	$__REVSH
(
št16_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

135 #ià(
__ARMCC_VERSION
 < 400000)

142 
__ASM
 
	$__CLREX
()

144 
ş»x


145 
	}
}

154 
__ASM
 
ušt32_t
 
	$__g‘_BASEPRI
()

156 
mrs
 
r0
, 
ba£´i


157 
bx
 
Ì


158 
	}
}

167 
__ASM
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

169 
m¤
 
ba£´i
, 
r0


170 
bx
 
Ì


171 
	}
}

180 
__ASM
 
ušt32_t
 
	$__g‘_PRIMASK
()

182 
mrs
 
r0
, 
´imask


183 
bx
 
Ì


184 
	}
}

193 
__ASM
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

195 
m¤
 
´imask
, 
r0


196 
bx
 
Ì


197 
	}
}

206 
__ASM
 
ušt32_t
 
	$__g‘_FAULTMASK
()

208 
mrs
 
r0
, 
çuÉmask


209 
bx
 
Ì


210 
	}
}

219 
__ASM
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

221 
m¤
 
çuÉmask
, 
r0


222 
bx
 
Ì


223 
	}
}

232 
__ASM
 
ušt32_t
 
	$__g‘_CONTROL
()

234 
mrs
 
r0
, 
cÚŒŞ


235 
bx
 
Ì


236 
	}
}

245 
__ASM
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒŞ
)

247 
m¤
 
cÚŒŞ
, 
r0


248 
bx
 
Ì


249 
	}
}

255 #–ià(
defšed
 (
__ICCARM__
))

257 #´agm¨
dŸg_suµ»ss
=
Pe940


266 
ušt32_t
 
	$__g‘_PSP
()

268 
	`__ASM
("mrs„0,…sp");

269 
	`__ASM
("bx†r");

270 
	}
}

280 
	$__£t_PSP
(
ušt32_t
 
tİOfProcSck
)

282 
	`__ASM
("msr…sp,„0");

283 
	`__ASM
("bx†r");

284 
	}
}

294 
ušt32_t
 
	$__g‘_MSP
()

296 
	`__ASM
("mrs„0, msp");

297 
	`__ASM
("bx†r");

298 
	}
}

308 
	$__£t_MSP
(
ušt32_t
 
tİOfMašSck
)

310 
	`__ASM
("msr msp,„0");

311 
	`__ASM
("bx†r");

312 
	}
}

322 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

324 
	`__ASM
("rev16„0,„0");

325 
	`__ASM
("bx†r");

326 
	}
}

336 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

338 
	`__ASM
("rbit„0,„0");

339 
	`__ASM
("bx†r");

340 
	}
}

350 
ušt8_t
 
	$__LDREXB
(
ušt8_t
 *
addr
)

352 
	`__ASM
("ldrexb„0, [r0]");

353 
	`__ASM
("bx†r");

354 
	}
}

364 
ušt16_t
 
	$__LDREXH
(
ušt16_t
 *
addr
)

366 
	`__ASM
("ldrexh„0, [r0]");

367 
	`__ASM
("bx†r");

368 
	}
}

378 
ušt32_t
 
	$__LDREXW
(
ušt32_t
 *
addr
)

380 
	`__ASM
("ldrex„0, [r0]");

381 
	`__ASM
("bx†r");

382 
	}
}

393 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
)

395 
	`__ASM
("strexb„0,„0, [r1]");

396 
	`__ASM
("bx†r");

397 
	}
}

408 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
)

410 
	`__ASM
("strexh„0,„0, [r1]");

411 
	`__ASM
("bx†r");

412 
	}
}

423 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, ušt32_ˆ*
addr
)

425 
	`__ASM
("strex„0,„0, [r1]");

426 
	`__ASM
("bx†r");

427 
	}
}

429 #´agm¨
dŸg_deçuÉ
=
Pe940


432 #–ià(
defšed
 (
__GNUC__
))

442 
ušt32_t
 
	$__g‘_PSP
(è
	`__©Œibu‹__
ĞĞ
Çked
 ) );

443 
ušt32_t
 
	$__g‘_PSP
()

445 
ušt32_t
 
»suÉ
=0;

447 
__ASM
 volatile ("MRS %0,…sp\n\t"

449 "BX†¸ \n\t" : "ô" (
»suÉ
) );

450 (
»suÉ
);

451 
	}
}

461 
	$__£t_PSP
(
ušt32_t
 
tİOfProcSck
è
	`__©Œibu‹__
ĞĞ
Çked
 ) );

462 
	$__£t_PSP
(
ušt32_t
 
tİOfProcSck
)

464 
__ASM
 volatile ("MSR…sp, %0\n\t"

465 "BX†¸ \n\t" : : "r" (
tİOfProcSck
) );

466 
	}
}

476 
ušt32_t
 
	$__g‘_MSP
(è
	`__©Œibu‹__
ĞĞ
Çked
 ) );

477 
ušt32_t
 
	$__g‘_MSP
()

479 
ušt32_t
 
»suÉ
=0;

481 
__ASM
 volatile ("MRS %0, msp\n\t"

483 "BX†¸ \n\t" : "ô" (
»suÉ
) );

484 (
»suÉ
);

485 
	}
}

495 
	$__£t_MSP
(
ušt32_t
 
tİOfMašSck
è
	`__©Œibu‹__
ĞĞ
Çked
 ) );

496 
	$__£t_MSP
(
ušt32_t
 
tİOfMašSck
)

498 
__ASM
 volatile ("MSR msp, %0\n\t"

499 "BX†¸ \n\t" : : "r" (
tİOfMašSck
) );

500 
	}
}

509 
ušt32_t
 
	$__g‘_BASEPRI
()

511 
ušt32_t
 
»suÉ
=0;

513 
__ASM
 vŞ©("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

514 (
»suÉ
);

515 
	}
}

524 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

526 
__ASM
 vŞ©("MSR ba£´i, %0" : : "r" (
v®ue
) );

527 
	}
}

536 
ušt32_t
 
	$__g‘_PRIMASK
()

538 
ušt32_t
 
»suÉ
=0;

540 
__ASM
 vŞ©("MRS %0,…rimask" : "ô" (
»suÉ
) );

541 (
»suÉ
);

542 
	}
}

551 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

553 
__ASM
 vŞ©("MSR…rimask, %0" : : "r" (
´iMask
) );

554 
	}
}

563 
ušt32_t
 
	$__g‘_FAULTMASK
()

565 
ušt32_t
 
»suÉ
=0;

567 
__ASM
 vŞ©("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

568 (
»suÉ
);

569 
	}
}

578 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

580 
__ASM
 vŞ©("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

581 
	}
}

590 
ušt32_t
 
	$__g‘_CONTROL
()

592 
ušt32_t
 
»suÉ
=0;

594 
__ASM
 vŞ©("MRS %0, cÚŒŞ" : "ô" (
»suÉ
) );

595 (
»suÉ
);

596 
	}
}

605 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒŞ
)

607 
__ASM
 vŞ©("MSR cÚŒŞ, %0" : : "r" (
cÚŒŞ
) );

608 
	}
}

619 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

621 
ušt32_t
 
»suÉ
=0;

623 
__ASM
 vŞ©("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

624 (
»suÉ
);

625 
	}
}

635 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

637 
ušt32_t
 
»suÉ
=0;

639 
__ASM
 vŞ©("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

640 (
»suÉ
);

641 
	}
}

651 
št32_t
 
	$__REVSH
(
št16_t
 
v®ue
)

653 
ušt32_t
 
»suÉ
=0;

655 
__ASM
 vŞ©("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

656 (
»suÉ
);

657 
	}
}

667 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

669 
ušt32_t
 
»suÉ
=0;

671 
__ASM
 vŞ©("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

672 (
»suÉ
);

673 
	}
}

683 
ušt8_t
 
	$__LDREXB
(
ušt8_t
 *
addr
)

685 
ušt8_t
 
»suÉ
=0;

687 
__ASM
 vŞ©("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

688 (
»suÉ
);

689 
	}
}

699 
ušt16_t
 
	$__LDREXH
(
ušt16_t
 *
addr
)

701 
ušt16_t
 
»suÉ
=0;

703 
__ASM
 vŞ©("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

704 (
»suÉ
);

705 
	}
}

715 
ušt32_t
 
	$__LDREXW
(
ušt32_t
 *
addr
)

717 
ušt32_t
 
»suÉ
=0;

719 
__ASM
 vŞ©("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

720 (
»suÉ
);

721 
	}
}

732 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
)

734 
ušt32_t
 
»suÉ
=0;

736 
__ASM
 vŞ©("¡»xb %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

737 (
»suÉ
);

738 
	}
}

749 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
)

751 
ušt32_t
 
»suÉ
=0;

753 
__ASM
 vŞ©("¡»xh %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

754 (
»suÉ
);

755 
	}
}

766 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, ušt32_ˆ*
addr
)

768 
ušt32_t
 
»suÉ
=0;

770 
__ASM
 vŞ©("¡»x %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

771 (
»suÉ
);

772 
	}
}

775 #–ià(
defšed
 (
__TASKING__
))

	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm3.h

23 #ià
defšed
 ( 
__ICCARM__
 )

24 #´agm¨
sy¡em_šşude


27 #ifdeà
__ılu¥lus


31 #iâdeà
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

75 
	#__CM3_CMSIS_VERSION_MAIN
 (0x02è

	)

76 
	#__CM3_CMSIS_VERSION_SUB
 (0x10è

	)

77 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16è| 
__CM3_CMSIS_VERSION_SUB
è

	)

79 
	#__CORTEX_M
 (0x03è

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

86 #–ià
defšed
 ( 
__ICCARM__
 )

87 
	#__ASM
 
__asm


	)

88 
	#__INLINE
 
šlše


	)

90 #–ià
defšed
 ( 
__GNUC__
 )

91 
	#__ASM
 
__asm


	)

92 
	#__INLINE
 
šlše


	)

94 #–ià
defšed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
šlše


	)

101 
	#__FPU_USED
 0

	)

103 #ià
defšed
 ( 
__CC_ARM
 )

104 #ià
defšed
 
__TARGET_FPU_VFP


107 #–ià
defšed
 ( 
__ICCARM__
 )

108 #ià
defšed
 
__ARMVFP__


112 #–ià
defšed
 ( 
__GNUC__
 )

113 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

117 #–ià
defšed
 ( 
__TASKING__
 )

121 
	~<¡dšt.h
>

122 
	~"cÜe_cmIn¡r.h
"

123 
	~"cÜe_cmFunc.h
"

127 #iâdeà
__CMSIS_GENERIC


129 #iâdeà
__CORE_CM3_H_DEPENDANT


130 
	#__CORE_CM3_H_DEPENDANT


	)

133 #ià
defšed
 
__CHECK_DEVICE_DEFINES


134 #iâdeà
__CM3_REV


135 
	#__CM3_REV
 0x0200

	)

139 #iâdeà
__MPU_PRESENT


140 
	#__MPU_PRESENT
 0

	)

144 #iâdeà
__NVIC_PRIO_BITS


145 
	#__NVIC_PRIO_BITS
 4

	)

149 #iâdeà
__V’dÜ_SysTickCÚfig


150 
	#__V’dÜ_SysTickCÚfig
 0

	)

156 #ifdeà
__ılu¥lus


157 
	#__I
 vŞ©

	)

159 
	#__I
 vŞ©cÚ¡

	)

161 
	#__O
 vŞ©

	)

162 
	#__IO
 vŞ©

	)

193 #ià(
__CORTEX_M
 != 0x04)

194 
ušt32_t
 
_»£rved0
:27;

196 
ušt32_t
 
_»£rved0
:16;

197 
ušt32_t
 
GE
:4;

198 
ušt32_t
 
_»£rved1
:7;

200 
ušt32_t
 
Q
:1;

201 
ušt32_t
 
V
:1;

202 
ušt32_t
 
C
:1;

203 
ušt32_t
 
Z
:1;

204 
ušt32_t
 
N
:1;

205 } 
b
;

206 
ušt32_t
 
w
;

207 } 
	tAPSR_Ty³
;

216 
ušt32_t
 
	mISR
:9;

217 
ušt32_t
 
	m_»£rved0
:23;

218 } 
	mb
;

219 
ušt32_t
 
	mw
;

220 } 
	tIPSR_Ty³
;

229 
ušt32_t
 
	mISR
:9;

230 #ià(
__CORTEX_M
 != 0x04)

231 
ušt32_t
 
	m_»£rved0
:15;

233 
ušt32_t
 
	m_»£rved0
:7;

234 
ušt32_t
 
	mGE
:4;

235 
ušt32_t
 
	m_»£rved1
:4;

237 
ušt32_t
 
	mT
:1;

238 
ušt32_t
 
	mIT
:2;

239 
ušt32_t
 
	mQ
:1;

240 
ušt32_t
 
	mV
:1;

241 
ušt32_t
 
	mC
:1;

242 
ušt32_t
 
	mZ
:1;

243 
ušt32_t
 
	mN
:1;

244 } 
	mb
;

245 
ušt32_t
 
	mw
;

246 } 
	txPSR_Ty³
;

255 
ušt32_t
 
	mnPRIV
:1;

256 
ušt32_t
 
	mSPSEL
:1;

257 
ušt32_t
 
	mFPCA
:1;

258 
ušt32_t
 
	m_»£rved0
:29;

259 } 
	mb
;

260 
ušt32_t
 
	mw
;

261 } 
	tCONTROL_Ty³
;

276 
__IO
 
ušt32_t
 
	mISER
[8];

277 
ušt32_t
 
	mRESERVED0
[24];

278 
__IO
 
ušt32_t
 
	mICER
[8];

279 
ušt32_t
 
	mRSERVED1
[24];

280 
__IO
 
ušt32_t
 
	mISPR
[8];

281 
ušt32_t
 
	mRESERVED2
[24];

282 
__IO
 
ušt32_t
 
	mICPR
[8];

283 
ušt32_t
 
	mRESERVED3
[24];

284 
__IO
 
ušt32_t
 
	mIABR
[8];

285 
ušt32_t
 
	mRESERVED4
[56];

286 
__IO
 
ušt8_t
 
	mIP
[240];

287 
ušt32_t
 
	mRESERVED5
[644];

288 
__O
 
ušt32_t
 
	mSTIR
;

289 } 
	tNVIC_Ty³
;

292 
	#NVIC_STIR_INTID_Pos
 0

	)

293 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
è

	)

308 
__I
 
ušt32_t
 
	mCPUID
;

309 
__IO
 
ušt32_t
 
	mICSR
;

310 
__IO
 
ušt32_t
 
	mVTOR
;

311 
__IO
 
ušt32_t
 
	mAIRCR
;

312 
__IO
 
ušt32_t
 
	mSCR
;

313 
__IO
 
ušt32_t
 
	mCCR
;

314 
__IO
 
ušt8_t
 
	mSHP
[12];

315 
__IO
 
ušt32_t
 
	mSHCSR
;

316 
__IO
 
ušt32_t
 
	mCFSR
;

317 
__IO
 
ušt32_t
 
	mHFSR
;

318 
__IO
 
ušt32_t
 
	mDFSR
;

319 
__IO
 
ušt32_t
 
	mMMFAR
;

320 
__IO
 
ušt32_t
 
	mBFAR
;

321 
__IO
 
ušt32_t
 
	mAFSR
;

322 
__I
 
ušt32_t
 
	mPFR
[2];

323 
__I
 
ušt32_t
 
	mDFR
;

324 
__I
 
ušt32_t
 
	mADR
;

325 
__I
 
ušt32_t
 
	mMMFR
[4];

326 
__I
 
ušt32_t
 
	mISAR
[5];

327 
ušt32_t
 
	mRESERVED0
[5];

328 
__IO
 
ušt32_t
 
	mCPACR
;

329 } 
	tSCB_Ty³
;

332 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

333 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

335 
	#SCB_CPUID_VARIANT_Pos
 20

	)

336 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

338 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

339 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

341 
	#SCB_CPUID_PARTNO_Pos
 4

	)

342 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

344 
	#SCB_CPUID_REVISION_Pos
 0

	)

345 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
è

	)

348 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

349 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

351 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

352 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

354 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

355 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

357 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

358 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

360 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

361 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

363 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

364 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

366 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

367 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

369 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

370 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

372 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

373 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

375 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

376 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
è

	)

379 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

380 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

383 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

384 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

386 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

387 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

389 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

390 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

392 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

393 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

395 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

396 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

398 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

399 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

401 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

402 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
è

	)

405 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

406 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

408 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

409 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

411 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

412 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

415 
	#SCB_CCR_STKALIGN_Pos
 9

	)

416 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

418 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

419 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

421 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

422 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

424 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

425 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

427 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

428 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

430 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

431 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
è

	)

434 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

435 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

437 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

438 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

440 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

441 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

443 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

444 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

446 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

447 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

449 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

450 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

452 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

453 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

455 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

456 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

458 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

459 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

461 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

462 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

464 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

465 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

467 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

468 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

470 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

471 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

473 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

474 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
è

	)

477 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

478 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

480 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

481 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

483 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

484 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
è

	)

487 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

488 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

490 
	#SCB_HFSR_FORCED_Pos
 30

	)

491 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

493 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

494 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

497 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

498 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

500 
	#SCB_DFSR_VCATCH_Pos
 3

	)

501 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

503 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

504 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

506 
	#SCB_DFSR_BKPT_Pos
 1

	)

507 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

509 
	#SCB_DFSR_HALTED_Pos
 0

	)

510 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
è

	)

525 
ušt32_t
 
	mRESERVED0
[1];

526 
__I
 
ušt32_t
 
	mICTR
;

527 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

528 
__IO
 
ušt32_t
 
	mACTLR
;

530 
ušt32_t
 
	mRESERVED1
[1];

532 } 
	tSCnSCB_Ty³
;

535 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

536 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
è

	)

540 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

541 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

543 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

544 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

546 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

547 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
è

	)

562 
__IO
 
ušt32_t
 
	mCTRL
;

563 
__IO
 
ušt32_t
 
	mLOAD
;

564 
__IO
 
ušt32_t
 
	mVAL
;

565 
__I
 
ušt32_t
 
	mCALIB
;

566 } 
	tSysTick_Ty³
;

569 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

570 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

572 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

573 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

575 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

576 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

578 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

579 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
è

	)

582 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

583 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
è

	)

586 
	#SysTick_VAL_CURRENT_Pos
 0

	)

587 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

590 
	#SysTick_CALIB_NOREF_Pos
 31

	)

591 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

593 
	#SysTick_CALIB_SKEW_Pos
 30

	)

594 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

596 
	#SysTick_CALIB_TENMS_Pos
 0

	)

597 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

612 
__O
 union

614 
__O
 
ušt8_t
 
	mu8
;

615 
__O
 
ušt16_t
 
	mu16
;

616 
__O
 
ušt32_t
 
	mu32
;

617 } 
	mPORT
 [32];

618 
ušt32_t
 
	mRESERVED0
[864];

619 
__IO
 
ušt32_t
 
	mTER
;

620 
ušt32_t
 
	mRESERVED1
[15];

621 
__IO
 
ušt32_t
 
	mTPR
;

622 
ušt32_t
 
	mRESERVED2
[15];

623 
__IO
 
ušt32_t
 
	mTCR
;

624 } 
	tITM_Ty³
;

627 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

628 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
è

	)

631 
	#ITM_TCR_BUSY_Pos
 23

	)

632 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

634 
	#ITM_TCR_T¿ûBusID_Pos
 16

	)

635 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

637 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

638 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

640 
	#ITM_TCR_TSP»sÿË_Pos
 8

	)

641 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

643 
	#ITM_TCR_SWOENA_Pos
 4

	)

644 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

646 
	#ITM_TCR_TXENA_Pos
 3

	)

647 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
è

	)

649 
	#ITM_TCR_SYNCENA_Pos
 2

	)

650 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

652 
	#ITM_TCR_TSENA_Pos
 1

	)

653 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

655 
	#ITM_TCR_ITMENA_Pos
 0

	)

656 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
è

	)

661 #ià(
__MPU_PRESENT
 == 1)

672 
__I
 
ušt32_t
 
	mTYPE
;

673 
__IO
 
ušt32_t
 
	mCTRL
;

674 
__IO
 
ušt32_t
 
	mRNR
;

675 
__IO
 
ušt32_t
 
	mRBAR
;

676 
__IO
 
ušt32_t
 
	mRASR
;

677 
__IO
 
ušt32_t
 
	mRBAR_A1
;

678 
__IO
 
ušt32_t
 
	mRASR_A1
;

679 
__IO
 
ušt32_t
 
	mRBAR_A2
;

680 
__IO
 
ušt32_t
 
	mRASR_A2
;

681 
__IO
 
ušt32_t
 
	mRBAR_A3
;

682 
__IO
 
ušt32_t
 
	mRASR_A3
;

683 } 
	tMPU_Ty³
;

686 
	#MPU_TYPE_IREGION_Pos
 16

	)

687 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

689 
	#MPU_TYPE_DREGION_Pos
 8

	)

690 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

692 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

693 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
è

	)

696 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

697 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

699 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

700 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

702 
	#MPU_CTRL_ENABLE_Pos
 0

	)

703 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
è

	)

706 
	#MPU_RNR_REGION_Pos
 0

	)

707 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
è

	)

710 
	#MPU_RBAR_ADDR_Pos
 5

	)

711 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

713 
	#MPU_RBAR_VALID_Pos
 4

	)

714 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

716 
	#MPU_RBAR_REGION_Pos
 0

	)

717 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
è

	)

720 
	#MPU_RASR_ATTRS_Pos
 16

	)

721 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

723 
	#MPU_RASR_SRD_Pos
 8

	)

724 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

726 
	#MPU_RASR_SIZE_Pos
 1

	)

727 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

729 
	#MPU_RASR_ENABLE_Pos
 0

	)

730 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
è

	)

746 
__IO
 
ušt32_t
 
	mDHCSR
;

747 
__O
 
ušt32_t
 
	mDCRSR
;

748 
__IO
 
ušt32_t
 
	mDCRDR
;

749 
__IO
 
ušt32_t
 
	mDEMCR
;

750 } 
	tCÜeDebug_Ty³
;

753 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16

	)

754 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

756 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

757 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

759 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

760 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

762 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

763 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

765 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18

	)

766 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

768 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17

	)

769 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

771 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16

	)

772 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

774 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

775 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

777 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

778 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

780 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2

	)

781 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

783 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1

	)

784 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

786 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

787 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CÜeDebug_DHCSR_C_DEBUGEN_Pos
è

	)

790 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16

	)

791 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

793 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0

	)

794 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CÜeDebug_DCRSR_REGSEL_Pos
è

	)

797 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24

	)

798 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

800 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19

	)

801 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

803 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18

	)

804 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

806 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17

	)

807 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

809 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16

	)

810 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

812 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

813 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

815 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9

	)

816 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

818 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

819 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

821 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7

	)

822 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

824 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

825 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

827 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

828 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

830 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4

	)

831 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

833 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

834 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CORERESET_Pos
è

	)

844 
	#SCS_BASE
 (0xE000E000ULè

	)

845 
	#ITM_BASE
 (0xE0000000ULè

	)

846 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

847 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

848 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

849 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

851 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

852 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

853 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

854 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

855 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

856 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

858 #ià(
__MPU_PRESENT
 == 1)

859 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

860 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

896 
__INLINE
 
	$NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

898 
ušt32_t
 
»g_v®ue
;

899 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07);

901 
»g_v®ue
 = 
SCB
->
AIRCR
;

902 
»g_v®ue
 &ğ~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

903 
»g_v®ue
 = (reg_value |

904 ((
ušt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

905 (
PriÜ™yGroupTmp
 << 8));

906 
SCB
->
AIRCR
 = 
»g_v®ue
;

907 
	}
}

917 
__INLINE
 
ušt32_t
 
	$NVIC_G‘PriÜ™yGroupšg
()

919  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
);

920 
	}
}

930 
__INLINE
 
	$NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

932 
NVIC
->
ISER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

933 
	}
}

943 
__INLINE
 
	$NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

945 
NVIC
->
ICER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

946 
	}
}

958 
__INLINE
 
ušt32_t
 
	$NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

960 ((
ušt32_t
è((
NVIC
->
ISPR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

961 
	}
}

971 
__INLINE
 
	$NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

973 
NVIC
->
ISPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

974 
	}
}

984 
__INLINE
 
	$NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

986 
NVIC
->
ICPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

987 
	}
}

997 
__INLINE
 
ušt32_t
 
	$NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

999 ((
ušt32_t
)((
NVIC
->
IABR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1000 
	}
}

1014 
__INLINE
 
	$NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1016 if(
IRQn
 < 0) {

1017 
SCB
->
SHP
[((
ušt32_t
)(
IRQn
è& 0xF)-4] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1019 
NVIC
->
IP
[(
ušt32_t
)(
IRQn
)] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1020 
	}
}

1035 
__INLINE
 
ušt32_t
 
	$NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1038 if(
IRQn
 < 0) {

1039 ((
ušt32_t
)(
SCB
->
SHP
[((ušt32_t)(
IRQn
è& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1041 ((
ušt32_t
)(
NVIC
->
IP
[(ušt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1042 
	}
}

1059 
__INLINE
 
ušt32_t
 
	$NVIC_EncodePriÜ™y
 (
ušt32_t
 
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1061 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1062 
ušt32_t
 
P»em±PriÜ™yB™s
;

1063 
ušt32_t
 
SubPriÜ™yB™s
;

1065 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1066 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1069 ((
P»em±PriÜ™y
 & ((1 << (
P»em±PriÜ™yB™s
)è- 1)è<< 
SubPriÜ™yB™s
) |

1070 ((
SubPriÜ™y
 & ((1 << (
SubPriÜ™yB™s
 )) - 1)))

1072 
	}
}

1089 
__INLINE
 
	$NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
)

1091 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1092 
ušt32_t
 
P»em±PriÜ™yB™s
;

1093 
ušt32_t
 
SubPriÜ™yB™s
;

1095 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1096 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1098 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& ((1 << (
P»em±PriÜ™yB™s
)) - 1);

1099 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & ((1 << (
SubPriÜ™yB™s
 )) - 1);

1100 
	}
}

1107 
__INLINE
 
	$NVIC_Sy¡emRe£t
()

1109 
	`__DSB
();

1111 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1112 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1113 
SCB_AIRCR_SYSRESETREQ_Msk
);

1114 
	`__DSB
();

1116 
	}
}

1128 #ià(
__V’dÜ_SysTickCÚfig
 == 0)

1139 
__INLINE
 
ušt32_t
 
	$SysTick_CÚfig
(
ušt32_t
 
ticks
)

1141 ià(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1143 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1144 
	`NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1145 
SysTick
->
VAL
 = 0;

1146 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1147 
SysTick_CTRL_TICKINT_Msk
 |

1148 
SysTick_CTRL_ENABLE_Msk
;

1150 
	}
}

1164 vŞ©
št32_t
 
ITM_RxBufãr
;

1165 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1177 
__INLINE
 
ušt32_t
 
	$ITM_S’dCh¬
 (
ušt32_t
 
ch
)

1179 ià((
CÜeDebug
->
DEMCR
 & 
CÜeDebug_DEMCR_TRCENA_Msk
) &&

1180 (
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1181 (
ITM
->
TER
 & (1UL << 0) ) )

1183 
ITM
->
PORT
[0].
u32
 == 0);

1184 
ITM
->
PORT
[0].
u8
 = (
ušt8_t
è
ch
;

1186  (
ch
);

1187 
	}
}

1199 
__INLINE
 
št32_t
 
	$ITM_ReûiveCh¬
 () {

1200 
št32_t
 
ch
 = -1;

1202 ià(
ITM_RxBufãr
 !ğ
ITM_RXBUFFER_EMPTY
) {

1203 
ch
 = 
ITM_RxBufãr
;

1204 
ITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1207  (
ch
);

1208 
	}
}

1219 
__INLINE
 
št32_t
 
	$ITM_CheckCh¬
 () {

1221 ià(
ITM_RxBufãr
 =ğ
ITM_RXBUFFER_EMPTY
) {

1226 
	}
}

1234 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm4.h

23 #ià
defšed
 ( 
__ICCARM__
 )

24 #´agm¨
sy¡em_šşude


27 #ifdeà
__ılu¥lus


31 #iâdeà
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02è

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10è

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16è| 
__CM4_CMSIS_VERSION_SUB
è

	)

80 
	#__CORTEX_M
 (0x04è

	)

83 #ià 
defšed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__šlše


	)

87 #–ià
defšed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
šlše


	)

91 #–ià
defšed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
šlše


	)

95 #–ià
defšed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
šlše


	)

102 #ià
defšed
 ( 
__CC_ARM
 )

103 #ià
defšed
 
__TARGET_FPU_VFP


104 #ià(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #–ià
defšed
 ( 
__ICCARM__
 )

115 #ià
defšed
 
__ARMVFP__


116 #ià(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #–ià
defšed
 ( 
__GNUC__
 )

127 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

128 #ià(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #–ià
defšed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<¡dšt.h
>

144 
	~<cÜe_cmIn¡r.h
>

145 
	~<cÜe_cmFunc.h
>

146 
	~<cÜe_cm4_simd.h
>

150 #iâdeà
__CMSIS_GENERIC


152 #iâdeà
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #ià
defšed
 
__CHECK_DEVICE_DEFINES


157 #iâdeà
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #iâdeà
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #iâdeà
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #iâdeà
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #iâdeà
__V’dÜ_SysTickCÚfig


178 
	#__V’dÜ_SysTickCÚfig
 0

	)

184 #ifdeà
__ılu¥lus


185 
	#__I
 vŞ©

	)

187 
	#__I
 vŞ©cÚ¡

	)

189 
	#__O
 vŞ©

	)

190 
	#__IO
 vŞ©

	)

222 #ià(
__CORTEX_M
 != 0x04)

223 
ušt32_t
 
_»£rved0
:27;

225 
ušt32_t
 
_»£rved0
:16;

226 
ušt32_t
 
GE
:4;

227 
ušt32_t
 
_»£rved1
:7;

229 
ušt32_t
 
Q
:1;

230 
ušt32_t
 
V
:1;

231 
ušt32_t
 
C
:1;

232 
ušt32_t
 
Z
:1;

233 
ušt32_t
 
N
:1;

234 } 
b
;

235 
ušt32_t
 
w
;

236 } 
	tAPSR_Ty³
;

245 
ušt32_t
 
ISR
:9;

246 
ušt32_t
 
_»£rved0
:23;

247 } 
b
;

248 
ušt32_t
 
w
;

249 } 
	tIPSR_Ty³
;

258 
ušt32_t
 
ISR
:9;

259 #ià(
__CORTEX_M
 != 0x04)

260 
ušt32_t
 
_»£rved0
:15;

262 
ušt32_t
 
_»£rved0
:7;

263 
ušt32_t
 
GE
:4;

264 
ušt32_t
 
_»£rved1
:4;

266 
ušt32_t
 
T
:1;

267 
ušt32_t
 
IT
:2;

268 
ušt32_t
 
Q
:1;

269 
ušt32_t
 
V
:1;

270 
ušt32_t
 
C
:1;

271 
ušt32_t
 
Z
:1;

272 
ušt32_t
 
N
:1;

273 } 
b
;

274 
ušt32_t
 
w
;

275 } 
	txPSR_Ty³
;

284 
ušt32_t
 
nPRIV
:1;

285 
ušt32_t
 
SPSEL
:1;

286 
ušt32_t
 
FPCA
:1;

287 
ušt32_t
 
_»£rved0
:29;

288 } 
b
;

289 
ušt32_t
 
w
;

290 } 
	tCONTROL_Ty³
;

305 
__IO
 
ušt32_t
 
ISER
[8];

306 
ušt32_t
 
RESERVED0
[24];

307 
__IO
 
ušt32_t
 
ICER
[8];

308 
ušt32_t
 
RSERVED1
[24];

309 
__IO
 
ušt32_t
 
ISPR
[8];

310 
ušt32_t
 
RESERVED2
[24];

311 
__IO
 
ušt32_t
 
ICPR
[8];

312 
ušt32_t
 
RESERVED3
[24];

313 
__IO
 
ušt32_t
 
IABR
[8];

314 
ušt32_t
 
RESERVED4
[56];

315 
__IO
 
ušt8_t
 
IP
[240];

316 
ušt32_t
 
RESERVED5
[644];

317 
__O
 
ušt32_t
 
STIR
;

318 } 
	tNVIC_Ty³
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
è

	)

337 
__I
 
ušt32_t
 
CPUID
;

338 
__IO
 
ušt32_t
 
ICSR
;

339 
__IO
 
ušt32_t
 
VTOR
;

340 
__IO
 
ušt32_t
 
AIRCR
;

341 
__IO
 
ušt32_t
 
SCR
;

342 
__IO
 
ušt32_t
 
CCR
;

343 
__IO
 
ušt8_t
 
SHP
[12];

344 
__IO
 
ušt32_t
 
SHCSR
;

345 
__IO
 
ušt32_t
 
CFSR
;

346 
__IO
 
ušt32_t
 
HFSR
;

347 
__IO
 
ušt32_t
 
DFSR
;

348 
__IO
 
ušt32_t
 
MMFAR
;

349 
__IO
 
ušt32_t
 
BFAR
;

350 
__IO
 
ušt32_t
 
AFSR
;

351 
__I
 
ušt32_t
 
PFR
[2];

352 
__I
 
ušt32_t
 
DFR
;

353 
__I
 
ušt32_t
 
ADR
;

354 
__I
 
ušt32_t
 
MMFR
[4];

355 
__I
 
ušt32_t
 
ISAR
[5];

356 
ušt32_t
 
RESERVED0
[5];

357 
__IO
 
ušt32_t
 
CPACR
;

358 } 
	tSCB_Ty³
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
è

	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
è

	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
è

	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
è

	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
è

	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
è

	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
è

	)

554 
ušt32_t
 
RESERVED0
[1];

555 
__I
 
ušt32_t
 
ICTR
;

556 
__IO
 
ušt32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty³
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
è

	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
è

	)

592 
__IO
 
ušt32_t
 
CTRL
;

593 
__IO
 
ušt32_t
 
LOAD
;

594 
__IO
 
ušt32_t
 
VAL
;

595 
__I
 
ušt32_t
 
CALIB
;

596 } 
	tSysTick_Ty³
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
è

	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
è

	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

642 
__O
 union

644 
__O
 
ušt8_t
 
u8
;

645 
__O
 
ušt16_t
 
u16
;

646 
__O
 
ušt32_t
 
u32
;

647 } 
PORT
 [32];

648 
ušt32_t
 
RESERVED0
[864];

649 
__IO
 
ušt32_t
 
TER
;

650 
ušt32_t
 
RESERVED1
[15];

651 
__IO
 
ušt32_t
 
TPR
;

652 
ušt32_t
 
RESERVED2
[15];

653 
__IO
 
ušt32_t
 
TCR
;

654 } 
	tITM_Ty³
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
è

	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

664 
	#ITM_TCR_T¿ûBusID_Pos
 16

	)

665 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

670 
	#ITM_TCR_TSP»sÿË_Pos
 8

	)

671 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
è

	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
è

	)

691 #ià(
__MPU_PRESENT
 == 1)

702 
__I
 
ušt32_t
 
TYPE
;

703 
__IO
 
ušt32_t
 
CTRL
;

704 
__IO
 
ušt32_t
 
RNR
;

705 
__IO
 
ušt32_t
 
RBAR
;

706 
__IO
 
ušt32_t
 
RASR
;

707 
__IO
 
ušt32_t
 
RBAR_A1
;

708 
__IO
 
ušt32_t
 
RASR_A1
;

709 
__IO
 
ušt32_t
 
RBAR_A2
;

710 
__IO
 
ušt32_t
 
RASR_A2
;

711 
__IO
 
ušt32_t
 
RBAR_A3
;

712 
__IO
 
ušt32_t
 
RASR_A3
;

713 } 
	tMPU_Ty³
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
è

	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
è

	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
è

	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
è

	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
è

	)

766 #ià(
__FPU_PRESENT
 == 1)

777 
ušt32_t
 
RESERVED0
[1];

778 
__IO
 
ušt32_t
 
FPCCR
;

779 
__IO
 
ušt32_t
 
FPCAR
;

780 
__IO
 
ušt32_t
 
FPDSCR
;

781 
__I
 
ušt32_t
 
MVFR0
;

782 
__I
 
ušt32_t
 
MVFR1
;

783 } 
	tFPU_Ty³
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos
è

	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

831 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

834 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24

	)

835 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

837 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20

	)

838 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

843 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

846 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8

	)

847 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

849 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4

	)

850 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

852 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_»gi¡”s_Pos
è

	)

856 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos
è

	)

882 
__IO
 
ušt32_t
 
DHCSR
;

883 
__O
 
ušt32_t
 
DCRSR
;

884 
__IO
 
ušt32_t
 
DCRDR
;

885 
__IO
 
ušt32_t
 
DEMCR
;

886 } 
	tCÜeDebug_Ty³
;

889 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

892 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

895 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

898 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

901 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

904 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

907 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

910 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

913 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

916 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

919 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

922 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CÜeDebug_DHCSR_C_DEBUGEN_Pos
è

	)

926 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

929 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CÜeDebug_DCRSR_REGSEL_Pos
è

	)

933 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

936 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

939 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

942 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

945 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

948 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

951 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

954 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

957 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

960 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

963 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

966 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

969 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CORERESET_Pos
è

	)

980 
	#SCS_BASE
 (0xE000E000ULè

	)

981 
	#ITM_BASE
 (0xE0000000ULè

	)

982 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

992 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

994 #ià(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

996 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

999 #ià(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1001 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1039 
ušt32_t
 
»g_v®ue
;

1040 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07);

1042 
»g_v®ue
 = 
SCB
->
AIRCR
;

1043 
»g_v®ue
 &ğ~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
»g_v®ue
 = (reg_value |

1045 ((
ušt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriÜ™yGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
»g_v®ue
;

1058 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1074 
NVIC
->
ISER
[(
ušt32_t
)((
št32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1087 
NVIC
->
ICER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1102 ((
ušt32_t
è((
NVIC
->
ISPR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1141 ((
ušt32_t
)((
NVIC
->
IABR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ušt32_t
)(
IRQn
è& 0xF)-4] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ušt32_t
)(
IRQn
)] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ušt32_t
)(
SCB
->
SHP
[((ušt32_t)(
IRQn
è& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ušt32_t
)(
NVIC
->
IP
[(ušt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1203 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1204 
ušt32_t
 
P»em±PriÜ™yB™s
;

1205 
ušt32_t
 
SubPriÜ™yB™s
;

1207 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
P»em±PriÜ™y
 & ((1 << (
P»em±PriÜ™yB™s
)è- 1)è<< 
SubPriÜ™yB™s
) |

1212 ((
SubPriÜ™y
 & ((1 << (
SubPriÜ™yB™s
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
)

1233 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1234 
ušt32_t
 
P»em±PriÜ™yB™s
;

1235 
ušt32_t
 
SubPriÜ™yB™s
;

1237 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& ((1 << (
P»em±PriÜ™yB™s
)) - 1);

1241 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & ((1 << (
SubPriÜ™yB™s
 )) - 1);

1249 
__INLINE
 
NVIC_Sy¡emRe£t
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #ià(
__V’dÜ_SysTickCÚfig
 == 0)

1281 
__INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1283 ià(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vŞ©
št32_t
 
ITM_RxBufãr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1321 ià((
	gCÜeDebug
->
	gDEMCR
 & 
	gCÜeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ušt8_t
è
ch
;

1328  (
	gch
);

1341 
__INLINE
 
št32_t
 
ITM_ReûiveCh¬
 () {

1342 
št32_t
 
	gch
 = -1;

1344 ià(
	gITM_RxBufãr
 !ğ
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufãr
;

1346 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
št32_t
 
ITM_CheckCh¬
 () {

1363 ià(
	gITM_RxBufãr
 =ğ
ITM_RXBUFFER_EMPTY
) {

1376 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm4_simd.h

24 #ifdeà
__ılu¥lus


28 #iâdeà
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #ià 
defšed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__§dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__§dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__§sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__s§x


	)

78 
	#__QSAX
 
__q§x


	)

79 
	#__SHSAX
 
__sh§x


	)

80 
	#__USAX
 
__u§x


	)

81 
	#__UQSAX
 
__uq§x


	)

82 
	#__UHSAX
 
__uh§x


	)

83 
	#__USAD8
 
__u§d8


	)

84 
	#__USADA8
 
__u§da8


	)

85 
	#__SSAT16
 
__s§t16


	)

86 
	#__USAT16
 
__u§t16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smÏd


	)

94 
	#__SMLADX
 
__smÏdx


	)

95 
	#__SMLALD
 
__smÏld


	)

96 
	#__SMLALDX
 
__smÏldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__sml¦d


	)

102 
	#__SMLSLDX
 
__sml¦dx


	)

103 
	#__SEL
 
__£l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èĞ((((
ušt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ušt32_t
)(
ARG2
)è<< (
ARG3
)è& 0xFFFF0000ULè)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èĞ((((
ušt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ušt32_t
)(
ARG2
)è>> (
ARG3
)è& 0x0000FFFFULè)

	)

118 #–ià
defšed
 ( 
__ICCARM__
 )

121 
	~<cmsis_Ÿr.h
>

190 #–ià
defšed
 ( 
__GNUC__
 )

194 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

196 
ušt32_t
 
»suÉ
;

198 
__ASM
 vŞ©("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

199 (
»suÉ
);

200 
	}
}

202 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

204 
ušt32_t
 
»suÉ
;

206 
__ASM
 vŞ©("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

207 (
»suÉ
);

208 
	}
}

210 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

212 
ušt32_t
 
»suÉ
;

214 
__ASM
 vŞ©("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

215 (
»suÉ
);

216 
	}
}

218 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

220 
ušt32_t
 
»suÉ
;

222 
__ASM
 vŞ©("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

223 (
»suÉ
);

224 
	}
}

226 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

228 
ušt32_t
 
»suÉ
;

230 
__ASM
 vŞ©("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

231 (
»suÉ
);

232 
	}
}

234 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

236 
ušt32_t
 
»suÉ
;

238 
__ASM
 vŞ©("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

239 (
»suÉ
);

240 
	}
}

243 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

245 
ušt32_t
 
»suÉ
;

247 
__ASM
 vŞ©("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

248 (
»suÉ
);

249 
	}
}

251 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

253 
ušt32_t
 
»suÉ
;

255 
__ASM
 vŞ©("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

256 (
»suÉ
);

257 
	}
}

259 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

261 
ušt32_t
 
»suÉ
;

263 
__ASM
 vŞ©("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

264 (
»suÉ
);

265 
	}
}

267 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

269 
ušt32_t
 
»suÉ
;

271 
__ASM
 vŞ©("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

272 (
»suÉ
);

273 
	}
}

275 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

277 
ušt32_t
 
»suÉ
;

279 
__ASM
 vŞ©("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

280 (
»suÉ
);

281 
	}
}

283 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

285 
ušt32_t
 
»suÉ
;

287 
__ASM
 vŞ©("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

288 (
»suÉ
);

289 
	}
}

292 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

294 
ušt32_t
 
»suÉ
;

296 
__ASM
 vŞ©("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

297 (
»suÉ
);

298 
	}
}

300 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

302 
ušt32_t
 
»suÉ
;

304 
__ASM
 vŞ©("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

305 (
»suÉ
);

306 
	}
}

308 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

310 
ušt32_t
 
»suÉ
;

312 
__ASM
 vŞ©("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

313 (
»suÉ
);

314 
	}
}

316 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

318 
ušt32_t
 
»suÉ
;

320 
__ASM
 vŞ©("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

321 (
»suÉ
);

322 
	}
}

324 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vŞ©("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

329 (
»suÉ
);

330 
	}
}

332 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

334 
ušt32_t
 
»suÉ
;

336 
__ASM
 vŞ©("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

337 (
»suÉ
);

338 
	}
}

340 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

342 
ušt32_t
 
»suÉ
;

344 
__ASM
 vŞ©("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

345 (
»suÉ
);

346 
	}
}

348 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vŞ©("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

353 (
»suÉ
);

354 
	}
}

356 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

358 
ušt32_t
 
»suÉ
;

360 
__ASM
 vŞ©("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

361 (
»suÉ
);

362 
	}
}

364 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vŞ©("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

369 (
»suÉ
);

370 
	}
}

372 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

374 
ušt32_t
 
»suÉ
;

376 
__ASM
 vŞ©("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

377 (
»suÉ
);

378 
	}
}

380 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vŞ©("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

385 (
»suÉ
);

386 
	}
}

388 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vŞ©("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

393 (
»suÉ
);

394 
	}
}

396 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

398 
ušt32_t
 
»suÉ
;

400 
__ASM
 vŞ©("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

401 (
»suÉ
);

402 
	}
}

404 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

406 
ušt32_t
 
»suÉ
;

408 
__ASM
 vŞ©("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

409 (
»suÉ
);

410 
	}
}

412 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

414 
ušt32_t
 
»suÉ
;

416 
__ASM
 vŞ©("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

417 (
»suÉ
);

418 
	}
}

420 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

422 
ušt32_t
 
»suÉ
;

424 
__ASM
 vŞ©("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

425 (
»suÉ
);

426 
	}
}

428 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

430 
ušt32_t
 
»suÉ
;

432 
__ASM
 vŞ©("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

433 (
»suÉ
);

434 
	}
}

436 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

438 
ušt32_t
 
»suÉ
;

440 
__ASM
 vŞ©("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

441 (
»suÉ
);

442 
	}
}

444 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

446 
ušt32_t
 
»suÉ
;

448 
__ASM
 vŞ©("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

449 (
»suÉ
);

450 
	}
}

452 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

454 
ušt32_t
 
»suÉ
;

456 
__ASM
 vŞ©("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

457 (
»suÉ
);

458 
	}
}

460 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

462 
ušt32_t
 
»suÉ
;

464 
__ASM
 vŞ©("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

465 (
»suÉ
);

466 
	}
}

468 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

470 
ušt32_t
 
»suÉ
;

472 
__ASM
 vŞ©("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

473 (
»suÉ
);

474 
	}
}

476 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

478 
ušt32_t
 
»suÉ
;

480 
__ASM
 vŞ©("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

481 (
»suÉ
);

482 
	}
}

484 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

486 
ušt32_t
 
»suÉ
;

488 
__ASM
 vŞ©("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

489 (
»suÉ
);

490 
	}
}

492 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
, ušt32_ˆ
İ3
)

494 
ušt32_t
 
»suÉ
;

496 
__ASM
 vŞ©("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
), "r" (
İ3
) );

497 (
»suÉ
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
İ1
)

516 
ušt32_t
 
»suÉ
;

518 
__ASM
 vŞ©("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
İ1
));

519 (
»suÉ
);

520 
	}
}

522 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

524 
ušt32_t
 
»suÉ
;

526 
__ASM
 vŞ©("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

527 (
»suÉ
);

528 
	}
}

530 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
İ1
)

532 
ušt32_t
 
»suÉ
;

534 
__ASM
 vŞ©("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
İ1
));

535 (
»suÉ
);

536 
	}
}

538 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

540 
ušt32_t
 
»suÉ
;

542 
__ASM
 vŞ©("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

543 (
»suÉ
);

544 
	}
}

546 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

548 
ušt32_t
 
»suÉ
;

550 
__ASM
 vŞ©("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

551 (
»suÉ
);

552 
	}
}

554 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

556 
ušt32_t
 
»suÉ
;

558 
__ASM
 vŞ©("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

559 (
»suÉ
);

560 
	}
}

562 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
, ušt32_ˆ
İ3
)

564 
ušt32_t
 
»suÉ
;

566 
__ASM
 vŞ©("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
), "r" (
İ3
) );

567 (
»suÉ
);

568 
	}
}

570 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
, ušt32_ˆ
İ3
)

572 
ušt32_t
 
»suÉ
;

574 
__ASM
 vŞ©("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
), "r" (
İ3
) );

575 (
»suÉ
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vŞ©("smÏld %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vŞ©("smÏldx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

590 })

	)

592 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

594 
ušt32_t
 
»suÉ
;

596 
__ASM
 vŞ©("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

597 (
»suÉ
);

598 
	}
}

600 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

602 
ušt32_t
 
»suÉ
;

604 
__ASM
 vŞ©("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

605 (
»suÉ
);

606 
	}
}

608 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
, ušt32_ˆ
İ3
)

610 
ušt32_t
 
»suÉ
;

612 
__ASM
 vŞ©("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
), "r" (
İ3
) );

613 (
»suÉ
);

614 
	}
}

616 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
, ušt32_ˆ
İ3
)

618 
ušt32_t
 
»suÉ
;

620 
__ASM
 vŞ©("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
), "r" (
İ3
) );

621 (
»suÉ
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vŞ©("sml¦d %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vŞ©("sml¦dx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

636 })

	)

638 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

640 
ušt32_t
 
»suÉ
;

642 
__ASM
 vŞ©("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

643 (
»suÉ
);

644 
	}
}

646 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

648 
ušt32_t
 
»suÉ
;

650 
__ASM
 vŞ©("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

651 (
»suÉ
);

652 
	}
}

654 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB
(
ušt32_t
 
İ1
, ušt32_ˆ
İ2
)

656 
ušt32_t
 
»suÉ
;

658 
__ASM
 vŞ©("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
İ1
), "r" (
İ2
) );

659 (
»suÉ
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 ià(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #–ià
defšed
 ( 
__TASKING__
 )

699 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cmFunc.h

24 #iâdeà
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

52 
ušt32_t
 
__»gCÚŒŞ
 
	`__ASM
("control");

53 (
__»gCÚŒŞ
);

54 
	}
}

63 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒŞ
)

65 
ušt32_t
 
__»gCÚŒŞ
 
	`__ASM
("control");

66 
__»gCÚŒŞ
 = 
cÚŒŞ
;

67 
	}
}

76 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

78 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

79 (
__»gIPSR
);

80 
	}
}

89 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

91 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

92 (
__»gAPSR
);

93 
	}
}

102 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

104 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

105 (
__»gXPSR
);

106 
	}
}

115 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

117 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

118 (
__»gProûssSckPoš‹r
);

119 
	}
}

128 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tİOfProcSck
)

130 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

131 
__»gProûssSckPoš‹r
 = 
tİOfProcSck
;

132 
	}
}

141 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

154 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tİOfMašSck
)

156 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

157 
__»gMašSckPoš‹r
 = 
tİOfMašSck
;

158 
	}
}

167 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

169 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

170 (
__»gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

182 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

183 
__»gPriMask
 = (
´iMask
);

184 
	}
}

187 #ià (
__CORTEX_M
 >= 0x03)

194 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

202 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

211 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

213 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

214 (
__»gBa£Pri
);

215 
	}
}

224 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

226 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

227 
__»gBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

239 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

240 (
__»gFauÉMask
);

241 
	}
}

250 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

252 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

253 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

254 
	}
}

259 #ià (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

269 #ià(
__FPU_PRESENT
 =ğ1è&& (
__FPU_USED
 == 1)

270 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

271 (
__»gåsü
);

275 
	}
}

284 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

286 #ià(
__FPU_PRESENT
 =ğ1è&& (
__FPU_USED
 == 1)

287 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

288 
__»gåsü
 = (
åsü
);

290 
	}
}

295 #–ià
defšed
 ( 
__ICCARM__
 )

298 
	~<cmsis_Ÿr.h
>

300 #–ià
defšed
 ( 
__GNUC__
 )

308 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_œq
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_œq
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

333 
ušt32_t
 
»suÉ
;

335 
__ASM
 vŞ©("MRS %0, cÚŒŞ" : "ô" (
»suÉ
) );

336 (
»suÉ
);

337 
	}
}

346 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒŞ
)

348 
__ASM
 vŞ©("MSR cÚŒŞ, %0" : : "r" (
cÚŒŞ
) );

349 
	}
}

358 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

360 
ušt32_t
 
»suÉ
;

362 
__ASM
 vŞ©("MRS %0, ip¤" : "ô" (
»suÉ
) );

363 (
»suÉ
);

364 
	}
}

373 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

375 
ušt32_t
 
»suÉ
;

377 
__ASM
 vŞ©("MRS %0,‡p¤" : "ô" (
»suÉ
) );

378 (
»suÉ
);

379 
	}
}

388 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vŞ©("MRS %0, xp¤" : "ô" (
»suÉ
) );

393 (
»suÉ
);

394 
	}
}

403 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

405 
ušt32_t
 
»suÉ
;

407 
__ASM
 vŞ©("MRS %0,…¥\n" : "ô" (
»suÉ
) );

408 (
»suÉ
);

409 
	}
}

418 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tİOfProcSck
)

420 
__ASM
 vŞ©("MSR…¥, %0\n" : : "r" (
tİOfProcSck
) );

421 
	}
}

430 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

432 
ušt32_t
 
»suÉ
;

434 
__ASM
 vŞ©("MRS %0, m¥\n" : "ô" (
»suÉ
) );

435 (
»suÉ
);

436 
	}
}

445 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tİOfMašSck
)

447 
__ASM
 vŞ©("MSR m¥, %0\n" : : "r" (
tİOfMašSck
) );

448 
	}
}

457 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

459 
ušt32_t
 
»suÉ
;

461 
__ASM
 vŞ©("MRS %0,…rimask" : "ô" (
»suÉ
) );

462 (
»suÉ
);

463 
	}
}

472 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

474 
__ASM
 vŞ©("MSR…rimask, %0" : : "r" (
´iMask
) );

475 
	}
}

478 #ià (
__CORTEX_M
 >= 0x03)

485 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_çuÉ_œq
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_çuÉ_œq
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

510 
ušt32_t
 
»suÉ
;

512 
__ASM
 vŞ©("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

513 (
»suÉ
);

514 
	}
}

523 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

525 
__ASM
 vŞ©("MSR ba£´i, %0" : : "r" (
v®ue
) );

526 
	}
}

535 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

537 
ušt32_t
 
»suÉ
;

539 
__ASM
 vŞ©("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

540 (
»suÉ
);

541 
	}
}

550 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

552 
__ASM
 vŞ©("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

553 
	}
}

558 #ià (
__CORTEX_M
 == 0x04)

566 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

568 #ià(
__FPU_PRESENT
 =ğ1è&& (
__FPU_USED
 == 1)

569 
ušt32_t
 
»suÉ
;

571 
__ASM
 vŞ©("VMRS %0, fpsü" : "ô" (
»suÉ
) );

572 (
»suÉ
);

576 
	}
}

585 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

587 #ià(
__FPU_PRESENT
 =ğ1è&& (
__FPU_USED
 == 1)

588 
__ASM
 vŞ©("VMSR fpsü, %0" : : "r" (
åsü
) );

590 
	}
}

595 #–ià
defšed
 ( 
__TASKING__
 )

	@libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cmInstr.h

24 #iâdeà
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__nİ


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__wã


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(è
	`__isb
(0xF)

	)

86 
	#__DSB
(è
	`__dsb
(0xF)

	)

94 
	#__DMB
(è
	`__dmb
(0xF)

	)

104 
	#__REV
 
__»v


	)

114 
__INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

135 #ià (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb™


	)

154 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

164 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

174 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

186 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

198 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

210 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

218 
	#__CLREX
 
__ş»x


	)

229 
	#__SSAT
 
__s§t


	)

240 
	#__USAT
 
__u§t


	)

250 
	#__CLZ
 
__şz


	)

256 #–ià
defšed
 ( 
__ICCARM__
 )

259 
	~<cmsis_Ÿr.h
>

262 #–ià
defšed
 ( 
__GNUC__
 )

269 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vŞ©("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

353 (
»suÉ
);

354 
	}
}

364 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vŞ©("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

369 (
»suÉ
);

370 
	}
}

380 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vŞ©("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

385 (
»suÉ
);

386 
	}
}

389 #ià (
__CORTEX_M
 >= 0x03)

398 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

400 
ušt32_t
 
»suÉ
;

402 
__ASM
 vŞ©("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

403 (
»suÉ
);

404 
	}
}

414 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__LDREXB
(vŞ©
ušt8_t
 *
addr
)

416 
ušt8_t
 
»suÉ
;

418 
__ASM
 vŞ©("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

419 (
»suÉ
);

420 
	}
}

430 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt16_t
 
	$__LDREXH
(vŞ©
ušt16_t
 *
addr
)

432 
ušt16_t
 
»suÉ
;

434 
__ASM
 vŞ©("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

435 (
»suÉ
);

436 
	}
}

446 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__LDREXW
(vŞ©
ušt32_t
 *
addr
)

448 
ušt32_t
 
»suÉ
;

450 
__ASM
 vŞ©("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

451 (
»suÉ
);

452 
	}
}

464 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vŞ©ušt8_ˆ*
addr
)

466 
ušt32_t
 
»suÉ
;

468 
__ASM
 vŞ©("¡»xb %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

469 (
»suÉ
);

470 
	}
}

482 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vŞ©ušt16_ˆ*
addr
)

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vŞ©("¡»xh %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

487 (
»suÉ
);

488 
	}
}

500 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vŞ©ušt32_ˆ*
addr
)

502 
ušt32_t
 
»suÉ
;

504 
__ASM
 vŞ©("¡»x %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

505 (
»suÉ
);

506 
	}
}

514 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
v®ue
)

561 
ušt8_t
 
»suÉ
;

563 
__ASM
 vŞ©("şz %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

564 (
»suÉ
);

565 
	}
}

572 #–ià
defšed
 ( 
__TASKING__
 )

	@libstm/STM32F4xx_StdPeriph_Driver/inc/device_support/stm32f4xx.h

47 #iâdeà
__STM32F4xx_H


48 
	#__STM32F4xx_H


	)

50 #ifdeà
__ılu¥lus


54 #ifdeà 
USE_FULL_ASSERT


64 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

66 
as£¹_çed
(
ušt8_t
* 
fe
, 
ušt32_t
 
lše
);

68 
	#as£¹_·¿m
(
ex´
è(()0)

	)

80 #ià!
defšed
 (
STM32F4XX
)

81 
	#STM32F4XX


	)

88 #ià!
defšed
 (
STM32F4XX
)

92 #ià!
defšed
 (
USE_STDPERIPH_DRIVER
)

109 #ià!
defšed
 (
HSE_VALUE
)

110 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

117 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

118 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

121 #ià!
defšed
 (
HSI_VALUE
)

122 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

128 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01è

	)

129 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x00è

	)

130 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00è

	)

131 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00è

	)

132 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

133 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

134 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

135 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

148 
	#__CM4_REV
 0x0001

	)

149 
	#__MPU_PRESENT
 1

	)

150 
	#__NVIC_PRIO_BITS
 4

	)

151 
	#__V’dÜ_SysTickCÚfig
 0

	)

152 
	#__FPU_PRESENT
 1

	)

158 
	eIRQn


161 
	gNÚMaskabËIÁ_IRQn
 = -14,

162 
	gMemÜyMªagem’t_IRQn
 = -12,

163 
	gBusFauÉ_IRQn
 = -11,

164 
	gU§geFauÉ_IRQn
 = -10,

165 
	gSVC®l_IRQn
 = -5,

166 
	gDebugMÚ™Ü_IRQn
 = -4,

167 
	gP’dSV_IRQn
 = -2,

168 
	gSysTick_IRQn
 = -1,

170 
	gWWDG_IRQn
 = 0,

171 
	gPVD_IRQn
 = 1,

172 
	gTAMP_STAMP_IRQn
 = 2,

173 
	gRTC_WKUP_IRQn
 = 3,

174 
	gFLASH_IRQn
 = 4,

175 
	gRCC_IRQn
 = 5,

176 
	gEXTI0_IRQn
 = 6,

177 
	gEXTI1_IRQn
 = 7,

178 
	gEXTI2_IRQn
 = 8,

179 
	gEXTI3_IRQn
 = 9,

180 
	gEXTI4_IRQn
 = 10,

181 
	gDMA1_SŒ—m0_IRQn
 = 11,

182 
	gDMA1_SŒ—m1_IRQn
 = 12,

183 
	gDMA1_SŒ—m2_IRQn
 = 13,

184 
	gDMA1_SŒ—m3_IRQn
 = 14,

185 
	gDMA1_SŒ—m4_IRQn
 = 15,

186 
	gDMA1_SŒ—m5_IRQn
 = 16,

187 
	gDMA1_SŒ—m6_IRQn
 = 17,

188 
	gADC_IRQn
 = 18,

189 
	gCAN1_TX_IRQn
 = 19,

190 
	gCAN1_RX0_IRQn
 = 20,

191 
	gCAN1_RX1_IRQn
 = 21,

192 
	gCAN1_SCE_IRQn
 = 22,

193 
	gEXTI9_5_IRQn
 = 23,

194 
	gTIM1_BRK_TIM9_IRQn
 = 24,

195 
	gTIM1_UP_TIM10_IRQn
 = 25,

196 
	gTIM1_TRG_COM_TIM11_IRQn
 = 26,

197 
	gTIM1_CC_IRQn
 = 27,

198 
	gTIM2_IRQn
 = 28,

199 
	gTIM3_IRQn
 = 29,

200 
	gTIM4_IRQn
 = 30,

201 
	gI2C1_EV_IRQn
 = 31,

202 
	gI2C1_ER_IRQn
 = 32,

203 
	gI2C2_EV_IRQn
 = 33,

204 
	gI2C2_ER_IRQn
 = 34,

205 
	gSPI1_IRQn
 = 35,

206 
	gSPI2_IRQn
 = 36,

207 
	gUSART1_IRQn
 = 37,

208 
	gUSART2_IRQn
 = 38,

209 
	gUSART3_IRQn
 = 39,

210 
	gEXTI15_10_IRQn
 = 40,

211 
	gRTC_AÏrm_IRQn
 = 41,

212 
	gOTG_FS_WKUP_IRQn
 = 42,

213 
	gTIM8_BRK_TIM12_IRQn
 = 43,

214 
	gTIM8_UP_TIM13_IRQn
 = 44,

215 
	gTIM8_TRG_COM_TIM14_IRQn
 = 45,

216 
	gTIM8_CC_IRQn
 = 46,

217 
	gDMA1_SŒ—m7_IRQn
 = 47,

218 
	gFSMC_IRQn
 = 48,

219 
	gSDIO_IRQn
 = 49,

220 
	gTIM5_IRQn
 = 50,

221 
	gSPI3_IRQn
 = 51,

222 
	gUART4_IRQn
 = 52,

223 
	gUART5_IRQn
 = 53,

224 
	gTIM6_DAC_IRQn
 = 54,

225 
	gTIM7_IRQn
 = 55,

226 
	gDMA2_SŒ—m0_IRQn
 = 56,

227 
	gDMA2_SŒ—m1_IRQn
 = 57,

228 
	gDMA2_SŒ—m2_IRQn
 = 58,

229 
	gDMA2_SŒ—m3_IRQn
 = 59,

230 
	gDMA2_SŒ—m4_IRQn
 = 60,

231 
	gETH_IRQn
 = 61,

232 
	gETH_WKUP_IRQn
 = 62,

233 
	gCAN2_TX_IRQn
 = 63,

234 
	gCAN2_RX0_IRQn
 = 64,

235 
	gCAN2_RX1_IRQn
 = 65,

236 
	gCAN2_SCE_IRQn
 = 66,

237 
	gOTG_FS_IRQn
 = 67,

238 
	gDMA2_SŒ—m5_IRQn
 = 68,

239 
	gDMA2_SŒ—m6_IRQn
 = 69,

240 
	gDMA2_SŒ—m7_IRQn
 = 70,

241 
	gUSART6_IRQn
 = 71,

242 
	gI2C3_EV_IRQn
 = 72,

243 
	gI2C3_ER_IRQn
 = 73,

244 
	gOTG_HS_EP1_OUT_IRQn
 = 74,

245 
	gOTG_HS_EP1_IN_IRQn
 = 75,

246 
	gOTG_HS_WKUP_IRQn
 = 76,

247 
	gOTG_HS_IRQn
 = 77,

248 
	gDCMI_IRQn
 = 78,

249 
	gCRYP_IRQn
 = 79,

250 
	gHASH_RNG_IRQn
 = 80,

251 
	gFPU_IRQn
 = 81

252 } 
	tIRQn_Ty³
;

258 
	~"cÜe_cm4.h
"

259 
	~"sy¡em_¡m32f4xx.h
"

260 
	~<¡dšt.h
>

266 
št32_t
 
	ts32
;

267 
št16_t
 
	ts16
;

268 
št8_t
 
	ts8
;

270 cÚ¡ 
	tšt32_t
 
	tsc32
;

271 cÚ¡ 
	tšt16_t
 
	tsc16
;

272 cÚ¡ 
	tšt8_t
 
	tsc8
;

274 
__IO
 
	tšt32_t
 
	tvs32
;

275 
__IO
 
	tšt16_t
 
	tvs16
;

276 
__IO
 
	tšt8_t
 
	tvs8
;

278 
__I
 
	tšt32_t
 
	tvsc32
;

279 
__I
 
	tšt16_t
 
	tvsc16
;

280 
__I
 
	tšt8_t
 
	tvsc8
;

282 
ušt32_t
 
	tu32
;

283 
ušt16_t
 
	tu16
;

284 
ušt8_t
 
	tu8
;

286 cÚ¡ 
	tušt32_t
 
	tuc32
;

287 cÚ¡ 
	tušt16_t
 
	tuc16
;

288 cÚ¡ 
	tušt8_t
 
	tuc8
;

290 
__IO
 
	tušt32_t
 
	tvu32
;

291 
__IO
 
	tušt16_t
 
	tvu16
;

292 
__IO
 
	tušt8_t
 
	tvu8
;

294 
__I
 
	tušt32_t
 
	tvuc32
;

295 
__I
 
	tušt16_t
 
	tvuc16
;

296 
__I
 
	tušt8_t
 
	tvuc8
;

298 ’um {
	gRESET
 = 0, 
	gSET
 = !
RESET
} 
	tFÏgStus
, 
	tITStus
;

300 ’um {
	gDISABLE
 = 0, 
	gENABLE
 = !
DISABLE
} 
	tFunùiÚ®S‹
;

301 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ğ
DISABLE
è|| ((STATEè=ğ
ENABLE
))

	)

303 ’um {
	gERROR
 = 0, 
	gSUCCESS
 = !
ERROR
} 
	tE¼ÜStus
;

319 
__IO
 
ušt32_t
 
	gSR
;

320 
__IO
 
ušt32_t
 
	gCR1
;

321 
__IO
 
ušt32_t
 
	gCR2
;

322 
__IO
 
ušt32_t
 
	gSMPR1
;

323 
__IO
 
ušt32_t
 
	gSMPR2
;

324 
__IO
 
ušt32_t
 
	gJOFR1
;

325 
__IO
 
ušt32_t
 
	gJOFR2
;

326 
__IO
 
ušt32_t
 
	gJOFR3
;

327 
__IO
 
ušt32_t
 
	gJOFR4
;

328 
__IO
 
ušt32_t
 
	gHTR
;

329 
__IO
 
ušt32_t
 
	gLTR
;

330 
__IO
 
ušt32_t
 
	gSQR1
;

331 
__IO
 
ušt32_t
 
	gSQR2
;

332 
__IO
 
ušt32_t
 
	gSQR3
;

333 
__IO
 
ušt32_t
 
	gJSQR
;

334 
__IO
 
ušt32_t
 
	gJDR1
;

335 
__IO
 
ušt32_t
 
	gJDR2
;

336 
__IO
 
ušt32_t
 
	gJDR3
;

337 
__IO
 
ušt32_t
 
	gJDR4
;

338 
__IO
 
ušt32_t
 
	gDR
;

339 } 
	tADC_Ty³Def
;

343 
__IO
 
ušt32_t
 
	gCSR
;

344 
__IO
 
ušt32_t
 
	gCCR
;

345 
__IO
 
ušt32_t
 
	gCDR
;

347 } 
	tADC_CommÚ_Ty³Def
;

356 
__IO
 
ušt32_t
 
	gTIR
;

357 
__IO
 
ušt32_t
 
	gTDTR
;

358 
__IO
 
ušt32_t
 
	gTDLR
;

359 
__IO
 
ušt32_t
 
	gTDHR
;

360 } 
	tCAN_TxMaBox_Ty³Def
;

368 
__IO
 
ušt32_t
 
	gRIR
;

369 
__IO
 
ušt32_t
 
	gRDTR
;

370 
__IO
 
ušt32_t
 
	gRDLR
;

371 
__IO
 
ušt32_t
 
	gRDHR
;

372 } 
	tCAN_FIFOMaBox_Ty³Def
;

380 
__IO
 
ušt32_t
 
	gFR1
;

381 
__IO
 
ušt32_t
 
	gFR2
;

382 } 
	tCAN_F‹rRegi¡”_Ty³Def
;

390 
__IO
 
ušt32_t
 
	gMCR
;

391 
__IO
 
ušt32_t
 
	gMSR
;

392 
__IO
 
ušt32_t
 
	gTSR
;

393 
__IO
 
ušt32_t
 
	gRF0R
;

394 
__IO
 
ušt32_t
 
	gRF1R
;

395 
__IO
 
ušt32_t
 
	gIER
;

396 
__IO
 
ušt32_t
 
	gESR
;

397 
__IO
 
ušt32_t
 
	gBTR
;

398 
ušt32_t
 
	gRESERVED0
[88];

399 
CAN_TxMaBox_Ty³Def
 
	gsTxMaBox
[3];

400 
CAN_FIFOMaBox_Ty³Def
 
	gsFIFOMaBox
[2];

401 
ušt32_t
 
	gRESERVED1
[12];

402 
__IO
 
ušt32_t
 
	gFMR
;

403 
__IO
 
ušt32_t
 
	gFM1R
;

404 
ušt32_t
 
	gRESERVED2
;

405 
__IO
 
ušt32_t
 
	gFS1R
;

406 
ušt32_t
 
	gRESERVED3
;

407 
__IO
 
ušt32_t
 
	gFFA1R
;

408 
ušt32_t
 
	gRESERVED4
;

409 
__IO
 
ušt32_t
 
	gFA1R
;

410 
ušt32_t
 
	gRESERVED5
[8];

411 
CAN_F‹rRegi¡”_Ty³Def
 
	gsF‹rRegi¡”
[28];

412 } 
	tCAN_Ty³Def
;

420 
__IO
 
ušt32_t
 
	gDR
;

421 
__IO
 
ušt8_t
 
	gIDR
;

422 
ušt8_t
 
	gRESERVED0
;

423 
ušt16_t
 
	gRESERVED1
;

424 
__IO
 
ušt32_t
 
	gCR
;

425 } 
	tCRC_Ty³Def
;

433 
__IO
 
ušt32_t
 
	gCR
;

434 
__IO
 
ušt32_t
 
	gSWTRIGR
;

435 
__IO
 
ušt32_t
 
	gDHR12R1
;

436 
__IO
 
ušt32_t
 
	gDHR12L1
;

437 
__IO
 
ušt32_t
 
	gDHR8R1
;

438 
__IO
 
ušt32_t
 
	gDHR12R2
;

439 
__IO
 
ušt32_t
 
	gDHR12L2
;

440 
__IO
 
ušt32_t
 
	gDHR8R2
;

441 
__IO
 
ušt32_t
 
	gDHR12RD
;

442 
__IO
 
ušt32_t
 
	gDHR12LD
;

443 
__IO
 
ušt32_t
 
	gDHR8RD
;

444 
__IO
 
ušt32_t
 
	gDOR1
;

445 
__IO
 
ušt32_t
 
	gDOR2
;

446 
__IO
 
ušt32_t
 
	gSR
;

447 } 
	tDAC_Ty³Def
;

455 
__IO
 
ušt32_t
 
	gIDCODE
;

456 
__IO
 
ušt32_t
 
	gCR
;

457 
__IO
 
ušt32_t
 
	gAPB1FZ
;

458 
__IO
 
ušt32_t
 
	gAPB2FZ
;

459 }
	tDBGMCU_Ty³Def
;

467 
__IO
 
ušt32_t
 
	gCR
;

468 
__IO
 
ušt32_t
 
	gSR
;

469 
__IO
 
ušt32_t
 
	gRISR
;

470 
__IO
 
ušt32_t
 
	gIER
;

471 
__IO
 
ušt32_t
 
	gMISR
;

472 
__IO
 
ušt32_t
 
	gICR
;

473 
__IO
 
ušt32_t
 
	gESCR
;

474 
__IO
 
ušt32_t
 
	gESUR
;

475 
__IO
 
ušt32_t
 
	gCWSTRTR
;

476 
__IO
 
ušt32_t
 
	gCWSIZER
;

477 
__IO
 
ušt32_t
 
	gDR
;

478 } 
	tDCMI_Ty³Def
;

486 
__IO
 
ušt32_t
 
	gCR
;

487 
__IO
 
ušt32_t
 
	gNDTR
;

488 
__IO
 
ušt32_t
 
	gPAR
;

489 
__IO
 
ušt32_t
 
	gM0AR
;

490 
__IO
 
ušt32_t
 
	gM1AR
;

491 
__IO
 
ušt32_t
 
	gFCR
;

492 } 
	tDMA_SŒ—m_Ty³Def
;

496 
__IO
 
ušt32_t
 
	gLISR
;

497 
__IO
 
ušt32_t
 
	gHISR
;

498 
__IO
 
ušt32_t
 
	gLIFCR
;

499 
__IO
 
ušt32_t
 
	gHIFCR
;

500 } 
	tDMA_Ty³Def
;

508 
__IO
 
ušt32_t
 
	gMACCR
;

509 
__IO
 
ušt32_t
 
	gMACFFR
;

510 
__IO
 
ušt32_t
 
	gMACHTHR
;

511 
__IO
 
ušt32_t
 
	gMACHTLR
;

512 
__IO
 
ušt32_t
 
	gMACMIIAR
;

513 
__IO
 
ušt32_t
 
	gMACMIIDR
;

514 
__IO
 
ušt32_t
 
	gMACFCR
;

515 
__IO
 
ušt32_t
 
	gMACVLANTR
;

516 
ušt32_t
 
	gRESERVED0
[2];

517 
__IO
 
ušt32_t
 
	gMACRWUFFR
;

518 
__IO
 
ušt32_t
 
	gMACPMTCSR
;

519 
ušt32_t
 
	gRESERVED1
[2];

520 
__IO
 
ušt32_t
 
	gMACSR
;

521 
__IO
 
ušt32_t
 
	gMACIMR
;

522 
__IO
 
ušt32_t
 
	gMACA0HR
;

523 
__IO
 
ušt32_t
 
	gMACA0LR
;

524 
__IO
 
ušt32_t
 
	gMACA1HR
;

525 
__IO
 
ušt32_t
 
	gMACA1LR
;

526 
__IO
 
ušt32_t
 
	gMACA2HR
;

527 
__IO
 
ušt32_t
 
	gMACA2LR
;

528 
__IO
 
ušt32_t
 
	gMACA3HR
;

529 
__IO
 
ušt32_t
 
	gMACA3LR
;

530 
ušt32_t
 
	gRESERVED2
[40];

531 
__IO
 
ušt32_t
 
	gMMCCR
;

532 
__IO
 
ušt32_t
 
	gMMCRIR
;

533 
__IO
 
ušt32_t
 
	gMMCTIR
;

534 
__IO
 
ušt32_t
 
	gMMCRIMR
;

535 
__IO
 
ušt32_t
 
	gMMCTIMR
;

536 
ušt32_t
 
	gRESERVED3
[14];

537 
__IO
 
ušt32_t
 
	gMMCTGFSCCR
;

538 
__IO
 
ušt32_t
 
	gMMCTGFMSCCR
;

539 
ušt32_t
 
	gRESERVED4
[5];

540 
__IO
 
ušt32_t
 
	gMMCTGFCR
;

541 
ušt32_t
 
	gRESERVED5
[10];

542 
__IO
 
ušt32_t
 
	gMMCRFCECR
;

543 
__IO
 
ušt32_t
 
	gMMCRFAECR
;

544 
ušt32_t
 
	gRESERVED6
[10];

545 
__IO
 
ušt32_t
 
	gMMCRGUFCR
;

546 
ušt32_t
 
	gRESERVED7
[334];

547 
__IO
 
ušt32_t
 
	gPTPTSCR
;

548 
__IO
 
ušt32_t
 
	gPTPSSIR
;

549 
__IO
 
ušt32_t
 
	gPTPTSHR
;

550 
__IO
 
ušt32_t
 
	gPTPTSLR
;

551 
__IO
 
ušt32_t
 
	gPTPTSHUR
;

552 
__IO
 
ušt32_t
 
	gPTPTSLUR
;

553 
__IO
 
ušt32_t
 
	gPTPTSAR
;

554 
__IO
 
ušt32_t
 
	gPTPTTHR
;

555 
__IO
 
ušt32_t
 
	gPTPTTLR
;

556 
__IO
 
ušt32_t
 
	gRESERVED8
;

557 
__IO
 
ušt32_t
 
	gPTPTSSR
;

558 
ušt32_t
 
	gRESERVED9
[565];

559 
__IO
 
ušt32_t
 
	gDMABMR
;

560 
__IO
 
ušt32_t
 
	gDMATPDR
;

561 
__IO
 
ušt32_t
 
	gDMARPDR
;

562 
__IO
 
ušt32_t
 
	gDMARDLAR
;

563 
__IO
 
ušt32_t
 
	gDMATDLAR
;

564 
__IO
 
ušt32_t
 
	gDMASR
;

565 
__IO
 
ušt32_t
 
	gDMAOMR
;

566 
__IO
 
ušt32_t
 
	gDMAIER
;

567 
__IO
 
ušt32_t
 
	gDMAMFBOCR
;

568 
__IO
 
ušt32_t
 
	gDMARSWTR
;

569 
ušt32_t
 
	gRESERVED10
[8];

570 
__IO
 
ušt32_t
 
	gDMACHTDR
;

571 
__IO
 
ušt32_t
 
	gDMACHRDR
;

572 
__IO
 
ušt32_t
 
	gDMACHTBAR
;

573 
__IO
 
ušt32_t
 
	gDMACHRBAR
;

574 } 
	tETH_Ty³Def
;

582 
__IO
 
ušt32_t
 
	gIMR
;

583 
__IO
 
ušt32_t
 
	gEMR
;

584 
__IO
 
ušt32_t
 
	gRTSR
;

585 
__IO
 
ušt32_t
 
	gFTSR
;

586 
__IO
 
ušt32_t
 
	gSWIER
;

587 
__IO
 
ušt32_t
 
	gPR
;

588 } 
	tEXTI_Ty³Def
;

596 
__IO
 
ušt32_t
 
	gACR
;

597 
__IO
 
ušt32_t
 
	gKEYR
;

598 
__IO
 
ušt32_t
 
	gOPTKEYR
;

599 
__IO
 
ušt32_t
 
	gSR
;

600 
__IO
 
ušt32_t
 
	gCR
;

601 
__IO
 
ušt32_t
 
	gOPTCR
;

602 } 
	tFLASH_Ty³Def
;

610 
__IO
 
ušt32_t
 
	gBTCR
[8];

611 } 
	tFSMC_Bªk1_Ty³Def
;

619 
__IO
 
ušt32_t
 
	gBWTR
[7];

620 } 
	tFSMC_Bªk1E_Ty³Def
;

628 
__IO
 
ušt32_t
 
	gPCR2
;

629 
__IO
 
ušt32_t
 
	gSR2
;

630 
__IO
 
ušt32_t
 
	gPMEM2
;

631 
__IO
 
ušt32_t
 
	gPATT2
;

632 
ušt32_t
 
	gRESERVED0
;

633 
__IO
 
ušt32_t
 
	gECCR2
;

634 } 
	tFSMC_Bªk2_Ty³Def
;

642 
__IO
 
ušt32_t
 
	gPCR3
;

643 
__IO
 
ušt32_t
 
	gSR3
;

644 
__IO
 
ušt32_t
 
	gPMEM3
;

645 
__IO
 
ušt32_t
 
	gPATT3
;

646 
ušt32_t
 
	gRESERVED0
;

647 
__IO
 
ušt32_t
 
	gECCR3
;

648 } 
	tFSMC_Bªk3_Ty³Def
;

656 
__IO
 
ušt32_t
 
	gPCR4
;

657 
__IO
 
ušt32_t
 
	gSR4
;

658 
__IO
 
ušt32_t
 
	gPMEM4
;

659 
__IO
 
ušt32_t
 
	gPATT4
;

660 
__IO
 
ušt32_t
 
	gPIO4
;

661 } 
	tFSMC_Bªk4_Ty³Def
;

669 
__IO
 
ušt32_t
 
	gMODER
;

670 
__IO
 
ušt32_t
 
	gOTYPER
;

671 
__IO
 
ušt32_t
 
	gOSPEEDR
;

672 
__IO
 
ušt32_t
 
	gPUPDR
;

673 
__IO
 
ušt32_t
 
	gIDR
;

674 
__IO
 
ušt32_t
 
	gODR
;

675 
__IO
 
ušt16_t
 
	gBSRRL
;

676 
__IO
 
ušt16_t
 
	gBSRRH
;

677 
__IO
 
ušt32_t
 
	gLCKR
;

678 
__IO
 
ušt32_t
 
	gAFR
[2];

679 } 
	tGPIO_Ty³Def
;

687 
__IO
 
ušt32_t
 
	gMEMRMP
;

688 
__IO
 
ušt32_t
 
	gPMC
;

689 
__IO
 
ušt32_t
 
	gEXTICR
[4];

690 
ušt32_t
 
	gRESERVED
[2];

691 
__IO
 
ušt32_t
 
	gCMPCR
;

692 } 
	tSYSCFG_Ty³Def
;

700 
__IO
 
ušt16_t
 
	gCR1
;

701 
ušt16_t
 
	gRESERVED0
;

702 
__IO
 
ušt16_t
 
	gCR2
;

703 
ušt16_t
 
	gRESERVED1
;

704 
__IO
 
ušt16_t
 
	gOAR1
;

705 
ušt16_t
 
	gRESERVED2
;

706 
__IO
 
ušt16_t
 
	gOAR2
;

707 
ušt16_t
 
	gRESERVED3
;

708 
__IO
 
ušt16_t
 
	gDR
;

709 
ušt16_t
 
	gRESERVED4
;

710 
__IO
 
ušt16_t
 
	gSR1
;

711 
ušt16_t
 
	gRESERVED5
;

712 
__IO
 
ušt16_t
 
	gSR2
;

713 
ušt16_t
 
	gRESERVED6
;

714 
__IO
 
ušt16_t
 
	gCCR
;

715 
ušt16_t
 
	gRESERVED7
;

716 
__IO
 
ušt16_t
 
	gTRISE
;

717 
ušt16_t
 
	gRESERVED8
;

718 } 
	tI2C_Ty³Def
;

726 
__IO
 
ušt32_t
 
	gKR
;

727 
__IO
 
ušt32_t
 
	gPR
;

728 
__IO
 
ušt32_t
 
	gRLR
;

729 
__IO
 
ušt32_t
 
	gSR
;

730 } 
	tIWDG_Ty³Def
;

738 
__IO
 
ušt32_t
 
	gCR
;

739 
__IO
 
ušt32_t
 
	gCSR
;

740 } 
	tPWR_Ty³Def
;

748 
__IO
 
ušt32_t
 
	gCR
;

749 
__IO
 
ušt32_t
 
	gPLLCFGR
;

750 
__IO
 
ušt32_t
 
	gCFGR
;

751 
__IO
 
ušt32_t
 
	gCIR
;

752 
__IO
 
ušt32_t
 
	gAHB1RSTR
;

753 
__IO
 
ušt32_t
 
	gAHB2RSTR
;

754 
__IO
 
ušt32_t
 
	gAHB3RSTR
;

755 
ušt32_t
 
	gRESERVED0
;

756 
__IO
 
ušt32_t
 
	gAPB1RSTR
;

757 
__IO
 
ušt32_t
 
	gAPB2RSTR
;

758 
ušt32_t
 
	gRESERVED1
[2];

759 
__IO
 
ušt32_t
 
	gAHB1ENR
;

760 
__IO
 
ušt32_t
 
	gAHB2ENR
;

761 
__IO
 
ušt32_t
 
	gAHB3ENR
;

762 
ušt32_t
 
	gRESERVED2
;

763 
__IO
 
ušt32_t
 
	gAPB1ENR
;

764 
__IO
 
ušt32_t
 
	gAPB2ENR
;

765 
ušt32_t
 
	gRESERVED3
[2];

766 
__IO
 
ušt32_t
 
	gAHB1LPENR
;

767 
__IO
 
ušt32_t
 
	gAHB2LPENR
;

768 
__IO
 
ušt32_t
 
	gAHB3LPENR
;

769 
ušt32_t
 
	gRESERVED4
;

770 
__IO
 
ušt32_t
 
	gAPB1LPENR
;

771 
__IO
 
ušt32_t
 
	gAPB2LPENR
;

772 
ušt32_t
 
	gRESERVED5
[2];

773 
__IO
 
ušt32_t
 
	gBDCR
;

774 
__IO
 
ušt32_t
 
	gCSR
;

775 
ušt32_t
 
	gRESERVED6
[2];

776 
__IO
 
ušt32_t
 
	gSSCGR
;

777 
__IO
 
ušt32_t
 
	gPLLI2SCFGR
;

778 } 
	tRCC_Ty³Def
;

786 
__IO
 
ušt32_t
 
	gTR
;

787 
__IO
 
ušt32_t
 
	gDR
;

788 
__IO
 
ušt32_t
 
	gCR
;

789 
__IO
 
ušt32_t
 
	gISR
;

790 
__IO
 
ušt32_t
 
	gPRER
;

791 
__IO
 
ušt32_t
 
	gWUTR
;

792 
__IO
 
ušt32_t
 
	gCALIBR
;

793 
__IO
 
ušt32_t
 
	gALRMAR
;

794 
__IO
 
ušt32_t
 
	gALRMBR
;

795 
__IO
 
ušt32_t
 
	gWPR
;

796 
__IO
 
ušt32_t
 
	gSSR
;

797 
__IO
 
ušt32_t
 
	gSHIFTR
;

798 
__IO
 
ušt32_t
 
	gTSTR
;

799 
__IO
 
ušt32_t
 
	gTSDR
;

800 
__IO
 
ušt32_t
 
	gTSSSR
;

801 
__IO
 
ušt32_t
 
	gCALR
;

802 
__IO
 
ušt32_t
 
	gTAFCR
;

803 
__IO
 
ušt32_t
 
	gALRMASSR
;

804 
__IO
 
ušt32_t
 
	gALRMBSSR
;

805 
ušt32_t
 
	gRESERVED7
;

806 
__IO
 
ušt32_t
 
	gBKP0R
;

807 
__IO
 
ušt32_t
 
	gBKP1R
;

808 
__IO
 
ušt32_t
 
	gBKP2R
;

809 
__IO
 
ušt32_t
 
	gBKP3R
;

810 
__IO
 
ušt32_t
 
	gBKP4R
;

811 
__IO
 
ušt32_t
 
	gBKP5R
;

812 
__IO
 
ušt32_t
 
	gBKP6R
;

813 
__IO
 
ušt32_t
 
	gBKP7R
;

814 
__IO
 
ušt32_t
 
	gBKP8R
;

815 
__IO
 
ušt32_t
 
	gBKP9R
;

816 
__IO
 
ušt32_t
 
	gBKP10R
;

817 
__IO
 
ušt32_t
 
	gBKP11R
;

818 
__IO
 
ušt32_t
 
	gBKP12R
;

819 
__IO
 
ušt32_t
 
	gBKP13R
;

820 
__IO
 
ušt32_t
 
	gBKP14R
;

821 
__IO
 
ušt32_t
 
	gBKP15R
;

822 
__IO
 
ušt32_t
 
	gBKP16R
;

823 
__IO
 
ušt32_t
 
	gBKP17R
;

824 
__IO
 
ušt32_t
 
	gBKP18R
;

825 
__IO
 
ušt32_t
 
	gBKP19R
;

826 } 
	tRTC_Ty³Def
;

834 
__IO
 
ušt32_t
 
	gPOWER
;

835 
__IO
 
ušt32_t
 
	gCLKCR
;

836 
__IO
 
ušt32_t
 
	gARG
;

837 
__IO
 
ušt32_t
 
	gCMD
;

838 
__I
 
ušt32_t
 
	gRESPCMD
;

839 
__I
 
ušt32_t
 
	gRESP1
;

840 
__I
 
ušt32_t
 
	gRESP2
;

841 
__I
 
ušt32_t
 
	gRESP3
;

842 
__I
 
ušt32_t
 
	gRESP4
;

843 
__IO
 
ušt32_t
 
	gDTIMER
;

844 
__IO
 
ušt32_t
 
	gDLEN
;

845 
__IO
 
ušt32_t
 
	gDCTRL
;

846 
__I
 
ušt32_t
 
	gDCOUNT
;

847 
__I
 
ušt32_t
 
	gSTA
;

848 
__IO
 
ušt32_t
 
	gICR
;

849 
__IO
 
ušt32_t
 
	gMASK
;

850 
ušt32_t
 
	gRESERVED0
[2];

851 
__I
 
ušt32_t
 
	gFIFOCNT
;

852 
ušt32_t
 
	gRESERVED1
[13];

853 
__IO
 
ušt32_t
 
	gFIFO
;

854 } 
	tSDIO_Ty³Def
;

862 
__IO
 
ušt16_t
 
	gCR1
;

863 
ušt16_t
 
	gRESERVED0
;

864 
__IO
 
ušt16_t
 
	gCR2
;

865 
ušt16_t
 
	gRESERVED1
;

866 
__IO
 
ušt16_t
 
	gSR
;

867 
ušt16_t
 
	gRESERVED2
;

868 
__IO
 
ušt16_t
 
	gDR
;

869 
ušt16_t
 
	gRESERVED3
;

870 
__IO
 
ušt16_t
 
	gCRCPR
;

871 
ušt16_t
 
	gRESERVED4
;

872 
__IO
 
ušt16_t
 
	gRXCRCR
;

873 
ušt16_t
 
	gRESERVED5
;

874 
__IO
 
ušt16_t
 
	gTXCRCR
;

875 
ušt16_t
 
	gRESERVED6
;

876 
__IO
 
ušt16_t
 
	gI2SCFGR
;

877 
ušt16_t
 
	gRESERVED7
;

878 
__IO
 
ušt16_t
 
	gI2SPR
;

879 
ušt16_t
 
	gRESERVED8
;

880 } 
	tSPI_Ty³Def
;

888 
__IO
 
ušt16_t
 
	gCR1
;

889 
ušt16_t
 
	gRESERVED0
;

890 
__IO
 
ušt16_t
 
	gCR2
;

891 
ušt16_t
 
	gRESERVED1
;

892 
__IO
 
ušt16_t
 
	gSMCR
;

893 
ušt16_t
 
	gRESERVED2
;

894 
__IO
 
ušt16_t
 
	gDIER
;

895 
ušt16_t
 
	gRESERVED3
;

896 
__IO
 
ušt16_t
 
	gSR
;

897 
ušt16_t
 
	gRESERVED4
;

898 
__IO
 
ušt16_t
 
	gEGR
;

899 
ušt16_t
 
	gRESERVED5
;

900 
__IO
 
ušt16_t
 
	gCCMR1
;

901 
ušt16_t
 
	gRESERVED6
;

902 
__IO
 
ušt16_t
 
	gCCMR2
;

903 
ušt16_t
 
	gRESERVED7
;

904 
__IO
 
ušt16_t
 
	gCCER
;

905 
ušt16_t
 
	gRESERVED8
;

906 
__IO
 
ušt32_t
 
	gCNT
;

907 
__IO
 
ušt16_t
 
	gPSC
;

908 
ušt16_t
 
	gRESERVED9
;

909 
__IO
 
ušt32_t
 
	gARR
;

910 
__IO
 
ušt16_t
 
	gRCR
;

911 
ušt16_t
 
	gRESERVED10
;

912 
__IO
 
ušt32_t
 
	gCCR1
;

913 
__IO
 
ušt32_t
 
	gCCR2
;

914 
__IO
 
ušt32_t
 
	gCCR3
;

915 
__IO
 
ušt32_t
 
	gCCR4
;

916 
__IO
 
ušt16_t
 
	gBDTR
;

917 
ušt16_t
 
	gRESERVED11
;

918 
__IO
 
ušt16_t
 
	gDCR
;

919 
ušt16_t
 
	gRESERVED12
;

920 
__IO
 
ušt16_t
 
	gDMAR
;

921 
ušt16_t
 
	gRESERVED13
;

922 
__IO
 
ušt16_t
 
	gOR
;

923 
ušt16_t
 
	gRESERVED14
;

924 } 
	tTIM_Ty³Def
;

932 
__IO
 
ušt16_t
 
	gSR
;

933 
ušt16_t
 
	gRESERVED0
;

934 
__IO
 
ušt16_t
 
	gDR
;

935 
ušt16_t
 
	gRESERVED1
;

936 
__IO
 
ušt16_t
 
	gBRR
;

937 
ušt16_t
 
	gRESERVED2
;

938 
__IO
 
ušt16_t
 
	gCR1
;

939 
ušt16_t
 
	gRESERVED3
;

940 
__IO
 
ušt16_t
 
	gCR2
;

941 
ušt16_t
 
	gRESERVED4
;

942 
__IO
 
ušt16_t
 
	gCR3
;

943 
ušt16_t
 
	gRESERVED5
;

944 
__IO
 
ušt16_t
 
	gGTPR
;

945 
ušt16_t
 
	gRESERVED6
;

946 } 
	tUSART_Ty³Def
;

954 
__IO
 
ušt32_t
 
	gCR
;

955 
__IO
 
ušt32_t
 
	gCFR
;

956 
__IO
 
ušt32_t
 
	gSR
;

957 } 
	tWWDG_Ty³Def
;

965 
__IO
 
ušt32_t
 
	gCR
;

966 
__IO
 
ušt32_t
 
	gSR
;

967 
__IO
 
ušt32_t
 
	gDR
;

968 
__IO
 
ušt32_t
 
	gDOUT
;

969 
__IO
 
ušt32_t
 
	gDMACR
;

970 
__IO
 
ušt32_t
 
	gIMSCR
;

971 
__IO
 
ušt32_t
 
	gRISR
;

972 
__IO
 
ušt32_t
 
	gMISR
;

973 
__IO
 
ušt32_t
 
	gK0LR
;

974 
__IO
 
ušt32_t
 
	gK0RR
;

975 
__IO
 
ušt32_t
 
	gK1LR
;

976 
__IO
 
ušt32_t
 
	gK1RR
;

977 
__IO
 
ušt32_t
 
	gK2LR
;

978 
__IO
 
ušt32_t
 
	gK2RR
;

979 
__IO
 
ušt32_t
 
	gK3LR
;

980 
__IO
 
ušt32_t
 
	gK3RR
;

981 
__IO
 
ušt32_t
 
	gIV0LR
;

982 
__IO
 
ušt32_t
 
	gIV0RR
;

983 
__IO
 
ušt32_t
 
	gIV1LR
;

984 
__IO
 
ušt32_t
 
	gIV1RR
;

985 } 
	tCRYP_Ty³Def
;

993 
__IO
 
ušt32_t
 
	gCR
;

994 
__IO
 
ušt32_t
 
	gDIN
;

995 
__IO
 
ušt32_t
 
	gSTR
;

996 
__IO
 
ušt32_t
 
	gHR
[5];

997 
__IO
 
ušt32_t
 
	gIMR
;

998 
__IO
 
ušt32_t
 
	gSR
;

999 
ušt32_t
 
	gRESERVED
[52];

1000 
__IO
 
ušt32_t
 
	gCSR
[51];

1001 } 
	tHASH_Ty³Def
;

1009 
__IO
 
ušt32_t
 
	gCR
;

1010 
__IO
 
ušt32_t
 
	gSR
;

1011 
__IO
 
ušt32_t
 
	gDR
;

1012 } 
	tRNG_Ty³Def
;

1021 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

1022 
	#CCMDATARAM_BASE
 ((
ušt32_t
)0x10000000è

	)

1023 
	#SRAM1_BASE
 ((
ušt32_t
)0x20000000è

	)

1024 
	#SRAM2_BASE
 ((
ušt32_t
)0x2001C000è

	)

1025 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

1026 
	#BKPSRAM_BASE
 ((
ušt32_t
)0x40024000è

	)

1027 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

1029 
	#CCMDATARAM_BB_BASE
 ((
ušt32_t
)0x12000000è

	)

1030 
	#SRAM1_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

1031 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x2201C000è

	)

1032 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

1033 
	#BKPSRAM_BB_BASE
 ((
ušt32_t
)0x42024000è

	)

1036 
	#SRAM_BASE
 
SRAM1_BASE


	)

1037 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1041 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1042 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1043 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1044 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1047 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1048 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1049 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1050 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1051 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1052 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1053 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1054 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1055 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1056 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1057 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1058 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1059 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1060 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1061 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1062 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1063 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1064 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1065 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1066 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1067 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1068 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1069 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1070 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1071 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1072 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1073 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1076 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1077 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1078 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1079 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1080 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1081 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1082 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1083 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1084 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1085 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1086 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1087 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1088 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1089 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1090 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1093 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1094 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1095 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1096 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1097 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1098 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1099 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1100 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1101 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1102 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1103 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1104 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1105 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1106 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1107 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1108 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1109 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1110 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1111 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1112 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1113 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1114 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1115 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1116 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1117 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1118 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1119 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1120 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1121 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1122 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1123 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1124 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1125 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1126 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1127 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1130 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1131 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1132 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1133 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1136 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1137 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1138 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1139 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1140 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1143 
	#DBGMCU_BASE
 ((
ušt32_t
 )0xE0042000)

	)

1152 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1153 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1154 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1155 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1156 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1157 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1158 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1159 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1160 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1161 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1162 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1163 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1164 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

1165 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1166 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1167 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

1168 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1169 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1170 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1171 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1172 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1173 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1174 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

1175 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1176 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1177 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1178 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1179 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1180 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1181 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1182 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

1183 
	#ADC
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

1184 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1185 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1186 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1187 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1188 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1189 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

1190 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1191 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1192 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1193 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1194 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1195 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1196 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1197 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1198 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1199 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1200 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1201 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

1202 
	#GPIOI
 ((
GPIO_Ty³Def
 *è
GPIOI_BASE
)

	)

1203 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1204 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1205 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1206 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1207 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

1208 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

1209 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

1210 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

1211 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

1212 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

1213 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

1214 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

1215 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1216 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

1217 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

1218 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

1219 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

1220 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

1221 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

1222 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

1223 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

1224 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

1225 
	#DCMI
 ((
DCMI_Ty³Def
 *è
DCMI_BASE
)

	)

1226 
	#CRYP
 ((
CRYP_Ty³Def
 *è
CRYP_BASE
)

	)

1227 
	#HASH
 ((
HASH_Ty³Def
 *è
HASH_BASE
)

	)

1228 
	#RNG
 ((
RNG_Ty³Def
 *è
RNG_BASE
)

	)

1229 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1230 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1231 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

1232 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

1233 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1234 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1258 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

1259 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

1260 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

1261 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

1262 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

1263 
	#ADC_SR_OVR
 ((
ušt8_t
)0x20è

	)

1266 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

1267 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

1268 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

1269 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

1270 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

1271 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

1272 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

1273 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

1274 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

1275 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

1276 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

1277 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

1278 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

1279 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

1280 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

1281 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

1282 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

1283 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

1284 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

1285 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

1286 
	#ADC_CR1_RES
 ((
ušt32_t
)0x03000000è

	)

1287 
	#ADC_CR1_RES_0
 ((
ušt32_t
)0x01000000è

	)

1288 
	#ADC_CR1_RES_1
 ((
ušt32_t
)0x02000000è

	)

1289 
	#ADC_CR1_OVRIE
 ((
ušt32_t
)0x04000000è

	)

1292 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

1293 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

1294 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

1295 
	#ADC_CR2_DDS
 ((
ušt32_t
)0x00000200è

	)

1296 
	#ADC_CR2_EOCS
 ((
ušt32_t
)0x00000400è

	)

1297 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

1298 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x000F0000è

	)

1299 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00010000è

	)

1300 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00020000è

	)

1301 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00040000è

	)

1302 
	#ADC_CR2_JEXTSEL_3
 ((
ušt32_t
)0x00080000è

	)

1303 
	#ADC_CR2_JEXTEN
 ((
ušt32_t
)0x00300000è

	)

1304 
	#ADC_CR2_JEXTEN_0
 ((
ušt32_t
)0x00100000è

	)

1305 
	#ADC_CR2_JEXTEN_1
 ((
ušt32_t
)0x00200000è

	)

1306 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00400000è

	)

1307 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x0F000000è

	)

1308 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x01000000è

	)

1309 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x02000000è

	)

1310 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x04000000è

	)

1311 
	#ADC_CR2_EXTSEL_3
 ((
ušt32_t
)0x08000000è

	)

1312 
	#ADC_CR2_EXTEN
 ((
ušt32_t
)0x30000000è

	)

1313 
	#ADC_CR2_EXTEN_0
 ((
ušt32_t
)0x10000000è

	)

1314 
	#ADC_CR2_EXTEN_1
 ((
ušt32_t
)0x20000000è

	)

1315 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x40000000è

	)

1318 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

1319 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

1320 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

1321 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

1322 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

1323 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

1324 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

1325 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

1326 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

1327 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

1328 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

1329 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

1330 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

1331 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

1332 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

1333 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

1334 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

1335 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

1336 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

1337 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

1338 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

1339 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

1340 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

1341 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

1342 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

1343 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

1344 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

1345 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

1346 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

1347 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

1348 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

1349 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

1350 
	#ADC_SMPR1_SMP18
 ((
ušt32_t
)0x07000000è

	)

1351 
	#ADC_SMPR1_SMP18_0
 ((
ušt32_t
)0x01000000è

	)

1352 
	#ADC_SMPR1_SMP18_1
 ((
ušt32_t
)0x02000000è

	)

1353 
	#ADC_SMPR1_SMP18_2
 ((
ušt32_t
)0x04000000è

	)

1356 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

1357 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

1358 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

1359 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

1360 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

1361 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

1362 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

1363 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

1364 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

1365 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

1366 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

1367 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

1368 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

1369 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

1370 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

1371 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

1372 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

1373 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

1374 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

1375 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

1376 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

1377 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

1378 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

1379 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

1380 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

1381 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

1382 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

1383 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

1384 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

1385 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

1386 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

1387 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

1388 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

1389 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

1390 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

1391 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

1392 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

1393 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

1394 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

1395 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

1398 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

1401 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

1404 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

1407 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

1410 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

1413 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

1416 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

1417 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

1418 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

1419 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

1420 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

1421 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

1422 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

1423 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

1424 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

1425 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

1426 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

1427 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

1428 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

1429 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

1430 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

1431 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

1432 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

1433 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

1434 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

1435 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

1436 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

1437 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

1438 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

1439 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

1440 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

1441 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

1442 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

1443 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

1444 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

1447 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

1448 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

1449 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

1450 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

1451 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

1452 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

1453 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

1454 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

1455 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

1456 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

1457 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

1458 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

1459 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

1460 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

1461 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

1462 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

1463 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

1464 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

1465 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

1466 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

1467 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

1468 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

1469 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

1470 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

1471 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

1472 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

1473 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

1474 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

1475 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

1476 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

1477 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

1478 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

1479 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

1480 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

1481 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

1482 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

1485 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

1486 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

1487 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

1488 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

1489 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

1490 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

1491 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

1492 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

1493 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

1494 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

1495 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

1496 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

1497 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

1498 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

1499 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

1500 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

1501 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

1502 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

1503 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

1504 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

1505 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

1506 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

1507 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

1508 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

1509 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

1510 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

1511 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

1512 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

1513 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

1514 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

1515 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

1516 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

1517 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

1518 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

1519 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

1520 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

1523 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

1524 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

1525 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

1526 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

1527 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

1528 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

1529 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

1530 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

1531 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

1532 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

1533 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

1534 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

1535 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

1536 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

1537 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

1538 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

1539 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

1540 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

1541 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

1542 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

1543 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

1544 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

1545 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

1546 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

1547 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

1548 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

1549 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

1552 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

1555 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

1558 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

1561 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

1564 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

1565 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

1568 
	#ADC_CSR_AWD1
 ((
ušt32_t
)0x00000001è

	)

1569 
	#ADC_CSR_EOC1
 ((
ušt32_t
)0x00000002è

	)

1570 
	#ADC_CSR_JEOC1
 ((
ušt32_t
)0x00000004è

	)

1571 
	#ADC_CSR_JSTRT1
 ((
ušt32_t
)0x00000008è

	)

1572 
	#ADC_CSR_STRT1
 ((
ušt32_t
)0x00000010è

	)

1573 
	#ADC_CSR_DOVR1
 ((
ušt32_t
)0x00000020è

	)

1574 
	#ADC_CSR_AWD2
 ((
ušt32_t
)0x00000100è

	)

1575 
	#ADC_CSR_EOC2
 ((
ušt32_t
)0x00000200è

	)

1576 
	#ADC_CSR_JEOC2
 ((
ušt32_t
)0x00000400è

	)

1577 
	#ADC_CSR_JSTRT2
 ((
ušt32_t
)0x00000800è

	)

1578 
	#ADC_CSR_STRT2
 ((
ušt32_t
)0x00001000è

	)

1579 
	#ADC_CSR_DOVR2
 ((
ušt32_t
)0x00002000è

	)

1580 
	#ADC_CSR_AWD3
 ((
ušt32_t
)0x00010000è

	)

1581 
	#ADC_CSR_EOC3
 ((
ušt32_t
)0x00020000è

	)

1582 
	#ADC_CSR_JEOC3
 ((
ušt32_t
)0x00040000è

	)

1583 
	#ADC_CSR_JSTRT3
 ((
ušt32_t
)0x00080000è

	)

1584 
	#ADC_CSR_STRT3
 ((
ušt32_t
)0x00100000è

	)

1585 
	#ADC_CSR_DOVR3
 ((
ušt32_t
)0x00200000è

	)

1588 
	#ADC_CCR_MULTI
 ((
ušt32_t
)0x0000001Fè

	)

1589 
	#ADC_CCR_MULTI_0
 ((
ušt32_t
)0x00000001è

	)

1590 
	#ADC_CCR_MULTI_1
 ((
ušt32_t
)0x00000002è

	)

1591 
	#ADC_CCR_MULTI_2
 ((
ušt32_t
)0x00000004è

	)

1592 
	#ADC_CCR_MULTI_3
 ((
ušt32_t
)0x00000008è

	)

1593 
	#ADC_CCR_MULTI_4
 ((
ušt32_t
)0x00000010è

	)

1594 
	#ADC_CCR_DELAY
 ((
ušt32_t
)0x00000F00è

	)

1595 
	#ADC_CCR_DELAY_0
 ((
ušt32_t
)0x00000100è

	)

1596 
	#ADC_CCR_DELAY_1
 ((
ušt32_t
)0x00000200è

	)

1597 
	#ADC_CCR_DELAY_2
 ((
ušt32_t
)0x00000400è

	)

1598 
	#ADC_CCR_DELAY_3
 ((
ušt32_t
)0x00000800è

	)

1599 
	#ADC_CCR_DDS
 ((
ušt32_t
)0x00002000è

	)

1600 
	#ADC_CCR_DMA
 ((
ušt32_t
)0x0000C000è

	)

1601 
	#ADC_CCR_DMA_0
 ((
ušt32_t
)0x00004000è

	)

1602 
	#ADC_CCR_DMA_1
 ((
ušt32_t
)0x00008000è

	)

1603 
	#ADC_CCR_ADCPRE
 ((
ušt32_t
)0x00030000è

	)

1604 
	#ADC_CCR_ADCPRE_0
 ((
ušt32_t
)0x00010000è

	)

1605 
	#ADC_CCR_ADCPRE_1
 ((
ušt32_t
)0x00020000è

	)

1606 
	#ADC_CCR_VBATE
 ((
ušt32_t
)0x00400000è

	)

1607 
	#ADC_CCR_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

1610 
	#ADC_CDR_DATA1
 ((
ušt32_t
)0x0000FFFFè

	)

1611 
	#ADC_CDR_DATA2
 ((
ušt32_t
)0xFFFF0000è

	)

1620 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

1621 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

1622 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

1623 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

1624 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

1625 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

1626 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

1627 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

1628 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

1631 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

1632 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

1633 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

1634 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

1635 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

1636 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

1637 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

1638 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

1639 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

1642 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

1643 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

1644 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

1645 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

1646 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

1647 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

1648 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

1649 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

1650 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

1651 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

1652 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

1653 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

1654 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

1655 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

1656 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

1657 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

1659 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

1660 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

1661 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

1662 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

1664 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

1665 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

1666 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

1667 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

1670 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

1671 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

1672 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

1673 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

1676 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

1677 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

1678 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

1679 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

1682 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

1683 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

1684 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

1685 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

1686 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

1687 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

1688 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

1689 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

1690 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

1691 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

1692 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

1693 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

1694 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

1695 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

1698 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

1699 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

1700 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

1702 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

1703 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

1704 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

1705 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

1707 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

1708 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

1711 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

1712 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

1713 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

1714 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

1715 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

1716 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

1720 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

1721 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

1722 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

1723 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

1724 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

1727 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

1728 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

1729 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

1732 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

1733 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

1734 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

1735 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

1738 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

1739 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

1740 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

1741 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

1744 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

1745 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

1746 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

1747 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

1748 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

1751 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

1752 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

1753 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

1756 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

1757 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

1758 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

1759 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

1762 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

1763 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

1764 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

1765 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

1768 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

1769 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

1770 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

1771 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

1772 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

1775 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

1776 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

1777 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

1780 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

1781 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

1782 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

1783 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

1786 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

1787 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

1788 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

1789 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

1792 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

1793 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

1794 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

1795 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

1798 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

1799 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

1800 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

1803 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

1804 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

1805 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

1806 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

1809 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

1810 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

1811 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

1812 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

1815 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

1816 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

1817 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

1818 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

1821 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

1822 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

1823 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

1826 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

1827 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

1828 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

1829 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

1832 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

1833 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

1834 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

1835 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

1839 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

1842 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

1843 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

1844 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

1845 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

1846 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

1847 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

1848 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

1849 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

1850 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

1851 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

1852 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

1853 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

1854 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

1855 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

1856 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

1859 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

1860 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

1861 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

1862 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

1863 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

1864 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

1865 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

1866 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

1867 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

1868 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

1869 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

1870 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

1871 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

1872 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

1873 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

1876 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

1877 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

1878 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

1879 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

1880 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

1881 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

1882 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

1883 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

1884 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

1885 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

1886 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

1887 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

1888 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

1889 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

1890 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

1893 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

1894 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

1895 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

1896 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

1897 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

1898 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

1899 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

1900 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

1901 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

1902 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

1903 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

1904 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

1905 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

1906 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

1907 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

1910 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

1911 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

1912 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

1913 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

1914 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

1915 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

1916 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

1917 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

1918 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

1919 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

1920 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

1921 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

1922 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

1923 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

1924 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

1925 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

1926 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

1927 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

1928 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

1929 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

1930 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

1931 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

1932 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

1933 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

1934 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

1935 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

1936 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

1937 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

1938 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

1939 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

1940 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

1941 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

1944 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

1945 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

1946 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

1947 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

1948 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

1949 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

1950 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

1951 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

1952 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

1953 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

1954 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

1955 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

1956 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

1957 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

1958 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

1959 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

1960 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

1961 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

1962 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

1963 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

1964 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

1965 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

1966 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

1967 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

1968 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

1969 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

1970 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

1971 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

1972 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

1973 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

1974 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

1975 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

1978 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

1979 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

1980 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

1981 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

1982 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

1983 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

1984 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

1985 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

1986 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

1987 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

1988 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

1989 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

1990 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

1991 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

1992 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

1993 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

1994 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

1995 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

1996 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

1997 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

1998 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

1999 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2000 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2001 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2002 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2003 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2004 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2005 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2006 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2007 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2008 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2009 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2012 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2013 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2014 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2015 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2016 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2017 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2018 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2019 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2020 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2021 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2022 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2023 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2024 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2025 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2026 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2027 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2028 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2029 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2030 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2031 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2032 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2033 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2034 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2035 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2036 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2037 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2038 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2039 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2040 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2041 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2042 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2043 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2046 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2047 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2048 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2049 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2050 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2051 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2052 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2053 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2054 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2055 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2056 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2057 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2058 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2059 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2060 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2061 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2062 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2063 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2064 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2065 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2066 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2067 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2068 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2069 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2070 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2071 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2072 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2073 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2074 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2075 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2076 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2077 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2080 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2081 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2082 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2083 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2084 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2085 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2086 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2087 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2088 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2089 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2090 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2091 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2092 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2093 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2094 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2095 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2096 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2097 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2098 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2099 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2100 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2101 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2102 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2103 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2104 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2105 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2106 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2107 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2108 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2109 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2110 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2111 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2114 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2115 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2116 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2117 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2118 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2119 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2120 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2121 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2122 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2123 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2124 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2125 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2126 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2127 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2128 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2129 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2130 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2131 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2132 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2133 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2134 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2135 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2136 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2137 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2138 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2139 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2140 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2141 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2142 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2143 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2144 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2145 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2148 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2149 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2150 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2151 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2152 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2153 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2154 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2155 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2156 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2157 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2158 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2159 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2160 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2161 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2162 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2163 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2164 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2165 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2166 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2167 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2168 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2169 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2170 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2171 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2172 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2173 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2174 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2175 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2176 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2177 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2178 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2179 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2182 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2183 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2184 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2185 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2186 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2187 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2188 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2189 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2190 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2191 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2192 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2193 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2194 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2195 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2196 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2197 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2198 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2199 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2200 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2201 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2202 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2203 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2204 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2205 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2206 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2207 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2208 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2209 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2210 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2211 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2212 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2213 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2216 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2217 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2218 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2219 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2220 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2221 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2222 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2223 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2224 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2225 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2226 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2227 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2228 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2229 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2230 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2231 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2232 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2233 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2234 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2235 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2236 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2237 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2238 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2239 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2240 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2241 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2242 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2243 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2244 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2245 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2246 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2247 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2250 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2251 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2252 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2253 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2254 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2255 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2256 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2257 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2258 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2259 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2260 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2261 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2262 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2263 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2264 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2265 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2266 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2267 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2268 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2269 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2270 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2271 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2272 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2273 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2274 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2275 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2276 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2277 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2278 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2279 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2280 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2281 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2284 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2285 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2286 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2287 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2288 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2289 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2290 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2291 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2292 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2293 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2294 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2295 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2296 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2297 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2298 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2299 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2300 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2301 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2302 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2303 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2304 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2305 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2306 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2307 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2308 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2309 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2310 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2311 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2312 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2313 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2314 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2315 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2318 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2319 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2320 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2321 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2322 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2323 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2324 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2325 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2326 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2327 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2328 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2329 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2330 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2331 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2332 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2333 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2334 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2335 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2336 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2337 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2338 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2339 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2340 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2341 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2342 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2343 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2344 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2345 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2346 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2347 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2348 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2349 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2352 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

2353 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

2354 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

2355 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

2356 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

2357 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

2358 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

2359 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

2360 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

2361 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

2362 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

2363 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

2364 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

2365 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

2366 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

2367 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

2368 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

2369 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

2370 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

2371 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

2372 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

2373 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

2374 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

2375 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

2376 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

2377 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

2378 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

2379 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

2380 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

2381 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

2382 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

2383 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

2386 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2387 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2388 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2389 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2390 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2391 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2392 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2393 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2394 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2395 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2396 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2397 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2398 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2399 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2400 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2401 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2402 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2403 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2404 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2405 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2406 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2407 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2408 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2409 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2410 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2411 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2412 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2413 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2414 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2415 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2416 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2417 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2420 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2421 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2422 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2423 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2424 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2425 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2426 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2427 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2428 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2429 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2430 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2431 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2432 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2433 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2434 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2435 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2436 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2437 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2438 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2439 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2440 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2441 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2442 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2443 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2444 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2445 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2446 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2447 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2448 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2449 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2450 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2451 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2454 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2455 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2456 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2457 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2458 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2459 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2460 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2461 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2462 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2463 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2464 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2465 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2466 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2467 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2468 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2469 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2470 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2471 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2472 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2473 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2474 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2475 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2476 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2477 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2478 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2479 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2480 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2481 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2482 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2483 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2484 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2485 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2488 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2489 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2490 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2491 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2492 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2493 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2494 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2495 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2496 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2497 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2498 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2499 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2500 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2501 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2502 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2503 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2504 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2505 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2506 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2507 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2508 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2509 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2510 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2511 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2512 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2513 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2514 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2515 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2516 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2517 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2518 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2519 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2522 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2523 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2524 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2525 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2526 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2527 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2528 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2529 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2530 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2531 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2532 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2533 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2534 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2535 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2536 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2537 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2538 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2539 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2540 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2541 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2542 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2543 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2544 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2545 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2546 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2547 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2548 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2549 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2550 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2551 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2552 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2553 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2556 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2557 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2558 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2559 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2560 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2561 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2562 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2563 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2564 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2565 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2566 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2567 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2568 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2569 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2570 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2571 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2572 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2573 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2574 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2575 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2576 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2577 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2578 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2579 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2580 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2581 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2582 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2583 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2584 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2585 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2586 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2587 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2590 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2591 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2592 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2593 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2594 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2595 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2596 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2597 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2598 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2599 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2600 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2601 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2602 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2603 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2604 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2605 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2606 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2607 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2608 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2609 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2610 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2611 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2612 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2613 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2614 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2615 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2616 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2617 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2618 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2619 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2620 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2621 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2624 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2625 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2626 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2627 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2628 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2629 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2630 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2631 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2632 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2633 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2634 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2635 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2636 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2637 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2638 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2639 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2640 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2641 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2642 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2643 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2644 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2645 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2646 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2647 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2648 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2649 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2650 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2651 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2652 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2653 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2654 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2655 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2658 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2659 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2660 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2661 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2662 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2663 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2664 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2665 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2666 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2667 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2668 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2669 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2670 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2671 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2672 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2673 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2674 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2675 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2676 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2677 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2678 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2679 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2680 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2681 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2682 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2683 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2684 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2685 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2686 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2687 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2688 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2689 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2692 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2693 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2694 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2695 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2696 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2697 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2698 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2699 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2700 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2701 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2702 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2703 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2704 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2705 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2706 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2707 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2708 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2709 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2710 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2711 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2712 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2713 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2714 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2715 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2716 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2717 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2718 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2719 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2720 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2721 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2722 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2723 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2726 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2727 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2728 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2729 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2730 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2731 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2732 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2733 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2734 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2735 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2736 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2737 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2738 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2739 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2740 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2741 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2742 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2743 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2744 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2745 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2746 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2747 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2748 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2749 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2750 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2751 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2752 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2753 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2754 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2755 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2756 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2757 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2760 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2761 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2762 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2763 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2764 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2765 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2766 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2767 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2768 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2769 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2770 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2771 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2772 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2773 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2774 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2775 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2776 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2777 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2778 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2779 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2780 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2781 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2782 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2783 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2784 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2785 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2786 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2787 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2788 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2789 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2790 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2791 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2794 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2795 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2796 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2797 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2798 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2799 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2800 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2801 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2802 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2803 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2804 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2805 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2806 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2807 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2808 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2809 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2810 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2811 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2812 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2813 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2814 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2815 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2816 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2817 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2818 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2819 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2820 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2821 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2822 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2823 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2824 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2825 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2828 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

2829 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

2830 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

2831 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

2832 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

2833 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

2834 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

2835 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

2836 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

2837 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

2838 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

2839 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

2840 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

2841 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

2842 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

2843 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

2844 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

2845 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

2846 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

2847 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

2848 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

2849 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

2850 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

2851 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

2852 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

2853 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

2854 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

2855 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

2856 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

2857 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

2858 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

2859 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

2867 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

2871 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

2875 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

2883 
	#CRYP_CR_ALGODIR
 ((
ušt32_t
)0x00000004)

	)

2885 
	#CRYP_CR_ALGOMODE
 ((
ušt32_t
)0x00000038)

	)

2886 
	#CRYP_CR_ALGOMODE_0
 ((
ušt32_t
)0x00000008)

	)

2887 
	#CRYP_CR_ALGOMODE_1
 ((
ušt32_t
)0x00000010)

	)

2888 
	#CRYP_CR_ALGOMODE_2
 ((
ušt32_t
)0x00000020)

	)

2889 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ušt32_t
)0x00000000)

	)

2890 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ušt32_t
)0x00000008)

	)

2891 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ušt32_t
)0x00000010)

	)

2892 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ušt32_t
)0x00000018)

	)

2893 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ušt32_t
)0x00000020)

	)

2894 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ušt32_t
)0x00000028)

	)

2895 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ušt32_t
)0x00000030)

	)

2896 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ušt32_t
)0x00000038)

	)

2898 
	#CRYP_CR_DATATYPE
 ((
ušt32_t
)0x000000C0)

	)

2899 
	#CRYP_CR_DATATYPE_0
 ((
ušt32_t
)0x00000040)

	)

2900 
	#CRYP_CR_DATATYPE_1
 ((
ušt32_t
)0x00000080)

	)

2901 
	#CRYP_CR_KEYSIZE
 ((
ušt32_t
)0x00000300)

	)

2902 
	#CRYP_CR_KEYSIZE_0
 ((
ušt32_t
)0x00000100)

	)

2903 
	#CRYP_CR_KEYSIZE_1
 ((
ušt32_t
)0x00000200)

	)

2904 
	#CRYP_CR_FFLUSH
 ((
ušt32_t
)0x00004000)

	)

2905 
	#CRYP_CR_CRYPEN
 ((
ušt32_t
)0x00008000)

	)

2907 
	#CRYP_SR_IFEM
 ((
ušt32_t
)0x00000001)

	)

2908 
	#CRYP_SR_IFNF
 ((
ušt32_t
)0x00000002)

	)

2909 
	#CRYP_SR_OFNE
 ((
ušt32_t
)0x00000004)

	)

2910 
	#CRYP_SR_OFFU
 ((
ušt32_t
)0x00000008)

	)

2911 
	#CRYP_SR_BUSY
 ((
ušt32_t
)0x00000010)

	)

2913 
	#CRYP_DMACR_DIEN
 ((
ušt32_t
)0x00000001)

	)

2914 
	#CRYP_DMACR_DOEN
 ((
ušt32_t
)0x00000002)

	)

2916 
	#CRYP_IMSCR_INIM
 ((
ušt32_t
)0x00000001)

	)

2917 
	#CRYP_IMSCR_OUTIM
 ((
ušt32_t
)0x00000002)

	)

2919 
	#CRYP_RISR_OUTRIS
 ((
ušt32_t
)0x00000001)

	)

2920 
	#CRYP_RISR_INRIS
 ((
ušt32_t
)0x00000002)

	)

2922 
	#CRYP_MISR_INMIS
 ((
ušt32_t
)0x00000001)

	)

2923 
	#CRYP_MISR_OUTMIS
 ((
ušt32_t
)0x00000002)

	)

2931 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

2932 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

2933 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

2935 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

2936 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

2937 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

2938 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

2940 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

2941 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

2942 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

2944 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

2945 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

2946 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

2947 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

2948 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

2950 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

2951 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

2952 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

2953 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

2955 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

2956 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

2957 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

2958 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

2960 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

2961 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

2962 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

2964 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

2965 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

2966 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

2967 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

2968 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

2970 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

2973 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

2974 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

2977 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

2980 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

2983 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

2986 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

2989 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

2992 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

2995 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

2996 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

2999 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

3000 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

3003 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

3004 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

3007 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

3010 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

3013 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

3014 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

3028 
	#DCMI_CR_CAPTURE
 ((
ušt32_t
)0x00000001)

	)

3029 
	#DCMI_CR_CM
 ((
ušt32_t
)0x00000002)

	)

3030 
	#DCMI_CR_CROP
 ((
ušt32_t
)0x00000004)

	)

3031 
	#DCMI_CR_JPEG
 ((
ušt32_t
)0x00000008)

	)

3032 
	#DCMI_CR_ESS
 ((
ušt32_t
)0x00000010)

	)

3033 
	#DCMI_CR_PCKPOL
 ((
ušt32_t
)0x00000020)

	)

3034 
	#DCMI_CR_HSPOL
 ((
ušt32_t
)0x00000040)

	)

3035 
	#DCMI_CR_VSPOL
 ((
ušt32_t
)0x00000080)

	)

3036 
	#DCMI_CR_FCRC_0
 ((
ušt32_t
)0x00000100)

	)

3037 
	#DCMI_CR_FCRC_1
 ((
ušt32_t
)0x00000200)

	)

3038 
	#DCMI_CR_EDM_0
 ((
ušt32_t
)0x00000400)

	)

3039 
	#DCMI_CR_EDM_1
 ((
ušt32_t
)0x00000800)

	)

3040 
	#DCMI_CR_CRE
 ((
ušt32_t
)0x00001000)

	)

3041 
	#DCMI_CR_ENABLE
 ((
ušt32_t
)0x00004000)

	)

3044 
	#DCMI_SR_HSYNC
 ((
ušt32_t
)0x00000001)

	)

3045 
	#DCMI_SR_VSYNC
 ((
ušt32_t
)0x00000002)

	)

3046 
	#DCMI_SR_FNE
 ((
ušt32_t
)0x00000004)

	)

3049 
	#DCMI_RISR_FRAME_RIS
 ((
ušt32_t
)0x00000001)

	)

3050 
	#DCMI_RISR_OVF_RIS
 ((
ušt32_t
)0x00000002)

	)

3051 
	#DCMI_RISR_ERR_RIS
 ((
ušt32_t
)0x00000004)

	)

3052 
	#DCMI_RISR_VSYNC_RIS
 ((
ušt32_t
)0x00000008)

	)

3053 
	#DCMI_RISR_LINE_RIS
 ((
ušt32_t
)0x00000010)

	)

3056 
	#DCMI_IER_FRAME_IE
 ((
ušt32_t
)0x00000001)

	)

3057 
	#DCMI_IER_OVF_IE
 ((
ušt32_t
)0x00000002)

	)

3058 
	#DCMI_IER_ERR_IE
 ((
ušt32_t
)0x00000004)

	)

3059 
	#DCMI_IER_VSYNC_IE
 ((
ušt32_t
)0x00000008)

	)

3060 
	#DCMI_IER_LINE_IE
 ((
ušt32_t
)0x00000010)

	)

3063 
	#DCMI_MISR_FRAME_MIS
 ((
ušt32_t
)0x00000001)

	)

3064 
	#DCMI_MISR_OVF_MIS
 ((
ušt32_t
)0x00000002)

	)

3065 
	#DCMI_MISR_ERR_MIS
 ((
ušt32_t
)0x00000004)

	)

3066 
	#DCMI_MISR_VSYNC_MIS
 ((
ušt32_t
)0x00000008)

	)

3067 
	#DCMI_MISR_LINE_MIS
 ((
ušt32_t
)0x00000010)

	)

3070 
	#DCMI_ICR_FRAME_ISC
 ((
ušt32_t
)0x00000001)

	)

3071 
	#DCMI_ICR_OVF_ISC
 ((
ušt32_t
)0x00000002)

	)

3072 
	#DCMI_ICR_ERR_ISC
 ((
ušt32_t
)0x00000004)

	)

3073 
	#DCMI_ICR_VSYNC_ISC
 ((
ušt32_t
)0x00000008)

	)

3074 
	#DCMI_ICR_LINE_ISC
 ((
ušt32_t
)0x00000010)

	)

3082 
	#DMA_SxCR_CHSEL
 ((
ušt32_t
)0x0E000000)

	)

3083 
	#DMA_SxCR_CHSEL_0
 ((
ušt32_t
)0x02000000)

	)

3084 
	#DMA_SxCR_CHSEL_1
 ((
ušt32_t
)0x04000000)

	)

3085 
	#DMA_SxCR_CHSEL_2
 ((
ušt32_t
)0x08000000)

	)

3086 
	#DMA_SxCR_MBURST
 ((
ušt32_t
)0x01800000)

	)

3087 
	#DMA_SxCR_MBURST_0
 ((
ušt32_t
)0x00800000)

	)

3088 
	#DMA_SxCR_MBURST_1
 ((
ušt32_t
)0x01000000)

	)

3089 
	#DMA_SxCR_PBURST
 ((
ušt32_t
)0x00600000)

	)

3090 
	#DMA_SxCR_PBURST_0
 ((
ušt32_t
)0x00200000)

	)

3091 
	#DMA_SxCR_PBURST_1
 ((
ušt32_t
)0x00400000)

	)

3092 
	#DMA_SxCR_ACK
 ((
ušt32_t
)0x00100000)

	)

3093 
	#DMA_SxCR_CT
 ((
ušt32_t
)0x00080000)

	)

3094 
	#DMA_SxCR_DBM
 ((
ušt32_t
)0x00040000)

	)

3095 
	#DMA_SxCR_PL
 ((
ušt32_t
)0x00030000)

	)

3096 
	#DMA_SxCR_PL_0
 ((
ušt32_t
)0x00010000)

	)

3097 
	#DMA_SxCR_PL_1
 ((
ušt32_t
)0x00020000)

	)

3098 
	#DMA_SxCR_PINCOS
 ((
ušt32_t
)0x00008000)

	)

3099 
	#DMA_SxCR_MSIZE
 ((
ušt32_t
)0x00006000)

	)

3100 
	#DMA_SxCR_MSIZE_0
 ((
ušt32_t
)0x00002000)

	)

3101 
	#DMA_SxCR_MSIZE_1
 ((
ušt32_t
)0x00004000)

	)

3102 
	#DMA_SxCR_PSIZE
 ((
ušt32_t
)0x00001800)

	)

3103 
	#DMA_SxCR_PSIZE_0
 ((
ušt32_t
)0x00000800)

	)

3104 
	#DMA_SxCR_PSIZE_1
 ((
ušt32_t
)0x00001000)

	)

3105 
	#DMA_SxCR_MINC
 ((
ušt32_t
)0x00000400)

	)

3106 
	#DMA_SxCR_PINC
 ((
ušt32_t
)0x00000200)

	)

3107 
	#DMA_SxCR_CIRC
 ((
ušt32_t
)0x00000100)

	)

3108 
	#DMA_SxCR_DIR
 ((
ušt32_t
)0x000000C0)

	)

3109 
	#DMA_SxCR_DIR_0
 ((
ušt32_t
)0x00000040)

	)

3110 
	#DMA_SxCR_DIR_1
 ((
ušt32_t
)0x00000080)

	)

3111 
	#DMA_SxCR_PFCTRL
 ((
ušt32_t
)0x00000020)

	)

3112 
	#DMA_SxCR_TCIE
 ((
ušt32_t
)0x00000010)

	)

3113 
	#DMA_SxCR_HTIE
 ((
ušt32_t
)0x00000008)

	)

3114 
	#DMA_SxCR_TEIE
 ((
ušt32_t
)0x00000004)

	)

3115 
	#DMA_SxCR_DMEIE
 ((
ušt32_t
)0x00000002)

	)

3116 
	#DMA_SxCR_EN
 ((
ušt32_t
)0x00000001)

	)

3119 
	#DMA_SxNDT
 ((
ušt32_t
)0x0000FFFF)

	)

3120 
	#DMA_SxNDT_0
 ((
ušt32_t
)0x00000001)

	)

3121 
	#DMA_SxNDT_1
 ((
ušt32_t
)0x00000002)

	)

3122 
	#DMA_SxNDT_2
 ((
ušt32_t
)0x00000004)

	)

3123 
	#DMA_SxNDT_3
 ((
ušt32_t
)0x00000008)

	)

3124 
	#DMA_SxNDT_4
 ((
ušt32_t
)0x00000010)

	)

3125 
	#DMA_SxNDT_5
 ((
ušt32_t
)0x00000020)

	)

3126 
	#DMA_SxNDT_6
 ((
ušt32_t
)0x00000040)

	)

3127 
	#DMA_SxNDT_7
 ((
ušt32_t
)0x00000080)

	)

3128 
	#DMA_SxNDT_8
 ((
ušt32_t
)0x00000100)

	)

3129 
	#DMA_SxNDT_9
 ((
ušt32_t
)0x00000200)

	)

3130 
	#DMA_SxNDT_10
 ((
ušt32_t
)0x00000400)

	)

3131 
	#DMA_SxNDT_11
 ((
ušt32_t
)0x00000800)

	)

3132 
	#DMA_SxNDT_12
 ((
ušt32_t
)0x00001000)

	)

3133 
	#DMA_SxNDT_13
 ((
ušt32_t
)0x00002000)

	)

3134 
	#DMA_SxNDT_14
 ((
ušt32_t
)0x00004000)

	)

3135 
	#DMA_SxNDT_15
 ((
ušt32_t
)0x00008000)

	)

3138 
	#DMA_SxFCR_FEIE
 ((
ušt32_t
)0x00000080)

	)

3139 
	#DMA_SxFCR_FS
 ((
ušt32_t
)0x00000038)

	)

3140 
	#DMA_SxFCR_FS_0
 ((
ušt32_t
)0x00000008)

	)

3141 
	#DMA_SxFCR_FS_1
 ((
ušt32_t
)0x00000010)

	)

3142 
	#DMA_SxFCR_FS_2
 ((
ušt32_t
)0x00000020)

	)

3143 
	#DMA_SxFCR_DMDIS
 ((
ušt32_t
)0x00000004)

	)

3144 
	#DMA_SxFCR_FTH
 ((
ušt32_t
)0x00000003)

	)

3145 
	#DMA_SxFCR_FTH_0
 ((
ušt32_t
)0x00000001)

	)

3146 
	#DMA_SxFCR_FTH_1
 ((
ušt32_t
)0x00000002)

	)

3149 
	#DMA_LISR_TCIF3
 ((
ušt32_t
)0x08000000)

	)

3150 
	#DMA_LISR_HTIF3
 ((
ušt32_t
)0x04000000)

	)

3151 
	#DMA_LISR_TEIF3
 ((
ušt32_t
)0x02000000)

	)

3152 
	#DMA_LISR_DMEIF3
 ((
ušt32_t
)0x01000000)

	)

3153 
	#DMA_LISR_FEIF3
 ((
ušt32_t
)0x00400000)

	)

3154 
	#DMA_LISR_TCIF2
 ((
ušt32_t
)0x00200000)

	)

3155 
	#DMA_LISR_HTIF2
 ((
ušt32_t
)0x00100000)

	)

3156 
	#DMA_LISR_TEIF2
 ((
ušt32_t
)0x00080000)

	)

3157 
	#DMA_LISR_DMEIF2
 ((
ušt32_t
)0x00040000)

	)

3158 
	#DMA_LISR_FEIF2
 ((
ušt32_t
)0x00010000)

	)

3159 
	#DMA_LISR_TCIF1
 ((
ušt32_t
)0x00000800)

	)

3160 
	#DMA_LISR_HTIF1
 ((
ušt32_t
)0x00000400)

	)

3161 
	#DMA_LISR_TEIF1
 ((
ušt32_t
)0x00000200)

	)

3162 
	#DMA_LISR_DMEIF1
 ((
ušt32_t
)0x00000100)

	)

3163 
	#DMA_LISR_FEIF1
 ((
ušt32_t
)0x00000040)

	)

3164 
	#DMA_LISR_TCIF0
 ((
ušt32_t
)0x00000020)

	)

3165 
	#DMA_LISR_HTIF0
 ((
ušt32_t
)0x00000010)

	)

3166 
	#DMA_LISR_TEIF0
 ((
ušt32_t
)0x00000008)

	)

3167 
	#DMA_LISR_DMEIF0
 ((
ušt32_t
)0x00000004)

	)

3168 
	#DMA_LISR_FEIF0
 ((
ušt32_t
)0x00000001)

	)

3171 
	#DMA_HISR_TCIF7
 ((
ušt32_t
)0x08000000)

	)

3172 
	#DMA_HISR_HTIF7
 ((
ušt32_t
)0x04000000)

	)

3173 
	#DMA_HISR_TEIF7
 ((
ušt32_t
)0x02000000)

	)

3174 
	#DMA_HISR_DMEIF7
 ((
ušt32_t
)0x01000000)

	)

3175 
	#DMA_HISR_FEIF7
 ((
ušt32_t
)0x00400000)

	)

3176 
	#DMA_HISR_TCIF6
 ((
ušt32_t
)0x00200000)

	)

3177 
	#DMA_HISR_HTIF6
 ((
ušt32_t
)0x00100000)

	)

3178 
	#DMA_HISR_TEIF6
 ((
ušt32_t
)0x00080000)

	)

3179 
	#DMA_HISR_DMEIF6
 ((
ušt32_t
)0x00040000)

	)

3180 
	#DMA_HISR_FEIF6
 ((
ušt32_t
)0x00010000)

	)

3181 
	#DMA_HISR_TCIF5
 ((
ušt32_t
)0x00000800)

	)

3182 
	#DMA_HISR_HTIF5
 ((
ušt32_t
)0x00000400)

	)

3183 
	#DMA_HISR_TEIF5
 ((
ušt32_t
)0x00000200)

	)

3184 
	#DMA_HISR_DMEIF5
 ((
ušt32_t
)0x00000100)

	)

3185 
	#DMA_HISR_FEIF5
 ((
ušt32_t
)0x00000040)

	)

3186 
	#DMA_HISR_TCIF4
 ((
ušt32_t
)0x00000020)

	)

3187 
	#DMA_HISR_HTIF4
 ((
ušt32_t
)0x00000010)

	)

3188 
	#DMA_HISR_TEIF4
 ((
ušt32_t
)0x00000008)

	)

3189 
	#DMA_HISR_DMEIF4
 ((
ušt32_t
)0x00000004)

	)

3190 
	#DMA_HISR_FEIF4
 ((
ušt32_t
)0x00000001)

	)

3193 
	#DMA_LIFCR_CTCIF3
 ((
ušt32_t
)0x08000000)

	)

3194 
	#DMA_LIFCR_CHTIF3
 ((
ušt32_t
)0x04000000)

	)

3195 
	#DMA_LIFCR_CTEIF3
 ((
ušt32_t
)0x02000000)

	)

3196 
	#DMA_LIFCR_CDMEIF3
 ((
ušt32_t
)0x01000000)

	)

3197 
	#DMA_LIFCR_CFEIF3
 ((
ušt32_t
)0x00400000)

	)

3198 
	#DMA_LIFCR_CTCIF2
 ((
ušt32_t
)0x00200000)

	)

3199 
	#DMA_LIFCR_CHTIF2
 ((
ušt32_t
)0x00100000)

	)

3200 
	#DMA_LIFCR_CTEIF2
 ((
ušt32_t
)0x00080000)

	)

3201 
	#DMA_LIFCR_CDMEIF2
 ((
ušt32_t
)0x00040000)

	)

3202 
	#DMA_LIFCR_CFEIF2
 ((
ušt32_t
)0x00010000)

	)

3203 
	#DMA_LIFCR_CTCIF1
 ((
ušt32_t
)0x00000800)

	)

3204 
	#DMA_LIFCR_CHTIF1
 ((
ušt32_t
)0x00000400)

	)

3205 
	#DMA_LIFCR_CTEIF1
 ((
ušt32_t
)0x00000200)

	)

3206 
	#DMA_LIFCR_CDMEIF1
 ((
ušt32_t
)0x00000100)

	)

3207 
	#DMA_LIFCR_CFEIF1
 ((
ušt32_t
)0x00000040)

	)

3208 
	#DMA_LIFCR_CTCIF0
 ((
ušt32_t
)0x00000020)

	)

3209 
	#DMA_LIFCR_CHTIF0
 ((
ušt32_t
)0x00000010)

	)

3210 
	#DMA_LIFCR_CTEIF0
 ((
ušt32_t
)0x00000008)

	)

3211 
	#DMA_LIFCR_CDMEIF0
 ((
ušt32_t
)0x00000004)

	)

3212 
	#DMA_LIFCR_CFEIF0
 ((
ušt32_t
)0x00000001)

	)

3215 
	#DMA_HIFCR_CTCIF7
 ((
ušt32_t
)0x08000000)

	)

3216 
	#DMA_HIFCR_CHTIF7
 ((
ušt32_t
)0x04000000)

	)

3217 
	#DMA_HIFCR_CTEIF7
 ((
ušt32_t
)0x02000000)

	)

3218 
	#DMA_HIFCR_CDMEIF7
 ((
ušt32_t
)0x01000000)

	)

3219 
	#DMA_HIFCR_CFEIF7
 ((
ušt32_t
)0x00400000)

	)

3220 
	#DMA_HIFCR_CTCIF6
 ((
ušt32_t
)0x00200000)

	)

3221 
	#DMA_HIFCR_CHTIF6
 ((
ušt32_t
)0x00100000)

	)

3222 
	#DMA_HIFCR_CTEIF6
 ((
ušt32_t
)0x00080000)

	)

3223 
	#DMA_HIFCR_CDMEIF6
 ((
ušt32_t
)0x00040000)

	)

3224 
	#DMA_HIFCR_CFEIF6
 ((
ušt32_t
)0x00010000)

	)

3225 
	#DMA_HIFCR_CTCIF5
 ((
ušt32_t
)0x00000800)

	)

3226 
	#DMA_HIFCR_CHTIF5
 ((
ušt32_t
)0x00000400)

	)

3227 
	#DMA_HIFCR_CTEIF5
 ((
ušt32_t
)0x00000200)

	)

3228 
	#DMA_HIFCR_CDMEIF5
 ((
ušt32_t
)0x00000100)

	)

3229 
	#DMA_HIFCR_CFEIF5
 ((
ušt32_t
)0x00000040)

	)

3230 
	#DMA_HIFCR_CTCIF4
 ((
ušt32_t
)0x00000020)

	)

3231 
	#DMA_HIFCR_CHTIF4
 ((
ušt32_t
)0x00000010)

	)

3232 
	#DMA_HIFCR_CTEIF4
 ((
ušt32_t
)0x00000008)

	)

3233 
	#DMA_HIFCR_CDMEIF4
 ((
ušt32_t
)0x00000004)

	)

3234 
	#DMA_HIFCR_CFEIF4
 ((
ušt32_t
)0x00000001)

	)

3242 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3243 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3244 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3245 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3246 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3247 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3248 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3249 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3250 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3251 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3252 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3253 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3254 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3255 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3256 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3257 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3258 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3259 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3260 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3261 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3264 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3265 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3266 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3267 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3268 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3269 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3270 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3271 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3272 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3273 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3274 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3275 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3276 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3277 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3278 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3279 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3280 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3281 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3282 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3283 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3286 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3287 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3288 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3289 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3290 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3291 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3292 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3293 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3294 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3295 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3296 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3297 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3298 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3299 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3300 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3301 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3302 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3303 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3304 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3305 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3308 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3309 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3310 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3311 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3312 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3313 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3314 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3315 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3316 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3317 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3318 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3319 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3320 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3321 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3322 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3323 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3324 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3325 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3326 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3327 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3330 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

3331 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

3332 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

3333 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

3334 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

3335 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

3336 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

3337 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

3338 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

3339 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

3340 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

3341 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

3342 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

3343 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

3344 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

3345 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

3346 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

3347 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

3348 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

3349 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

3352 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

3353 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

3354 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

3355 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

3356 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

3357 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

3358 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

3359 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

3360 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

3361 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

3362 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

3363 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

3364 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

3365 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

3366 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

3367 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

3368 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

3369 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

3370 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

3371 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

3379 
	#FLASH_ACR_LATENCY
 ((
ušt32_t
)0x00000007)

	)

3380 
	#FLASH_ACR_LATENCY_0WS
 ((
ušt32_t
)0x00000000)

	)

3381 
	#FLASH_ACR_LATENCY_1WS
 ((
ušt32_t
)0x00000001)

	)

3382 
	#FLASH_ACR_LATENCY_2WS
 ((
ušt32_t
)0x00000002)

	)

3383 
	#FLASH_ACR_LATENCY_3WS
 ((
ušt32_t
)0x00000003)

	)

3384 
	#FLASH_ACR_LATENCY_4WS
 ((
ušt32_t
)0x00000004)

	)

3385 
	#FLASH_ACR_LATENCY_5WS
 ((
ušt32_t
)0x00000005)

	)

3386 
	#FLASH_ACR_LATENCY_6WS
 ((
ušt32_t
)0x00000006)

	)

3387 
	#FLASH_ACR_LATENCY_7WS
 ((
ušt32_t
)0x00000007)

	)

3389 
	#FLASH_ACR_PRFTEN
 ((
ušt32_t
)0x00000100)

	)

3390 
	#FLASH_ACR_ICEN
 ((
ušt32_t
)0x00000200)

	)

3391 
	#FLASH_ACR_DCEN
 ((
ušt32_t
)0x00000400)

	)

3392 
	#FLASH_ACR_ICRST
 ((
ušt32_t
)0x00000800)

	)

3393 
	#FLASH_ACR_DCRST
 ((
ušt32_t
)0x00001000)

	)

3394 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

3395 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C03)

	)

3398 
	#FLASH_SR_EOP
 ((
ušt32_t
)0x00000001)

	)

3399 
	#FLASH_SR_SOP
 ((
ušt32_t
)0x00000002)

	)

3400 
	#FLASH_SR_WRPERR
 ((
ušt32_t
)0x00000010)

	)

3401 
	#FLASH_SR_PGAERR
 ((
ušt32_t
)0x00000020)

	)

3402 
	#FLASH_SR_PGPERR
 ((
ušt32_t
)0x00000040)

	)

3403 
	#FLASH_SR_PGSERR
 ((
ušt32_t
)0x00000080)

	)

3404 
	#FLASH_SR_BSY
 ((
ušt32_t
)0x00010000)

	)

3407 
	#FLASH_CR_PG
 ((
ušt32_t
)0x00000001)

	)

3408 
	#FLASH_CR_SER
 ((
ušt32_t
)0x00000002)

	)

3409 
	#FLASH_CR_MER
 ((
ušt32_t
)0x00000004)

	)

3410 
	#FLASH_CR_SNB_0
 ((
ušt32_t
)0x00000008)

	)

3411 
	#FLASH_CR_SNB_1
 ((
ušt32_t
)0x00000010)

	)

3412 
	#FLASH_CR_SNB_2
 ((
ušt32_t
)0x00000020)

	)

3413 
	#FLASH_CR_SNB_3
 ((
ušt32_t
)0x00000040)

	)

3414 
	#FLASH_CR_PSIZE_0
 ((
ušt32_t
)0x00000100)

	)

3415 
	#FLASH_CR_PSIZE_1
 ((
ušt32_t
)0x00000200)

	)

3416 
	#FLASH_CR_STRT
 ((
ušt32_t
)0x00010000)

	)

3417 
	#FLASH_CR_EOPIE
 ((
ušt32_t
)0x01000000)

	)

3418 
	#FLASH_CR_LOCK
 ((
ušt32_t
)0x80000000)

	)

3421 
	#FLASH_OPTCR_OPTLOCK
 ((
ušt32_t
)0x00000001)

	)

3422 
	#FLASH_OPTCR_OPTSTRT
 ((
ušt32_t
)0x00000002)

	)

3423 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ušt32_t
)0x00000004)

	)

3424 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ušt32_t
)0x00000008)

	)

3425 
	#FLASH_OPTCR_BOR_LEV
 ((
ušt32_t
)0x0000000C)

	)

3426 
	#FLASH_OPTCR_WDG_SW
 ((
ušt32_t
)0x00000020)

	)

3427 
	#FLASH_OPTCR_nRST_STOP
 ((
ušt32_t
)0x00000040)

	)

3428 
	#FLASH_OPTCR_nRST_STDBY
 ((
ušt32_t
)0x00000080)

	)

3429 
	#FLASH_OPTCR_RDP_0
 ((
ušt32_t
)0x00000100)

	)

3430 
	#FLASH_OPTCR_RDP_1
 ((
ušt32_t
)0x00000200)

	)

3431 
	#FLASH_OPTCR_RDP_2
 ((
ušt32_t
)0x00000400)

	)

3432 
	#FLASH_OPTCR_RDP_3
 ((
ušt32_t
)0x00000800)

	)

3433 
	#FLASH_OPTCR_RDP_4
 ((
ušt32_t
)0x00001000)

	)

3434 
	#FLASH_OPTCR_RDP_5
 ((
ušt32_t
)0x00002000)

	)

3435 
	#FLASH_OPTCR_RDP_6
 ((
ušt32_t
)0x00004000)

	)

3436 
	#FLASH_OPTCR_RDP_7
 ((
ušt32_t
)0x00008000)

	)

3437 
	#FLASH_OPTCR_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

3438 
	#FLASH_OPTCR_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

3439 
	#FLASH_OPTCR_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

3440 
	#FLASH_OPTCR_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

3441 
	#FLASH_OPTCR_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

3442 
	#FLASH_OPTCR_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

3443 
	#FLASH_OPTCR_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

3444 
	#FLASH_OPTCR_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

3445 
	#FLASH_OPTCR_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

3446 
	#FLASH_OPTCR_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

3447 
	#FLASH_OPTCR_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

3448 
	#FLASH_OPTCR_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

3456 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

3457 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

3459 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

3460 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

3461 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

3463 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

3464 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

3465 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

3467 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

3468 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

3469 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

3470 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

3471 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

3472 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

3473 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

3474 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

3475 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

3476 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

3479 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

3480 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

3482 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

3483 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

3484 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

3486 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

3487 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

3488 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

3490 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

3491 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

3492 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

3493 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

3494 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

3495 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

3496 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

3497 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

3498 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

3499 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

3502 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

3503 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

3505 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

3506 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

3507 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

3509 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

3510 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

3511 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

3513 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

3514 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

3515 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

3516 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

3517 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

3518 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

3519 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

3520 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

3521 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

3522 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

3525 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

3526 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

3528 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

3529 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

3530 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

3532 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

3533 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

3534 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

3536 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

3537 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

3538 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

3539 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

3540 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

3541 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

3542 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

3543 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

3544 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

3545 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

3548 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3549 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3550 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3551 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3552 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3554 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3555 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3556 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3557 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3558 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3560 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3561 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3562 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3563 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3564 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3566 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

3567 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

3568 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

3569 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

3570 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

3572 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3573 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3574 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3575 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3576 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3578 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3579 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3580 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3581 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3582 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3584 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3585 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3586 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3589 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3590 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3591 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3592 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3593 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3595 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3596 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3597 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3598 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3599 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3601 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3602 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3603 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3604 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3605 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3607 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

3608 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

3609 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

3610 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

3611 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

3613 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3614 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3615 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3616 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3617 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3619 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3620 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3621 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3622 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3623 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3625 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3626 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3627 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3630 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3631 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3632 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3633 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3634 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3636 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3637 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3638 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3639 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3640 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3642 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3643 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3644 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3645 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3646 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3648 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

3649 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

3650 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

3651 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

3652 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

3654 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3655 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3656 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3657 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3658 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3660 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3661 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3662 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3663 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3664 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3666 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3667 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3668 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3671 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3672 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3673 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3674 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3675 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3677 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3678 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3679 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3680 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3681 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3683 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3684 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3685 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3686 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3687 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3689 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

3690 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

3691 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

3692 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

3693 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

3695 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3696 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3697 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3698 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3699 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3701 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3702 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3703 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3704 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3705 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3707 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3708 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3709 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3712 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3713 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3714 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3715 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3716 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3718 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3719 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3720 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3721 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3722 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3724 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3725 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3726 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3727 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3728 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3730 
	#FSMC_BWTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3731 
	#FSMC_BWTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3732 
	#FSMC_BWTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3733 
	#FSMC_BWTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3734 
	#FSMC_BWTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3736 
	#FSMC_BWTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3737 
	#FSMC_BWTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3738 
	#FSMC_BWTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3739 
	#FSMC_BWTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3740 
	#FSMC_BWTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3742 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3743 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3744 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3747 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3748 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3749 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3750 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3751 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3753 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3754 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3755 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3756 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3757 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3759 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3760 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3761 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3762 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3763 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3765 
	#FSMC_BWTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3766 
	#FSMC_BWTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3767 
	#FSMC_BWTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3768 
	#FSMC_BWTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3769 
	#FSMC_BWTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3771 
	#FSMC_BWTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3772 
	#FSMC_BWTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3773 
	#FSMC_BWTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3774 
	#FSMC_BWTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3775 
	#FSMC_BWTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3777 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3778 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3779 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3782 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3783 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3784 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3785 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3786 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3788 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3789 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3790 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3791 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3792 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3794 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3795 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3796 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3797 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3798 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3800 
	#FSMC_BWTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3801 
	#FSMC_BWTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3802 
	#FSMC_BWTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3803 
	#FSMC_BWTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3804 
	#FSMC_BWTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3806 
	#FSMC_BWTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3807 
	#FSMC_BWTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3808 
	#FSMC_BWTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3809 
	#FSMC_BWTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3810 
	#FSMC_BWTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3812 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3813 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3814 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3817 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

3818 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

3819 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

3820 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

3821 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

3823 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

3824 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

3825 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

3826 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

3827 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

3829 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

3830 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

3831 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

3832 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

3833 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

3835 
	#FSMC_BWTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

3836 
	#FSMC_BWTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

3837 
	#FSMC_BWTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

3838 
	#FSMC_BWTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

3839 
	#FSMC_BWTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

3841 
	#FSMC_BWTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

3842 
	#FSMC_BWTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

3843 
	#FSMC_BWTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

3844 
	#FSMC_BWTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

3845 
	#FSMC_BWTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

3847 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

3848 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

3849 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

3852 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

3853 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

3854 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

3856 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

3857 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

3858 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

3860 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

3862 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

3863 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

3864 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

3865 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

3866 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

3868 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

3869 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

3870 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

3871 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

3872 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

3874 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

3875 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

3876 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

3877 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

3880 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

3881 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

3882 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

3884 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

3885 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

3886 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

3888 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

3890 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

3891 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

3892 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

3893 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

3894 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

3896 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

3897 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

3898 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

3899 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

3900 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

3902 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

3903 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

3904 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

3905 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

3908 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

3909 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

3910 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

3912 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

3913 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

3914 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

3916 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

3918 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

3919 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

3920 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

3921 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

3922 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

3924 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

3925 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

3926 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

3927 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

3928 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

3930 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

3931 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

3932 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

3933 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

3936 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

3937 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

3938 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

3939 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

3940 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

3941 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

3942 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

3945 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

3946 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

3947 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

3948 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

3949 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

3950 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

3951 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

3954 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

3955 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

3956 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

3957 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

3958 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

3959 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

3960 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

3963 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

3964 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

3965 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

3966 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

3967 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

3968 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

3969 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

3970 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

3971 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

3973 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

3974 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

3975 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

3976 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

3977 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

3978 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

3979 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

3980 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

3981 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

3983 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

3984 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

3985 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

3986 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

3987 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

3988 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

3989 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

3990 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

3991 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

3993 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

3994 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

3995 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

3996 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

3997 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

3998 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

3999 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

4000 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

4001 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

4004 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

4005 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

4006 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

4007 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

4008 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

4009 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

4010 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

4011 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

4012 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

4014 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

4015 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

4016 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

4017 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

4018 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

4019 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

4020 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

4021 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

4022 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

4024 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

4025 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

4026 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

4027 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

4028 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

4029 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

4030 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

4031 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

4032 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

4034 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

4035 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

4036 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

4037 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

4038 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

4039 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

4040 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

4041 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

4042 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

4045 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

4046 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

4047 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

4048 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

4049 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

4050 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

4051 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

4052 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

4053 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

4055 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

4056 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

4057 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

4058 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

4059 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

4060 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

4061 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

4062 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

4063 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

4065 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

4066 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

4067 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

4068 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

4069 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

4070 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

4071 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

4072 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

4073 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

4075 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

4076 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

4077 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

4078 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

4079 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

4080 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

4081 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

4082 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

4083 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

4086 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

4087 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

4088 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

4089 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

4090 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

4091 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

4092 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

4093 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

4094 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

4096 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

4097 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

4098 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

4099 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

4100 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

4101 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

4102 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

4103 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

4104 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

4106 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

4107 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

4108 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

4109 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

4110 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

4111 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

4112 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

4113 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

4114 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

4116 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

4117 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

4118 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

4119 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

4120 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

4121 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

4122 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

4123 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

4124 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

4127 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

4128 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

4129 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

4130 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

4131 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

4132 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

4133 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

4134 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

4135 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

4137 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

4138 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

4139 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

4140 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

4141 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

4142 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

4143 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

4144 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

4145 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

4147 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

4148 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

4149 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

4150 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

4151 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

4152 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

4153 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

4154 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

4155 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

4157 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

4158 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

4159 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

4160 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

4161 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

4162 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

4163 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

4164 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

4165 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

4168 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

4169 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

4170 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

4171 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

4172 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

4173 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

4174 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

4175 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

4176 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

4178 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

4179 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

4180 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

4181 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

4182 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

4183 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

4184 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

4185 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

4186 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

4188 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

4189 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

4190 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

4191 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

4192 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

4193 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

4194 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

4195 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

4196 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

4198 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

4199 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

4200 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

4201 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

4202 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

4203 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

4204 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

4205 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

4206 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

4209 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

4210 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

4211 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

4212 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

4213 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

4214 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

4215 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

4216 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

4217 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

4219 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

4220 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

4221 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

4222 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

4223 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

4224 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

4225 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

4226 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

4227 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

4229 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

4230 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

4231 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

4232 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

4233 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

4234 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

4235 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

4236 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

4237 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

4239 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

4240 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

4241 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

4242 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

4243 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

4244 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

4245 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

4246 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

4247 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

4250 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

4253 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

4261 
	#GPIO_MODER_MODER0
 ((
ušt32_t
)0x00000003)

	)

4262 
	#GPIO_MODER_MODER0_0
 ((
ušt32_t
)0x00000001)

	)

4263 
	#GPIO_MODER_MODER0_1
 ((
ušt32_t
)0x00000002)

	)

4265 
	#GPIO_MODER_MODER1
 ((
ušt32_t
)0x0000000C)

	)

4266 
	#GPIO_MODER_MODER1_0
 ((
ušt32_t
)0x00000004)

	)

4267 
	#GPIO_MODER_MODER1_1
 ((
ušt32_t
)0x00000008)

	)

4269 
	#GPIO_MODER_MODER2
 ((
ušt32_t
)0x00000030)

	)

4270 
	#GPIO_MODER_MODER2_0
 ((
ušt32_t
)0x00000010)

	)

4271 
	#GPIO_MODER_MODER2_1
 ((
ušt32_t
)0x00000020)

	)

4273 
	#GPIO_MODER_MODER3
 ((
ušt32_t
)0x000000C0)

	)

4274 
	#GPIO_MODER_MODER3_0
 ((
ušt32_t
)0x00000040)

	)

4275 
	#GPIO_MODER_MODER3_1
 ((
ušt32_t
)0x00000080)

	)

4277 
	#GPIO_MODER_MODER4
 ((
ušt32_t
)0x00000300)

	)

4278 
	#GPIO_MODER_MODER4_0
 ((
ušt32_t
)0x00000100)

	)

4279 
	#GPIO_MODER_MODER4_1
 ((
ušt32_t
)0x00000200)

	)

4281 
	#GPIO_MODER_MODER5
 ((
ušt32_t
)0x00000C00)

	)

4282 
	#GPIO_MODER_MODER5_0
 ((
ušt32_t
)0x00000400)

	)

4283 
	#GPIO_MODER_MODER5_1
 ((
ušt32_t
)0x00000800)

	)

4285 
	#GPIO_MODER_MODER6
 ((
ušt32_t
)0x00003000)

	)

4286 
	#GPIO_MODER_MODER6_0
 ((
ušt32_t
)0x00001000)

	)

4287 
	#GPIO_MODER_MODER6_1
 ((
ušt32_t
)0x00002000)

	)

4289 
	#GPIO_MODER_MODER7
 ((
ušt32_t
)0x0000C000)

	)

4290 
	#GPIO_MODER_MODER7_0
 ((
ušt32_t
)0x00004000)

	)

4291 
	#GPIO_MODER_MODER7_1
 ((
ušt32_t
)0x00008000)

	)

4293 
	#GPIO_MODER_MODER8
 ((
ušt32_t
)0x00030000)

	)

4294 
	#GPIO_MODER_MODER8_0
 ((
ušt32_t
)0x00010000)

	)

4295 
	#GPIO_MODER_MODER8_1
 ((
ušt32_t
)0x00020000)

	)

4297 
	#GPIO_MODER_MODER9
 ((
ušt32_t
)0x000C0000)

	)

4298 
	#GPIO_MODER_MODER9_0
 ((
ušt32_t
)0x00040000)

	)

4299 
	#GPIO_MODER_MODER9_1
 ((
ušt32_t
)0x00080000)

	)

4301 
	#GPIO_MODER_MODER10
 ((
ušt32_t
)0x00300000)

	)

4302 
	#GPIO_MODER_MODER10_0
 ((
ušt32_t
)0x00100000)

	)

4303 
	#GPIO_MODER_MODER10_1
 ((
ušt32_t
)0x00200000)

	)

4305 
	#GPIO_MODER_MODER11
 ((
ušt32_t
)0x00C00000)

	)

4306 
	#GPIO_MODER_MODER11_0
 ((
ušt32_t
)0x00400000)

	)

4307 
	#GPIO_MODER_MODER11_1
 ((
ušt32_t
)0x00800000)

	)

4309 
	#GPIO_MODER_MODER12
 ((
ušt32_t
)0x03000000)

	)

4310 
	#GPIO_MODER_MODER12_0
 ((
ušt32_t
)0x01000000)

	)

4311 
	#GPIO_MODER_MODER12_1
 ((
ušt32_t
)0x02000000)

	)

4313 
	#GPIO_MODER_MODER13
 ((
ušt32_t
)0x0C000000)

	)

4314 
	#GPIO_MODER_MODER13_0
 ((
ušt32_t
)0x04000000)

	)

4315 
	#GPIO_MODER_MODER13_1
 ((
ušt32_t
)0x08000000)

	)

4317 
	#GPIO_MODER_MODER14
 ((
ušt32_t
)0x30000000)

	)

4318 
	#GPIO_MODER_MODER14_0
 ((
ušt32_t
)0x10000000)

	)

4319 
	#GPIO_MODER_MODER14_1
 ((
ušt32_t
)0x20000000)

	)

4321 
	#GPIO_MODER_MODER15
 ((
ušt32_t
)0xC0000000)

	)

4322 
	#GPIO_MODER_MODER15_0
 ((
ušt32_t
)0x40000000)

	)

4323 
	#GPIO_MODER_MODER15_1
 ((
ušt32_t
)0x80000000)

	)

4326 
	#GPIO_OTYPER_OT_0
 ((
ušt32_t
)0x00000001)

	)

4327 
	#GPIO_OTYPER_OT_1
 ((
ušt32_t
)0x00000002)

	)

4328 
	#GPIO_OTYPER_OT_2
 ((
ušt32_t
)0x00000004)

	)

4329 
	#GPIO_OTYPER_OT_3
 ((
ušt32_t
)0x00000008)

	)

4330 
	#GPIO_OTYPER_OT_4
 ((
ušt32_t
)0x00000010)

	)

4331 
	#GPIO_OTYPER_OT_5
 ((
ušt32_t
)0x00000020)

	)

4332 
	#GPIO_OTYPER_OT_6
 ((
ušt32_t
)0x00000040)

	)

4333 
	#GPIO_OTYPER_OT_7
 ((
ušt32_t
)0x00000080)

	)

4334 
	#GPIO_OTYPER_OT_8
 ((
ušt32_t
)0x00000100)

	)

4335 
	#GPIO_OTYPER_OT_9
 ((
ušt32_t
)0x00000200)

	)

4336 
	#GPIO_OTYPER_OT_10
 ((
ušt32_t
)0x00000400)

	)

4337 
	#GPIO_OTYPER_OT_11
 ((
ušt32_t
)0x00000800)

	)

4338 
	#GPIO_OTYPER_OT_12
 ((
ušt32_t
)0x00001000)

	)

4339 
	#GPIO_OTYPER_OT_13
 ((
ušt32_t
)0x00002000)

	)

4340 
	#GPIO_OTYPER_OT_14
 ((
ušt32_t
)0x00004000)

	)

4341 
	#GPIO_OTYPER_OT_15
 ((
ušt32_t
)0x00008000)

	)

4344 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ušt32_t
)0x00000003)

	)

4345 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ušt32_t
)0x00000001)

	)

4346 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ušt32_t
)0x00000002)

	)

4348 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ušt32_t
)0x0000000C)

	)

4349 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ušt32_t
)0x00000004)

	)

4350 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ušt32_t
)0x00000008)

	)

4352 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ušt32_t
)0x00000030)

	)

4353 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ušt32_t
)0x00000010)

	)

4354 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ušt32_t
)0x00000020)

	)

4356 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ušt32_t
)0x000000C0)

	)

4357 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ušt32_t
)0x00000040)

	)

4358 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ušt32_t
)0x00000080)

	)

4360 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ušt32_t
)0x00000300)

	)

4361 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ušt32_t
)0x00000100)

	)

4362 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ušt32_t
)0x00000200)

	)

4364 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ušt32_t
)0x00000C00)

	)

4365 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ušt32_t
)0x00000400)

	)

4366 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ušt32_t
)0x00000800)

	)

4368 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ušt32_t
)0x00003000)

	)

4369 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ušt32_t
)0x00001000)

	)

4370 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ušt32_t
)0x00002000)

	)

4372 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ušt32_t
)0x0000C000)

	)

4373 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ušt32_t
)0x00004000)

	)

4374 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ušt32_t
)0x00008000)

	)

4376 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ušt32_t
)0x00030000)

	)

4377 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ušt32_t
)0x00010000)

	)

4378 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ušt32_t
)0x00020000)

	)

4380 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ušt32_t
)0x000C0000)

	)

4381 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ušt32_t
)0x00040000)

	)

4382 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ušt32_t
)0x00080000)

	)

4384 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ušt32_t
)0x00300000)

	)

4385 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ušt32_t
)0x00100000)

	)

4386 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ušt32_t
)0x00200000)

	)

4388 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ušt32_t
)0x00C00000)

	)

4389 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ušt32_t
)0x00400000)

	)

4390 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ušt32_t
)0x00800000)

	)

4392 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ušt32_t
)0x03000000)

	)

4393 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ušt32_t
)0x01000000)

	)

4394 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ušt32_t
)0x02000000)

	)

4396 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ušt32_t
)0x0C000000)

	)

4397 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ušt32_t
)0x04000000)

	)

4398 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ušt32_t
)0x08000000)

	)

4400 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ušt32_t
)0x30000000)

	)

4401 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ušt32_t
)0x10000000)

	)

4402 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ušt32_t
)0x20000000)

	)

4404 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ušt32_t
)0xC0000000)

	)

4405 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ušt32_t
)0x40000000)

	)

4406 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ušt32_t
)0x80000000)

	)

4409 
	#GPIO_PUPDR_PUPDR0
 ((
ušt32_t
)0x00000003)

	)

4410 
	#GPIO_PUPDR_PUPDR0_0
 ((
ušt32_t
)0x00000001)

	)

4411 
	#GPIO_PUPDR_PUPDR0_1
 ((
ušt32_t
)0x00000002)

	)

4413 
	#GPIO_PUPDR_PUPDR1
 ((
ušt32_t
)0x0000000C)

	)

4414 
	#GPIO_PUPDR_PUPDR1_0
 ((
ušt32_t
)0x00000004)

	)

4415 
	#GPIO_PUPDR_PUPDR1_1
 ((
ušt32_t
)0x00000008)

	)

4417 
	#GPIO_PUPDR_PUPDR2
 ((
ušt32_t
)0x00000030)

	)

4418 
	#GPIO_PUPDR_PUPDR2_0
 ((
ušt32_t
)0x00000010)

	)

4419 
	#GPIO_PUPDR_PUPDR2_1
 ((
ušt32_t
)0x00000020)

	)

4421 
	#GPIO_PUPDR_PUPDR3
 ((
ušt32_t
)0x000000C0)

	)

4422 
	#GPIO_PUPDR_PUPDR3_0
 ((
ušt32_t
)0x00000040)

	)

4423 
	#GPIO_PUPDR_PUPDR3_1
 ((
ušt32_t
)0x00000080)

	)

4425 
	#GPIO_PUPDR_PUPDR4
 ((
ušt32_t
)0x00000300)

	)

4426 
	#GPIO_PUPDR_PUPDR4_0
 ((
ušt32_t
)0x00000100)

	)

4427 
	#GPIO_PUPDR_PUPDR4_1
 ((
ušt32_t
)0x00000200)

	)

4429 
	#GPIO_PUPDR_PUPDR5
 ((
ušt32_t
)0x00000C00)

	)

4430 
	#GPIO_PUPDR_PUPDR5_0
 ((
ušt32_t
)0x00000400)

	)

4431 
	#GPIO_PUPDR_PUPDR5_1
 ((
ušt32_t
)0x00000800)

	)

4433 
	#GPIO_PUPDR_PUPDR6
 ((
ušt32_t
)0x00003000)

	)

4434 
	#GPIO_PUPDR_PUPDR6_0
 ((
ušt32_t
)0x00001000)

	)

4435 
	#GPIO_PUPDR_PUPDR6_1
 ((
ušt32_t
)0x00002000)

	)

4437 
	#GPIO_PUPDR_PUPDR7
 ((
ušt32_t
)0x0000C000)

	)

4438 
	#GPIO_PUPDR_PUPDR7_0
 ((
ušt32_t
)0x00004000)

	)

4439 
	#GPIO_PUPDR_PUPDR7_1
 ((
ušt32_t
)0x00008000)

	)

4441 
	#GPIO_PUPDR_PUPDR8
 ((
ušt32_t
)0x00030000)

	)

4442 
	#GPIO_PUPDR_PUPDR8_0
 ((
ušt32_t
)0x00010000)

	)

4443 
	#GPIO_PUPDR_PUPDR8_1
 ((
ušt32_t
)0x00020000)

	)

4445 
	#GPIO_PUPDR_PUPDR9
 ((
ušt32_t
)0x000C0000)

	)

4446 
	#GPIO_PUPDR_PUPDR9_0
 ((
ušt32_t
)0x00040000)

	)

4447 
	#GPIO_PUPDR_PUPDR9_1
 ((
ušt32_t
)0x00080000)

	)

4449 
	#GPIO_PUPDR_PUPDR10
 ((
ušt32_t
)0x00300000)

	)

4450 
	#GPIO_PUPDR_PUPDR10_0
 ((
ušt32_t
)0x00100000)

	)

4451 
	#GPIO_PUPDR_PUPDR10_1
 ((
ušt32_t
)0x00200000)

	)

4453 
	#GPIO_PUPDR_PUPDR11
 ((
ušt32_t
)0x00C00000)

	)

4454 
	#GPIO_PUPDR_PUPDR11_0
 ((
ušt32_t
)0x00400000)

	)

4455 
	#GPIO_PUPDR_PUPDR11_1
 ((
ušt32_t
)0x00800000)

	)

4457 
	#GPIO_PUPDR_PUPDR12
 ((
ušt32_t
)0x03000000)

	)

4458 
	#GPIO_PUPDR_PUPDR12_0
 ((
ušt32_t
)0x01000000)

	)

4459 
	#GPIO_PUPDR_PUPDR12_1
 ((
ušt32_t
)0x02000000)

	)

4461 
	#GPIO_PUPDR_PUPDR13
 ((
ušt32_t
)0x0C000000)

	)

4462 
	#GPIO_PUPDR_PUPDR13_0
 ((
ušt32_t
)0x04000000)

	)

4463 
	#GPIO_PUPDR_PUPDR13_1
 ((
ušt32_t
)0x08000000)

	)

4465 
	#GPIO_PUPDR_PUPDR14
 ((
ušt32_t
)0x30000000)

	)

4466 
	#GPIO_PUPDR_PUPDR14_0
 ((
ušt32_t
)0x10000000)

	)

4467 
	#GPIO_PUPDR_PUPDR14_1
 ((
ušt32_t
)0x20000000)

	)

4469 
	#GPIO_PUPDR_PUPDR15
 ((
ušt32_t
)0xC0000000)

	)

4470 
	#GPIO_PUPDR_PUPDR15_0
 ((
ušt32_t
)0x40000000)

	)

4471 
	#GPIO_PUPDR_PUPDR15_1
 ((
ušt32_t
)0x80000000)

	)

4474 
	#GPIO_IDR_IDR_0
 ((
ušt32_t
)0x00000001)

	)

4475 
	#GPIO_IDR_IDR_1
 ((
ušt32_t
)0x00000002)

	)

4476 
	#GPIO_IDR_IDR_2
 ((
ušt32_t
)0x00000004)

	)

4477 
	#GPIO_IDR_IDR_3
 ((
ušt32_t
)0x00000008)

	)

4478 
	#GPIO_IDR_IDR_4
 ((
ušt32_t
)0x00000010)

	)

4479 
	#GPIO_IDR_IDR_5
 ((
ušt32_t
)0x00000020)

	)

4480 
	#GPIO_IDR_IDR_6
 ((
ušt32_t
)0x00000040)

	)

4481 
	#GPIO_IDR_IDR_7
 ((
ušt32_t
)0x00000080)

	)

4482 
	#GPIO_IDR_IDR_8
 ((
ušt32_t
)0x00000100)

	)

4483 
	#GPIO_IDR_IDR_9
 ((
ušt32_t
)0x00000200)

	)

4484 
	#GPIO_IDR_IDR_10
 ((
ušt32_t
)0x00000400)

	)

4485 
	#GPIO_IDR_IDR_11
 ((
ušt32_t
)0x00000800)

	)

4486 
	#GPIO_IDR_IDR_12
 ((
ušt32_t
)0x00001000)

	)

4487 
	#GPIO_IDR_IDR_13
 ((
ušt32_t
)0x00002000)

	)

4488 
	#GPIO_IDR_IDR_14
 ((
ušt32_t
)0x00004000)

	)

4489 
	#GPIO_IDR_IDR_15
 ((
ušt32_t
)0x00008000)

	)

4491 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

4492 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

4493 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

4494 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

4495 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

4496 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

4497 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

4498 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

4499 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

4500 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

4501 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

4502 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

4503 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

4504 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

4505 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

4506 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

4509 
	#GPIO_ODR_ODR_0
 ((
ušt32_t
)0x00000001)

	)

4510 
	#GPIO_ODR_ODR_1
 ((
ušt32_t
)0x00000002)

	)

4511 
	#GPIO_ODR_ODR_2
 ((
ušt32_t
)0x00000004)

	)

4512 
	#GPIO_ODR_ODR_3
 ((
ušt32_t
)0x00000008)

	)

4513 
	#GPIO_ODR_ODR_4
 ((
ušt32_t
)0x00000010)

	)

4514 
	#GPIO_ODR_ODR_5
 ((
ušt32_t
)0x00000020)

	)

4515 
	#GPIO_ODR_ODR_6
 ((
ušt32_t
)0x00000040)

	)

4516 
	#GPIO_ODR_ODR_7
 ((
ušt32_t
)0x00000080)

	)

4517 
	#GPIO_ODR_ODR_8
 ((
ušt32_t
)0x00000100)

	)

4518 
	#GPIO_ODR_ODR_9
 ((
ušt32_t
)0x00000200)

	)

4519 
	#GPIO_ODR_ODR_10
 ((
ušt32_t
)0x00000400)

	)

4520 
	#GPIO_ODR_ODR_11
 ((
ušt32_t
)0x00000800)

	)

4521 
	#GPIO_ODR_ODR_12
 ((
ušt32_t
)0x00001000)

	)

4522 
	#GPIO_ODR_ODR_13
 ((
ušt32_t
)0x00002000)

	)

4523 
	#GPIO_ODR_ODR_14
 ((
ušt32_t
)0x00004000)

	)

4524 
	#GPIO_ODR_ODR_15
 ((
ušt32_t
)0x00008000)

	)

4526 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

4527 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

4528 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

4529 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

4530 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

4531 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

4532 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

4533 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

4534 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

4535 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

4536 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

4537 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

4538 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

4539 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

4540 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

4541 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

4544 
	#GPIO_BSRR_BS_0
 ((
ušt32_t
)0x00000001)

	)

4545 
	#GPIO_BSRR_BS_1
 ((
ušt32_t
)0x00000002)

	)

4546 
	#GPIO_BSRR_BS_2
 ((
ušt32_t
)0x00000004)

	)

4547 
	#GPIO_BSRR_BS_3
 ((
ušt32_t
)0x00000008)

	)

4548 
	#GPIO_BSRR_BS_4
 ((
ušt32_t
)0x00000010)

	)

4549 
	#GPIO_BSRR_BS_5
 ((
ušt32_t
)0x00000020)

	)

4550 
	#GPIO_BSRR_BS_6
 ((
ušt32_t
)0x00000040)

	)

4551 
	#GPIO_BSRR_BS_7
 ((
ušt32_t
)0x00000080)

	)

4552 
	#GPIO_BSRR_BS_8
 ((
ušt32_t
)0x00000100)

	)

4553 
	#GPIO_BSRR_BS_9
 ((
ušt32_t
)0x00000200)

	)

4554 
	#GPIO_BSRR_BS_10
 ((
ušt32_t
)0x00000400)

	)

4555 
	#GPIO_BSRR_BS_11
 ((
ušt32_t
)0x00000800)

	)

4556 
	#GPIO_BSRR_BS_12
 ((
ušt32_t
)0x00001000)

	)

4557 
	#GPIO_BSRR_BS_13
 ((
ušt32_t
)0x00002000)

	)

4558 
	#GPIO_BSRR_BS_14
 ((
ušt32_t
)0x00004000)

	)

4559 
	#GPIO_BSRR_BS_15
 ((
ušt32_t
)0x00008000)

	)

4560 
	#GPIO_BSRR_BR_0
 ((
ušt32_t
)0x00010000)

	)

4561 
	#GPIO_BSRR_BR_1
 ((
ušt32_t
)0x00020000)

	)

4562 
	#GPIO_BSRR_BR_2
 ((
ušt32_t
)0x00040000)

	)

4563 
	#GPIO_BSRR_BR_3
 ((
ušt32_t
)0x00080000)

	)

4564 
	#GPIO_BSRR_BR_4
 ((
ušt32_t
)0x00100000)

	)

4565 
	#GPIO_BSRR_BR_5
 ((
ušt32_t
)0x00200000)

	)

4566 
	#GPIO_BSRR_BR_6
 ((
ušt32_t
)0x00400000)

	)

4567 
	#GPIO_BSRR_BR_7
 ((
ušt32_t
)0x00800000)

	)

4568 
	#GPIO_BSRR_BR_8
 ((
ušt32_t
)0x01000000)

	)

4569 
	#GPIO_BSRR_BR_9
 ((
ušt32_t
)0x02000000)

	)

4570 
	#GPIO_BSRR_BR_10
 ((
ušt32_t
)0x04000000)

	)

4571 
	#GPIO_BSRR_BR_11
 ((
ušt32_t
)0x08000000)

	)

4572 
	#GPIO_BSRR_BR_12
 ((
ušt32_t
)0x10000000)

	)

4573 
	#GPIO_BSRR_BR_13
 ((
ušt32_t
)0x20000000)

	)

4574 
	#GPIO_BSRR_BR_14
 ((
ušt32_t
)0x40000000)

	)

4575 
	#GPIO_BSRR_BR_15
 ((
ušt32_t
)0x80000000)

	)

4583 
	#HASH_CR_INIT
 ((
ušt32_t
)0x00000004)

	)

4584 
	#HASH_CR_DMAE
 ((
ušt32_t
)0x00000008)

	)

4585 
	#HASH_CR_DATATYPE
 ((
ušt32_t
)0x00000030)

	)

4586 
	#HASH_CR_DATATYPE_0
 ((
ušt32_t
)0x00000010)

	)

4587 
	#HASH_CR_DATATYPE_1
 ((
ušt32_t
)0x00000020)

	)

4588 
	#HASH_CR_MODE
 ((
ušt32_t
)0x00000040)

	)

4589 
	#HASH_CR_ALGO
 ((
ušt32_t
)0x00000080)

	)

4590 
	#HASH_CR_NBW
 ((
ušt32_t
)0x00000F00)

	)

4591 
	#HASH_CR_NBW_0
 ((
ušt32_t
)0x00000100)

	)

4592 
	#HASH_CR_NBW_1
 ((
ušt32_t
)0x00000200)

	)

4593 
	#HASH_CR_NBW_2
 ((
ušt32_t
)0x00000400)

	)

4594 
	#HASH_CR_NBW_3
 ((
ušt32_t
)0x00000800)

	)

4595 
	#HASH_CR_DINNE
 ((
ušt32_t
)0x00001000)

	)

4596 
	#HASH_CR_LKEY
 ((
ušt32_t
)0x00010000)

	)

4599 
	#HASH_STR_NBW
 ((
ušt32_t
)0x0000001F)

	)

4600 
	#HASH_STR_NBW_0
 ((
ušt32_t
)0x00000001)

	)

4601 
	#HASH_STR_NBW_1
 ((
ušt32_t
)0x00000002)

	)

4602 
	#HASH_STR_NBW_2
 ((
ušt32_t
)0x00000004)

	)

4603 
	#HASH_STR_NBW_3
 ((
ušt32_t
)0x00000008)

	)

4604 
	#HASH_STR_NBW_4
 ((
ušt32_t
)0x00000010)

	)

4605 
	#HASH_STR_DCAL
 ((
ušt32_t
)0x00000100)

	)

4608 
	#HASH_IMR_DINIM
 ((
ušt32_t
)0x00000001)

	)

4609 
	#HASH_IMR_DCIM
 ((
ušt32_t
)0x00000002)

	)

4612 
	#HASH_SR_DINIS
 ((
ušt32_t
)0x00000001)

	)

4613 
	#HASH_SR_DCIS
 ((
ušt32_t
)0x00000002)

	)

4614 
	#HASH_SR_DMAS
 ((
ušt32_t
)0x00000004)

	)

4615 
	#HASH_SR_BUSY
 ((
ušt32_t
)0x00000008)

	)

4623 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

4624 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

4625 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

4626 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

4627 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

4628 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

4629 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

4630 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

4631 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

4632 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

4633 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

4634 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

4635 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

4636 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

4639 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

4640 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

4641 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

4642 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

4643 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

4644 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

4645 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

4647 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

4648 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

4649 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

4650 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

4651 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

4654 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

4655 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

4657 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

4658 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

4659 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

4660 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

4661 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

4662 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

4663 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

4664 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

4665 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

4666 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

4668 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

4671 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

4672 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

4675 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

4678 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

4679 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

4680 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

4681 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

4682 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

4683 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

4684 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

4685 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

4686 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

4687 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

4688 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

4689 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

4690 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

4691 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

4694 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

4695 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

4696 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

4697 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

4698 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

4699 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

4700 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

4701 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

4704 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

4705 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

4706 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

4709 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

4717 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

4720 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

4721 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

4722 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

4723 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

4726 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

4729 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

4730 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

4738 
	#PWR_CR_LPDS
 ((
ušt16_t
)0x0001è

	)

4739 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

4740 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

4741 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

4742 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

4744 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

4745 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

4746 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

4747 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

4751 
	#PWR_CR_PLS_LEV0
 ((
ušt16_t
)0x0000è

	)

4752 
	#PWR_CR_PLS_LEV1
 ((
ušt16_t
)0x0020è

	)

4753 
	#PWR_CR_PLS_LEV2
 ((
ušt16_t
)0x0040è

	)

4754 
	#PWR_CR_PLS_LEV3
 ((
ušt16_t
)0x0060è

	)

4755 
	#PWR_CR_PLS_LEV4
 ((
ušt16_t
)0x0080è

	)

4756 
	#PWR_CR_PLS_LEV5
 ((
ušt16_t
)0x00A0è

	)

4757 
	#PWR_CR_PLS_LEV6
 ((
ušt16_t
)0x00C0è

	)

4758 
	#PWR_CR_PLS_LEV7
 ((
ušt16_t
)0x00E0è

	)

4760 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

4761 
	#PWR_CR_FPDS
 ((
ušt16_t
)0x0200è

	)

4762 
	#PWR_CR_VOS
 ((
ušt16_t
)0x4000è

	)

4764 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

4767 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

4768 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

4769 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

4770 
	#PWR_CSR_BRR
 ((
ušt16_t
)0x0008è

	)

4771 
	#PWR_CSR_EWUP
 ((
ušt16_t
)0x0100è

	)

4772 
	#PWR_CSR_BRE
 ((
ušt16_t
)0x0200è

	)

4773 
	#PWR_CSR_VOSRDY
 ((
ušt16_t
)0x4000è

	)

4775 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

4783 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001)

	)

4784 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002)

	)

4786 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8)

	)

4787 
	#RCC_CR_HSITRIM_0
 ((
ušt32_t
)0x00000008)

	)

4788 
	#RCC_CR_HSITRIM_1
 ((
ušt32_t
)0x00000010)

	)

4789 
	#RCC_CR_HSITRIM_2
 ((
ušt32_t
)0x00000020)

	)

4790 
	#RCC_CR_HSITRIM_3
 ((
ušt32_t
)0x00000040)

	)

4791 
	#RCC_CR_HSITRIM_4
 ((
ušt32_t
)0x00000080)

	)

4793 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00)

	)

4794 
	#RCC_CR_HSICAL_0
 ((
ušt32_t
)0x00000100)

	)

4795 
	#RCC_CR_HSICAL_1
 ((
ušt32_t
)0x00000200)

	)

4796 
	#RCC_CR_HSICAL_2
 ((
ušt32_t
)0x00000400)

	)

4797 
	#RCC_CR_HSICAL_3
 ((
ušt32_t
)0x00000800)

	)

4798 
	#RCC_CR_HSICAL_4
 ((
ušt32_t
)0x00001000)

	)

4799 
	#RCC_CR_HSICAL_5
 ((
ušt32_t
)0x00002000)

	)

4800 
	#RCC_CR_HSICAL_6
 ((
ušt32_t
)0x00004000)

	)

4801 
	#RCC_CR_HSICAL_7
 ((
ušt32_t
)0x00008000)

	)

4803 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000)

	)

4804 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000)

	)

4805 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000)

	)

4806 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000)

	)

4807 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000)

	)

4808 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000)

	)

4809 
	#RCC_CR_PLLI2SON
 ((
ušt32_t
)0x04000000)

	)

4810 
	#RCC_CR_PLLI2SRDY
 ((
ušt32_t
)0x08000000)

	)

4813 
	#RCC_PLLCFGR_PLLM
 ((
ušt32_t
)0x0000003F)

	)

4814 
	#RCC_PLLCFGR_PLLM_0
 ((
ušt32_t
)0x00000001)

	)

4815 
	#RCC_PLLCFGR_PLLM_1
 ((
ušt32_t
)0x00000002)

	)

4816 
	#RCC_PLLCFGR_PLLM_2
 ((
ušt32_t
)0x00000004)

	)

4817 
	#RCC_PLLCFGR_PLLM_3
 ((
ušt32_t
)0x00000008)

	)

4818 
	#RCC_PLLCFGR_PLLM_4
 ((
ušt32_t
)0x00000010)

	)

4819 
	#RCC_PLLCFGR_PLLM_5
 ((
ušt32_t
)0x00000020)

	)

4821 
	#RCC_PLLCFGR_PLLN
 ((
ušt32_t
)0x00007FC0)

	)

4822 
	#RCC_PLLCFGR_PLLN_0
 ((
ušt32_t
)0x00000040)

	)

4823 
	#RCC_PLLCFGR_PLLN_1
 ((
ušt32_t
)0x00000080)

	)

4824 
	#RCC_PLLCFGR_PLLN_2
 ((
ušt32_t
)0x00000100)

	)

4825 
	#RCC_PLLCFGR_PLLN_3
 ((
ušt32_t
)0x00000200)

	)

4826 
	#RCC_PLLCFGR_PLLN_4
 ((
ušt32_t
)0x00000400)

	)

4827 
	#RCC_PLLCFGR_PLLN_5
 ((
ušt32_t
)0x00000800)

	)

4828 
	#RCC_PLLCFGR_PLLN_6
 ((
ušt32_t
)0x00001000)

	)

4829 
	#RCC_PLLCFGR_PLLN_7
 ((
ušt32_t
)0x00002000)

	)

4830 
	#RCC_PLLCFGR_PLLN_8
 ((
ušt32_t
)0x00004000)

	)

4832 
	#RCC_PLLCFGR_PLLP
 ((
ušt32_t
)0x00030000)

	)

4833 
	#RCC_PLLCFGR_PLLP_0
 ((
ušt32_t
)0x00010000)

	)

4834 
	#RCC_PLLCFGR_PLLP_1
 ((
ušt32_t
)0x00020000)

	)

4836 
	#RCC_PLLCFGR_PLLSRC
 ((
ušt32_t
)0x00400000)

	)

4837 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00400000)

	)

4838 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ušt32_t
)0x00000000)

	)

4840 
	#RCC_PLLCFGR_PLLQ
 ((
ušt32_t
)0x0F000000)

	)

4841 
	#RCC_PLLCFGR_PLLQ_0
 ((
ušt32_t
)0x01000000)

	)

4842 
	#RCC_PLLCFGR_PLLQ_1
 ((
ušt32_t
)0x02000000)

	)

4843 
	#RCC_PLLCFGR_PLLQ_2
 ((
ušt32_t
)0x04000000)

	)

4844 
	#RCC_PLLCFGR_PLLQ_3
 ((
ušt32_t
)0x08000000)

	)

4848 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

4849 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

4850 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

4852 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

4853 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

4854 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

4857 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

4858 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

4859 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

4861 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

4862 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

4863 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

4866 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

4867 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

4868 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

4869 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

4870 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

4872 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

4873 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

4874 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

4875 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

4876 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

4877 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

4878 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

4879 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

4880 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

4883 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00001C00è

	)

4884 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000400è

	)

4885 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000800è

	)

4886 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00001000è

	)

4888 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

4889 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00001000è

	)

4890 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00001400è

	)

4891 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00001800è

	)

4892 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00001C00è

	)

4895 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x0000E000è

	)

4896 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00002000è

	)

4897 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00004000è

	)

4898 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00008000è

	)

4900 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

4901 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00008000è

	)

4902 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x0000A000è

	)

4903 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x0000C000è

	)

4904 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x0000E000è

	)

4907 
	#RCC_CFGR_RTCPRE
 ((
ušt32_t
)0x001F0000)

	)

4908 
	#RCC_CFGR_RTCPRE_0
 ((
ušt32_t
)0x00010000)

	)

4909 
	#RCC_CFGR_RTCPRE_1
 ((
ušt32_t
)0x00020000)

	)

4910 
	#RCC_CFGR_RTCPRE_2
 ((
ušt32_t
)0x00040000)

	)

4911 
	#RCC_CFGR_RTCPRE_3
 ((
ušt32_t
)0x00080000)

	)

4912 
	#RCC_CFGR_RTCPRE_4
 ((
ušt32_t
)0x00100000)

	)

4915 
	#RCC_CFGR_MCO1
 ((
ušt32_t
)0x00600000)

	)

4916 
	#RCC_CFGR_MCO1_0
 ((
ušt32_t
)0x00200000)

	)

4917 
	#RCC_CFGR_MCO1_1
 ((
ušt32_t
)0x00400000)

	)

4919 
	#RCC_CFGR_I2SSRC
 ((
ušt32_t
)0x00800000)

	)

4921 
	#RCC_CFGR_MCO1PRE
 ((
ušt32_t
)0x07000000)

	)

4922 
	#RCC_CFGR_MCO1PRE_0
 ((
ušt32_t
)0x01000000)

	)

4923 
	#RCC_CFGR_MCO1PRE_1
 ((
ušt32_t
)0x02000000)

	)

4924 
	#RCC_CFGR_MCO1PRE_2
 ((
ušt32_t
)0x04000000)

	)

4926 
	#RCC_CFGR_MCO2PRE
 ((
ušt32_t
)0x38000000)

	)

4927 
	#RCC_CFGR_MCO2PRE_0
 ((
ušt32_t
)0x08000000)

	)

4928 
	#RCC_CFGR_MCO2PRE_1
 ((
ušt32_t
)0x10000000)

	)

4929 
	#RCC_CFGR_MCO2PRE_2
 ((
ušt32_t
)0x20000000)

	)

4931 
	#RCC_CFGR_MCO2
 ((
ušt32_t
)0xC0000000)

	)

4932 
	#RCC_CFGR_MCO2_0
 ((
ušt32_t
)0x40000000)

	)

4933 
	#RCC_CFGR_MCO2_1
 ((
ušt32_t
)0x80000000)

	)

4936 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001)

	)

4937 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002)

	)

4938 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004)

	)

4939 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008)

	)

4940 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010)

	)

4941 
	#RCC_CIR_PLLI2SRDYF
 ((
ušt32_t
)0x00000020)

	)

4942 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080)

	)

4943 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100)

	)

4944 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200)

	)

4945 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400)

	)

4946 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800)

	)

4947 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000)

	)

4948 
	#RCC_CIR_PLLI2SRDYIE
 ((
ušt32_t
)0x00002000)

	)

4949 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000)

	)

4950 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000)

	)

4951 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000)

	)

4952 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000)

	)

4953 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000)

	)

4954 
	#RCC_CIR_PLLI2SRDYC
 ((
ušt32_t
)0x00200000)

	)

4955 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000)

	)

4958 
	#RCC_AHB1RSTR_GPIOARST
 ((
ušt32_t
)0x00000001)

	)

4959 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ušt32_t
)0x00000002)

	)

4960 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ušt32_t
)0x00000004)

	)

4961 
	#RCC_AHB1RSTR_GPIODRST
 ((
ušt32_t
)0x00000008)

	)

4962 
	#RCC_AHB1RSTR_GPIOERST
 ((
ušt32_t
)0x00000010)

	)

4963 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ušt32_t
)0x00000020)

	)

4964 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ušt32_t
)0x00000040)

	)

4965 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ušt32_t
)0x00000080)

	)

4966 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ušt32_t
)0x00000100)

	)

4967 
	#RCC_AHB1RSTR_CRCRST
 ((
ušt32_t
)0x00001000)

	)

4968 
	#RCC_AHB1RSTR_DMA1RST
 ((
ušt32_t
)0x00200000)

	)

4969 
	#RCC_AHB1RSTR_DMA2RST
 ((
ušt32_t
)0x00400000)

	)

4970 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ušt32_t
)0x02000000)

	)

4971 
	#RCC_AHB1RSTR_OTGHRST
 ((
ušt32_t
)0x10000000)

	)

4974 
	#RCC_AHB2RSTR_DCMIRST
 ((
ušt32_t
)0x00000001)

	)

4975 
	#RCC_AHB2RSTR_CRYPRST
 ((
ušt32_t
)0x00000010)

	)

4976 
	#RCC_AHB2RSTR_HSAHRST
 ((
ušt32_t
)0x00000020)

	)

4977 
	#RCC_AHB2RSTR_RNGRST
 ((
ušt32_t
)0x00000040)

	)

4978 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ušt32_t
)0x00000080)

	)

4981 
	#RCC_AHB3RSTR_FSMCRST
 ((
ušt32_t
)0x00000001)

	)

4984 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001)

	)

4985 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002)

	)

4986 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004)

	)

4987 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008)

	)

4988 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010)

	)

4989 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020)

	)

4990 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040)

	)

4991 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080)

	)

4992 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100)

	)

4993 
	#RCC_APB1RSTR_WWDGEN
 ((
ušt32_t
)0x00000800)

	)

4994 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00008000)

	)

4995 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00010000)

	)

4996 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000)

	)

4997 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000)

	)

4998 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000)

	)

4999 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000)

	)

5000 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000)

	)

5001 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000)

	)

5002 
	#RCC_APB1RSTR_I2C3RST
 ((
ušt32_t
)0x00800000)

	)

5003 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000)

	)

5004 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000)

	)

5005 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000)

	)

5006 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000)

	)

5009 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000001)

	)

5010 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00000002)

	)

5011 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00000010)

	)

5012 
	#RCC_APB2RSTR_USART6RST
 ((
ušt32_t
)0x00000020)

	)

5013 
	#RCC_APB2RSTR_ADCRST
 ((
ušt32_t
)0x00000100)

	)

5014 
	#RCC_APB2RSTR_SDIORST
 ((
ušt32_t
)0x00000800)

	)

5015 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000)

	)

5016 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ušt32_t
)0x00004000)

	)

5017 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00010000)

	)

5018 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00020000)

	)

5019 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00040000)

	)

5021 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

5024 
	#RCC_AHB1ENR_GPIOAEN
 ((
ušt32_t
)0x00000001)

	)

5025 
	#RCC_AHB1ENR_GPIOBEN
 ((
ušt32_t
)0x00000002)

	)

5026 
	#RCC_AHB1ENR_GPIOCEN
 ((
ušt32_t
)0x00000004)

	)

5027 
	#RCC_AHB1ENR_GPIODEN
 ((
ušt32_t
)0x00000008)

	)

5028 
	#RCC_AHB1ENR_GPIOEEN
 ((
ušt32_t
)0x00000010)

	)

5029 
	#RCC_AHB1ENR_GPIOFEN
 ((
ušt32_t
)0x00000020)

	)

5030 
	#RCC_AHB1ENR_GPIOGEN
 ((
ušt32_t
)0x00000040)

	)

5031 
	#RCC_AHB1ENR_GPIOHEN
 ((
ušt32_t
)0x00000080)

	)

5032 
	#RCC_AHB1ENR_GPIOIEN
 ((
ušt32_t
)0x00000100)

	)

5033 
	#RCC_AHB1ENR_CRCEN
 ((
ušt32_t
)0x00001000)

	)

5034 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ušt32_t
)0x00040000)

	)

5035 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ušt32_t
)0x00100000)

	)

5036 
	#RCC_AHB1ENR_DMA1EN
 ((
ušt32_t
)0x00200000)

	)

5037 
	#RCC_AHB1ENR_DMA2EN
 ((
ušt32_t
)0x00400000)

	)

5038 
	#RCC_AHB1ENR_ETHMACEN
 ((
ušt32_t
)0x02000000)

	)

5039 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ušt32_t
)0x04000000)

	)

5040 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ušt32_t
)0x08000000)

	)

5041 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ušt32_t
)0x10000000)

	)

5042 
	#RCC_AHB1ENR_OTGHSEN
 ((
ušt32_t
)0x20000000)

	)

5043 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ušt32_t
)0x40000000)

	)

5046 
	#RCC_AHB2ENR_DCMIEN
 ((
ušt32_t
)0x00000001)

	)

5047 
	#RCC_AHB2ENR_CRYPEN
 ((
ušt32_t
)0x00000010)

	)

5048 
	#RCC_AHB2ENR_HASHEN
 ((
ušt32_t
)0x00000020)

	)

5049 
	#RCC_AHB2ENR_RNGEN
 ((
ušt32_t
)0x00000040)

	)

5050 
	#RCC_AHB2ENR_OTGFSEN
 ((
ušt32_t
)0x00000080)

	)

5053 
	#RCC_AHB3ENR_FSMCEN
 ((
ušt32_t
)0x00000001)

	)

5056 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001)

	)

5057 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002)

	)

5058 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004)

	)

5059 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008)

	)

5060 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010)

	)

5061 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020)

	)

5062 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040)

	)

5063 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080)

	)

5064 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100)

	)

5065 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800)

	)

5066 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000)

	)

5067 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000)

	)

5068 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000)

	)

5069 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000)

	)

5070 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000)

	)

5071 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000)

	)

5072 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000)

	)

5073 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000)

	)

5074 
	#RCC_APB1ENR_I2C3EN
 ((
ušt32_t
)0x00800000)

	)

5075 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000)

	)

5076 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000)

	)

5077 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000)

	)

5078 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000)

	)

5081 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000001)

	)

5082 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00000002)

	)

5083 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00000010)

	)

5084 
	#RCC_APB2ENR_USART6EN
 ((
ušt32_t
)0x00000020)

	)

5085 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000100)

	)

5086 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000200)

	)

5087 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00000400)

	)

5088 
	#RCC_APB2ENR_SDIOEN
 ((
ušt32_t
)0x00000800)

	)

5089 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000)

	)

5090 
	#RCC_APB2ENR_SYSCFGEN
 ((
ušt32_t
)0x00004000)

	)

5091 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00040000)

	)

5092 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00020000)

	)

5093 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00010000)

	)

5096 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ušt32_t
)0x00000001)

	)

5097 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ušt32_t
)0x00000002)

	)

5098 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ušt32_t
)0x00000004)

	)

5099 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ušt32_t
)0x00000008)

	)

5100 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ušt32_t
)0x00000010)

	)

5101 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ušt32_t
)0x00000020)

	)

5102 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ušt32_t
)0x00000040)

	)

5103 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ušt32_t
)0x00000080)

	)

5104 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ušt32_t
)0x00000100)

	)

5105 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ušt32_t
)0x00001000)

	)

5106 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ušt32_t
)0x00008000)

	)

5107 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ušt32_t
)0x00010000)

	)

5108 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ušt32_t
)0x00020000)

	)

5109 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ušt32_t
)0x00040000)

	)

5110 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ušt32_t
)0x00200000)

	)

5111 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ušt32_t
)0x00400000)

	)

5112 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ušt32_t
)0x02000000)

	)

5113 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ušt32_t
)0x04000000)

	)

5114 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ušt32_t
)0x08000000)

	)

5115 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ušt32_t
)0x10000000)

	)

5116 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ušt32_t
)0x20000000)

	)

5117 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ušt32_t
)0x40000000)

	)

5120 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ušt32_t
)0x00000001)

	)

5121 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ušt32_t
)0x00000010)

	)

5122 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ušt32_t
)0x00000020)

	)

5123 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ušt32_t
)0x00000040)

	)

5124 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ušt32_t
)0x00000080)

	)

5127 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ušt32_t
)0x00000001)

	)

5130 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ušt32_t
)0x00000001)

	)

5131 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ušt32_t
)0x00000002)

	)

5132 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ušt32_t
)0x00000004)

	)

5133 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ušt32_t
)0x00000008)

	)

5134 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ušt32_t
)0x00000010)

	)

5135 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ušt32_t
)0x00000020)

	)

5136 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ušt32_t
)0x00000040)

	)

5137 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ušt32_t
)0x00000080)

	)

5138 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ušt32_t
)0x00000100)

	)

5139 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ušt32_t
)0x00000800)

	)

5140 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ušt32_t
)0x00004000)

	)

5141 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ušt32_t
)0x00008000)

	)

5142 
	#RCC_APB1LPENR_USART2LPEN
 ((
ušt32_t
)0x00020000)

	)

5143 
	#RCC_APB1LPENR_USART3LPEN
 ((
ušt32_t
)0x00040000)

	)

5144 
	#RCC_APB1LPENR_UART4LPEN
 ((
ušt32_t
)0x00080000)

	)

5145 
	#RCC_APB1LPENR_UART5LPEN
 ((
ušt32_t
)0x00100000)

	)

5146 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ušt32_t
)0x00200000)

	)

5147 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ušt32_t
)0x00400000)

	)

5148 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ušt32_t
)0x00800000)

	)

5149 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ušt32_t
)0x02000000)

	)

5150 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ušt32_t
)0x04000000)

	)

5151 
	#RCC_APB1LPENR_PWRLPEN
 ((
ušt32_t
)0x10000000)

	)

5152 
	#RCC_APB1LPENR_DACLPEN
 ((
ušt32_t
)0x20000000)

	)

5155 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ušt32_t
)0x00000001)

	)

5156 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ušt32_t
)0x00000002)

	)

5157 
	#RCC_APB2LPENR_USART1LPEN
 ((
ušt32_t
)0x00000010)

	)

5158 
	#RCC_APB2LPENR_USART6LPEN
 ((
ušt32_t
)0x00000020)

	)

5159 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ušt32_t
)0x00000100)

	)

5160 
	#RCC_APB2LPENR_ADC2PEN
 ((
ušt32_t
)0x00000200)

	)

5161 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ušt32_t
)0x00000400)

	)

5162 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ušt32_t
)0x00000800)

	)

5163 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ušt32_t
)0x00001000)

	)

5164 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ušt32_t
)0x00004000)

	)

5165 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ušt32_t
)0x00010000)

	)

5166 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ušt32_t
)0x00020000)

	)

5167 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ušt32_t
)0x00040000)

	)

5170 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001)

	)

5171 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002)

	)

5172 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004)

	)

5174 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300)

	)

5175 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100)

	)

5176 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200)

	)

5178 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000)

	)

5179 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000)

	)

5182 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001)

	)

5183 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002)

	)

5184 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000)

	)

5185 
	#RCC_CSR_BORRSTF
 ((
ušt32_t
)0x02000000)

	)

5186 
	#RCC_CSR_PADRSTF
 ((
ušt32_t
)0x04000000)

	)

5187 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000)

	)

5188 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000)

	)

5189 
	#RCC_CSR_WDGRSTF
 ((
ušt32_t
)0x20000000)

	)

5190 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000)

	)

5191 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000)

	)

5194 
	#RCC_SSCGR_MODPER
 ((
ušt32_t
)0x00001FFF)

	)

5195 
	#RCC_SSCGR_INCSTEP
 ((
ušt32_t
)0x0FFFE000)

	)

5196 
	#RCC_SSCGR_SPREADSEL
 ((
ušt32_t
)0x40000000)

	)

5197 
	#RCC_SSCGR_SSCGEN
 ((
ušt32_t
)0x80000000)

	)

5200 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ušt32_t
)0x00007FC0)

	)

5201 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ušt32_t
)0x70000000)

	)

5209 
	#RNG_CR_RNGEN
 ((
ušt32_t
)0x00000004)

	)

5210 
	#RNG_CR_IE
 ((
ušt32_t
)0x00000008)

	)

5213 
	#RNG_SR_DRDY
 ((
ušt32_t
)0x00000001)

	)

5214 
	#RNG_SR_CECS
 ((
ušt32_t
)0x00000002)

	)

5215 
	#RNG_SR_SECS
 ((
ušt32_t
)0x00000004)

	)

5216 
	#RNG_SR_CEIS
 ((
ušt32_t
)0x00000020)

	)

5217 
	#RNG_SR_SEIS
 ((
ušt32_t
)0x00000040)

	)

5225 
	#RTC_TR_PM
 ((
ušt32_t
)0x00400000)

	)

5226 
	#RTC_TR_HT
 ((
ušt32_t
)0x00300000)

	)

5227 
	#RTC_TR_HT_0
 ((
ušt32_t
)0x00100000)

	)

5228 
	#RTC_TR_HT_1
 ((
ušt32_t
)0x00200000)

	)

5229 
	#RTC_TR_HU
 ((
ušt32_t
)0x000F0000)

	)

5230 
	#RTC_TR_HU_0
 ((
ušt32_t
)0x00010000)

	)

5231 
	#RTC_TR_HU_1
 ((
ušt32_t
)0x00020000)

	)

5232 
	#RTC_TR_HU_2
 ((
ušt32_t
)0x00040000)

	)

5233 
	#RTC_TR_HU_3
 ((
ušt32_t
)0x00080000)

	)

5234 
	#RTC_TR_MNT
 ((
ušt32_t
)0x00007000)

	)

5235 
	#RTC_TR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

5236 
	#RTC_TR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

5237 
	#RTC_TR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

5238 
	#RTC_TR_MNU
 ((
ušt32_t
)0x00000F00)

	)

5239 
	#RTC_TR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

5240 
	#RTC_TR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

5241 
	#RTC_TR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

5242 
	#RTC_TR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

5243 
	#RTC_TR_ST
 ((
ušt32_t
)0x00000070)

	)

5244 
	#RTC_TR_ST_0
 ((
ušt32_t
)0x00000010)

	)

5245 
	#RTC_TR_ST_1
 ((
ušt32_t
)0x00000020)

	)

5246 
	#RTC_TR_ST_2
 ((
ušt32_t
)0x00000040)

	)

5247 
	#RTC_TR_SU
 ((
ušt32_t
)0x0000000F)

	)

5248 
	#RTC_TR_SU_0
 ((
ušt32_t
)0x00000001)

	)

5249 
	#RTC_TR_SU_1
 ((
ušt32_t
)0x00000002)

	)

5250 
	#RTC_TR_SU_2
 ((
ušt32_t
)0x00000004)

	)

5251 
	#RTC_TR_SU_3
 ((
ušt32_t
)0x00000008)

	)

5254 
	#RTC_DR_YT
 ((
ušt32_t
)0x00F00000)

	)

5255 
	#RTC_DR_YT_0
 ((
ušt32_t
)0x00100000)

	)

5256 
	#RTC_DR_YT_1
 ((
ušt32_t
)0x00200000)

	)

5257 
	#RTC_DR_YT_2
 ((
ušt32_t
)0x00400000)

	)

5258 
	#RTC_DR_YT_3
 ((
ušt32_t
)0x00800000)

	)

5259 
	#RTC_DR_YU
 ((
ušt32_t
)0x000F0000)

	)

5260 
	#RTC_DR_YU_0
 ((
ušt32_t
)0x00010000)

	)

5261 
	#RTC_DR_YU_1
 ((
ušt32_t
)0x00020000)

	)

5262 
	#RTC_DR_YU_2
 ((
ušt32_t
)0x00040000)

	)

5263 
	#RTC_DR_YU_3
 ((
ušt32_t
)0x00080000)

	)

5264 
	#RTC_DR_WDU
 ((
ušt32_t
)0x0000E000)

	)

5265 
	#RTC_DR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

5266 
	#RTC_DR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

5267 
	#RTC_DR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

5268 
	#RTC_DR_MT
 ((
ušt32_t
)0x00001000)

	)

5269 
	#RTC_DR_MU
 ((
ušt32_t
)0x00000F00)

	)

5270 
	#RTC_DR_MU_0
 ((
ušt32_t
)0x00000100)

	)

5271 
	#RTC_DR_MU_1
 ((
ušt32_t
)0x00000200)

	)

5272 
	#RTC_DR_MU_2
 ((
ušt32_t
)0x00000400)

	)

5273 
	#RTC_DR_MU_3
 ((
ušt32_t
)0x00000800)

	)

5274 
	#RTC_DR_DT
 ((
ušt32_t
)0x00000030)

	)

5275 
	#RTC_DR_DT_0
 ((
ušt32_t
)0x00000010)

	)

5276 
	#RTC_DR_DT_1
 ((
ušt32_t
)0x00000020)

	)

5277 
	#RTC_DR_DU
 ((
ušt32_t
)0x0000000F)

	)

5278 
	#RTC_DR_DU_0
 ((
ušt32_t
)0x00000001)

	)

5279 
	#RTC_DR_DU_1
 ((
ušt32_t
)0x00000002)

	)

5280 
	#RTC_DR_DU_2
 ((
ušt32_t
)0x00000004)

	)

5281 
	#RTC_DR_DU_3
 ((
ušt32_t
)0x00000008)

	)

5284 
	#RTC_CR_COE
 ((
ušt32_t
)0x00800000)

	)

5285 
	#RTC_CR_OSEL
 ((
ušt32_t
)0x00600000)

	)

5286 
	#RTC_CR_OSEL_0
 ((
ušt32_t
)0x00200000)

	)

5287 
	#RTC_CR_OSEL_1
 ((
ušt32_t
)0x00400000)

	)

5288 
	#RTC_CR_POL
 ((
ušt32_t
)0x00100000)

	)

5289 
	#RTC_CR_COSEL
 ((
ušt32_t
)0x00080000)

	)

5290 
	#RTC_CR_BCK
 ((
ušt32_t
)0x00040000)

	)

5291 
	#RTC_CR_SUB1H
 ((
ušt32_t
)0x00020000)

	)

5292 
	#RTC_CR_ADD1H
 ((
ušt32_t
)0x00010000)

	)

5293 
	#RTC_CR_TSIE
 ((
ušt32_t
)0x00008000)

	)

5294 
	#RTC_CR_WUTIE
 ((
ušt32_t
)0x00004000)

	)

5295 
	#RTC_CR_ALRBIE
 ((
ušt32_t
)0x00002000)

	)

5296 
	#RTC_CR_ALRAIE
 ((
ušt32_t
)0x00001000)

	)

5297 
	#RTC_CR_TSE
 ((
ušt32_t
)0x00000800)

	)

5298 
	#RTC_CR_WUTE
 ((
ušt32_t
)0x00000400)

	)

5299 
	#RTC_CR_ALRBE
 ((
ušt32_t
)0x00000200)

	)

5300 
	#RTC_CR_ALRAE
 ((
ušt32_t
)0x00000100)

	)

5301 
	#RTC_CR_DCE
 ((
ušt32_t
)0x00000080)

	)

5302 
	#RTC_CR_FMT
 ((
ušt32_t
)0x00000040)

	)

5303 
	#RTC_CR_BYPSHAD
 ((
ušt32_t
)0x00000020)

	)

5304 
	#RTC_CR_REFCKON
 ((
ušt32_t
)0x00000010)

	)

5305 
	#RTC_CR_TSEDGE
 ((
ušt32_t
)0x00000008)

	)

5306 
	#RTC_CR_WUCKSEL
 ((
ušt32_t
)0x00000007)

	)

5307 
	#RTC_CR_WUCKSEL_0
 ((
ušt32_t
)0x00000001)

	)

5308 
	#RTC_CR_WUCKSEL_1
 ((
ušt32_t
)0x00000002)

	)

5309 
	#RTC_CR_WUCKSEL_2
 ((
ušt32_t
)0x00000004)

	)

5312 
	#RTC_ISR_RECALPF
 ((
ušt32_t
)0x00010000)

	)

5313 
	#RTC_ISR_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

5314 
	#RTC_ISR_TSOVF
 ((
ušt32_t
)0x00001000)

	)

5315 
	#RTC_ISR_TSF
 ((
ušt32_t
)0x00000800)

	)

5316 
	#RTC_ISR_WUTF
 ((
ušt32_t
)0x00000400)

	)

5317 
	#RTC_ISR_ALRBF
 ((
ušt32_t
)0x00000200)

	)

5318 
	#RTC_ISR_ALRAF
 ((
ušt32_t
)0x00000100)

	)

5319 
	#RTC_ISR_INIT
 ((
ušt32_t
)0x00000080)

	)

5320 
	#RTC_ISR_INITF
 ((
ušt32_t
)0x00000040)

	)

5321 
	#RTC_ISR_RSF
 ((
ušt32_t
)0x00000020)

	)

5322 
	#RTC_ISR_INITS
 ((
ušt32_t
)0x00000010)

	)

5323 
	#RTC_ISR_SHPF
 ((
ušt32_t
)0x00000008)

	)

5324 
	#RTC_ISR_WUTWF
 ((
ušt32_t
)0x00000004)

	)

5325 
	#RTC_ISR_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

5326 
	#RTC_ISR_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

5329 
	#RTC_PRER_PREDIV_A
 ((
ušt32_t
)0x007F0000)

	)

5330 
	#RTC_PRER_PREDIV_S
 ((
ušt32_t
)0x00001FFF)

	)

5333 
	#RTC_WUTR_WUT
 ((
ušt32_t
)0x0000FFFF)

	)

5336 
	#RTC_CALIBR_DCS
 ((
ušt32_t
)0x00000080)

	)

5337 
	#RTC_CALIBR_DC
 ((
ušt32_t
)0x0000001F)

	)

5340 
	#RTC_ALRMAR_MSK4
 ((
ušt32_t
)0x80000000)

	)

5341 
	#RTC_ALRMAR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

5342 
	#RTC_ALRMAR_DT
 ((
ušt32_t
)0x30000000)

	)

5343 
	#RTC_ALRMAR_DT_0
 ((
ušt32_t
)0x10000000)

	)

5344 
	#RTC_ALRMAR_DT_1
 ((
ušt32_t
)0x20000000)

	)

5345 
	#RTC_ALRMAR_DU
 ((
ušt32_t
)0x0F000000)

	)

5346 
	#RTC_ALRMAR_DU_0
 ((
ušt32_t
)0x01000000)

	)

5347 
	#RTC_ALRMAR_DU_1
 ((
ušt32_t
)0x02000000)

	)

5348 
	#RTC_ALRMAR_DU_2
 ((
ušt32_t
)0x04000000)

	)

5349 
	#RTC_ALRMAR_DU_3
 ((
ušt32_t
)0x08000000)

	)

5350 
	#RTC_ALRMAR_MSK3
 ((
ušt32_t
)0x00800000)

	)

5351 
	#RTC_ALRMAR_PM
 ((
ušt32_t
)0x00400000)

	)

5352 
	#RTC_ALRMAR_HT
 ((
ušt32_t
)0x00300000)

	)

5353 
	#RTC_ALRMAR_HT_0
 ((
ušt32_t
)0x00100000)

	)

5354 
	#RTC_ALRMAR_HT_1
 ((
ušt32_t
)0x00200000)

	)

5355 
	#RTC_ALRMAR_HU
 ((
ušt32_t
)0x000F0000)

	)

5356 
	#RTC_ALRMAR_HU_0
 ((
ušt32_t
)0x00010000)

	)

5357 
	#RTC_ALRMAR_HU_1
 ((
ušt32_t
)0x00020000)

	)

5358 
	#RTC_ALRMAR_HU_2
 ((
ušt32_t
)0x00040000)

	)

5359 
	#RTC_ALRMAR_HU_3
 ((
ušt32_t
)0x00080000)

	)

5360 
	#RTC_ALRMAR_MSK2
 ((
ušt32_t
)0x00008000)

	)

5361 
	#RTC_ALRMAR_MNT
 ((
ušt32_t
)0x00007000)

	)

5362 
	#RTC_ALRMAR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

5363 
	#RTC_ALRMAR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

5364 
	#RTC_ALRMAR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

5365 
	#RTC_ALRMAR_MNU
 ((
ušt32_t
)0x00000F00)

	)

5366 
	#RTC_ALRMAR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

5367 
	#RTC_ALRMAR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

5368 
	#RTC_ALRMAR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

5369 
	#RTC_ALRMAR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

5370 
	#RTC_ALRMAR_MSK1
 ((
ušt32_t
)0x00000080)

	)

5371 
	#RTC_ALRMAR_ST
 ((
ušt32_t
)0x00000070)

	)

5372 
	#RTC_ALRMAR_ST_0
 ((
ušt32_t
)0x00000010)

	)

5373 
	#RTC_ALRMAR_ST_1
 ((
ušt32_t
)0x00000020)

	)

5374 
	#RTC_ALRMAR_ST_2
 ((
ušt32_t
)0x00000040)

	)

5375 
	#RTC_ALRMAR_SU
 ((
ušt32_t
)0x0000000F)

	)

5376 
	#RTC_ALRMAR_SU_0
 ((
ušt32_t
)0x00000001)

	)

5377 
	#RTC_ALRMAR_SU_1
 ((
ušt32_t
)0x00000002)

	)

5378 
	#RTC_ALRMAR_SU_2
 ((
ušt32_t
)0x00000004)

	)

5379 
	#RTC_ALRMAR_SU_3
 ((
ušt32_t
)0x00000008)

	)

5382 
	#RTC_ALRMBR_MSK4
 ((
ušt32_t
)0x80000000)

	)

5383 
	#RTC_ALRMBR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

5384 
	#RTC_ALRMBR_DT
 ((
ušt32_t
)0x30000000)

	)

5385 
	#RTC_ALRMBR_DT_0
 ((
ušt32_t
)0x10000000)

	)

5386 
	#RTC_ALRMBR_DT_1
 ((
ušt32_t
)0x20000000)

	)

5387 
	#RTC_ALRMBR_DU
 ((
ušt32_t
)0x0F000000)

	)

5388 
	#RTC_ALRMBR_DU_0
 ((
ušt32_t
)0x01000000)

	)

5389 
	#RTC_ALRMBR_DU_1
 ((
ušt32_t
)0x02000000)

	)

5390 
	#RTC_ALRMBR_DU_2
 ((
ušt32_t
)0x04000000)

	)

5391 
	#RTC_ALRMBR_DU_3
 ((
ušt32_t
)0x08000000)

	)

5392 
	#RTC_ALRMBR_MSK3
 ((
ušt32_t
)0x00800000)

	)

5393 
	#RTC_ALRMBR_PM
 ((
ušt32_t
)0x00400000)

	)

5394 
	#RTC_ALRMBR_HT
 ((
ušt32_t
)0x00300000)

	)

5395 
	#RTC_ALRMBR_HT_0
 ((
ušt32_t
)0x00100000)

	)

5396 
	#RTC_ALRMBR_HT_1
 ((
ušt32_t
)0x00200000)

	)

5397 
	#RTC_ALRMBR_HU
 ((
ušt32_t
)0x000F0000)

	)

5398 
	#RTC_ALRMBR_HU_0
 ((
ušt32_t
)0x00010000)

	)

5399 
	#RTC_ALRMBR_HU_1
 ((
ušt32_t
)0x00020000)

	)

5400 
	#RTC_ALRMBR_HU_2
 ((
ušt32_t
)0x00040000)

	)

5401 
	#RTC_ALRMBR_HU_3
 ((
ušt32_t
)0x00080000)

	)

5402 
	#RTC_ALRMBR_MSK2
 ((
ušt32_t
)0x00008000)

	)

5403 
	#RTC_ALRMBR_MNT
 ((
ušt32_t
)0x00007000)

	)

5404 
	#RTC_ALRMBR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

5405 
	#RTC_ALRMBR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

5406 
	#RTC_ALRMBR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

5407 
	#RTC_ALRMBR_MNU
 ((
ušt32_t
)0x00000F00)

	)

5408 
	#RTC_ALRMBR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

5409 
	#RTC_ALRMBR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

5410 
	#RTC_ALRMBR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

5411 
	#RTC_ALRMBR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

5412 
	#RTC_ALRMBR_MSK1
 ((
ušt32_t
)0x00000080)

	)

5413 
	#RTC_ALRMBR_ST
 ((
ušt32_t
)0x00000070)

	)

5414 
	#RTC_ALRMBR_ST_0
 ((
ušt32_t
)0x00000010)

	)

5415 
	#RTC_ALRMBR_ST_1
 ((
ušt32_t
)0x00000020)

	)

5416 
	#RTC_ALRMBR_ST_2
 ((
ušt32_t
)0x00000040)

	)

5417 
	#RTC_ALRMBR_SU
 ((
ušt32_t
)0x0000000F)

	)

5418 
	#RTC_ALRMBR_SU_0
 ((
ušt32_t
)0x00000001)

	)

5419 
	#RTC_ALRMBR_SU_1
 ((
ušt32_t
)0x00000002)

	)

5420 
	#RTC_ALRMBR_SU_2
 ((
ušt32_t
)0x00000004)

	)

5421 
	#RTC_ALRMBR_SU_3
 ((
ušt32_t
)0x00000008)

	)

5424 
	#RTC_WPR_KEY
 ((
ušt32_t
)0x000000FF)

	)

5427 
	#RTC_SSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

5430 
	#RTC_SHIFTR_SUBFS
 ((
ušt32_t
)0x00007FFF)

	)

5431 
	#RTC_SHIFTR_ADD1S
 ((
ušt32_t
)0x80000000)

	)

5434 
	#RTC_TSTR_PM
 ((
ušt32_t
)0x00400000)

	)

5435 
	#RTC_TSTR_HT
 ((
ušt32_t
)0x00300000)

	)

5436 
	#RTC_TSTR_HT_0
 ((
ušt32_t
)0x00100000)

	)

5437 
	#RTC_TSTR_HT_1
 ((
ušt32_t
)0x00200000)

	)

5438 
	#RTC_TSTR_HU
 ((
ušt32_t
)0x000F0000)

	)

5439 
	#RTC_TSTR_HU_0
 ((
ušt32_t
)0x00010000)

	)

5440 
	#RTC_TSTR_HU_1
 ((
ušt32_t
)0x00020000)

	)

5441 
	#RTC_TSTR_HU_2
 ((
ušt32_t
)0x00040000)

	)

5442 
	#RTC_TSTR_HU_3
 ((
ušt32_t
)0x00080000)

	)

5443 
	#RTC_TSTR_MNT
 ((
ušt32_t
)0x00007000)

	)

5444 
	#RTC_TSTR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

5445 
	#RTC_TSTR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

5446 
	#RTC_TSTR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

5447 
	#RTC_TSTR_MNU
 ((
ušt32_t
)0x00000F00)

	)

5448 
	#RTC_TSTR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

5449 
	#RTC_TSTR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

5450 
	#RTC_TSTR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

5451 
	#RTC_TSTR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

5452 
	#RTC_TSTR_ST
 ((
ušt32_t
)0x00000070)

	)

5453 
	#RTC_TSTR_ST_0
 ((
ušt32_t
)0x00000010)

	)

5454 
	#RTC_TSTR_ST_1
 ((
ušt32_t
)0x00000020)

	)

5455 
	#RTC_TSTR_ST_2
 ((
ušt32_t
)0x00000040)

	)

5456 
	#RTC_TSTR_SU
 ((
ušt32_t
)0x0000000F)

	)

5457 
	#RTC_TSTR_SU_0
 ((
ušt32_t
)0x00000001)

	)

5458 
	#RTC_TSTR_SU_1
 ((
ušt32_t
)0x00000002)

	)

5459 
	#RTC_TSTR_SU_2
 ((
ušt32_t
)0x00000004)

	)

5460 
	#RTC_TSTR_SU_3
 ((
ušt32_t
)0x00000008)

	)

5463 
	#RTC_TSDR_WDU
 ((
ušt32_t
)0x0000E000)

	)

5464 
	#RTC_TSDR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

5465 
	#RTC_TSDR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

5466 
	#RTC_TSDR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

5467 
	#RTC_TSDR_MT
 ((
ušt32_t
)0x00001000)

	)

5468 
	#RTC_TSDR_MU
 ((
ušt32_t
)0x00000F00)

	)

5469 
	#RTC_TSDR_MU_0
 ((
ušt32_t
)0x00000100)

	)

5470 
	#RTC_TSDR_MU_1
 ((
ušt32_t
)0x00000200)

	)

5471 
	#RTC_TSDR_MU_2
 ((
ušt32_t
)0x00000400)

	)

5472 
	#RTC_TSDR_MU_3
 ((
ušt32_t
)0x00000800)

	)

5473 
	#RTC_TSDR_DT
 ((
ušt32_t
)0x00000030)

	)

5474 
	#RTC_TSDR_DT_0
 ((
ušt32_t
)0x00000010)

	)

5475 
	#RTC_TSDR_DT_1
 ((
ušt32_t
)0x00000020)

	)

5476 
	#RTC_TSDR_DU
 ((
ušt32_t
)0x0000000F)

	)

5477 
	#RTC_TSDR_DU_0
 ((
ušt32_t
)0x00000001)

	)

5478 
	#RTC_TSDR_DU_1
 ((
ušt32_t
)0x00000002)

	)

5479 
	#RTC_TSDR_DU_2
 ((
ušt32_t
)0x00000004)

	)

5480 
	#RTC_TSDR_DU_3
 ((
ušt32_t
)0x00000008)

	)

5483 
	#RTC_TSSSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

5486 
	#RTC_CALR_CALP
 ((
ušt32_t
)0x00008000)

	)

5487 
	#RTC_CALR_CALW8
 ((
ušt32_t
)0x00004000)

	)

5488 
	#RTC_CALR_CALW16
 ((
ušt32_t
)0x00002000)

	)

5489 
	#RTC_CALR_CALM
 ((
ušt32_t
)0x000001FF)

	)

5490 
	#RTC_CALR_CALM_0
 ((
ušt32_t
)0x00000001)

	)

5491 
	#RTC_CALR_CALM_1
 ((
ušt32_t
)0x00000002)

	)

5492 
	#RTC_CALR_CALM_2
 ((
ušt32_t
)0x00000004)

	)

5493 
	#RTC_CALR_CALM_3
 ((
ušt32_t
)0x00000008)

	)

5494 
	#RTC_CALR_CALM_4
 ((
ušt32_t
)0x00000010)

	)

5495 
	#RTC_CALR_CALM_5
 ((
ušt32_t
)0x00000020)

	)

5496 
	#RTC_CALR_CALM_6
 ((
ušt32_t
)0x00000040)

	)

5497 
	#RTC_CALR_CALM_7
 ((
ušt32_t
)0x00000080)

	)

5498 
	#RTC_CALR_CALM_8
 ((
ušt32_t
)0x00000100)

	)

5501 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ušt32_t
)0x00040000)

	)

5502 
	#RTC_TAFCR_TSINSEL
 ((
ušt32_t
)0x00020000)

	)

5503 
	#RTC_TAFCR_TAMPINSEL
 ((
ušt32_t
)0x00010000)

	)

5504 
	#RTC_TAFCR_TAMPPUDIS
 ((
ušt32_t
)0x00008000)

	)

5505 
	#RTC_TAFCR_TAMPPRCH
 ((
ušt32_t
)0x00006000)

	)

5506 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ušt32_t
)0x00002000)

	)

5507 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ušt32_t
)0x00004000)

	)

5508 
	#RTC_TAFCR_TAMPFLT
 ((
ušt32_t
)0x00001800)

	)

5509 
	#RTC_TAFCR_TAMPFLT_0
 ((
ušt32_t
)0x00000800)

	)

5510 
	#RTC_TAFCR_TAMPFLT_1
 ((
ušt32_t
)0x00001000)

	)

5511 
	#RTC_TAFCR_TAMPFREQ
 ((
ušt32_t
)0x00000700)

	)

5512 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000100)

	)

5513 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000200)

	)

5514 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000400)

	)

5515 
	#RTC_TAFCR_TAMPTS
 ((
ušt32_t
)0x00000080)

	)

5516 
	#RTC_TAFCR_TAMPIE
 ((
ušt32_t
)0x00000004)

	)

5517 
	#RTC_TAFCR_TAMP1TRG
 ((
ušt32_t
)0x00000002)

	)

5518 
	#RTC_TAFCR_TAMP1E
 ((
ušt32_t
)0x00000001)

	)

5521 
	#RTC_ALRMASSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

5522 
	#RTC_ALRMASSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

5523 
	#RTC_ALRMASSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

5524 
	#RTC_ALRMASSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

5525 
	#RTC_ALRMASSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

5526 
	#RTC_ALRMASSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

5529 
	#RTC_ALRMBSSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

5530 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

5531 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

5532 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

5533 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

5534 
	#RTC_ALRMBSSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

5537 
	#RTC_BKP0R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5540 
	#RTC_BKP1R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5543 
	#RTC_BKP2R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5546 
	#RTC_BKP3R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5549 
	#RTC_BKP4R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5552 
	#RTC_BKP5R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5555 
	#RTC_BKP6R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5558 
	#RTC_BKP7R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5561 
	#RTC_BKP8R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5564 
	#RTC_BKP9R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5567 
	#RTC_BKP10R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5570 
	#RTC_BKP11R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5573 
	#RTC_BKP12R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5576 
	#RTC_BKP13R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5579 
	#RTC_BKP14R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5582 
	#RTC_BKP15R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5585 
	#RTC_BKP16R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5588 
	#RTC_BKP17R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5591 
	#RTC_BKP18R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5594 
	#RTC_BKP19R
 ((
ušt32_t
)0xFFFFFFFF)

	)

5602 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

5603 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

5604 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

5607 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

5608 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

5609 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

5610 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

5612 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

5613 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

5614 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

5616 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

5617 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

5620 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

5623 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

5625 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

5626 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

5627 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

5629 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

5630 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

5631 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

5632 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

5633 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

5634 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

5635 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

5638 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

5641 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

5644 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

5647 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5650 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5653 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

5656 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

5659 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

5662 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

5663 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

5664 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

5665 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

5667 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

5668 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

5669 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

5670 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

5671 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

5673 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

5674 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

5675 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

5676 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

5679 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

5682 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

5683 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

5684 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

5685 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

5686 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

5687 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

5688 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

5689 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

5690 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

5691 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

5692 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

5693 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

5694 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

5695 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

5696 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

5697 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

5698 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

5699 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

5700 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

5701 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

5702 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

5703 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

5704 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

5705 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

5708 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

5709 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

5710 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

5711 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

5712 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

5713 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

5714 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

5715 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

5716 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

5717 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

5718 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

5719 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

5720 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

5723 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

5724 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

5725 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

5726 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

5727 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

5728 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

5729 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

5730 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

5731 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

5732 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

5733 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

5734 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

5735 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

5736 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

5737 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

5738 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

5739 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

5740 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

5741 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

5742 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

5743 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

5744 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

5745 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

5746 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

5749 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

5752 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

5760 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

5761 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

5762 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

5764 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

5765 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

5766 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

5767 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

5769 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

5770 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

5771 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

5772 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

5773 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

5774 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

5775 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

5776 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

5777 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

5778 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

5781 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

5782 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

5783 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

5784 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

5785 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

5786 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

5789 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

5790 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

5791 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

5792 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

5793 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

5794 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

5795 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

5796 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

5799 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

5802 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

5805 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

5808 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

5811 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

5813 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

5814 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

5815 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

5817 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

5819 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

5820 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

5821 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

5823 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

5825 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

5826 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

5827 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

5829 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

5830 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

5833 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

5834 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

5835 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

5843 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ušt32_t
)0x00000003è

	)

5844 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ušt32_t
)0x00000001)

	)

5845 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ušt32_t
)0x00000002)

	)

5848 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

5850 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

5853 
	#SYSCFG_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

5854 
	#SYSCFG_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

5855 
	#SYSCFG_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

5856 
	#SYSCFG_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

5860 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

5861 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

5862 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

5863 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

5864 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

5865 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

5866 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

5867 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ušt16_t
)0x0007è

	)

5868 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ušt16_t
)0x0008è

	)

5872 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

5873 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

5874 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

5875 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

5876 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

5877 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

5878 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

5879 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ušt16_t
)0x0070è

	)

5880 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ušt16_t
)0x0080è

	)

5884 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

5885 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

5886 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

5887 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

5888 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

5889 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

5890 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

5891 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ušt16_t
)0x0700è

	)

5892 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ušt16_t
)0x0800è

	)

5896 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

5897 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

5898 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

5899 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

5900 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

5901 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

5902 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

5903 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ušt16_t
)0x7000è

	)

5904 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ušt16_t
)0x8000è

	)

5907 
	#SYSCFG_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

5908 
	#SYSCFG_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

5909 
	#SYSCFG_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

5910 
	#SYSCFG_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

5914 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

5915 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

5916 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

5917 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

5918 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

5919 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

5920 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

5921 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ušt16_t
)0x0007è

	)

5922 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ušt16_t
)0x0008è

	)

5926 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

5927 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

5928 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

5929 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

5930 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

5931 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

5932 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

5933 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ušt16_t
)0x0070è

	)

5934 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ušt16_t
)0x0080è

	)

5938 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

5939 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

5940 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

5941 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

5942 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

5943 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

5944 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

5945 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ušt16_t
)0x0700è

	)

5946 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ušt16_t
)0x0800è

	)

5950 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

5951 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

5952 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

5953 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

5954 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

5955 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

5956 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

5957 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ušt16_t
)0x7000è

	)

5958 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ušt16_t
)0x8000è

	)

5961 
	#SYSCFG_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

5962 
	#SYSCFG_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

5963 
	#SYSCFG_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

5964 
	#SYSCFG_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

5969 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

5970 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

5971 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

5972 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

5973 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

5974 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

5975 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

5976 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ušt16_t
)0x0007è

	)

5977 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ušt16_t
)0x0008è

	)

5981 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

5982 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

5983 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

5984 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

5985 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

5986 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

5987 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

5988 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ušt16_t
)0x0070è

	)

5989 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ušt16_t
)0x0080è

	)

5993 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

5994 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

5995 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

5996 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

5997 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

5998 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

5999 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

6000 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ušt16_t
)0x0700è

	)

6001 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ušt16_t
)0x0800è

	)

6005 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

6006 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

6007 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

6008 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

6009 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

6010 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

6011 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

6012 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ušt16_t
)0x7000è

	)

6013 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ušt16_t
)0x8000è

	)

6016 
	#SYSCFG_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

6017 
	#SYSCFG_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

6018 
	#SYSCFG_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

6019 
	#SYSCFG_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

6023 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

6024 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

6025 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

6026 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

6027 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

6028 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

6029 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

6030 
	#SYSCFG_EXTICR3_EXTI12_PH
 ((
ušt16_t
)0x0007è

	)

6034 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

6035 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

6036 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

6037 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

6038 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

6039 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

6040 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

6041 
	#SYSCFG_EXTICR3_EXTI13_PH
 ((
ušt16_t
)0x0070è

	)

6045 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

6046 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

6047 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

6048 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

6049 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

6050 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

6051 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

6052 
	#SYSCFG_EXTICR3_EXTI14_PH
 ((
ušt16_t
)0x0700è

	)

6056 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

6057 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

6058 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

6059 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

6060 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

6061 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

6062 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

6063 
	#SYSCFG_EXTICR3_EXTI15_PH
 ((
ušt16_t
)0x7000è

	)

6066 
	#SYSCFG_CMPCR_CMP_PD
 ((
ušt32_t
)0x00000001è

	)

6067 
	#SYSCFG_CMPCR_READY
 ((
ušt32_t
)0x00000100è

	)

6075 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

6076 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

6077 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

6078 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

6079 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

6081 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

6082 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

6083 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

6085 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

6087 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

6088 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

6089 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

6092 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

6093 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

6094 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

6096 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

6097 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

6098 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

6099 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

6101 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

6102 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

6103 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

6104 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

6105 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

6106 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

6107 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

6108 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

6111 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

6112 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

6113 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

6114 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

6116 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

6117 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

6118 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

6119 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

6121 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

6123 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

6124 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

6125 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

6126 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

6127 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

6129 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

6130 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

6131 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

6133 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

6134 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

6137 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

6138 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

6139 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

6140 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

6141 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

6142 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

6143 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

6144 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

6145 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

6146 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

6147 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

6148 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

6149 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

6150 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

6151 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

6154 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

6155 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

6156 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

6157 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

6158 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

6159 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

6160 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

6161 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

6162 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

6163 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

6164 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

6165 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

6168 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

6169 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

6170 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

6171 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

6172 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

6173 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

6174 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

6175 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

6178 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

6179 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

6180 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

6182 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

6183 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

6185 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

6186 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

6187 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

6188 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

6190 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

6192 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

6193 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

6194 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

6196 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

6197 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

6199 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

6200 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

6201 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

6202 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

6204 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

6208 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

6209 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

6210 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

6212 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

6213 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

6214 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

6215 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

6216 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

6218 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

6219 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

6220 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

6222 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

6223 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

6224 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

6225 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

6226 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

6229 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

6230 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

6231 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

6233 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

6234 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

6236 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

6237 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

6238 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

6239 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

6241 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

6243 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

6244 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

6245 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

6247 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

6248 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

6250 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

6251 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

6252 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

6253 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

6255 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

6259 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

6260 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

6261 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

6263 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

6264 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

6265 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

6266 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

6267 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

6269 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

6270 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

6271 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

6273 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

6274 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

6275 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

6276 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

6277 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

6280 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

6281 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

6282 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

6283 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

6284 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

6285 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

6286 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

6287 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

6288 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

6289 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

6290 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

6291 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

6292 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

6293 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

6294 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

6297 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

6300 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

6303 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

6306 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

6309 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

6312 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

6315 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

6318 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

6321 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

6322 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

6323 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

6324 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

6325 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

6326 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

6327 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

6328 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

6329 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

6331 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

6332 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

6333 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

6335 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

6336 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

6337 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

6338 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

6339 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

6340 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

6343 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

6344 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

6345 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

6346 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

6347 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

6348 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

6350 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

6351 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

6352 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

6353 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

6354 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

6355 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

6358 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

6361 
	#TIM_OR_TI4_RMP
 ((
ušt16_t
)0x00C0è

	)

6362 
	#TIM_OR_TI4_RMP_0
 ((
ušt16_t
)0x0040è

	)

6363 
	#TIM_OR_TI4_RMP_1
 ((
ušt16_t
)0x0080è

	)

6364 
	#TIM_OR_ITR1_RMP
 ((
ušt16_t
)0x0C00è

	)

6365 
	#TIM_OR_ITR1_RMP_0
 ((
ušt16_t
)0x0400è

	)

6366 
	#TIM_OR_ITR1_RMP_1
 ((
ušt16_t
)0x0800è

	)

6375 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

6376 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

6377 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

6378 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

6379 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

6380 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

6381 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

6382 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

6383 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

6384 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

6387 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

6390 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

6391 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

6394 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

6395 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

6396 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

6397 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

6398 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

6399 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

6400 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

6401 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

6402 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

6403 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

6404 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

6405 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

6406 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

6407 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

6408 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

6411 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

6412 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

6413 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

6414 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

6415 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

6416 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

6417 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

6419 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

6420 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

6421 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

6423 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

6426 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

6427 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

6428 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

6429 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

6430 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

6431 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

6432 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

6433 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

6434 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

6435 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

6436 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

6437 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

6440 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

6441 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

6442 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

6443 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

6444 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

6445 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

6446 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

6447 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

6448 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

6450 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

6458 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

6459 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

6460 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

6461 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

6462 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

6463 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

6464 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

6465 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

6467 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

6470 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

6471 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

6472 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

6473 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

6474 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

6475 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

6476 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

6477 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

6479 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

6480 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

6481 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

6483 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

6486 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

6495 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFF)

	)

6496 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000)

	)

6499 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001)

	)

6500 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002)

	)

6501 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004)

	)

6502 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020)

	)

6504 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0)

	)

6505 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040)

	)

6506 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080)

	)

6509 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

6510 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

6511 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

6512 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

6513 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

6514 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

6515 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

6516 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

6517 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

6518 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

6519 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

6520 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

6521 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

6522 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

6523 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

6524 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

6525 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

6527 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

6530 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

6531 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

6532 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

6533 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

6534 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

6542 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

6543 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

6544 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

6545 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

6546 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

6547 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

6548 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

6549 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

6550 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

6551 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

6552 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

6553 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

6554 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

6555 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

6556 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

6557 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

6558 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

6559 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

6560 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

6561 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

6563 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

6564 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

6565 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

6566 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

6567 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

6568 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

6569 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

6572 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

6573 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

6574 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

6575 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

6576 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

6577 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

6578 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

6579 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrF‹r
 ((
ušt32_t
)0x000000C0è

	)

6580 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

6581 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

6582 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

6583 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

6584 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

6585 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

6588 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

6591 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

6594 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

6595 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

6596 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

6597 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

6598 
	#ETH_MACMIIAR_CR_Div62
 ((
ušt32_t
)0x00000004è

	)

6599 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

6600 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

6601 
	#ETH_MACMIIAR_CR_Div102
 ((
ušt32_t
)0x00000010è

	)

6602 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

6603 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

6606 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

6609 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

6610 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

6611 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

6612 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

6613 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

6614 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

6615 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

6616 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

6617 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

6618 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

6619 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

6622 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

6623 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

6626 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

6640 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

6641 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

6642 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

6643 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

6644 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

6645 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

6646 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

6649 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

6650 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

6651 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

6652 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

6653 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

6656 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

6657 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

6660 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

6663 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

6666 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

6667 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

6668 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

6669 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

6670 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

6671 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

6672 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

6673 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

6674 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

6675 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

6678 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

6681 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

6682 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

6683 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

6684 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

6685 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

6686 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

6687 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

6688 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

6689 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

6690 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

6693 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

6696 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

6697 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

6698 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

6699 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

6700 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

6701 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

6702 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

6703 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

6704 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

6705 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

6708 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

6715 
	#ETH_MMCCR_MCFHP
 ((
ušt32_t
)0x00000020è

	)

6716 
	#ETH_MMCCR_MCP
 ((
ušt32_t
)0x00000010è

	)

6717 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

6718 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

6719 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

6720 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

6723 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

6724 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

6725 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

6728 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

6729 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

6730 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

6733 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

6734 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

6735 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

6738 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

6739 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

6740 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

6743 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

6746 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

6749 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

6752 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

6755 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

6758 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

6765 
	#ETH_PTPTSCR_TSCNT
 ((
ušt32_t
)0x00030000è

	)

6766 
	#ETH_PTPTSSR_TSSMRME
 ((
ušt32_t
)0x00008000è

	)

6767 
	#ETH_PTPTSSR_TSSEME
 ((
ušt32_t
)0x00004000è

	)

6768 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ušt32_t
)0x00002000è

	)

6769 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ušt32_t
)0x00001000è

	)

6770 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ušt32_t
)0x00000800è

	)

6771 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ušt32_t
)0x00000400è

	)

6772 
	#ETH_PTPTSSR_TSSSR
 ((
ušt32_t
)0x00000200è

	)

6773 
	#ETH_PTPTSSR_TSSARFE
 ((
ušt32_t
)0x00000100è

	)

6775 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

6776 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

6777 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

6778 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

6779 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

6780 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

6783 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

6786 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

6789 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

6790 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

6793 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

6796 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

6797 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

6800 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

6803 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

6806 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

6809 
	#ETH_PTPTSSR_TSTTR
 ((
ušt32_t
)0x00000020è

	)

6810 
	#ETH_PTPTSSR_TSSO
 ((
ušt32_t
)0x00000010è

	)

6817 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

6818 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

6819 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

6820 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

6821 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

6822 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

6823 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

6824 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

6825 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

6826 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

6827 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

6828 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

6829 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

6830 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

6831 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

6832 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

6833 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

6834 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

6835 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

6836 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

6837 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

6838 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

6839 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

6840 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

6841 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

6842 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

6843 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

6844 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

6845 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

6846 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

6847 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

6848 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

6849 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

6850 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

6851 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

6852 
	#ETH_DMABMR_EDE
 ((
ušt32_t
)0x00000080è

	)

6853 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

6854 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

6855 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

6858 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

6861 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

6864 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

6867 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

6870 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

6871 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

6872 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

6873 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

6875 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

6876 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

6877 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

6878 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

6879 
	#ETH_DMASR_TPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

6880 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

6881 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

6882 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

6883 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

6884 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

6885 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

6886 
	#ETH_DMASR_RPS_Stİ³d
 ((
ušt32_t
)0x00000000è

	)

6887 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

6888 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

6889 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

6890 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

6891 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

6892 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

6893 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

6894 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

6895 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

6896 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

6897 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

6898 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

6899 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

6900 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

6901 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

6902 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

6903 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

6904 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

6905 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

6906 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

6909 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

6910 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

6911 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

6912 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

6913 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

6914 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

6915 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

6916 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

6917 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

6918 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

6919 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

6920 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

6921 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

6922 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

6923 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

6924 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

6925 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

6926 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

6927 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

6928 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

6929 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

6930 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

6931 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

6932 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

6935 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

6936 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

6937 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

6938 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

6939 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

6940 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

6941 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

6942 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

6943 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

6944 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

6945 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

6946 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

6947 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

6948 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

6949 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

6952 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

6953 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

6954 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

6955 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

6958 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

6961 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

6964 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

6967 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

6977 #ifdeà
USE_STDPERIPH_DRIVER


6978 
	~"¡m32f4xx_cÚf.h
"

6985 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ğ(BIT))

	)

6987 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ğ~(BIT))

	)

6989 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

6991 
	#CLEAR_REG
(
REG
è((REGèğ(0x0))

	)

6993 
	#WRITE_REG
(
REG
, 
VAL
è((REGèğ(VAL))

	)

6995 
	#READ_REG
(
REG
è((REG))

	)

6997 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

7003 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/device_support/system_stm32f4xx.h

34 #iâdeà
__SYSTEM_STM32F4XX_H


35 
	#__SYSTEM_STM32F4XX_H


	)

37 #ifdeà
__ılu¥lus


54 
ušt32_t
 
Sy¡emCÜeClock
;

81 
Sy¡emIn™
();

82 
Sy¡emCÜeClockUpd©e
();

87 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/misc.h

24 #iâdeà
__MISC_H


25 
	#__MISC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt8_t
 
NVIC_IRQChªÃl
;

55 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

60 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

65 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

68 } 
	tNVIC_In™Ty³Def
;

80 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

81 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

82 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ğ
NVIC_VeùTab_RAM
) || \

83 ((
VECTTAB
è=ğ
NVIC_VeùTab_FLASH
))

	)

92 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

93 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

94 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

95 
	#IS_NVIC_LP
(
LP
è(((LPè=ğ
NVIC_LP_SEVONPEND
) || \

96 ((
LP
è=ğ
NVIC_LP_SLEEPDEEP
) || \

97 ((
LP
è=ğ
NVIC_LP_SLEEPONEXIT
))

	)

106 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

108 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

110 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

112 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

114 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

117 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ğ
NVIC_PriÜ™yGroup_0
) || \

118 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_1
) || \

119 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_2
) || \

120 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_3
) || \

121 ((
GROUP
è=ğ
NVIC_PriÜ™yGroup_4
))

	)

123 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

125 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

127 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

137 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

138 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

139 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
SysTick_CLKSourû_HCLK
) || \

140 ((
SOURCE
è=ğ
SysTick_CLKSourû_HCLK_Div8
))

	)

152 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

153 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

154 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

155 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

156 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

158 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h

24 #iâdeà
__STM32F4xx_ADC_H


25 
	#__STM32F4xx_ADC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
ADC_ResŞutiÚ
;

51 
FunùiÚ®S‹
 
ADC_SÿnCÚvMode
;

55 
FunùiÚ®S‹
 
ADC_CÚtšuousCÚvMode
;

58 
ušt32_t
 
ADC_Ex‹º®TrigCÚvEdge
;

62 
ušt32_t
 
ADC_Ex‹º®TrigCÚv
;

66 
ušt32_t
 
ADC_D©aAlign
;

69 
ušt8_t
 
ADC_NbrOfCÚv”siÚ
;

73 }
	tADC_In™Ty³Def
;

80 
ušt32_t
 
ADC_Mode
;

83 
ušt32_t
 
ADC_P»sÿËr
;

86 
ušt32_t
 
ADC_DMAAcûssMode
;

90 
ušt32_t
 
ADC_TwoSam¶šgD–ay
;

94 }
	tADC_CommÚIn™Ty³Def
;

102 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
ADC1
) || \

103 ((
PERIPH
è=ğ
ADC2
) || \

104 ((
PERIPH
è=ğ
ADC3
))

	)

109 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000)

	)

110 
	#ADC_Du®Mode_RegSimuÉ_InjecSimuÉ
 ((
ušt32_t
)0x00000001)

	)

111 
	#ADC_Du®Mode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00000002)

	)

112 
	#ADC_Du®Mode_InjecSimuÉ
 ((
ušt32_t
)0x00000005)

	)

113 
	#ADC_Du®Mode_RegSimuÉ
 ((
ušt32_t
)0x00000006)

	)

114 
	#ADC_Du®Mode_IÁ”l
 ((
ušt32_t
)0x00000007)

	)

115 
	#ADC_Du®Mode_AÉ”Trig
 ((
ušt32_t
)0x00000009)

	)

116 
	#ADC_TrËMode_RegSimuÉ_InjecSimuÉ
 ((
ušt32_t
)0x00000011)

	)

117 
	#ADC_TrËMode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00000012)

	)

118 
	#ADC_TrËMode_InjecSimuÉ
 ((
ušt32_t
)0x00000015)

	)

119 
	#ADC_TrËMode_RegSimuÉ
 ((
ušt32_t
)0x00000016)

	)

120 
	#ADC_TrËMode_IÁ”l
 ((
ušt32_t
)0x00000017)

	)

121 
	#ADC_TrËMode_AÉ”Trig
 ((
ušt32_t
)0x00000019)

	)

122 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ğ
ADC_Mode_Ind•’d’t
) || \

123 ((
MODE
è=ğ
ADC_Du®Mode_RegSimuÉ_InjecSimuÉ
) || \

124 ((
MODE
è=ğ
ADC_Du®Mode_RegSimuÉ_AÉ”Trig
) || \

125 ((
MODE
è=ğ
ADC_Du®Mode_InjecSimuÉ
) || \

126 ((
MODE
è=ğ
ADC_Du®Mode_RegSimuÉ
) || \

127 ((
MODE
è=ğ
ADC_Du®Mode_IÁ”l
) || \

128 ((
MODE
è=ğ
ADC_Du®Mode_AÉ”Trig
) || \

129 ((
MODE
è=ğ
ADC_TrËMode_RegSimuÉ_InjecSimuÉ
) || \

130 ((
MODE
è=ğ
ADC_TrËMode_RegSimuÉ_AÉ”Trig
) || \

131 ((
MODE
è=ğ
ADC_TrËMode_InjecSimuÉ
) || \

132 ((
MODE
è=ğ
ADC_TrËMode_RegSimuÉ
) || \

133 ((
MODE
è=ğ
ADC_TrËMode_IÁ”l
) || \

134 ((
MODE
è=ğ
ADC_TrËMode_AÉ”Trig
))

	)

143 
	#ADC_P»sÿËr_Div2
 ((
ušt32_t
)0x00000000)

	)

144 
	#ADC_P»sÿËr_Div4
 ((
ušt32_t
)0x00010000)

	)

145 
	#ADC_P»sÿËr_Div6
 ((
ušt32_t
)0x00020000)

	)

146 
	#ADC_P»sÿËr_Div8
 ((
ušt32_t
)0x00030000)

	)

147 
	#IS_ADC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
ADC_P»sÿËr_Div2
) || \

148 ((
PRESCALER
è=ğ
ADC_P»sÿËr_Div4
) || \

149 ((
PRESCALER
è=ğ
ADC_P»sÿËr_Div6
) || \

150 ((
PRESCALER
è=ğ
ADC_P»sÿËr_Div8
))

	)

159 
	#ADC_DMAAcûssMode_Di§bËd
 ((
ušt32_t
)0x00000000è

	)

160 
	#ADC_DMAAcûssMode_1
 ((
ušt32_t
)0x00004000è

	)

161 
	#ADC_DMAAcûssMode_2
 ((
ušt32_t
)0x00008000è

	)

162 
	#ADC_DMAAcûssMode_3
 ((
ušt32_t
)0x0000C000è

	)

163 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
è(((MODEè=ğ
ADC_DMAAcûssMode_Di§bËd
) || \

164 ((
MODE
è=ğ
ADC_DMAAcûssMode_1
) || \

165 ((
MODE
è=ğ
ADC_DMAAcûssMode_2
) || \

166 ((
MODE
è=ğ
ADC_DMAAcûssMode_3
))

	)

176 
	#ADC_TwoSam¶šgD–ay_5Cyşes
 ((
ušt32_t
)0x00000000)

	)

177 
	#ADC_TwoSam¶šgD–ay_6Cyşes
 ((
ušt32_t
)0x00000100)

	)

178 
	#ADC_TwoSam¶šgD–ay_7Cyşes
 ((
ušt32_t
)0x00000200)

	)

179 
	#ADC_TwoSam¶šgD–ay_8Cyşes
 ((
ušt32_t
)0x00000300)

	)

180 
	#ADC_TwoSam¶šgD–ay_9Cyşes
 ((
ušt32_t
)0x00000400)

	)

181 
	#ADC_TwoSam¶šgD–ay_10Cyşes
 ((
ušt32_t
)0x00000500)

	)

182 
	#ADC_TwoSam¶šgD–ay_11Cyşes
 ((
ušt32_t
)0x00000600)

	)

183 
	#ADC_TwoSam¶šgD–ay_12Cyşes
 ((
ušt32_t
)0x00000700)

	)

184 
	#ADC_TwoSam¶šgD–ay_13Cyşes
 ((
ušt32_t
)0x00000800)

	)

185 
	#ADC_TwoSam¶šgD–ay_14Cyşes
 ((
ušt32_t
)0x00000900)

	)

186 
	#ADC_TwoSam¶šgD–ay_15Cyşes
 ((
ušt32_t
)0x00000A00)

	)

187 
	#ADC_TwoSam¶šgD–ay_16Cyşes
 ((
ušt32_t
)0x00000B00)

	)

188 
	#ADC_TwoSam¶šgD–ay_17Cyşes
 ((
ušt32_t
)0x00000C00)

	)

189 
	#ADC_TwoSam¶šgD–ay_18Cyşes
 ((
ušt32_t
)0x00000D00)

	)

190 
	#ADC_TwoSam¶šgD–ay_19Cyşes
 ((
ušt32_t
)0x00000E00)

	)

191 
	#ADC_TwoSam¶šgD–ay_20Cyşes
 ((
ušt32_t
)0x00000F00)

	)

192 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
è(((DELAYè=ğ
ADC_TwoSam¶šgD–ay_5Cyşes
) || \

193 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_6Cyşes
) || \

194 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_7Cyşes
) || \

195 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_8Cyşes
) || \

196 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_9Cyşes
) || \

197 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_10Cyşes
) || \

198 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_11Cyşes
) || \

199 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_12Cyşes
) || \

200 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_13Cyşes
) || \

201 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_14Cyşes
) || \

202 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_15Cyşes
) || \

203 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_16Cyşes
) || \

204 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_17Cyşes
) || \

205 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_18Cyşes
) || \

206 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_19Cyşes
) || \

207 ((
DELAY
è=ğ
ADC_TwoSam¶šgD–ay_20Cyşes
))

	)

217 
	#ADC_ResŞutiÚ_12b
 ((
ušt32_t
)0x00000000)

	)

218 
	#ADC_ResŞutiÚ_10b
 ((
ušt32_t
)0x01000000)

	)

219 
	#ADC_ResŞutiÚ_8b
 ((
ušt32_t
)0x02000000)

	)

220 
	#ADC_ResŞutiÚ_6b
 ((
ušt32_t
)0x03000000)

	)

221 
	#IS_ADC_RESOLUTION
(
RESOLUTION
è(((RESOLUTIONè=ğ
ADC_ResŞutiÚ_12b
) || \

222 ((
RESOLUTION
è=ğ
ADC_ResŞutiÚ_10b
) || \

223 ((
RESOLUTION
è=ğ
ADC_ResŞutiÚ_8b
) || \

224 ((
RESOLUTION
è=ğ
ADC_ResŞutiÚ_6b
))

	)

234 
	#ADC_Ex‹º®TrigCÚvEdge_NÚe
 ((
ušt32_t
)0x00000000)

	)

235 
	#ADC_Ex‹º®TrigCÚvEdge_Risšg
 ((
ušt32_t
)0x10000000)

	)

236 
	#ADC_Ex‹º®TrigCÚvEdge_F®lšg
 ((
ušt32_t
)0x20000000)

	)

237 
	#ADC_Ex‹º®TrigCÚvEdge_RisšgF®lšg
 ((
ušt32_t
)0x30000000)

	)

238 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
è(((EDGEè=ğ
ADC_Ex‹º®TrigCÚvEdge_NÚe
) || \

239 ((
EDGE
è=ğ
ADC_Ex‹º®TrigCÚvEdge_Risšg
) || \

240 ((
EDGE
è=ğ
ADC_Ex‹º®TrigCÚvEdge_F®lšg
) || \

241 ((
EDGE
è=ğ
ADC_Ex‹º®TrigCÚvEdge_RisšgF®lšg
))

	)

250 
	#ADC_Ex‹º®TrigCÚv_T1_CC1
 ((
ušt32_t
)0x00000000)

	)

251 
	#ADC_Ex‹º®TrigCÚv_T1_CC2
 ((
ušt32_t
)0x01000000)

	)

252 
	#ADC_Ex‹º®TrigCÚv_T1_CC3
 ((
ušt32_t
)0x02000000)

	)

253 
	#ADC_Ex‹º®TrigCÚv_T2_CC2
 ((
ušt32_t
)0x03000000)

	)

254 
	#ADC_Ex‹º®TrigCÚv_T2_CC3
 ((
ušt32_t
)0x04000000)

	)

255 
	#ADC_Ex‹º®TrigCÚv_T2_CC4
 ((
ušt32_t
)0x05000000)

	)

256 
	#ADC_Ex‹º®TrigCÚv_T2_TRGO
 ((
ušt32_t
)0x06000000)

	)

257 
	#ADC_Ex‹º®TrigCÚv_T3_CC1
 ((
ušt32_t
)0x07000000)

	)

258 
	#ADC_Ex‹º®TrigCÚv_T3_TRGO
 ((
ušt32_t
)0x08000000)

	)

259 
	#ADC_Ex‹º®TrigCÚv_T4_CC4
 ((
ušt32_t
)0x09000000)

	)

260 
	#ADC_Ex‹º®TrigCÚv_T5_CC1
 ((
ušt32_t
)0x0A000000)

	)

261 
	#ADC_Ex‹º®TrigCÚv_T5_CC2
 ((
ušt32_t
)0x0B000000)

	)

262 
	#ADC_Ex‹º®TrigCÚv_T5_CC3
 ((
ušt32_t
)0x0C000000)

	)

263 
	#ADC_Ex‹º®TrigCÚv_T8_CC1
 ((
ušt32_t
)0x0D000000)

	)

264 
	#ADC_Ex‹º®TrigCÚv_T8_TRGO
 ((
ušt32_t
)0x0E000000)

	)

265 
	#ADC_Ex‹º®TrigCÚv_Ext_IT11
 ((
ušt32_t
)0x0F000000)

	)

266 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ğ
ADC_Ex‹º®TrigCÚv_T1_CC1
) || \

267 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T1_CC2
) || \

268 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T1_CC3
) || \

269 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC2
) || \

270 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC3
) || \

271 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_CC4
) || \

272 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T2_TRGO
) || \

273 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T3_CC1
) || \

274 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T3_TRGO
) || \

275 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T4_CC4
) || \

276 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC1
) || \

277 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC2
) || \

278 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T5_CC3
) || \

279 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T8_CC1
) || \

280 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_T8_TRGO
) || \

281 ((
REGTRIG
è=ğ
ADC_Ex‹º®TrigCÚv_Ext_IT11
))

	)

290 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000)

	)

291 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000800)

	)

292 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ğ
ADC_D©aAlign_Right
) || \

293 ((
ALIGN
è=ğ
ADC_D©aAlign_Leá
))

	)

302 
	#ADC_ChªÃl_0
 ((
ušt8_t
)0x00)

	)

303 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01)

	)

304 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02)

	)

305 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03)

	)

306 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04)

	)

307 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05)

	)

308 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06)

	)

309 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07)

	)

310 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08)

	)

311 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09)

	)

312 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0A)

	)

313 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0B)

	)

314 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0C)

	)

315 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0D)

	)

316 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0E)

	)

317 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0F)

	)

318 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10)

	)

319 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11)

	)

320 
	#ADC_ChªÃl_18
 ((
ušt8_t
)0x12)

	)

322 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

323 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

324 
	#ADC_ChªÃl_Vb©
 ((
ušt8_t
)
ADC_ChªÃl_18
)

	)

326 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
ADC_ChªÃl_0
) || \

327 ((
CHANNEL
è=ğ
ADC_ChªÃl_1
) || \

328 ((
CHANNEL
è=ğ
ADC_ChªÃl_2
) || \

329 ((
CHANNEL
è=ğ
ADC_ChªÃl_3
) || \

330 ((
CHANNEL
è=ğ
ADC_ChªÃl_4
) || \

331 ((
CHANNEL
è=ğ
ADC_ChªÃl_5
) || \

332 ((
CHANNEL
è=ğ
ADC_ChªÃl_6
) || \

333 ((
CHANNEL
è=ğ
ADC_ChªÃl_7
) || \

334 ((
CHANNEL
è=ğ
ADC_ChªÃl_8
) || \

335 ((
CHANNEL
è=ğ
ADC_ChªÃl_9
) || \

336 ((
CHANNEL
è=ğ
ADC_ChªÃl_10
) || \

337 ((
CHANNEL
è=ğ
ADC_ChªÃl_11
) || \

338 ((
CHANNEL
è=ğ
ADC_ChªÃl_12
) || \

339 ((
CHANNEL
è=ğ
ADC_ChªÃl_13
) || \

340 ((
CHANNEL
è=ğ
ADC_ChªÃl_14
) || \

341 ((
CHANNEL
è=ğ
ADC_ChªÃl_15
) || \

342 ((
CHANNEL
è=ğ
ADC_ChªÃl_16
) || \

343 ((
CHANNEL
è=ğ
ADC_ChªÃl_17
) || \

344 ((
CHANNEL
è=ğ
ADC_ChªÃl_18
))

	)

353 
	#ADC_Sam¶eTime_3Cyşes
 ((
ušt8_t
)0x00)

	)

354 
	#ADC_Sam¶eTime_15Cyşes
 ((
ušt8_t
)0x01)

	)

355 
	#ADC_Sam¶eTime_28Cyşes
 ((
ušt8_t
)0x02)

	)

356 
	#ADC_Sam¶eTime_56Cyşes
 ((
ušt8_t
)0x03)

	)

357 
	#ADC_Sam¶eTime_84Cyşes
 ((
ušt8_t
)0x04)

	)

358 
	#ADC_Sam¶eTime_112Cyşes
 ((
ušt8_t
)0x05)

	)

359 
	#ADC_Sam¶eTime_144Cyşes
 ((
ušt8_t
)0x06)

	)

360 
	#ADC_Sam¶eTime_480Cyşes
 ((
ušt8_t
)0x07)

	)

361 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ğ
ADC_Sam¶eTime_3Cyşes
) || \

362 ((
TIME
è=ğ
ADC_Sam¶eTime_15Cyşes
) || \

363 ((
TIME
è=ğ
ADC_Sam¶eTime_28Cyşes
) || \

364 ((
TIME
è=ğ
ADC_Sam¶eTime_56Cyşes
) || \

365 ((
TIME
è=ğ
ADC_Sam¶eTime_84Cyşes
) || \

366 ((
TIME
è=ğ
ADC_Sam¶eTime_112Cyşes
) || \

367 ((
TIME
è=ğ
ADC_Sam¶eTime_144Cyşes
) || \

368 ((
TIME
è=ğ
ADC_Sam¶eTime_480Cyşes
))

	)

377 
	#ADC_Ex‹º®TrigInjecCÚvEdge_NÚe
 ((
ušt32_t
)0x00000000)

	)

378 
	#ADC_Ex‹º®TrigInjecCÚvEdge_Risšg
 ((
ušt32_t
)0x00100000)

	)

379 
	#ADC_Ex‹º®TrigInjecCÚvEdge_F®lšg
 ((
ušt32_t
)0x00200000)

	)

380 
	#ADC_Ex‹º®TrigInjecCÚvEdge_RisšgF®lšg
 ((
ušt32_t
)0x00300000)

	)

381 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
è(((EDGEè=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_NÚe
) || \

382 ((
EDGE
è=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_Risšg
) || \

383 ((
EDGE
è=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_F®lšg
) || \

384 ((
EDGE
è=ğ
ADC_Ex‹º®TrigInjecCÚvEdge_RisšgF®lšg
))

	)

394 
	#ADC_Ex‹º®TrigInjecCÚv_T1_CC4
 ((
ušt32_t
)0x00000000)

	)

395 
	#ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
 ((
ušt32_t
)0x00010000)

	)

396 
	#ADC_Ex‹º®TrigInjecCÚv_T2_CC1
 ((
ušt32_t
)0x00020000)

	)

397 
	#ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
 ((
ušt32_t
)0x00030000)

	)

398 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC2
 ((
ušt32_t
)0x00040000)

	)

399 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC4
 ((
ušt32_t
)0x00050000)

	)

400 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC1
 ((
ušt32_t
)0x00060000)

	)

401 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC2
 ((
ušt32_t
)0x00070000)

	)

402 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC3
 ((
ušt32_t
)0x00080000)

	)

403 
	#ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
 ((
ušt32_t
)0x00090000)

	)

404 
	#ADC_Ex‹º®TrigInjecCÚv_T5_CC4
 ((
ušt32_t
)0x000A0000)

	)

405 
	#ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
 ((
ušt32_t
)0x000B0000)

	)

406 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC2
 ((
ušt32_t
)0x000C0000)

	)

407 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC3
 ((
ušt32_t
)0x000D0000)

	)

408 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC4
 ((
ušt32_t
)0x000E0000)

	)

409 
	#ADC_Ex‹º®TrigInjecCÚv_Ext_IT15
 ((
ušt32_t
)0x000F0000)

	)

410 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ğ
ADC_Ex‹º®TrigInjecCÚv_T1_CC4
) || \

411 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
) || \

412 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T2_CC1
) || \

413 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
) || \

414 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T3_CC2
) || \

415 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T3_CC4
) || \

416 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_CC1
) || \

417 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_CC2
) || \

418 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_CC3
) || \

419 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
) || \

420 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T5_CC4
) || \

421 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
) || \

422 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC2
) || \

423 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC3
) || \

424 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_T8_CC4
) || \

425 ((
INJTRIG
è=ğ
ADC_Ex‹º®TrigInjecCÚv_Ext_IT15
))

	)

434 
	#ADC_InjeùedChªÃl_1
 ((
ušt8_t
)0x14)

	)

435 
	#ADC_InjeùedChªÃl_2
 ((
ušt8_t
)0x18)

	)

436 
	#ADC_InjeùedChªÃl_3
 ((
ušt8_t
)0x1C)

	)

437 
	#ADC_InjeùedChªÃl_4
 ((
ušt8_t
)0x20)

	)

438 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
ADC_InjeùedChªÃl_1
) || \

439 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_2
) || \

440 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_3
) || \

441 ((
CHANNEL
è=ğ
ADC_InjeùedChªÃl_4
))

	)

450 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00800200)

	)

451 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x00400200)

	)

452 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x00C00200)

	)

453 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000)

	)

454 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x00400000)

	)

455 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x00C00000)

	)

456 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000)

	)

457 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ğ
ADC_AÇlogW©chdog_SšgËRegEÇbË
) || \

458 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

459 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

460 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

461 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

462 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

463 ((
WATCHDOG
è=ğ
ADC_AÇlogW©chdog_NÚe
))

	)

472 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0205)

	)

473 
	#ADC_IT_AWD
 ((
ušt16_t
)0x0106)

	)

474 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0407)

	)

475 
	#ADC_IT_OVR
 ((
ušt16_t
)0x201A)

	)

476 
	#IS_ADC_IT
(
IT
è(((ITè=ğ
ADC_IT_EOC
è|| ((ITè=ğ
ADC_IT_AWD
) || \

477 ((
IT
è=ğ
ADC_IT_JEOC
)|| ((ITè=ğ
ADC_IT_OVR
))

	)

486 
	#ADC_FLAG_AWD
 ((
ušt8_t
)0x01)

	)

487 
	#ADC_FLAG_EOC
 ((
ušt8_t
)0x02)

	)

488 
	#ADC_FLAG_JEOC
 ((
ušt8_t
)0x04)

	)

489 
	#ADC_FLAG_JSTRT
 ((
ušt8_t
)0x08)

	)

490 
	#ADC_FLAG_STRT
 ((
ušt8_t
)0x10)

	)

491 
	#ADC_FLAG_OVR
 ((
ušt8_t
)0x20)

	)

493 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt8_t
)0xC0è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

494 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
ADC_FLAG_AWD
) || \

495 ((
FLAG
è=ğ
ADC_FLAG_EOC
) || \

496 ((
FLAG
è=ğ
ADC_FLAG_JEOC
) || \

497 ((
FLAG
)=ğ
ADC_FLAG_JSTRT
) || \

498 ((
FLAG
è=ğ
ADC_FLAG_STRT
) || \

499 ((
FLAG
)=ğ
ADC_FLAG_OVR
))

	)

508 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ğ0xFFF)

	)

517 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ğ0xFFF)

	)

526 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ğ0x1è&& ((LENGTHè<ğ0x4))

	)

535 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ğ0x1è&& ((RANKè<ğ0x4))

	)

544 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ğ0x1è&& ((LENGTHè<ğ0x10))

	)

553 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ğ0x1è&& ((RANKè<ğ0x10))

	)

562 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ğ0x1è&& ((NUMBERè<ğ0x8))

	)

576 
ADC_DeIn™
();

579 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

580 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

581 
ADC_CommÚIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

582 
ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
);

583 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

586 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

587 
ADC_AÇlogW©chdogTh»shŞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shŞd
,ušt16_ˆ
LowTh»shŞd
);

588 
ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

591 
ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
);

592 
ADC_VBATCmd
(
FunùiÚ®S‹
 
NewS‹
);

595 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

596 
ADC_Soáw¬eS¹CÚv
(
ADC_Ty³Def
* 
ADCx
);

597 
FÏgStus
 
ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
);

598 
ADC_EOCOnEachReguÏrChªÃlCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

599 
ADC_CÚtšuousModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

600 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

601 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

602 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

603 
ušt32_t
 
ADC_G‘MuÉiModeCÚv”siÚV®ue
();

606 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

607 
ADC_DMAReque¡Aá”La¡T¿nsãrCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

608 
ADC_MuÉiModeDMAReque¡Aá”La¡T¿nsãrCmd
(
FunùiÚ®S‹
 
NewS‹
);

611 
ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

612 
ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
);

613 
ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
);

614 
ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
);

615 
ADC_Ex‹º®TrigInjeùedCÚvEdgeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚvEdge
);

616 
ADC_Soáw¬eS¹InjeùedCÚv
(
ADC_Ty³Def
* 
ADCx
);

617 
FÏgStus
 
ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
);

618 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

619 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

620 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

623 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

624 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

625 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

626 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

627 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

629 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h

24 #iâdeà
__STM32F4xx_CAN_H


25 
	#__STM32F4xx_CAN_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

44 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
CAN1
) || \

45 ((
PERIPH
è=ğ
CAN2
))

	)

52 
ušt16_t
 
CAN_P»sÿËr
;

55 
ušt8_t
 
CAN_Mode
;

58 
ušt8_t
 
CAN_SJW
;

63 
ušt8_t
 
CAN_BS1
;

67 
ušt8_t
 
CAN_BS2
;

70 
FunùiÚ®S‹
 
CAN_TTCM
;

73 
FunùiÚ®S‹
 
CAN_ABOM
;

76 
FunùiÚ®S‹
 
CAN_AWUM
;

79 
FunùiÚ®S‹
 
CAN_NART
;

82 
FunùiÚ®S‹
 
CAN_RFLM
;

85 
FunùiÚ®S‹
 
CAN_TXFP
;

87 } 
	tCAN_In™Ty³Def
;

94 
ušt16_t
 
CAN_F‹rIdHigh
;

98 
ušt16_t
 
CAN_F‹rIdLow
;

102 
ušt16_t
 
CAN_F‹rMaskIdHigh
;

107 
ušt16_t
 
CAN_F‹rMaskIdLow
;

112 
ušt16_t
 
CAN_F‹rFIFOAssignm’t
;

115 
ušt8_t
 
CAN_F‹rNumb”
;

117 
ušt8_t
 
CAN_F‹rMode
;

120 
ušt8_t
 
CAN_F‹rSÿË
;

123 
FunùiÚ®S‹
 
CAN_F‹rAùiv©iÚ
;

125 } 
	tCAN_F‹rIn™Ty³Def
;

132 
ušt32_t
 
StdId
;

135 
ušt32_t
 
ExtId
;

138 
ušt8_t
 
IDE
;

142 
ušt8_t
 
RTR
;

146 
ušt8_t
 
DLC
;

150 
ušt8_t
 
D©a
[8];

152 } 
	tCªTxMsg
;

159 
ušt32_t
 
StdId
;

162 
ušt32_t
 
ExtId
;

165 
ušt8_t
 
IDE
;

169 
ušt8_t
 
RTR
;

173 
ušt8_t
 
DLC
;

176 
ušt8_t
 
D©a
[8];

179 
ušt8_t
 
FMI
;

182 } 
	tCªRxMsg
;

194 
	#CAN_In™Stus_Faed
 ((
ušt8_t
)0x00è

	)

195 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

199 
	#CANINITFAILED
 
CAN_In™Stus_Faed


	)

200 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

209 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

210 
	#CAN_Mode_LoİBack
 ((
ušt8_t
)0x01è

	)

211 
	#CAN_Mode_S’t
 ((
ušt8_t
)0x02è

	)

212 
	#CAN_Mode_S’t_LoİBack
 ((
ušt8_t
)0x03è

	)

214 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ğ
CAN_Mode_NÜm®
) || \

215 ((
MODE
è=ğ
CAN_Mode_LoİBack
)|| \

216 ((
MODE
è=ğ
CAN_Mode_S’t
) || \

217 ((
MODE
è=ğ
CAN_Mode_S’t_LoİBack
))

	)

227 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

228 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

229 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

232 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ğ
CAN_O³¿tšgMode_In™Ÿliz©iÚ
) ||\

233 ((
MODE
è=ğ
CAN_O³¿tšgMode_NÜm®
)|| \

234 ((
MODE
è=ğ
CAN_O³¿tšgMode_SË•
))

	)

244 
	#CAN_ModeStus_Faed
 ((
ušt8_t
)0x00è

	)

245 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Faed
è

	)

253 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

254 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

255 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

256 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

258 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ğ
CAN_SJW_1tq
è|| ((SJWè=ğ
CAN_SJW_2tq
)|| \

259 ((
SJW
è=ğ
CAN_SJW_3tq
è|| ((SJWè=ğ
CAN_SJW_4tq
))

	)

267 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

268 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

269 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

270 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

271 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

272 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

273 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

274 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

275 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

276 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

277 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

278 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

279 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

280 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

281 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

282 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

284 
	#IS_CAN_BS1
(
BS1
è((BS1è<ğ
CAN_BS1_16tq
)

	)

292 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

293 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

294 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

295 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

296 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

297 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

298 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

299 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

301 
	#IS_CAN_BS2
(
BS2
è((BS2è<ğ
CAN_BS2_8tq
)

	)

309 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ğ1è&& ((PRESCALERè<ğ1024))

	)

317 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ğ27)

	)

325 
	#CAN_F‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

326 
	#CAN_F‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

328 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ğ
CAN_F‹rMode_IdMask
) || \

329 ((
MODE
è=ğ
CAN_F‹rMode_IdLi¡
))

	)

337 
	#CAN_F‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

338 
	#CAN_F‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

340 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ğ
CAN_F‹rSÿË_16b™
) || \

341 ((
SCALE
è=ğ
CAN_F‹rSÿË_32b™
))

	)

349 
	#CAN_F‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

350 
	#CAN_F‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

351 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ğ
CAN_F‹rFIFO0
) || \

352 ((
FIFO
è=ğ
CAN_F‹rFIFO1
))

	)

355 
	#CAN_F‹rFIFO0
 
CAN_F‹r_FIFO0


	)

356 
	#CAN_F‹rFIFO1
 
CAN_F‹r_FIFO1


	)

364 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ğ1è&& ((BANKNUMBERè<ğ27))

	)

372 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ğ((
ušt8_t
)0x02))

	)

373 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ğ((
ušt32_t
)0x7FF))

	)

374 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ğ((
ušt32_t
)0x1FFFFFFF))

	)

375 
	#IS_CAN_DLC
(
DLC
è((DLCè<ğ((
ušt8_t
)0x08))

	)

383 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

384 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

385 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ğ
CAN_Id_Snd¬d
) || \

386 ((
IDTYPE
è=ğ
CAN_Id_Ex‹nded
))

	)

389 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

390 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

398 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

399 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

400 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ğ
CAN_RTR_D©a
è|| ((RTRè=ğ
CAN_RTR_RemÙe
))

	)

403 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

404 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

412 
	#CAN_TxStus_Faed
 ((
ušt8_t
)0x00)

	)

413 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

414 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

415 
	#CAN_TxStus_NoMaBox
 ((
ušt8_t
)0x04è

	)

418 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

419 
	#CANTXOK
 
CAN_TxStus_Ok


	)

420 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

421 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

429 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

430 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

432 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ğ
CAN_FIFO0
è|| ((FIFOè=ğ
CAN_FIFO1
))

	)

440 
	#CAN_SË•_Faed
 ((
ušt8_t
)0x00è

	)

441 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

444 
	#CANSLEEPFAILED
 
CAN_SË•_Faed


	)

445 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

453 
	#CAN_WakeUp_Faed
 ((
ušt8_t
)0x00è

	)

454 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

457 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

458 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

467 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

468 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

469 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

470 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

471 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

472 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

473 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

474 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

488 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

489 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

490 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

493 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

494 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

495 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

496 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

497 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

498 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

501 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

502 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

507 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

508 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

509 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

510 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

512 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ğ
CAN_FLAG_LEC
è|| ((FLAGè=ğ
CAN_FLAG_BOF
) || \

513 ((
FLAG
è=ğ
CAN_FLAG_EPV
è|| ((FLAGè=ğ
CAN_FLAG_EWG
) || \

514 ((
FLAG
è=ğ
CAN_FLAG_WKU
è|| ((FLAGè=ğ
CAN_FLAG_FOV0
) || \

515 ((
FLAG
è=ğ
CAN_FLAG_FF0
è|| ((FLAGè=ğ
CAN_FLAG_FMP0
) || \

516 ((
FLAG
è=ğ
CAN_FLAG_FOV1
è|| ((FLAGè=ğ
CAN_FLAG_FF1
) || \

517 ((
FLAG
è=ğ
CAN_FLAG_FMP1
è|| ((FLAGè=ğ
CAN_FLAG_RQCP2
) || \

518 ((
FLAG
è=ğ
CAN_FLAG_RQCP1
)|| ((FLAGè=ğ
CAN_FLAG_RQCP0
) || \

519 ((
FLAG
è=ğ
CAN_FLAG_SLAK
 ))

	)

521 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ğ
CAN_FLAG_LEC
è|| ((FLAGè=ğ
CAN_FLAG_RQCP2
) || \

522 ((
FLAG
è=ğ
CAN_FLAG_RQCP1
è|| ((FLAGè=ğ
CAN_FLAG_RQCP0
) || \

523 ((
FLAG
è=ğ
CAN_FLAG_FF0
è|| ((FLAGè=ğ
CAN_FLAG_FOV0
) ||\

524 ((
FLAG
è=ğ
CAN_FLAG_FF1
è|| ((FLAGè=ğ
CAN_FLAG_FOV1
) || \

525 ((
FLAG
è=ğ
CAN_FLAG_WKU
è|| ((FLAGè=ğ
CAN_FLAG_SLAK
))

	)

534 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

537 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

538 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

539 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

540 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

541 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

542 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

545 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

546 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

549 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

550 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

551 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

552 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

553 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

556 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

557 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

558 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

561 
	#IS_CAN_IT
(
IT
è(((ITè=ğ
CAN_IT_TME
è|| ((ITè=ğ
CAN_IT_FMP0
) ||\

562 ((
IT
è=ğ
CAN_IT_FF0
è|| ((ITè=ğ
CAN_IT_FOV0
) ||\

563 ((
IT
è=ğ
CAN_IT_FMP1
è|| ((ITè=ğ
CAN_IT_FF1
) ||\

564 ((
IT
è=ğ
CAN_IT_FOV1
è|| ((ITè=ğ
CAN_IT_EWG
) ||\

565 ((
IT
è=ğ
CAN_IT_EPV
è|| ((ITè=ğ
CAN_IT_BOF
) ||\

566 ((
IT
è=ğ
CAN_IT_LEC
è|| ((ITè=ğ
CAN_IT_ERR
) ||\

567 ((
IT
è=ğ
CAN_IT_WKU
è|| ((ITè=ğ
CAN_IT_SLK
))

	)

569 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ğ
CAN_IT_TME
è|| ((ITè=ğ
CAN_IT_FF0
) ||\

570 ((
IT
è=ğ
CAN_IT_FOV0
)|| ((ITè=ğ
CAN_IT_FF1
) ||\

571 ((
IT
è=ğ
CAN_IT_FOV1
)|| ((ITè=ğ
CAN_IT_EWG
) ||\

572 ((
IT
è=ğ
CAN_IT_EPV
è|| ((ITè=ğ
CAN_IT_BOF
) ||\

573 ((
IT
è=ğ
CAN_IT_LEC
è|| ((ITè=ğ
CAN_IT_ERR
) ||\

574 ((
IT
è=ğ
CAN_IT_WKU
è|| ((ITè=ğ
CAN_IT_SLK
))

	)

587 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

590 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

591 
CAN_F‹rIn™
(
CAN_F‹rIn™Ty³Def
* 
CAN_F‹rIn™SŒuù
);

592 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

593 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

594 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

595 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

598 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

599 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mabox
);

600 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mabox
);

603 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

604 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

605 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

608 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

609 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

610 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

613 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

614 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

615 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

618 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

619 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

620 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

621 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

622 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

624 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h

24 #iâdeà
__STM32F4xx_CRC_H


25 
	#__STM32F4xx_CRC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

56 
CRC_Re£tDR
();

57 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
D©a
);

58 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

59 
ušt32_t
 
CRC_G‘CRC
();

60 
CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
);

61 
ušt8_t
 
CRC_G‘IDRegi¡”
();

63 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h

24 #iâdeà
__STM32F4xx_CRYP_H


25 
	#__STM32F4xx_CRYP_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt16_t
 
CRYP_AlgoDœ
;

51 
ušt16_t
 
CRYP_AlgoMode
;

54 
ušt16_t
 
CRYP_D©aTy³
;

56 
ušt16_t
 
CRYP_KeySize
;

59 }
	tCRYP_In™Ty³Def
;

66 
ušt32_t
 
CRYP_Key0Leá
;

67 
ušt32_t
 
CRYP_Key0Right
;

68 
ušt32_t
 
CRYP_Key1Leá
;

69 
ušt32_t
 
CRYP_Key1Right
;

70 
ušt32_t
 
CRYP_Key2Leá
;

71 
ušt32_t
 
CRYP_Key2Right
;

72 
ušt32_t
 
CRYP_Key3Leá
;

73 
ušt32_t
 
CRYP_Key3Right
;

74 }
	tCRYP_KeyIn™Ty³Def
;

80 
ušt32_t
 
CRYP_IV0Leá
;

81 
ušt32_t
 
CRYP_IV0Right
;

82 
ušt32_t
 
CRYP_IV1Leá
;

83 
ušt32_t
 
CRYP_IV1Right
;

84 }
	tCRYP_IVIn™Ty³Def
;

92 
ušt32_t
 
CR_b™s9to2
;

94 
ušt32_t
 
CRYP_IV0LR
;

95 
ušt32_t
 
CRYP_IV0RR
;

96 
ušt32_t
 
CRYP_IV1LR
;

97 
ušt32_t
 
CRYP_IV1RR
;

99 
ušt32_t
 
CRYP_K0LR
;

100 
ušt32_t
 
CRYP_K0RR
;

101 
ušt32_t
 
CRYP_K1LR
;

102 
ušt32_t
 
CRYP_K1RR
;

103 
ušt32_t
 
CRYP_K2LR
;

104 
ušt32_t
 
CRYP_K2RR
;

105 
ušt32_t
 
CRYP_K3LR
;

106 
ušt32_t
 
CRYP_K3RR
;

107 }
	tCRYP_CÚ‹xt
;

119 
	#CRYP_AlgoDœ_Enüy±
 ((
ušt16_t
)0x0000)

	)

120 
	#CRYP_AlgoDœ_Deüy±
 ((
ušt16_t
)0x0004)

	)

121 
	#IS_CRYP_ALGODIR
(
ALGODIR
è(((ALGODIRè=ğ
CRYP_AlgoDœ_Enüy±
) || \

122 ((
ALGODIR
è=ğ
CRYP_AlgoDœ_Deüy±
))

	)

133 
	#CRYP_AlgoMode_TDES_ECB
 ((
ušt16_t
)0x0000)

	)

134 
	#CRYP_AlgoMode_TDES_CBC
 ((
ušt16_t
)0x0008)

	)

137 
	#CRYP_AlgoMode_DES_ECB
 ((
ušt16_t
)0x0010)

	)

138 
	#CRYP_AlgoMode_DES_CBC
 ((
ušt16_t
)0x0018)

	)

141 
	#CRYP_AlgoMode_AES_ECB
 ((
ušt16_t
)0x0020)

	)

142 
	#CRYP_AlgoMode_AES_CBC
 ((
ušt16_t
)0x0028)

	)

143 
	#CRYP_AlgoMode_AES_CTR
 ((
ušt16_t
)0x0030)

	)

144 
	#CRYP_AlgoMode_AES_Key
 ((
ušt16_t
)0x0038)

	)

146 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
è(((ALGOMODEè=ğ
CRYP_AlgoMode_TDES_ECB
) || \

147 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_TDES_CBC
)|| \

148 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_DES_ECB
)|| \

149 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_DES_CBC
) || \

150 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_ECB
) || \

151 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_CBC
) || \

152 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_CTR
) || \

153 ((
ALGOMODE
è=ğ
CRYP_AlgoMode_AES_Key
))

	)

161 
	#CRYP_D©aTy³_32b
 ((
ušt16_t
)0x0000)

	)

162 
	#CRYP_D©aTy³_16b
 ((
ušt16_t
)0x0040)

	)

163 
	#CRYP_D©aTy³_8b
 ((
ušt16_t
)0x0080)

	)

164 
	#CRYP_D©aTy³_1b
 ((
ušt16_t
)0x00C0)

	)

165 
	#IS_CRYP_DATATYPE
(
DATATYPE
è(((DATATYPEè=ğ
CRYP_D©aTy³_32b
) || \

166 ((
DATATYPE
è=ğ
CRYP_D©aTy³_16b
)|| \

167 ((
DATATYPE
è=ğ
CRYP_D©aTy³_8b
)|| \

168 ((
DATATYPE
è=ğ
CRYP_D©aTy³_1b
))

	)

176 
	#CRYP_KeySize_128b
 ((
ušt16_t
)0x0000)

	)

177 
	#CRYP_KeySize_192b
 ((
ušt16_t
)0x0100)

	)

178 
	#CRYP_KeySize_256b
 ((
ušt16_t
)0x0200)

	)

179 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
è(((KEYSIZEè=ğ
CRYP_KeySize_128b
)|| \

180 ((
KEYSIZE
è=ğ
CRYP_KeySize_192b
)|| \

181 ((
KEYSIZE
è=ğ
CRYP_KeySize_256b
))

	)

189 
	#CRYP_FLAG_BUSY
 ((
ušt8_t
)0x10è

	)

193 
	#CRYP_FLAG_IFEM
 ((
ušt8_t
)0x01è

	)

194 
	#CRYP_FLAG_IFNF
 ((
ušt8_t
)0x02è

	)

195 
	#CRYP_FLAG_INRIS
 ((
ušt8_t
)0x22è

	)

196 
	#CRYP_FLAG_OFNE
 ((
ušt8_t
)0x04è

	)

198 
	#CRYP_FLAG_OFFU
 ((
ušt8_t
)0x08è

	)

199 
	#CRYP_FLAG_OUTRIS
 ((
ušt8_t
)0x21è

	)

202 
	#IS_CRYP_GET_FLAG
(
FLAG
è(((FLAGè=ğ
CRYP_FLAG_IFEM
) || \

203 ((
FLAG
è=ğ
CRYP_FLAG_IFNF
) || \

204 ((
FLAG
è=ğ
CRYP_FLAG_OFNE
) || \

205 ((
FLAG
è=ğ
CRYP_FLAG_OFFU
) || \

206 ((
FLAG
è=ğ
CRYP_FLAG_BUSY
) || \

207 ((
FLAG
è=ğ
CRYP_FLAG_OUTRIS
)|| \

208 ((
FLAG
è=ğ
CRYP_FLAG_INRIS
))

	)

216 
	#CRYP_IT_INI
 ((
ušt8_t
)0x01è

	)

217 
	#CRYP_IT_OUTI
 ((
ušt8_t
)0x02è

	)

218 
	#IS_CRYP_CONFIG_IT
(
IT
è((((ITè& (
ušt8_t
)0xFCè=ğ0x00è&& ((ITè!ğ0x00))

	)

219 
	#IS_CRYP_GET_IT
(
IT
è(((ITè=ğ
CRYP_IT_INI
è|| ((ITè=ğ
CRYP_IT_OUTI
))

	)

228 
	#MODE_ENCRYPT
 ((
ušt8_t
)0x01)

	)

229 
	#MODE_DECRYPT
 ((
ušt8_t
)0x00)

	)

238 
	#CRYP_DMAReq_D©aIN
 ((
ušt8_t
)0x01)

	)

239 
	#CRYP_DMAReq_D©aOUT
 ((
ušt8_t
)0x02)

	)

240 
	#IS_CRYP_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt8_t
)0xFCè=ğ0x00è&& ((DMAREQè!ğ0x00))

	)

253 
CRYP_DeIn™
();

256 
CRYP_In™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
);

257 
CRYP_SŒuùIn™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
);

258 
CRYP_KeyIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

259 
CRYP_KeySŒuùIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

260 
CRYP_IVIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
);

261 
CRYP_IVSŒuùIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
);

262 
CRYP_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

265 
CRYP_D©aIn
(
ušt32_t
 
D©a
);

266 
ušt32_t
 
CRYP_D©aOut
();

267 
CRYP_FIFOFlush
();

270 
E¼ÜStus
 
CRYP_SaveCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtSave
,

271 
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
);

272 
CRYP_Re¡ÜeCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtRe¡Üe
);

275 
CRYP_DMACmd
(
ušt8_t
 
CRYP_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

278 
CRYP_ITCÚfig
(
ušt8_t
 
CRYP_IT
, 
FunùiÚ®S‹
 
NewS‹
);

279 
ITStus
 
CRYP_G‘ITStus
(
ušt8_t
 
CRYP_IT
);

280 
FÏgStus
 
CRYP_G‘FÏgStus
(
ušt8_t
 
CRYP_FLAG
);

283 
E¼ÜStus
 
CRYP_AES_ECB
(
ušt8_t
 
Mode
,

284 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

285 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

286 
ušt8_t
 *
Ouut
);

288 
E¼ÜStus
 
CRYP_AES_CBC
(
ušt8_t
 
Mode
,

289 
ušt8_t
 
In™VeùÜs
[16],

290 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

291 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

292 
ušt8_t
 *
Ouut
);

294 
E¼ÜStus
 
CRYP_AES_CTR
(
ušt8_t
 
Mode
,

295 
ušt8_t
 
In™VeùÜs
[16],

296 
ušt8_t
 *
Key
, 
ušt16_t
 
Keysize
,

297 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

298 
ušt8_t
 *
Ouut
);

301 
E¼ÜStus
 
CRYP_TDES_ECB
(
ušt8_t
 
Mode
,

302 
ušt8_t
 
Key
[24],

303 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

304 
ušt8_t
 *
Ouut
);

306 
E¼ÜStus
 
CRYP_TDES_CBC
(
ušt8_t
 
Mode
,

307 
ušt8_t
 
Key
[24],

308 
ušt8_t
 
In™VeùÜs
[8],

309 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

310 
ušt8_t
 *
Ouut
);

313 
E¼ÜStus
 
CRYP_DES_ECB
(
ušt8_t
 
Mode
,

314 
ušt8_t
 
Key
[8],

315 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

316 
ušt8_t
 *
Ouut
);

318 
E¼ÜStus
 
CRYP_DES_CBC
(
ušt8_t
 
Mode
,

319 
ušt8_t
 
Key
[8],

320 
ušt8_t
 
In™VeùÜs
[8],

321 
ušt8_t
 *
IÅut
,
ušt32_t
 
IËngth
,

322 
ušt8_t
 *
Ouut
);

324 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h

24 #iâdeà
__STM32F4xx_DAC_H


25 
	#__STM32F4xx_DAC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
DAC_Trigg”
;

53 
ušt32_t
 
DAC_WaveG’”©iÚ
;

57 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

61 
ušt32_t
 
DAC_OuutBufãr
;

63 }
	tDAC_In™Ty³Def
;

75 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

77 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

78 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

79 
	#DAC_Trigg”_T5_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

80 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

81 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

82 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

84 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

85 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

87 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
DAC_Trigg”_NÚe
) || \

88 ((
TRIGGER
è=ğ
DAC_Trigg”_T6_TRGO
) || \

89 ((
TRIGGER
è=ğ
DAC_Trigg”_T8_TRGO
) || \

90 ((
TRIGGER
è=ğ
DAC_Trigg”_T7_TRGO
) || \

91 ((
TRIGGER
è=ğ
DAC_Trigg”_T5_TRGO
) || \

92 ((
TRIGGER
è=ğ
DAC_Trigg”_T2_TRGO
) || \

93 ((
TRIGGER
è=ğ
DAC_Trigg”_T4_TRGO
) || \

94 ((
TRIGGER
è=ğ
DAC_Trigg”_Ext_IT9
) || \

95 ((
TRIGGER
è=ğ
DAC_Trigg”_Soáw¬e
))

	)

105 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

106 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

107 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

108 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ğ
DAC_WaveG’”©iÚ_NÚe
) || \

109 ((
WAVE
è=ğ
DAC_WaveG’”©iÚ_Noi£
) || \

110 ((
WAVE
è=ğ
DAC_WaveG’”©iÚ_TrŸngË
))

	)

119 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

120 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

121 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

122 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

123 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

124 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

125 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

126 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

127 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

128 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

129 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

130 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

131 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

132 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

133 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

134 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

135 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

136 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

137 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

138 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

139 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

140 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

141 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

142 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

144 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ğ
DAC_LFSRUnmask_B™0
) || \

145 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s1_0
) || \

146 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s2_0
) || \

147 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s3_0
) || \

148 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s4_0
) || \

149 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s5_0
) || \

150 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s6_0
) || \

151 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s7_0
) || \

152 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s8_0
) || \

153 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s9_0
) || \

154 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s10_0
) || \

155 ((
VALUE
è=ğ
DAC_LFSRUnmask_B™s11_0
) || \

156 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_1
) || \

157 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_3
) || \

158 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_7
) || \

159 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_15
) || \

160 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_31
) || \

161 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_63
) || \

162 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_127
) || \

163 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_255
) || \

164 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_511
) || \

165 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_1023
) || \

166 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_2047
) || \

167 ((
VALUE
è=ğ
DAC_TrŸngËAm¶™ude_4095
))

	)

176 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

177 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

178 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ğ
DAC_OuutBufãr_EÇbË
) || \

179 ((
STATE
è=ğ
DAC_OuutBufãr_Di§bË
))

	)

188 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

189 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

190 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DAC_ChªÃl_1
) || \

191 ((
CHANNEL
è=ğ
DAC_ChªÃl_2
))

	)

200 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

201 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

202 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

203 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ğ
DAC_Align_12b_R
) || \

204 ((
ALIGN
è=ğ
DAC_Align_12b_L
) || \

205 ((
ALIGN
è=ğ
DAC_Align_8b_R
))

	)

214 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

215 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

216 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ğ
DAC_Wave_Noi£
) || \

217 ((
WAVE
è=ğ
DAC_Wave_TrŸngË
))

	)

226 
	#IS_DAC_DATA
(
DATA
è((DATAè<ğ0xFFF0)

	)

234 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

235 
	#IS_DAC_IT
(
IT
è(((ITè=ğ
DAC_IT_DMAUDR
))

	)

245 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

246 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ğ
DAC_FLAG_DMAUDR
))

	)

260 
DAC_DeIn™
();

263 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

264 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

265 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

266 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

267 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

268 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

269 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

270 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

271 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

272 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

275 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

278 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

279 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

280 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

281 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

282 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

284 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h

23 #iâdeà
__STM32F4xx_DBGMCU_H


24 
	#__STM32F4xx_DBGMCU_H


	)

26 #ifdeà
__ılu¥lus


31 
	~"¡m32f4xx.h
"

47 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

48 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

49 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

50 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFF8è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

52 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

53 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

54 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

55 
	#DBGMCU_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

56 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

57 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

58 
	#DBGMCU_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

59 
	#DBGMCU_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

60 
	#DBGMCU_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

61 
	#DBGMCU_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

62 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

63 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

66 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

67 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

68 
	#DBGMCU_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

69 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
è((((PERIPHè& 0xF91FE200è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

71 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

72 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

73 
	#DBGMCU_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

74 
	#DBGMCU_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

75 
	#DBGMCU_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

76 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF8FFFCè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

83 
ušt32_t
 
DBGMCU_G‘REVID
();

84 
ušt32_t
 
DBGMCU_G‘DEVID
();

85 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

86 
DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

87 
DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

89 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h

23 #iâdeà
__STM32F4xx_DCMI_H


24 
	#__STM32F4xx_DCMI_H


	)

26 #ifdeà
__ılu¥lus


31 
	~"¡m32f4xx.h
"

47 
ušt16_t
 
DCMI_C­tu»Mode
;

50 
ušt16_t
 
DCMI_SynchroMode
;

53 
ušt16_t
 
DCMI_PCKPŞ¬™y
;

56 
ušt16_t
 
DCMI_VSPŞ¬™y
;

59 
ušt16_t
 
DCMI_HSPŞ¬™y
;

62 
ušt16_t
 
DCMI_C­tu»R©e
;

65 
ušt16_t
 
DCMI_Ex‹ndedD©aMode
;

67 } 
	tDCMI_In™Ty³Def
;

74 
ušt16_t
 
DCMI_V”tiÿlS¹Lše
;

77 
ušt16_t
 
DCMI_HÜizÚlOff£tCouÁ
;

80 
ušt16_t
 
DCMI_V”tiÿlLšeCouÁ
;

83 
ušt16_t
 
DCMI_C­tu»CouÁ
;

86 } 
	tDCMI_CROPIn™Ty³Def
;

93 
ušt8_t
 
DCMI_F¿meS¹Code
;

94 
ušt8_t
 
DCMI_LšeS¹Code
;

95 
ušt8_t
 
DCMI_LšeEndCode
;

96 
ušt8_t
 
DCMI_F¿meEndCode
;

97 } 
	tDCMI_CodesIn™Ty³Def
;

108 
	#DCMI_C­tu»Mode_CÚtšuous
 ((
ušt16_t
)0x0000è

	)

110 
	#DCMI_C­tu»Mode_SÇpShÙ
 ((
ušt16_t
)0x0002è

	)

112 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEè=ğ
DCMI_C­tu»Mode_CÚtšuous
) || \

113 ((
MODE
è=ğ
DCMI_C­tu»Mode_SÇpShÙ
))

	)

122 
	#DCMI_SynchroMode_H¬dw¬e
 ((
ušt16_t
)0x0000è

	)

124 
	#DCMI_SynchroMode_Embedded
 ((
ušt16_t
)0x0010è

	)

126 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEè=ğ
DCMI_SynchroMode_H¬dw¬e
) || \

127 ((
MODE
è=ğ
DCMI_SynchroMode_Embedded
))

	)

136 
	#DCMI_PCKPŞ¬™y_F®lšg
 ((
ušt16_t
)0x0000è

	)

137 
	#DCMI_PCKPŞ¬™y_Risšg
 ((
ušt16_t
)0x0020è

	)

138 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYè=ğ
DCMI_PCKPŞ¬™y_F®lšg
) || \

139 ((
POLARITY
è=ğ
DCMI_PCKPŞ¬™y_Risšg
))

	)

148 
	#DCMI_VSPŞ¬™y_Low
 ((
ušt16_t
)0x0000è

	)

149 
	#DCMI_VSPŞ¬™y_High
 ((
ušt16_t
)0x0080è

	)

150 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYè=ğ
DCMI_VSPŞ¬™y_Low
) || \

151 ((
POLARITY
è=ğ
DCMI_VSPŞ¬™y_High
))

	)

160 
	#DCMI_HSPŞ¬™y_Low
 ((
ušt16_t
)0x0000è

	)

161 
	#DCMI_HSPŞ¬™y_High
 ((
ušt16_t
)0x0040è

	)

162 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYè=ğ
DCMI_HSPŞ¬™y_Low
) || \

163 ((
POLARITY
è=ğ
DCMI_HSPŞ¬™y_High
))

	)

172 
	#DCMI_C­tu»R©e_AÎ_F¿me
 ((
ušt16_t
)0x0000è

	)

173 
	#DCMI_C­tu»R©e_1of2_F¿me
 ((
ušt16_t
)0x0100è

	)

174 
	#DCMI_C­tu»R©e_1of4_F¿me
 ((
ušt16_t
)0x0200è

	)

175 
	#IS_DCMI_CAPTURE_RATE
(
RATE
è(((RATEè=ğ
DCMI_C­tu»R©e_AÎ_F¿me
) || \

176 ((
RATE
è=ğ
DCMI_C­tu»R©e_1of2_F¿me
) ||\

177 ((
RATE
è=ğ
DCMI_C­tu»R©e_1of4_F¿me
))

	)

186 
	#DCMI_Ex‹ndedD©aMode_8b
 ((
ušt16_t
)0x0000è

	)

187 
	#DCMI_Ex‹ndedD©aMode_10b
 ((
ušt16_t
)0x0400è

	)

188 
	#DCMI_Ex‹ndedD©aMode_12b
 ((
ušt16_t
)0x0800è

	)

189 
	#DCMI_Ex‹ndedD©aMode_14b
 ((
ušt16_t
)0x0C00è

	)

190 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAè=ğ
DCMI_Ex‹ndedD©aMode_8b
) || \

191 ((
DATA
è=ğ
DCMI_Ex‹ndedD©aMode_10b
) ||\

192 ((
DATA
è=ğ
DCMI_Ex‹ndedD©aMode_12b
) ||\

193 ((
DATA
è=ğ
DCMI_Ex‹ndedD©aMode_14b
))

	)

202 
	#DCMI_IT_FRAME
 ((
ušt16_t
)0x0001)

	)

203 
	#DCMI_IT_OVF
 ((
ušt16_t
)0x0002)

	)

204 
	#DCMI_IT_ERR
 ((
ušt16_t
)0x0004)

	)

205 
	#DCMI_IT_VSYNC
 ((
ušt16_t
)0x0008)

	)

206 
	#DCMI_IT_LINE
 ((
ušt16_t
)0x0010)

	)

207 
	#IS_DCMI_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xFFE0è=ğ0x0000è&& ((ITè!ğ0x0000))

	)

208 
	#IS_DCMI_GET_IT
(
IT
è(((ITè=ğ
DCMI_IT_FRAME
) || \

209 ((
IT
è=ğ
DCMI_IT_OVF
) || \

210 ((
IT
è=ğ
DCMI_IT_ERR
) || \

211 ((
IT
è=ğ
DCMI_IT_VSYNC
) || \

212 ((
IT
è=ğ
DCMI_IT_LINE
))

	)

224 
	#DCMI_FLAG_HSYNC
 ((
ušt16_t
)0x2001)

	)

225 
	#DCMI_FLAG_VSYNC
 ((
ušt16_t
)0x2002)

	)

226 
	#DCMI_FLAG_FNE
 ((
ušt16_t
)0x2004)

	)

230 
	#DCMI_FLAG_FRAMERI
 ((
ušt16_t
)0x0001)

	)

231 
	#DCMI_FLAG_OVFRI
 ((
ušt16_t
)0x0002)

	)

232 
	#DCMI_FLAG_ERRRI
 ((
ušt16_t
)0x0004)

	)

233 
	#DCMI_FLAG_VSYNCRI
 ((
ušt16_t
)0x0008)

	)

234 
	#DCMI_FLAG_LINERI
 ((
ušt16_t
)0x0010)

	)

238 
	#DCMI_FLAG_FRAMEMI
 ((
ušt16_t
)0x1001)

	)

239 
	#DCMI_FLAG_OVFMI
 ((
ušt16_t
)0x1002)

	)

240 
	#DCMI_FLAG_ERRMI
 ((
ušt16_t
)0x1004)

	)

241 
	#DCMI_FLAG_VSYNCMI
 ((
ušt16_t
)0x1008)

	)

242 
	#DCMI_FLAG_LINEMI
 ((
ušt16_t
)0x1010)

	)

243 
	#IS_DCMI_GET_FLAG
(
FLAG
è(((FLAGè=ğ
DCMI_FLAG_HSYNC
) || \

244 ((
FLAG
è=ğ
DCMI_FLAG_VSYNC
) || \

245 ((
FLAG
è=ğ
DCMI_FLAG_FNE
) || \

246 ((
FLAG
è=ğ
DCMI_FLAG_FRAMERI
) || \

247 ((
FLAG
è=ğ
DCMI_FLAG_OVFRI
) || \

248 ((
FLAG
è=ğ
DCMI_FLAG_ERRRI
) || \

249 ((
FLAG
è=ğ
DCMI_FLAG_VSYNCRI
) || \

250 ((
FLAG
è=ğ
DCMI_FLAG_LINERI
) || \

251 ((
FLAG
è=ğ
DCMI_FLAG_FRAMEMI
) || \

252 ((
FLAG
è=ğ
DCMI_FLAG_OVFMI
) || \

253 ((
FLAG
è=ğ
DCMI_FLAG_ERRMI
) || \

254 ((
FLAG
è=ğ
DCMI_FLAG_VSYNCMI
) || \

255 ((
FLAG
è=ğ
DCMI_FLAG_LINEMI
))

	)

257 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFFE0è=ğ0x0000è&& ((FLAGè!ğ0x0000))

	)

270 
DCMI_DeIn™
();

273 
DCMI_In™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
);

274 
DCMI_SŒuùIn™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
);

275 
DCMI_CROPCÚfig
(
DCMI_CROPIn™Ty³Def
* 
DCMI_CROPIn™SŒuù
);

276 
DCMI_CROPCmd
(
FunùiÚ®S‹
 
NewS‹
);

277 
DCMI_S‘EmbeddedSynchroCodes
(
DCMI_CodesIn™Ty³Def
* 
DCMI_CodesIn™SŒuù
);

278 
DCMI_JPEGCmd
(
FunùiÚ®S‹
 
NewS‹
);

281 
DCMI_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

282 
DCMI_C­tu»Cmd
(
FunùiÚ®S‹
 
NewS‹
);

283 
ušt32_t
 
DCMI_R—dD©a
();

286 
DCMI_ITCÚfig
(
ušt16_t
 
DCMI_IT
, 
FunùiÚ®S‹
 
NewS‹
);

287 
FÏgStus
 
DCMI_G‘FÏgStus
(
ušt16_t
 
DCMI_FLAG
);

288 
DCMI_CË¬FÏg
(
ušt16_t
 
DCMI_FLAG
);

289 
ITStus
 
DCMI_G‘ITStus
(
ušt16_t
 
DCMI_IT
);

290 
DCMI_CË¬ITP’dšgB™
(
ušt16_t
 
DCMI_IT
);

292 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h

24 #iâdeà
__STM32F4xx_DMA_H


25 
	#__STM32F4xx_DMA_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
DMA_ChªÃl
;

53 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

55 
ušt32_t
 
DMA_MemÜy0Ba£Addr
;

59 
ušt32_t
 
DMA_DIR
;

63 
ušt32_t
 
DMA_BufãrSize
;

67 
ušt32_t
 
DMA_P”h”®Inc
;

70 
ušt32_t
 
DMA_MemÜyInc
;

73 
ušt32_t
 
DMA_P”h”®D©aSize
;

76 
ušt32_t
 
DMA_MemÜyD©aSize
;

79 
ušt32_t
 
DMA_Mode
;

84 
ušt32_t
 
DMA_PriÜ™y
;

87 
ušt32_t
 
DMA_FIFOMode
;

92 
ušt32_t
 
DMA_FIFOTh»shŞd
;

95 
ušt32_t
 
DMA_MemÜyBur¡
;

100 
ušt32_t
 
DMA_P”h”®Bur¡
;

104 }
	tDMA_In™Ty³Def
;

112 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
DMA1_SŒ—m0
) || \

113 ((
PERIPH
è=ğ
DMA1_SŒ—m1
) || \

114 ((
PERIPH
è=ğ
DMA1_SŒ—m2
) || \

115 ((
PERIPH
è=ğ
DMA1_SŒ—m3
) || \

116 ((
PERIPH
è=ğ
DMA1_SŒ—m4
) || \

117 ((
PERIPH
è=ğ
DMA1_SŒ—m5
) || \

118 ((
PERIPH
è=ğ
DMA1_SŒ—m6
) || \

119 ((
PERIPH
è=ğ
DMA1_SŒ—m7
) || \

120 ((
PERIPH
è=ğ
DMA2_SŒ—m0
) || \

121 ((
PERIPH
è=ğ
DMA2_SŒ—m1
) || \

122 ((
PERIPH
è=ğ
DMA2_SŒ—m2
) || \

123 ((
PERIPH
è=ğ
DMA2_SŒ—m3
) || \

124 ((
PERIPH
è=ğ
DMA2_SŒ—m4
) || \

125 ((
PERIPH
è=ğ
DMA2_SŒ—m5
) || \

126 ((
PERIPH
è=ğ
DMA2_SŒ—m6
) || \

127 ((
PERIPH
è=ğ
DMA2_SŒ—m7
))

	)

129 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
è(((CONTROLLERè=ğ
DMA1
) || \

130 ((
CONTROLLER
è=ğ
DMA2
))

	)

135 
	#DMA_ChªÃl_0
 ((
ušt32_t
)0x00000000)

	)

136 
	#DMA_ChªÃl_1
 ((
ušt32_t
)0x02000000)

	)

137 
	#DMA_ChªÃl_2
 ((
ušt32_t
)0x04000000)

	)

138 
	#DMA_ChªÃl_3
 ((
ušt32_t
)0x06000000)

	)

139 
	#DMA_ChªÃl_4
 ((
ušt32_t
)0x08000000)

	)

140 
	#DMA_ChªÃl_5
 ((
ušt32_t
)0x0A000000)

	)

141 
	#DMA_ChªÃl_6
 ((
ušt32_t
)0x0C000000)

	)

142 
	#DMA_ChªÃl_7
 ((
ušt32_t
)0x0E000000)

	)

144 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
DMA_ChªÃl_0
) || \

145 ((
CHANNEL
è=ğ
DMA_ChªÃl_1
) || \

146 ((
CHANNEL
è=ğ
DMA_ChªÃl_2
) || \

147 ((
CHANNEL
è=ğ
DMA_ChªÃl_3
) || \

148 ((
CHANNEL
è=ğ
DMA_ChªÃl_4
) || \

149 ((
CHANNEL
è=ğ
DMA_ChªÃl_5
) || \

150 ((
CHANNEL
è=ğ
DMA_ChªÃl_6
) || \

151 ((
CHANNEL
è=ğ
DMA_ChªÃl_7
))

	)

160 
	#DMA_DIR_P”h”®ToMemÜy
 ((
ušt32_t
)0x00000000)

	)

161 
	#DMA_DIR_MemÜyToP”h”®
 ((
ušt32_t
)0x00000040)

	)

162 
	#DMA_DIR_MemÜyToMemÜy
 ((
ušt32_t
)0x00000080)

	)

164 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
DMA_DIR_P”h”®ToMemÜy
 ) || \

165 ((
DIRECTION
è=ğ
DMA_DIR_MemÜyToP”h”®
) || \

166 ((
DIRECTION
è=ğ
DMA_DIR_MemÜyToMemÜy
))

	)

175 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ğ0x1è&& ((SIZEè< 0x10000))

	)

184 
	#DMA_P”h”®Inc_EÇbË
 ((
ušt32_t
)0x00000200)

	)

185 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

187 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ğ
DMA_P”h”®Inc_EÇbË
) || \

188 ((
STATE
è=ğ
DMA_P”h”®Inc_Di§bË
))

	)

197 
	#DMA_MemÜyInc_EÇbË
 ((
ušt32_t
)0x00000400)

	)

198 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

200 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ğ
DMA_MemÜyInc_EÇbË
) || \

201 ((
STATE
è=ğ
DMA_MemÜyInc_Di§bË
))

	)

210 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

211 
	#DMA_P”h”®D©aSize_H®fWÜd
 ((
ušt32_t
)0x00000800)

	)

212 
	#DMA_P”h”®D©aSize_WÜd
 ((
ušt32_t
)0x00001000)

	)

214 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_P”h”®D©aSize_By‹
) || \

215 ((
SIZE
è=ğ
DMA_P”h”®D©aSize_H®fWÜd
) || \

216 ((
SIZE
è=ğ
DMA_P”h”®D©aSize_WÜd
))

	)

225 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

226 
	#DMA_MemÜyD©aSize_H®fWÜd
 ((
ušt32_t
)0x00002000)

	)

227 
	#DMA_MemÜyD©aSize_WÜd
 ((
ušt32_t
)0x00004000)

	)

229 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_MemÜyD©aSize_By‹
) || \

230 ((
SIZE
è=ğ
DMA_MemÜyD©aSize_H®fWÜd
) || \

231 ((
SIZE
è=ğ
DMA_MemÜyD©aSize_WÜd
 ))

	)

240 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

241 
	#DMA_Mode_CœcuÏr
 ((
ušt32_t
)0x00000100)

	)

243 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ğ
DMA_Mode_NÜm®
 ) || \

244 ((
MODE
è=ğ
DMA_Mode_CœcuÏr
))

	)

253 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

254 
	#DMA_PriÜ™y_Medium
 ((
ušt32_t
)0x00010000)

	)

255 
	#DMA_PriÜ™y_High
 ((
ušt32_t
)0x00020000)

	)

256 
	#DMA_PriÜ™y_V”yHigh
 ((
ušt32_t
)0x00030000)

	)

258 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ğ
DMA_PriÜ™y_Low
 ) || \

259 ((
PRIORITY
è=ğ
DMA_PriÜ™y_Medium
) || \

260 ((
PRIORITY
è=ğ
DMA_PriÜ™y_High
) || \

261 ((
PRIORITY
è=ğ
DMA_PriÜ™y_V”yHigh
))

	)

270 
	#DMA_FIFOMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

271 
	#DMA_FIFOMode_EÇbË
 ((
ušt32_t
)0x00000004)

	)

273 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
è(((STATEè=ğ
DMA_FIFOMode_Di§bË
 ) || \

274 ((
STATE
è=ğ
DMA_FIFOMode_EÇbË
))

	)

283 
	#DMA_FIFOTh»shŞd_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000000)

	)

284 
	#DMA_FIFOTh»shŞd_H®fFuÎ
 ((
ušt32_t
)0x00000001)

	)

285 
	#DMA_FIFOTh»shŞd_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00000002)

	)

286 
	#DMA_FIFOTh»shŞd_FuÎ
 ((
ušt32_t
)0x00000003)

	)

288 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ğ
DMA_FIFOTh»shŞd_1Qu¬‹rFuÎ
 ) || \

289 ((
THRESHOLD
è=ğ
DMA_FIFOTh»shŞd_H®fFuÎ
) || \

290 ((
THRESHOLD
è=ğ
DMA_FIFOTh»shŞd_3Qu¬‹rsFuÎ
) || \

291 ((
THRESHOLD
è=ğ
DMA_FIFOTh»shŞd_FuÎ
))

	)

300 
	#DMA_MemÜyBur¡_SšgË
 ((
ušt32_t
)0x00000000)

	)

301 
	#DMA_MemÜyBur¡_INC4
 ((
ušt32_t
)0x00800000)

	)

302 
	#DMA_MemÜyBur¡_INC8
 ((
ušt32_t
)0x01000000)

	)

303 
	#DMA_MemÜyBur¡_INC16
 ((
ušt32_t
)0x01800000)

	)

305 
	#IS_DMA_MEMORY_BURST
(
BURST
è(((BURSTè=ğ
DMA_MemÜyBur¡_SšgË
) || \

306 ((
BURST
è=ğ
DMA_MemÜyBur¡_INC4
) || \

307 ((
BURST
è=ğ
DMA_MemÜyBur¡_INC8
) || \

308 ((
BURST
è=ğ
DMA_MemÜyBur¡_INC16
))

	)

317 
	#DMA_P”h”®Bur¡_SšgË
 ((
ušt32_t
)0x00000000)

	)

318 
	#DMA_P”h”®Bur¡_INC4
 ((
ušt32_t
)0x00200000)

	)

319 
	#DMA_P”h”®Bur¡_INC8
 ((
ušt32_t
)0x00400000)

	)

320 
	#DMA_P”h”®Bur¡_INC16
 ((
ušt32_t
)0x00600000)

	)

322 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
è(((BURSTè=ğ
DMA_P”h”®Bur¡_SšgË
) || \

323 ((
BURST
è=ğ
DMA_P”h”®Bur¡_INC4
) || \

324 ((
BURST
è=ğ
DMA_P”h”®Bur¡_INC8
) || \

325 ((
BURST
è=ğ
DMA_P”h”®Bur¡_INC16
))

	)

334 
	#DMA_FIFOStus_Less1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000000 << 3)

	)

335 
	#DMA_FIFOStus_1Qu¬‹rFuÎ
 ((
ušt32_t
)0x00000001 << 3)

	)

336 
	#DMA_FIFOStus_H®fFuÎ
 ((
ušt32_t
)0x00000002 << 3)

	)

337 
	#DMA_FIFOStus_3Qu¬‹rsFuÎ
 ((
ušt32_t
)0x00000003 << 3)

	)

338 
	#DMA_FIFOStus_Em±y
 ((
ušt32_t
)0x00000004 << 3)

	)

339 
	#DMA_FIFOStus_FuÎ
 ((
ušt32_t
)0x00000005 << 3)

	)

341 
	#IS_DMA_FIFO_STATUS
(
STATUS
è(((STATUSè=ğ
DMA_FIFOStus_Less1Qu¬‹rFuÎ
 ) || \

342 ((
STATUS
è=ğ
DMA_FIFOStus_H®fFuÎ
) || \

343 ((
STATUS
è=ğ
DMA_FIFOStus_1Qu¬‹rFuÎ
) || \

344 ((
STATUS
è=ğ
DMA_FIFOStus_3Qu¬‹rsFuÎ
) || \

345 ((
STATUS
è=ğ
DMA_FIFOStus_FuÎ
) || \

346 ((
STATUS
è=ğ
DMA_FIFOStus_Em±y
))

	)

354 
	#DMA_FLAG_FEIF0
 ((
ušt32_t
)0x10800001)

	)

355 
	#DMA_FLAG_DMEIF0
 ((
ušt32_t
)0x10800004)

	)

356 
	#DMA_FLAG_TEIF0
 ((
ušt32_t
)0x10000008)

	)

357 
	#DMA_FLAG_HTIF0
 ((
ušt32_t
)0x10000010)

	)

358 
	#DMA_FLAG_TCIF0
 ((
ušt32_t
)0x10000020)

	)

359 
	#DMA_FLAG_FEIF1
 ((
ušt32_t
)0x10000040)

	)

360 
	#DMA_FLAG_DMEIF1
 ((
ušt32_t
)0x10000100)

	)

361 
	#DMA_FLAG_TEIF1
 ((
ušt32_t
)0x10000200)

	)

362 
	#DMA_FLAG_HTIF1
 ((
ušt32_t
)0x10000400)

	)

363 
	#DMA_FLAG_TCIF1
 ((
ušt32_t
)0x10000800)

	)

364 
	#DMA_FLAG_FEIF2
 ((
ušt32_t
)0x10010000)

	)

365 
	#DMA_FLAG_DMEIF2
 ((
ušt32_t
)0x10040000)

	)

366 
	#DMA_FLAG_TEIF2
 ((
ušt32_t
)0x10080000)

	)

367 
	#DMA_FLAG_HTIF2
 ((
ušt32_t
)0x10100000)

	)

368 
	#DMA_FLAG_TCIF2
 ((
ušt32_t
)0x10200000)

	)

369 
	#DMA_FLAG_FEIF3
 ((
ušt32_t
)0x10400000)

	)

370 
	#DMA_FLAG_DMEIF3
 ((
ušt32_t
)0x11000000)

	)

371 
	#DMA_FLAG_TEIF3
 ((
ušt32_t
)0x12000000)

	)

372 
	#DMA_FLAG_HTIF3
 ((
ušt32_t
)0x14000000)

	)

373 
	#DMA_FLAG_TCIF3
 ((
ušt32_t
)0x18000000)

	)

374 
	#DMA_FLAG_FEIF4
 ((
ušt32_t
)0x20000001)

	)

375 
	#DMA_FLAG_DMEIF4
 ((
ušt32_t
)0x20000004)

	)

376 
	#DMA_FLAG_TEIF4
 ((
ušt32_t
)0x20000008)

	)

377 
	#DMA_FLAG_HTIF4
 ((
ušt32_t
)0x20000010)

	)

378 
	#DMA_FLAG_TCIF4
 ((
ušt32_t
)0x20000020)

	)

379 
	#DMA_FLAG_FEIF5
 ((
ušt32_t
)0x20000040)

	)

380 
	#DMA_FLAG_DMEIF5
 ((
ušt32_t
)0x20000100)

	)

381 
	#DMA_FLAG_TEIF5
 ((
ušt32_t
)0x20000200)

	)

382 
	#DMA_FLAG_HTIF5
 ((
ušt32_t
)0x20000400)

	)

383 
	#DMA_FLAG_TCIF5
 ((
ušt32_t
)0x20000800)

	)

384 
	#DMA_FLAG_FEIF6
 ((
ušt32_t
)0x20010000)

	)

385 
	#DMA_FLAG_DMEIF6
 ((
ušt32_t
)0x20040000)

	)

386 
	#DMA_FLAG_TEIF6
 ((
ušt32_t
)0x20080000)

	)

387 
	#DMA_FLAG_HTIF6
 ((
ušt32_t
)0x20100000)

	)

388 
	#DMA_FLAG_TCIF6
 ((
ušt32_t
)0x20200000)

	)

389 
	#DMA_FLAG_FEIF7
 ((
ušt32_t
)0x20400000)

	)

390 
	#DMA_FLAG_DMEIF7
 ((
ušt32_t
)0x21000000)

	)

391 
	#DMA_FLAG_TEIF7
 ((
ušt32_t
)0x22000000)

	)

392 
	#DMA_FLAG_HTIF7
 ((
ušt32_t
)0x24000000)

	)

393 
	#DMA_FLAG_TCIF7
 ((
ušt32_t
)0x28000000)

	)

395 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

396 (((
FLAG
è& 0xC082F082è=ğ0x00è&& ((FLAGè!ğ0x00))

	)

398 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ğ
DMA_FLAG_TCIF0
è|| ((FLAGè=ğ
DMA_FLAG_HTIF0
) || \

399 ((
FLAG
è=ğ
DMA_FLAG_TEIF0
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF0
) || \

400 ((
FLAG
è=ğ
DMA_FLAG_FEIF0
è|| ((FLAGè=ğ
DMA_FLAG_TCIF1
) || \

401 ((
FLAG
è=ğ
DMA_FLAG_HTIF1
è|| ((FLAGè=ğ
DMA_FLAG_TEIF1
) || \

402 ((
FLAG
è=ğ
DMA_FLAG_DMEIF1
è|| ((FLAGè=ğ
DMA_FLAG_FEIF1
) || \

403 ((
FLAG
è=ğ
DMA_FLAG_TCIF2
è|| ((FLAGè=ğ
DMA_FLAG_HTIF2
) || \

404 ((
FLAG
è=ğ
DMA_FLAG_TEIF2
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF2
) || \

405 ((
FLAG
è=ğ
DMA_FLAG_FEIF2
è|| ((FLAGè=ğ
DMA_FLAG_TCIF3
) || \

406 ((
FLAG
è=ğ
DMA_FLAG_HTIF3
è|| ((FLAGè=ğ
DMA_FLAG_TEIF3
) || \

407 ((
FLAG
è=ğ
DMA_FLAG_DMEIF3
è|| ((FLAGè=ğ
DMA_FLAG_FEIF3
) || \

408 ((
FLAG
è=ğ
DMA_FLAG_TCIF4
è|| ((FLAGè=ğ
DMA_FLAG_HTIF4
) || \

409 ((
FLAG
è=ğ
DMA_FLAG_TEIF4
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF4
) || \

410 ((
FLAG
è=ğ
DMA_FLAG_FEIF4
è|| ((FLAGè=ğ
DMA_FLAG_TCIF5
) || \

411 ((
FLAG
è=ğ
DMA_FLAG_HTIF5
è|| ((FLAGè=ğ
DMA_FLAG_TEIF5
) || \

412 ((
FLAG
è=ğ
DMA_FLAG_DMEIF5
è|| ((FLAGè=ğ
DMA_FLAG_FEIF5
) || \

413 ((
FLAG
è=ğ
DMA_FLAG_TCIF6
è|| ((FLAGè=ğ
DMA_FLAG_HTIF6
) || \

414 ((
FLAG
è=ğ
DMA_FLAG_TEIF6
è|| ((FLAGè=ğ
DMA_FLAG_DMEIF6
) || \

415 ((
FLAG
è=ğ
DMA_FLAG_FEIF6
è|| ((FLAGè=ğ
DMA_FLAG_TCIF7
) || \

416 ((
FLAG
è=ğ
DMA_FLAG_HTIF7
è|| ((FLAGè=ğ
DMA_FLAG_TEIF7
) || \

417 ((
FLAG
è=ğ
DMA_FLAG_DMEIF7
è|| ((FLAGè=ğ
DMA_FLAG_FEIF7
))

	)

426 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000010)

	)

427 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000008)

	)

428 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000004)

	)

429 
	#DMA_IT_DME
 ((
ušt32_t
)0x00000002)

	)

430 
	#DMA_IT_FE
 ((
ušt32_t
)0x00000080)

	)

432 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFF61è=ğ0x00è&& ((ITè!ğ0x00))

	)

441 
	#DMA_IT_FEIF0
 ((
ušt32_t
)0x90000001)

	)

442 
	#DMA_IT_DMEIF0
 ((
ušt32_t
)0x10001004)

	)

443 
	#DMA_IT_TEIF0
 ((
ušt32_t
)0x10002008)

	)

444 
	#DMA_IT_HTIF0
 ((
ušt32_t
)0x10004010)

	)

445 
	#DMA_IT_TCIF0
 ((
ušt32_t
)0x10008020)

	)

446 
	#DMA_IT_FEIF1
 ((
ušt32_t
)0x90000040)

	)

447 
	#DMA_IT_DMEIF1
 ((
ušt32_t
)0x10001100)

	)

448 
	#DMA_IT_TEIF1
 ((
ušt32_t
)0x10002200)

	)

449 
	#DMA_IT_HTIF1
 ((
ušt32_t
)0x10004400)

	)

450 
	#DMA_IT_TCIF1
 ((
ušt32_t
)0x10008800)

	)

451 
	#DMA_IT_FEIF2
 ((
ušt32_t
)0x90010000)

	)

452 
	#DMA_IT_DMEIF2
 ((
ušt32_t
)0x10041000)

	)

453 
	#DMA_IT_TEIF2
 ((
ušt32_t
)0x10082000)

	)

454 
	#DMA_IT_HTIF2
 ((
ušt32_t
)0x10104000)

	)

455 
	#DMA_IT_TCIF2
 ((
ušt32_t
)0x10208000)

	)

456 
	#DMA_IT_FEIF3
 ((
ušt32_t
)0x90400000)

	)

457 
	#DMA_IT_DMEIF3
 ((
ušt32_t
)0x11001000)

	)

458 
	#DMA_IT_TEIF3
 ((
ušt32_t
)0x12002000)

	)

459 
	#DMA_IT_HTIF3
 ((
ušt32_t
)0x14004000)

	)

460 
	#DMA_IT_TCIF3
 ((
ušt32_t
)0x18008000)

	)

461 
	#DMA_IT_FEIF4
 ((
ušt32_t
)0xA0000001)

	)

462 
	#DMA_IT_DMEIF4
 ((
ušt32_t
)0x20001004)

	)

463 
	#DMA_IT_TEIF4
 ((
ušt32_t
)0x20002008)

	)

464 
	#DMA_IT_HTIF4
 ((
ušt32_t
)0x20004010)

	)

465 
	#DMA_IT_TCIF4
 ((
ušt32_t
)0x20008020)

	)

466 
	#DMA_IT_FEIF5
 ((
ušt32_t
)0xA0000040)

	)

467 
	#DMA_IT_DMEIF5
 ((
ušt32_t
)0x20001100)

	)

468 
	#DMA_IT_TEIF5
 ((
ušt32_t
)0x20002200)

	)

469 
	#DMA_IT_HTIF5
 ((
ušt32_t
)0x20004400)

	)

470 
	#DMA_IT_TCIF5
 ((
ušt32_t
)0x20008800)

	)

471 
	#DMA_IT_FEIF6
 ((
ušt32_t
)0xA0010000)

	)

472 
	#DMA_IT_DMEIF6
 ((
ušt32_t
)0x20041000)

	)

473 
	#DMA_IT_TEIF6
 ((
ušt32_t
)0x20082000)

	)

474 
	#DMA_IT_HTIF6
 ((
ušt32_t
)0x20104000)

	)

475 
	#DMA_IT_TCIF6
 ((
ušt32_t
)0x20208000)

	)

476 
	#DMA_IT_FEIF7
 ((
ušt32_t
)0xA0400000)

	)

477 
	#DMA_IT_DMEIF7
 ((
ušt32_t
)0x21001000)

	)

478 
	#DMA_IT_TEIF7
 ((
ušt32_t
)0x22002000)

	)

479 
	#DMA_IT_HTIF7
 ((
ušt32_t
)0x24004000)

	)

480 
	#DMA_IT_TCIF7
 ((
ušt32_t
)0x28008000)

	)

482 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

483 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

484 (((
IT
è& 0x40820082è=ğ0x00))

	)

486 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ğ
DMA_IT_TCIF0
è|| ((ITè=ğ
DMA_IT_HTIF0
) || \

487 ((
IT
è=ğ
DMA_IT_TEIF0
è|| ((ITè=ğ
DMA_IT_DMEIF0
) || \

488 ((
IT
è=ğ
DMA_IT_FEIF0
è|| ((ITè=ğ
DMA_IT_TCIF1
) || \

489 ((
IT
è=ğ
DMA_IT_HTIF1
è|| ((ITè=ğ
DMA_IT_TEIF1
) || \

490 ((
IT
è=ğ
DMA_IT_DMEIF1
)|| ((ITè=ğ
DMA_IT_FEIF1
) || \

491 ((
IT
è=ğ
DMA_IT_TCIF2
è|| ((ITè=ğ
DMA_IT_HTIF2
) || \

492 ((
IT
è=ğ
DMA_IT_TEIF2
è|| ((ITè=ğ
DMA_IT_DMEIF2
) || \

493 ((
IT
è=ğ
DMA_IT_FEIF2
è|| ((ITè=ğ
DMA_IT_TCIF3
) || \

494 ((
IT
è=ğ
DMA_IT_HTIF3
è|| ((ITè=ğ
DMA_IT_TEIF3
) || \

495 ((
IT
è=ğ
DMA_IT_DMEIF3
)|| ((ITè=ğ
DMA_IT_FEIF3
) || \

496 ((
IT
è=ğ
DMA_IT_TCIF4
è|| ((ITè=ğ
DMA_IT_HTIF4
) || \

497 ((
IT
è=ğ
DMA_IT_TEIF4
è|| ((ITè=ğ
DMA_IT_DMEIF4
) || \

498 ((
IT
è=ğ
DMA_IT_FEIF4
è|| ((ITè=ğ
DMA_IT_TCIF5
) || \

499 ((
IT
è=ğ
DMA_IT_HTIF5
è|| ((ITè=ğ
DMA_IT_TEIF5
) || \

500 ((
IT
è=ğ
DMA_IT_DMEIF5
)|| ((ITè=ğ
DMA_IT_FEIF5
) || \

501 ((
IT
è=ğ
DMA_IT_TCIF6
è|| ((ITè=ğ
DMA_IT_HTIF6
) || \

502 ((
IT
è=ğ
DMA_IT_TEIF6
è|| ((ITè=ğ
DMA_IT_DMEIF6
) || \

503 ((
IT
è=ğ
DMA_IT_FEIF6
è|| ((ITè=ğ
DMA_IT_TCIF7
) || \

504 ((
IT
è=ğ
DMA_IT_HTIF7
è|| ((ITè=ğ
DMA_IT_TEIF7
) || \

505 ((
IT
è=ğ
DMA_IT_DMEIF7
)|| ((ITè=ğ
DMA_IT_FEIF7
))

	)

514 
	#DMA_PINCOS_Psize
 ((
ušt32_t
)0x00000000)

	)

515 
	#DMA_PINCOS_WÜdAligÃd
 ((
ušt32_t
)0x00008000)

	)

517 
	#IS_DMA_PINCOS_SIZE
(
SIZE
è(((SIZEè=ğ
DMA_PINCOS_Psize
) || \

518 ((
SIZE
è=ğ
DMA_PINCOS_WÜdAligÃd
))

	)

527 
	#DMA_FlowCŒl_MemÜy
 ((
ušt32_t
)0x00000000)

	)

528 
	#DMA_FlowCŒl_P”h”®
 ((
ušt32_t
)0x00000020)

	)

530 
	#IS_DMA_FLOW_CTRL
(
CTRL
è(((CTRLè=ğ
DMA_FlowCŒl_MemÜy
) || \

531 ((
CTRL
è=ğ
DMA_FlowCŒl_P”h”®
))

	)

540 
	#DMA_MemÜy_0
 ((
ušt32_t
)0x00000000)

	)

541 
	#DMA_MemÜy_1
 ((
ušt32_t
)0x00080000)

	)

543 
	#IS_DMA_CURRENT_MEM
(
MEM
è(((MEMè=ğ
DMA_MemÜy_0
è|| ((MEMè=ğ
DMA_MemÜy_1
))

	)

556 
DMA_DeIn™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

559 
DMA_In™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

560 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

561 
DMA_Cmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
);

564 
DMA_P”hIncOff£tSizeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_Pšcos
);

565 
DMA_FlowCÚŒŞËrCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FlowCŒl
);

568 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt16_t
 
CouÁ”
);

569 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

572 
DMA_DoubËBufãrModeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜy1Ba£Addr
,

573 
ušt32_t
 
DMA_Cu¼’tMemÜy
);

574 
DMA_DoubËBufãrModeCmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
);

575 
DMA_MemÜyT¬g‘CÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜyBa£Addr
,

576 
ušt32_t
 
DMA_MemÜyT¬g‘
);

577 
ušt32_t
 
DMA_G‘Cu¼’tMemÜyT¬g‘
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

580 
FunùiÚ®S‹
 
DMA_G‘CmdStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

581 
ušt32_t
 
DMA_G‘FIFOStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
);

582 
FÏgStus
 
DMA_G‘FÏgStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
);

583 
DMA_CË¬FÏg
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
);

584 
DMA_ITCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

585 
ITStus
 
DMA_G‘ITStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
);

586 
DMA_CË¬ITP’dšgB™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
);

588 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h

24 #iâdeà
__STM32F4xx_EXTI_H


25 
	#__STM32F4xx_EXTI_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

50 
EXTI_Mode_IÁ”ru±
 = 0x00,

51 
EXTI_Mode_Ev’t
 = 0x04

52 }
	tEXTIMode_Ty³Def
;

54 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ğ
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ğ
EXTI_Mode_Ev’t
))

	)

62 
EXTI_Trigg”_Risšg
 = 0x08,

63 
EXTI_Trigg”_F®lšg
 = 0x0C,

64 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

65 }
	tEXTITrigg”_Ty³Def
;

67 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
EXTI_Trigg”_Risšg
) || \

68 ((
TRIGGER
è=ğ
EXTI_Trigg”_F®lšg
) || \

69 ((
TRIGGER
è=ğ
EXTI_Trigg”_Risšg_F®lšg
))

	)

76 
ušt32_t
 
EXTI_Lše
;

79 
EXTIMode_Ty³Def
 
EXTI_Mode
;

82 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

85 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

87 }
	tEXTI_In™Ty³Def
;

99 
	#EXTI_Lše0
 ((
ušt32_t
)0x00001è

	)

100 
	#EXTI_Lše1
 ((
ušt32_t
)0x00002è

	)

101 
	#EXTI_Lše2
 ((
ušt32_t
)0x00004è

	)

102 
	#EXTI_Lše3
 ((
ušt32_t
)0x00008è

	)

103 
	#EXTI_Lše4
 ((
ušt32_t
)0x00010è

	)

104 
	#EXTI_Lše5
 ((
ušt32_t
)0x00020è

	)

105 
	#EXTI_Lše6
 ((
ušt32_t
)0x00040è

	)

106 
	#EXTI_Lše7
 ((
ušt32_t
)0x00080è

	)

107 
	#EXTI_Lše8
 ((
ušt32_t
)0x00100è

	)

108 
	#EXTI_Lše9
 ((
ušt32_t
)0x00200è

	)

109 
	#EXTI_Lše10
 ((
ušt32_t
)0x00400è

	)

110 
	#EXTI_Lše11
 ((
ušt32_t
)0x00800è

	)

111 
	#EXTI_Lše12
 ((
ušt32_t
)0x01000è

	)

112 
	#EXTI_Lše13
 ((
ušt32_t
)0x02000è

	)

113 
	#EXTI_Lše14
 ((
ušt32_t
)0x04000è

	)

114 
	#EXTI_Lše15
 ((
ušt32_t
)0x08000è

	)

115 
	#EXTI_Lše16
 ((
ušt32_t
)0x10000è

	)

116 
	#EXTI_Lše17
 ((
ušt32_t
)0x20000è

	)

117 
	#EXTI_Lše18
 ((
ušt32_t
)0x40000è

	)

118 
	#EXTI_Lše19
 ((
ušt32_t
)0x80000è

	)

119 
	#EXTI_Lše20
 ((
ušt32_t
)0x00100000è

	)

120 
	#EXTI_Lše21
 ((
ušt32_t
)0x00200000è

	)

121 
	#EXTI_Lše22
 ((
ušt32_t
)0x00400000è

	)

123 
	#IS_EXTI_LINE
(
LINE
è((((LINEè& (
ušt32_t
)0xFF800000è=ğ0x00è&& ((LINEè!ğ(
ušt16_t
)0x00))

	)

125 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ğ
EXTI_Lše0
è|| ((LINEè=ğ
EXTI_Lše1
) || \

126 ((
LINE
è=ğ
EXTI_Lše2
è|| ((LINEè=ğ
EXTI_Lše3
) || \

127 ((
LINE
è=ğ
EXTI_Lše4
è|| ((LINEè=ğ
EXTI_Lše5
) || \

128 ((
LINE
è=ğ
EXTI_Lše6
è|| ((LINEè=ğ
EXTI_Lše7
) || \

129 ((
LINE
è=ğ
EXTI_Lše8
è|| ((LINEè=ğ
EXTI_Lše9
) || \

130 ((
LINE
è=ğ
EXTI_Lše10
è|| ((LINEè=ğ
EXTI_Lše11
) || \

131 ((
LINE
è=ğ
EXTI_Lše12
è|| ((LINEè=ğ
EXTI_Lše13
) || \

132 ((
LINE
è=ğ
EXTI_Lše14
è|| ((LINEè=ğ
EXTI_Lše15
) || \

133 ((
LINE
è=ğ
EXTI_Lše16
è|| ((LINEè=ğ
EXTI_Lše17
) || \

134 ((
LINE
è=ğ
EXTI_Lše18
è|| ((LINEè=ğ
EXTI_Lše19
) || \

135 ((
LINE
è=ğ
EXTI_Lše20
è|| ((LINEè=ğ
EXTI_Lše21
) ||\

136 ((
LINE
è=ğ
EXTI_Lše22
))

	)

150 
EXTI_DeIn™
();

153 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

154 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

155 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

158 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

159 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

160 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

161 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

163 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h

24 #iâdeà
__STM32F4xx_FLASH_H


25 
	#__STM32F4xx_FLASH_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

48 
FLASH_BUSY
 = 1,

49 
FLASH_ERROR_PGS
,

50 
FLASH_ERROR_PGP
,

51 
FLASH_ERROR_PGA
,

52 
FLASH_ERROR_WRP
,

53 
FLASH_ERROR_PROGRAM
,

54 
FLASH_ERROR_OPERATION
,

55 
FLASH_COMPLETE


56 }
	tFLASH_Stus
;

67 
	#FLASH_L©’cy_0
 ((
ušt8_t
)0x0000è

	)

68 
	#FLASH_L©’cy_1
 ((
ušt8_t
)0x0001è

	)

69 
	#FLASH_L©’cy_2
 ((
ušt8_t
)0x0002è

	)

70 
	#FLASH_L©’cy_3
 ((
ušt8_t
)0x0003è

	)

71 
	#FLASH_L©’cy_4
 ((
ušt8_t
)0x0004è

	)

72 
	#FLASH_L©’cy_5
 ((
ušt8_t
)0x0005è

	)

73 
	#FLASH_L©’cy_6
 ((
ušt8_t
)0x0006è

	)

74 
	#FLASH_L©’cy_7
 ((
ušt8_t
)0x0007è

	)

76 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ğ
FLASH_L©’cy_0
) || \

77 ((
LATENCY
è=ğ
FLASH_L©’cy_1
) || \

78 ((
LATENCY
è=ğ
FLASH_L©’cy_2
) || \

79 ((
LATENCY
è=ğ
FLASH_L©’cy_3
) || \

80 ((
LATENCY
è=ğ
FLASH_L©’cy_4
) || \

81 ((
LATENCY
è=ğ
FLASH_L©’cy_5
) || \

82 ((
LATENCY
è=ğ
FLASH_L©’cy_6
) || \

83 ((
LATENCY
è=ğ
FLASH_L©’cy_7
))

	)

91 
	#VŞgeRªge_1
 ((
ušt8_t
)0x00è

	)

92 
	#VŞgeRªge_2
 ((
ušt8_t
)0x01è

	)

93 
	#VŞgeRªge_3
 ((
ušt8_t
)0x02è

	)

94 
	#VŞgeRªge_4
 ((
ušt8_t
)0x03è

	)

96 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEè=ğ
VŞgeRªge_1
) || \

97 ((
RANGE
è=ğ
VŞgeRªge_2
) || \

98 ((
RANGE
è=ğ
VŞgeRªge_3
) || \

99 ((
RANGE
è=ğ
VŞgeRªge_4
))

	)

107 
	#FLASH_SeùÜ_0
 ((
ušt16_t
)0x0000è

	)

108 
	#FLASH_SeùÜ_1
 ((
ušt16_t
)0x0008è

	)

109 
	#FLASH_SeùÜ_2
 ((
ušt16_t
)0x0010è

	)

110 
	#FLASH_SeùÜ_3
 ((
ušt16_t
)0x0018è

	)

111 
	#FLASH_SeùÜ_4
 ((
ušt16_t
)0x0020è

	)

112 
	#FLASH_SeùÜ_5
 ((
ušt16_t
)0x0028è

	)

113 
	#FLASH_SeùÜ_6
 ((
ušt16_t
)0x0030è

	)

114 
	#FLASH_SeùÜ_7
 ((
ušt16_t
)0x0038è

	)

115 
	#FLASH_SeùÜ_8
 ((
ušt16_t
)0x0040è

	)

116 
	#FLASH_SeùÜ_9
 ((
ušt16_t
)0x0048è

	)

117 
	#FLASH_SeùÜ_10
 ((
ušt16_t
)0x0050è

	)

118 
	#FLASH_SeùÜ_11
 ((
ušt16_t
)0x0058è

	)

119 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ğ
FLASH_SeùÜ_0
è|| ((SECTORè=ğ
FLASH_SeùÜ_1
) ||\

120 ((
SECTOR
è=ğ
FLASH_SeùÜ_2
è|| ((SECTORè=ğ
FLASH_SeùÜ_3
) ||\

121 ((
SECTOR
è=ğ
FLASH_SeùÜ_4
è|| ((SECTORè=ğ
FLASH_SeùÜ_5
) ||\

122 ((
SECTOR
è=ğ
FLASH_SeùÜ_6
è|| ((SECTORè=ğ
FLASH_SeùÜ_7
) ||\

123 ((
SECTOR
è=ğ
FLASH_SeùÜ_8
è|| ((SECTORè=ğ
FLASH_SeùÜ_9
) ||\

124 ((
SECTOR
è=ğ
FLASH_SeùÜ_10
è|| ((SECTORè=ğ
FLASH_SeùÜ_11
))

	)

125 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x080FFFFF)) ||\

126 (((
ADDRESS
è>ğ0x1FFF7800è&& ((ADDRESSè< 0x1FFF7A0F)))

	)

134 
	#OB_WRP_SeùÜ_0
 ((
ušt32_t
)0x00000001è

	)

135 
	#OB_WRP_SeùÜ_1
 ((
ušt32_t
)0x00000002è

	)

136 
	#OB_WRP_SeùÜ_2
 ((
ušt32_t
)0x00000004è

	)

137 
	#OB_WRP_SeùÜ_3
 ((
ušt32_t
)0x00000008è

	)

138 
	#OB_WRP_SeùÜ_4
 ((
ušt32_t
)0x00000010è

	)

139 
	#OB_WRP_SeùÜ_5
 ((
ušt32_t
)0x00000020è

	)

140 
	#OB_WRP_SeùÜ_6
 ((
ušt32_t
)0x00000040è

	)

141 
	#OB_WRP_SeùÜ_7
 ((
ušt32_t
)0x00000080è

	)

142 
	#OB_WRP_SeùÜ_8
 ((
ušt32_t
)0x00000100è

	)

143 
	#OB_WRP_SeùÜ_9
 ((
ušt32_t
)0x00000200è

	)

144 
	#OB_WRP_SeùÜ_10
 ((
ušt32_t
)0x00000400è

	)

145 
	#OB_WRP_SeùÜ_11
 ((
ušt32_t
)0x00000800è

	)

146 
	#OB_WRP_SeùÜ_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

148 
	#IS_OB_WRP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ğ0x00000000è&& ((SECTORè!ğ0x00000000))

	)

156 
	#OB_RDP_Lev–_0
 ((
ušt8_t
)0xAA)

	)

157 
	#OB_RDP_Lev–_1
 ((
ušt8_t
)0x55)

	)

160 
	#IS_OB_RDP
(
LEVEL
è(((LEVELè=ğ
OB_RDP_Lev–_0
)||\

161 ((
LEVEL
è=ğ
OB_RDP_Lev–_1
))

	)

170 
	#OB_IWDG_SW
 ((
ušt8_t
)0x20è

	)

171 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

172 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_IWDG_SW
è|| ((SOURCEè=ğ
OB_IWDG_HW
))

	)

180 
	#OB_STOP_NoRST
 ((
ušt8_t
)0x40è

	)

181 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

182 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_STOP_NoRST
è|| ((SOURCEè=ğ
OB_STOP_RST
))

	)

191 
	#OB_STDBY_NoRST
 ((
ušt8_t
)0x80è

	)

192 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

193 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ğ
OB_STDBY_NoRST
è|| ((SOURCEè=ğ
OB_STDBY_RST
))

	)

201 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x00è

	)

202 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x04è

	)

203 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08è

	)

204 
	#OB_BOR_OFF
 ((
ušt8_t
)0x0Cè

	)

205 
	#IS_OB_BOR
(
LEVEL
è(((LEVELè=ğ
OB_BOR_LEVEL1
è|| ((LEVELè=ğ
OB_BOR_LEVEL2
) ||\

206 ((
LEVEL
è=ğ
OB_BOR_LEVEL3
è|| ((LEVELè=ğ
OB_BOR_OFF
))

	)

214 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x01000000è

	)

215 
	#FLASH_IT_ERR
 ((
ušt32_t
)0x02000000è

	)

216 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFCFFFFFFè=ğ0x00000000è&& ((ITè!ğ0x00000000))

	)

224 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000001è

	)

225 
	#FLASH_FLAG_OPERR
 ((
ušt32_t
)0x00000002è

	)

226 
	#FLASH_FLAG_WRPERR
 ((
ušt32_t
)0x00000010è

	)

227 
	#FLASH_FLAG_PGAERR
 ((
ušt32_t
)0x00000020è

	)

228 
	#FLASH_FLAG_PGPERR
 ((
ušt32_t
)0x00000040è

	)

229 
	#FLASH_FLAG_PGSERR
 ((
ušt32_t
)0x00000080è

	)

230 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00010000è

	)

231 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFF0Cè=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

232 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FLASH_FLAG_EOP
è|| ((FLAGè=ğ
FLASH_FLAG_OPERR
) || \

233 ((
FLAG
è=ğ
FLASH_FLAG_WRPERR
è|| ((FLAGè=ğ
FLASH_FLAG_PGAERR
) || \

234 ((
FLAG
è=ğ
FLASH_FLAG_PGPERR
è|| ((FLAGè=ğ
FLASH_FLAG_PGSERR
) || \

235 ((
FLAG
è=ğ
FLASH_FLAG_BSY
))

	)

243 
	#FLASH_PSIZE_BYTE
 ((
ušt32_t
)0x00000000)

	)

244 
	#FLASH_PSIZE_HALF_WORD
 ((
ušt32_t
)0x00000100)

	)

245 
	#FLASH_PSIZE_WORD
 ((
ušt32_t
)0x00000200)

	)

246 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ušt32_t
)0x00000300)

	)

247 
	#CR_PSIZE_MASK
 ((
ušt32_t
)0xFFFFFCFF)

	)

255 
	#RDP_KEY
 ((
ušt16_t
)0x00A5)

	)

256 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123)

	)

257 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89AB)

	)

258 
	#FLASH_OPT_KEY1
 ((
ušt32_t
)0x08192A3B)

	)

259 
	#FLASH_OPT_KEY2
 ((
ušt32_t
)0x4C5D6E7F)

	)

267 
	#ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

271 
	#OPTCR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C14)

	)

272 
	#OPTCR_BYTE1_ADDRESS
 ((
ušt32_t
)0x40023C15)

	)

273 
	#OPTCR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C16)

	)

283 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

284 
FLASH_P»ãtchBufãrCmd
(
FunùiÚ®S‹
 
NewS‹
);

285 
FLASH_In¡ruùiÚCacheCmd
(
FunùiÚ®S‹
 
NewS‹
);

286 
FLASH_D©aCacheCmd
(
FunùiÚ®S‹
 
NewS‹
);

287 
FLASH_In¡ruùiÚCacheRe£t
();

288 
FLASH_D©aCacheRe£t
();

291 
FLASH_UÆock
();

292 
FLASH_Lock
();

293 
FLASH_Stus
 
FLASH_E¿£SeùÜ
(
ušt32_t
 
FLASH_SeùÜ
, 
ušt8_t
 
VŞgeRªge
);

294 
FLASH_Stus
 
FLASH_E¿£AÎSeùÜs
(
ušt8_t
 
VŞgeRªge
);

295 
FLASH_Stus
 
FLASH_Prog¿mDoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
);

296 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

297 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

298 
FLASH_Stus
 
FLASH_Prog¿mBy‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

301 
FLASH_OB_UÆock
();

302 
FLASH_OB_Lock
();

303 
FLASH_OB_WRPCÚfig
(
ušt32_t
 
OB_WRP
, 
FunùiÚ®S‹
 
NewS‹
);

304 
FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
);

305 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
);

306 
FLASH_OB_BORCÚfig
(
ušt8_t
 
OB_BOR
);

307 
FLASH_Stus
 
FLASH_OB_Launch
();

308 
ušt8_t
 
FLASH_OB_G‘U£r
();

309 
ušt16_t
 
FLASH_OB_G‘WRP
();

310 
FÏgStus
 
FLASH_OB_G‘RDP
();

311 
ušt8_t
 
FLASH_OB_G‘BOR
();

314 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

315 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

316 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

317 
FLASH_Stus
 
FLASH_G‘Stus
();

318 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
();

320 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h

24 #iâdeà
__STM32F4xx_FSMC_H


25 
	#__STM32F4xx_FSMC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
FSMC_Add»ssS‘upTime
;

54 
ušt32_t
 
FSMC_Add»ssHŞdTime
;

59 
ušt32_t
 
FSMC_D©aS‘upTime
;

64 
ušt32_t
 
FSMC_BusTuºAroundDu¿tiÚ
;

69 
ušt32_t
 
FSMC_CLKDivisiÚ
;

73 
ušt32_t
 
FSMC_D©aL©’cy
;

81 
ušt32_t
 
FSMC_AcûssMode
;

83 }
	tFSMC_NORSRAMTimšgIn™Ty³Def
;

90 
ušt32_t
 
FSMC_Bªk
;

93 
ušt32_t
 
FSMC_D©aAdd»ssMux
;

97 
ušt32_t
 
FSMC_MemÜyTy³
;

101 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

104 
ušt32_t
 
FSMC_Bur¡AcûssMode
;

108 
ušt32_t
 
FSMC_AsynchrÚousWa™
;

112 
ušt32_t
 
FSMC_Wa™SigÇlPŞ¬™y
;

116 
ušt32_t
 
FSMC_W¿pMode
;

120 
ušt32_t
 
FSMC_Wa™SigÇlAùive
;

125 
ušt32_t
 
FSMC_Wr™eO³¿tiÚ
;

128 
ušt32_t
 
FSMC_Wa™SigÇl
;

132 
ušt32_t
 
FSMC_Ex‹ndedMode
;

135 
ušt32_t
 
FSMC_Wr™eBur¡
;

138 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_R—dWr™eTimšgSŒuù
;

140 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_Wr™eTimšgSŒuù
;

141 }
	tFSMC_NORSRAMIn™Ty³Def
;

148 
ušt32_t
 
FSMC_S‘upTime
;

154 
ušt32_t
 
FSMC_Wa™S‘upTime
;

160 
ušt32_t
 
FSMC_HŞdS‘upTime
;

167 
ušt32_t
 
FSMC_HiZS‘upTime
;

172 }
	tFSMC_NAND_PCCARDTimšgIn™Ty³Def
;

179 
ušt32_t
 
FSMC_Bªk
;

182 
ušt32_t
 
FSMC_Wa™ã©u»
;

185 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

188 
ušt32_t
 
FSMC_ECC
;

191 
ušt32_t
 
FSMC_ECCPageSize
;

194 
ušt32_t
 
FSMC_TCLRS‘upTime
;

198 
ušt32_t
 
FSMC_TARS‘upTime
;

202 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

204 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

205 }
	tFSMC_NANDIn™Ty³Def
;

213 
ušt32_t
 
FSMC_Wa™ã©u»
;

216 
ušt32_t
 
FSMC_TCLRS‘upTime
;

220 
ušt32_t
 
FSMC_TARS‘upTime
;

225 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

227 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

229 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_IOS·ûTimšgSŒuù
;

230 }
	tFSMC_PCCARDIn™Ty³Def
;

241 
	#FSMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

242 
	#FSMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

243 
	#FSMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

244 
	#FSMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

252 
	#FSMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

253 
	#FSMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

261 
	#FSMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

266 
	#IS_FSMC_NORSRAM_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk1_NORSRAM1
) || \

267 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM2
) || \

268 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM3
) || \

269 ((
BANK
è=ğ
FSMC_Bªk1_NORSRAM4
))

	)

271 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
) || \

272 ((
BANK
è=ğ
FSMC_Bªk3_NAND
))

	)

274 
	#IS_FSMC_GETFLAG_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
) || \

275 ((
BANK
è=ğ
FSMC_Bªk3_NAND
) || \

276 ((
BANK
è=ğ
FSMC_Bªk4_PCCARD
))

	)

278 
	#IS_FSMC_IT_BANK
(
BANK
è(((BANKè=ğ
FSMC_Bªk2_NAND
) || \

279 ((
BANK
è=ğ
FSMC_Bªk3_NAND
) || \

280 ((
BANK
è=ğ
FSMC_Bªk4_PCCARD
))

	)

290 
	#FSMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

291 
	#FSMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

292 
	#IS_FSMC_MUX
(
MUX
è(((MUXè=ğ
FSMC_D©aAdd»ssMux_Di§bË
) || \

293 ((
MUX
è=ğ
FSMC_D©aAdd»ssMux_EÇbË
))

	)

302 
	#FSMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

303 
	#FSMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

304 
	#FSMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

305 
	#IS_FSMC_MEMORY
(
MEMORY
è(((MEMORYè=ğ
FSMC_MemÜyTy³_SRAM
) || \

306 ((
MEMORY
è=ğ
FSMC_MemÜyTy³_PSRAM
)|| \

307 ((
MEMORY
è=ğ
FSMC_MemÜyTy³_NOR
))

	)

316 
	#FSMC_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

317 
	#FSMC_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

318 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ğ
FSMC_MemÜyD©aWidth_8b
) || \

319 ((
WIDTH
è=ğ
FSMC_MemÜyD©aWidth_16b
))

	)

328 
	#FSMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

329 
	#FSMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

330 
	#IS_FSMC_BURSTMODE
(
STATE
è(((STATEè=ğ
FSMC_Bur¡AcûssMode_Di§bË
) || \

331 ((
STATE
è=ğ
FSMC_Bur¡AcûssMode_EÇbË
))

	)

339 
	#FSMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

340 
	#FSMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

341 
	#IS_FSMC_ASYNWAIT
(
STATE
è(((STATEè=ğ
FSMC_AsynchrÚousWa™_Di§bË
) || \

342 ((
STATE
è=ğ
FSMC_AsynchrÚousWa™_EÇbË
))

	)

350 
	#FSMC_Wa™SigÇlPŞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

351 
	#FSMC_Wa™SigÇlPŞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

352 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
FSMC_Wa™SigÇlPŞ¬™y_Low
) || \

353 ((
POLARITY
è=ğ
FSMC_Wa™SigÇlPŞ¬™y_High
))

	)

361 
	#FSMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

362 
	#FSMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

363 
	#IS_FSMC_WRAP_MODE
(
MODE
è(((MODEè=ğ
FSMC_W¿pMode_Di§bË
) || \

364 ((
MODE
è=ğ
FSMC_W¿pMode_EÇbË
))

	)

372 
	#FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

373 
	#FSMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

374 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ğ
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
) || \

375 ((
ACTIVE
è=ğ
FSMC_Wa™SigÇlAùive_DuršgWa™S‹
))

	)

383 
	#FSMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

384 
	#FSMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

385 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ğ
FSMC_Wr™eO³¿tiÚ_Di§bË
) || \

386 ((
OPERATION
è=ğ
FSMC_Wr™eO³¿tiÚ_EÇbË
))

	)

394 
	#FSMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

395 
	#FSMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

396 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ğ
FSMC_Wa™SigÇl_Di§bË
) || \

397 ((
SIGNAL
è=ğ
FSMC_Wa™SigÇl_EÇbË
))

	)

405 
	#FSMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

406 
	#FSMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

408 
	#IS_FSMC_EXTENDED_MODE
(
MODE
è(((MODEè=ğ
FSMC_Ex‹ndedMode_Di§bË
) || \

409 ((
MODE
è=ğ
FSMC_Ex‹ndedMode_EÇbË
))

	)

418 
	#FSMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

419 
	#FSMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

420 
	#IS_FSMC_WRITE_BURST
(
BURST
è(((BURSTè=ğ
FSMC_Wr™eBur¡_Di§bË
) || \

421 ((
BURST
è=ğ
FSMC_Wr™eBur¡_EÇbË
))

	)

429 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

437 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

445 
	#IS_FSMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ğ0xFF))

	)

453 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ğ0xF)

	)

461 
	#IS_FSMC_CLK_DIV
(
DIV
è((DIVè<ğ0xF)

	)

469 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ğ0xF)

	)

477 
	#FSMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

478 
	#FSMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

479 
	#FSMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

480 
	#FSMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

481 
	#IS_FSMC_ACCESS_MODE
(
MODE
è(((MODEè=ğ
FSMC_AcûssMode_A
) || \

482 ((
MODE
è=ğ
FSMC_AcûssMode_B
) || \

483 ((
MODE
è=ğ
FSMC_AcûssMode_C
) || \

484 ((
MODE
è=ğ
FSMC_AcûssMode_D
))

	)

500 
	#FSMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

501 
	#FSMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

502 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ğ
FSMC_Wa™ã©u»_Di§bË
) || \

503 ((
FEATURE
è=ğ
FSMC_Wa™ã©u»_EÇbË
))

	)

512 
	#FSMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

513 
	#FSMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

514 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ğ
FSMC_ECC_Di§bË
) || \

515 ((
STATE
è=ğ
FSMC_ECC_EÇbË
))

	)

523 
	#FSMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

524 
	#FSMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

525 
	#FSMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

526 
	#FSMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

527 
	#FSMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

528 
	#FSMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

529 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ğ
FSMC_ECCPageSize_256By‹s
) || \

530 ((
SIZE
è=ğ
FSMC_ECCPageSize_512By‹s
) || \

531 ((
SIZE
è=ğ
FSMC_ECCPageSize_1024By‹s
) || \

532 ((
SIZE
è=ğ
FSMC_ECCPageSize_2048By‹s
) || \

533 ((
SIZE
è=ğ
FSMC_ECCPageSize_4096By‹s
) || \

534 ((
SIZE
è=ğ
FSMC_ECCPageSize_8192By‹s
))

	)

542 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

550 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

558 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

566 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

574 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

582 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ğ0xFF)

	)

590 
	#FSMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

591 
	#FSMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

592 
	#FSMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

593 
	#IS_FSMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFC7è=ğ0x00000000è&& ((ITè!ğ0x00000000))

	)

594 
	#IS_FSMC_GET_IT
(
IT
è(((ITè=ğ
FSMC_IT_RisšgEdge
) || \

595 ((
IT
è=ğ
FSMC_IT_Lev–
) || \

596 ((
IT
è=ğ
FSMC_IT_F®lšgEdge
))

	)

604 
	#FSMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

605 
	#FSMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

606 
	#FSMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

607 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

608 
	#IS_FSMC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
FSMC_FLAG_RisšgEdge
) || \

609 ((
FLAG
è=ğ
FSMC_FLAG_Lev–
) || \

610 ((
FLAG
è=ğ
FSMC_FLAG_F®lšgEdge
) || \

611 ((
FLAG
è=ğ
FSMC_FLAG_FEMPT
))

	)

613 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ğ0x00000000è&& ((FLAGè!ğ0x00000000))

	)

630 
FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
);

631 
FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

632 
FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

633 
FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

636 
FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
);

637 
FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

638 
FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

639 
FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

640 
FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

641 
ušt32_t
 
FSMC_G‘ECC
(ušt32_ˆ
FSMC_Bªk
);

644 
FSMC_PCCARDDeIn™
();

645 
FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

646 
FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

647 
FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

650 
FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

651 
FÏgStus
 
FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

652 
FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

653 
ITStus
 
FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

654 
FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

656 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h

24 #iâdeà
__STM32F4xx_GPIO_H


25 
	#__STM32F4xx_GPIO_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

44 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
GPIOA
) || \

45 ((
PERIPH
è=ğ
GPIOB
) || \

46 ((
PERIPH
è=ğ
GPIOC
) || \

47 ((
PERIPH
è=ğ
GPIOD
) || \

48 ((
PERIPH
è=ğ
GPIOE
) || \

49 ((
PERIPH
è=ğ
GPIOF
) || \

50 ((
PERIPH
è=ğ
GPIOG
) || \

51 ((
PERIPH
è=ğ
GPIOH
) || \

52 ((
PERIPH
è=ğ
GPIOI
))

	)

59 
GPIO_Mode_IN
 = 0x00,

60 
GPIO_Mode_OUT
 = 0x01,

61 
GPIO_Mode_AF
 = 0x02,

62 
GPIO_Mode_AN
 = 0x03

63 }
	tGPIOMode_Ty³Def
;

64 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ğ
GPIO_Mode_IN
è|| ((MODEè=ğ
GPIO_Mode_OUT
) || \

65 ((
MODE
è=ğ
GPIO_Mode_AF
)|| ((MODEè=ğ
GPIO_Mode_AN
))

	)

72 
GPIO_OTy³_PP
 = 0x00,

73 
GPIO_OTy³_OD
 = 0x01

74 }
	tGPIOOTy³_Ty³Def
;

75 
	#IS_GPIO_OTYPE
(
OTYPE
è(((OTYPEè=ğ
GPIO_OTy³_PP
è|| ((OTYPEè=ğ
GPIO_OTy³_OD
))

	)

83 
GPIO_S³ed_2MHz
 = 0x00,

84 
GPIO_S³ed_25MHz
 = 0x01,

85 
GPIO_S³ed_50MHz
 = 0x02,

86 
GPIO_S³ed_100MHz
 = 0x03

87 }
	tGPIOS³ed_Ty³Def
;

88 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ğ
GPIO_S³ed_2MHz
è|| ((SPEEDè=ğ
GPIO_S³ed_25MHz
) || \

89 ((
SPEED
è=ğ
GPIO_S³ed_50MHz
)|| ((SPEEDè=ğ
GPIO_S³ed_100MHz
))

	)

96 
GPIO_PuPd_NOPULL
 = 0x00,

97 
GPIO_PuPd_UP
 = 0x01,

98 
GPIO_PuPd_DOWN
 = 0x02

99 }
	tGPIOPuPd_Ty³Def
;

100 
	#IS_GPIO_PUPD
(
PUPD
è(((PUPDè=ğ
GPIO_PuPd_NOPULL
è|| ((PUPDè=ğ
GPIO_PuPd_UP
) || \

101 ((
PUPD
è=ğ
GPIO_PuPd_DOWN
))

	)

108 
B™_RESET
 = 0,

109 
B™_SET


110 }
	tB™AùiÚ
;

111 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ğ
B™_RESET
è|| ((ACTIONè=ğ
B™_SET
))

	)

119 
ušt32_t
 
GPIO_Pš
;

122 
GPIOMode_Ty³Def
 
GPIO_Mode
;

125 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

128 
GPIOOTy³_Ty³Def
 
GPIO_OTy³
;

131 
GPIOPuPd_Ty³Def
 
GPIO_PuPd
;

133 }
	tGPIO_In™Ty³Def
;

144 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

145 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

146 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

147 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

148 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

149 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

150 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

151 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

152 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

153 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

154 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

155 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

156 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

157 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

158 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

159 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

160 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

162 
	#IS_GPIO_PIN
(
PIN
è((((PINè& (
ušt16_t
)0x00è=ğ0x00è&& ((PINè!ğ(ušt16_t)0x00))

	)

163 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ğ
GPIO_Pš_0
) || \

164 ((
PIN
è=ğ
GPIO_Pš_1
) || \

165 ((
PIN
è=ğ
GPIO_Pš_2
) || \

166 ((
PIN
è=ğ
GPIO_Pš_3
) || \

167 ((
PIN
è=ğ
GPIO_Pš_4
) || \

168 ((
PIN
è=ğ
GPIO_Pš_5
) || \

169 ((
PIN
è=ğ
GPIO_Pš_6
) || \

170 ((
PIN
è=ğ
GPIO_Pš_7
) || \

171 ((
PIN
è=ğ
GPIO_Pš_8
) || \

172 ((
PIN
è=ğ
GPIO_Pš_9
) || \

173 ((
PIN
è=ğ
GPIO_Pš_10
) || \

174 ((
PIN
è=ğ
GPIO_Pš_11
) || \

175 ((
PIN
è=ğ
GPIO_Pš_12
) || \

176 ((
PIN
è=ğ
GPIO_Pš_13
) || \

177 ((
PIN
è=ğ
GPIO_Pš_14
) || \

178 ((
PIN
è=ğ
GPIO_Pš_15
))

	)

187 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

188 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

189 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

190 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

191 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

192 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

193 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

194 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

195 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

196 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

197 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

198 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

199 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

200 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

201 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

202 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

204 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ğ
GPIO_PšSourû0
) || \

205 ((
PINSOURCE
è=ğ
GPIO_PšSourû1
) || \

206 ((
PINSOURCE
è=ğ
GPIO_PšSourû2
) || \

207 ((
PINSOURCE
è=ğ
GPIO_PšSourû3
) || \

208 ((
PINSOURCE
è=ğ
GPIO_PšSourû4
) || \

209 ((
PINSOURCE
è=ğ
GPIO_PšSourû5
) || \

210 ((
PINSOURCE
è=ğ
GPIO_PšSourû6
) || \

211 ((
PINSOURCE
è=ğ
GPIO_PšSourû7
) || \

212 ((
PINSOURCE
è=ğ
GPIO_PšSourû8
) || \

213 ((
PINSOURCE
è=ğ
GPIO_PšSourû9
) || \

214 ((
PINSOURCE
è=ğ
GPIO_PšSourû10
) || \

215 ((
PINSOURCE
è=ğ
GPIO_PšSourû11
) || \

216 ((
PINSOURCE
è=ğ
GPIO_PšSourû12
) || \

217 ((
PINSOURCE
è=ğ
GPIO_PšSourû13
) || \

218 ((
PINSOURCE
è=ğ
GPIO_PšSourû14
) || \

219 ((
PINSOURCE
è=ğ
GPIO_PšSourû15
))

	)

230 
	#GPIO_AF_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

231 
	#GPIO_AF_MCO
 ((
ušt8_t
)0x00è

	)

232 
	#GPIO_AF_TAMPER
 ((
ušt8_t
)0x00è

	)

233 
	#GPIO_AF_SWJ
 ((
ušt8_t
)0x00è

	)

234 
	#GPIO_AF_TRACE
 ((
ušt8_t
)0x00è

	)

239 
	#GPIO_AF_TIM1
 ((
ušt8_t
)0x01è

	)

240 
	#GPIO_AF_TIM2
 ((
ušt8_t
)0x01è

	)

245 
	#GPIO_AF_TIM3
 ((
ušt8_t
)0x02è

	)

246 
	#GPIO_AF_TIM4
 ((
ušt8_t
)0x02è

	)

247 
	#GPIO_AF_TIM5
 ((
ušt8_t
)0x02è

	)

252 
	#GPIO_AF_TIM8
 ((
ušt8_t
)0x03è

	)

253 
	#GPIO_AF_TIM9
 ((
ušt8_t
)0x03è

	)

254 
	#GPIO_AF_TIM10
 ((
ušt8_t
)0x03è

	)

255 
	#GPIO_AF_TIM11
 ((
ušt8_t
)0x03è

	)

260 
	#GPIO_AF_I2C1
 ((
ušt8_t
)0x04è

	)

261 
	#GPIO_AF_I2C2
 ((
ušt8_t
)0x04è

	)

262 
	#GPIO_AF_I2C3
 ((
ušt8_t
)0x04è

	)

267 
	#GPIO_AF_SPI1
 ((
ušt8_t
)0x05è

	)

268 
	#GPIO_AF_SPI2
 ((
ušt8_t
)0x05è

	)

273 
	#GPIO_AF_SPI3
 ((
ušt8_t
)0x06è

	)

278 
	#GPIO_AF_USART1
 ((
ušt8_t
)0x07è

	)

279 
	#GPIO_AF_USART2
 ((
ušt8_t
)0x07è

	)

280 
	#GPIO_AF_USART3
 ((
ušt8_t
)0x07è

	)

281 
	#GPIO_AF_I2S3ext
 ((
ušt8_t
)0x07è

	)

286 
	#GPIO_AF_UART4
 ((
ušt8_t
)0x08è

	)

287 
	#GPIO_AF_UART5
 ((
ušt8_t
)0x08è

	)

288 
	#GPIO_AF_USART6
 ((
ušt8_t
)0x08è

	)

293 
	#GPIO_AF_CAN1
 ((
ušt8_t
)0x09è

	)

294 
	#GPIO_AF_CAN2
 ((
ušt8_t
)0x09è

	)

295 
	#GPIO_AF_TIM12
 ((
ušt8_t
)0x09è

	)

296 
	#GPIO_AF_TIM13
 ((
ušt8_t
)0x09è

	)

297 
	#GPIO_AF_TIM14
 ((
ušt8_t
)0x09è

	)

302 
	#GPIO_AF_OTG_FS
 ((
ušt8_t
)0xAè

	)

303 
	#GPIO_AF_OTG_HS
 ((
ušt8_t
)0xAè

	)

308 
	#GPIO_AF_ETH
 ((
ušt8_t
)0x0Bè

	)

313 
	#GPIO_AF_FSMC
 ((
ušt8_t
)0xCè

	)

314 
	#GPIO_AF_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

315 
	#GPIO_AF_SDIO
 ((
ušt8_t
)0xCè

	)

320 
	#GPIO_AF_DCMI
 ((
ušt8_t
)0x0Dè

	)

325 
	#GPIO_AF_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

327 
	#IS_GPIO_AF
(
AF
è(((AFè=ğ
GPIO_AF_RTC_50Hz
è|| ((AFè=ğ
GPIO_AF_TIM14
) || \

328 ((
AF
è=ğ
GPIO_AF_MCO
è|| ((AFè=ğ
GPIO_AF_TAMPER
) || \

329 ((
AF
è=ğ
GPIO_AF_SWJ
è|| ((AFè=ğ
GPIO_AF_TRACE
) || \

330 ((
AF
è=ğ
GPIO_AF_TIM1
è|| ((AFè=ğ
GPIO_AF_TIM2
) || \

331 ((
AF
è=ğ
GPIO_AF_TIM3
è|| ((AFè=ğ
GPIO_AF_TIM4
) || \

332 ((
AF
è=ğ
GPIO_AF_TIM5
è|| ((AFè=ğ
GPIO_AF_TIM8
) || \

333 ((
AF
è=ğ
GPIO_AF_I2C1
è|| ((AFè=ğ
GPIO_AF_I2C2
) || \

334 ((
AF
è=ğ
GPIO_AF_I2C3
è|| ((AFè=ğ
GPIO_AF_SPI1
) || \

335 ((
AF
è=ğ
GPIO_AF_SPI2
è|| ((AFè=ğ
GPIO_AF_TIM13
) || \

336 ((
AF
è=ğ
GPIO_AF_SPI3
è|| ((AFè=ğ
GPIO_AF_TIM14
) || \

337 ((
AF
è=ğ
GPIO_AF_USART1
è|| ((AFè=ğ
GPIO_AF_USART2
) || \

338 ((
AF
è=ğ
GPIO_AF_USART3
è|| ((AFè=ğ
GPIO_AF_UART4
) || \

339 ((
AF
è=ğ
GPIO_AF_UART5
è|| ((AFè=ğ
GPIO_AF_USART6
) || \

340 ((
AF
è=ğ
GPIO_AF_CAN1
è|| ((AFè=ğ
GPIO_AF_CAN2
) || \

341 ((
AF
è=ğ
GPIO_AF_OTG_FS
è|| ((AFè=ğ
GPIO_AF_OTG_HS
) || \

342 ((
AF
è=ğ
GPIO_AF_ETH
è|| ((AFè=ğ
GPIO_AF_FSMC
) || \

343 ((
AF
è=ğ
GPIO_AF_OTG_HS_FS
è|| ((AFè=ğ
GPIO_AF_SDIO
) || \

344 ((
AF
è=ğ
GPIO_AF_DCMI
è|| ((AFè=ğ
GPIO_AF_EVENTOUT
))

	)

353 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

355 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

356 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

357 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

371 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

374 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

375 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

376 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

379 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

380 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

381 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

382 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

383 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

384 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

385 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

386 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

387 
GPIO_ToggËB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

390 
GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
);

392 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h

24 #iâdeà
__STM32F4xx_HASH_H


25 
	#__STM32F4xx_HASH_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
HASH_AlgoS–eùiÚ
;

51 
ušt32_t
 
HASH_AlgoMode
;

53 
ušt32_t
 
HASH_D©aTy³
;

56 
ušt32_t
 
HASH_HMACKeyTy³
;

58 }
	tHASH_In™Ty³Def
;

65 
ušt32_t
 
D©a
[5];

67 } 
	tHASH_MsgDige¡
;

74 
ušt32_t
 
HASH_IMR
;

75 
ušt32_t
 
HASH_STR
;

76 
ušt32_t
 
HASH_CR
;

77 
ušt32_t
 
HASH_CSR
[51];

78 }
	tHASH_CÚ‹xt
;

89 
	#HASH_AlgoS–eùiÚ_SHA1
 ((
ušt16_t
)0x0000è

	)

90 
	#HASH_AlgoS–eùiÚ_MD5
 ((
ušt16_t
)0x0080è

	)

92 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
è(((ALGOSELECTIONè=ğ
HASH_AlgoS–eùiÚ_SHA1
) || \

93 ((
ALGOSELECTION
è=ğ
HASH_AlgoS–eùiÚ_MD5
))

	)

101 
	#HASH_AlgoMode_HASH
 ((
ušt16_t
)0x0000è

	)

102 
	#HASH_AlgoMode_HMAC
 ((
ušt16_t
)0x0040è

	)

104 
	#IS_HASH_ALGOMODE
(
ALGOMODE
è(((ALGOMODEè=ğ
HASH_AlgoMode_HASH
) || \

105 ((
ALGOMODE
è=ğ
HASH_AlgoMode_HMAC
))

	)

113 
	#HASH_D©aTy³_32b
 ((
ušt16_t
)0x0000)

	)

114 
	#HASH_D©aTy³_16b
 ((
ušt16_t
)0x0010)

	)

115 
	#HASH_D©aTy³_8b
 ((
ušt16_t
)0x0020)

	)

116 
	#HASH_D©aTy³_1b
 ((
ušt16_t
)0x0030)

	)

118 
	#IS_HASH_DATATYPE
(
DATATYPE
è(((DATATYPEè=ğ
HASH_D©aTy³_32b
)|| \

119 ((
DATATYPE
è=ğ
HASH_D©aTy³_16b
)|| \

120 ((
DATATYPE
è=ğ
HASH_D©aTy³_8b
)|| \

121 ((
DATATYPE
è=ğ
HASH_D©aTy³_1b
))

	)

129 
	#HASH_HMACKeyTy³_ShÜtKey
 ((
ušt32_t
)0x00000000è

	)

130 
	#HASH_HMACKeyTy³_LÚgKey
 ((
ušt32_t
)0x00010000è

	)

132 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
è(((KEYTYPEè=ğ
HASH_HMACKeyTy³_ShÜtKey
) || \

133 ((
KEYTYPE
è=ğ
HASH_HMACKeyTy³_LÚgKey
))

	)

141 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
è((VALIDBITSè<ğ0x1F)

	)

150 
	#HASH_IT_DINI
 ((
ušt8_t
)0x01è

	)

151 
	#HASH_IT_DCI
 ((
ušt8_t
)0x02è

	)

153 
	#IS_HASH_IT
(
IT
è((((ITè& (
ušt8_t
)0xFCè=ğ0x00è&& ((ITè!ğ0x00))

	)

154 
	#IS_HASH_GET_IT
(
IT
è(((ITè=ğ
HASH_IT_DINI
è|| ((ITè=ğ
HASH_IT_DCI
))

	)

163 
	#HASH_FLAG_DINIS
 ((
ušt16_t
)0x0001è

	)

164 
	#HASH_FLAG_DCIS
 ((
ušt16_t
)0x0002è

	)

165 
	#HASH_FLAG_DMAS
 ((
ušt16_t
)0x0004è

	)

166 
	#HASH_FLAG_BUSY
 ((
ušt16_t
)0x0008è

	)

167 
	#HASH_FLAG_DINNE
 ((
ušt16_t
)0x1000è

	)

169 
	#IS_HASH_GET_FLAG
(
FLAG
è(((FLAGè=ğ
HASH_FLAG_DINIS
) || \

170 ((
FLAG
è=ğ
HASH_FLAG_DCIS
) || \

171 ((
FLAG
è=ğ
HASH_FLAG_DMAS
) || \

172 ((
FLAG
è=ğ
HASH_FLAG_BUSY
) || \

173 ((
FLAG
è=ğ
HASH_FLAG_DINNE
))

	)

175 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAGè=ğ
HASH_FLAG_DINIS
) || \

176 ((
FLAG
è=ğ
HASH_FLAG_DCIS
))

	)

190 
HASH_DeIn™
();

193 
HASH_In™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
);

194 
HASH_SŒuùIn™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
);

195 
HASH_Re£t
();

198 
HASH_D©aIn
(
ušt32_t
 
D©a
);

199 
ušt8_t
 
HASH_G‘InFIFOWÜdsNbr
();

200 
HASH_S‘La¡WÜdV®idB™sNbr
(
ušt16_t
 
V®idNumb”
);

201 
HASH_S¹Dige¡
();

202 
HASH_G‘Dige¡
(
HASH_MsgDige¡
* 
HASH_Mes§geDige¡
);

205 
HASH_SaveCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtSave
);

206 
HASH_Re¡ÜeCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtRe¡Üe
);

209 
HASH_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

212 
HASH_ITCÚfig
(
ušt8_t
 
HASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

213 
FÏgStus
 
HASH_G‘FÏgStus
(
ušt16_t
 
HASH_FLAG
);

214 
HASH_CË¬FÏg
(
ušt16_t
 
HASH_FLAG
);

215 
ITStus
 
HASH_G‘ITStus
(
ušt8_t
 
HASH_IT
);

216 
HASH_CË¬ITP’dšgB™
(
ušt8_t
 
HASH_IT
);

219 
E¼ÜStus
 
HASH_SHA1
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[20]);

220 
E¼ÜStus
 
HMAC_SHA1
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
,

221 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
,

222 
ušt8_t
 
Ouut
[20]);

225 
E¼ÜStus
 
HASH_MD5
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[16]);

226 
E¼ÜStus
 
HMAC_MD5
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
,

227 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
,

228 
ušt8_t
 
Ouut
[16]);

230 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h

24 #iâdeà
__STM32F4xx_I2C_H


25 
	#__STM32F4xx_I2C_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
I2C_ClockS³ed
;

53 
ušt16_t
 
I2C_Mode
;

56 
ušt16_t
 
I2C_DutyCyşe
;

59 
ušt16_t
 
I2C_OwnAdd»ss1
;

62 
ušt16_t
 
I2C_Ack
;

65 
ušt16_t
 
I2C_AcknowËdgedAdd»ss
;

67 }
	tI2C_In™Ty³Def
;

76 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
I2C1
) || \

77 ((
PERIPH
è=ğ
I2C2
) || \

78 ((
PERIPH
è=ğ
I2C3
))

	)

83 
	#I2C_Mode_I2C
 ((
ušt16_t
)0x0000)

	)

84 
	#I2C_Mode_SMBusDeviû
 ((
ušt16_t
)0x0002)

	)

85 
	#I2C_Mode_SMBusHo¡
 ((
ušt16_t
)0x000A)

	)

86 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ğ
I2C_Mode_I2C
) || \

87 ((
MODE
è=ğ
I2C_Mode_SMBusDeviû
) || \

88 ((
MODE
è=ğ
I2C_Mode_SMBusHo¡
))

	)

97 
	#I2C_DutyCyşe_16_9
 ((
ušt16_t
)0x4000è

	)

98 
	#I2C_DutyCyşe_2
 ((
ušt16_t
)0xBFFFè

	)

99 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ğ
I2C_DutyCyşe_16_9
) || \

100 ((
CYCLE
è=ğ
I2C_DutyCyşe_2
))

	)

109 
	#I2C_Ack_EÇbË
 ((
ušt16_t
)0x0400)

	)

110 
	#I2C_Ack_Di§bË
 ((
ušt16_t
)0x0000)

	)

111 
	#IS_I2C_ACK_STATE
(
STATE
è(((STATEè=ğ
I2C_Ack_EÇbË
) || \

112 ((
STATE
è=ğ
I2C_Ack_Di§bË
))

	)

121 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt8_t
)0x00)

	)

122 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt8_t
)0x01)

	)

123 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
I2C_DœeùiÚ_T¿nsm™‹r
) || \

124 ((
DIRECTION
è=ğ
I2C_DœeùiÚ_Reûiv”
))

	)

133 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt16_t
)0x4000)

	)

134 
	#I2C_AcknowËdgedAdd»ss_10b™
 ((
ušt16_t
)0xC000)

	)

135 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ğ
I2C_AcknowËdgedAdd»ss_7b™
) || \

136 ((
ADDRESS
è=ğ
I2C_AcknowËdgedAdd»ss_10b™
))

	)

145 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

146 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

147 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

148 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

149 
	#I2C_Regi¡”_DR
 ((
ušt8_t
)0x10)

	)

150 
	#I2C_Regi¡”_SR1
 ((
ušt8_t
)0x14)

	)

151 
	#I2C_Regi¡”_SR2
 ((
ušt8_t
)0x18)

	)

152 
	#I2C_Regi¡”_CCR
 ((
ušt8_t
)0x1C)

	)

153 
	#I2C_Regi¡”_TRISE
 ((
ušt8_t
)0x20)

	)

154 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ğ
I2C_Regi¡”_CR1
) || \

155 ((
REGISTER
è=ğ
I2C_Regi¡”_CR2
) || \

156 ((
REGISTER
è=ğ
I2C_Regi¡”_OAR1
) || \

157 ((
REGISTER
è=ğ
I2C_Regi¡”_OAR2
) || \

158 ((
REGISTER
è=ğ
I2C_Regi¡”_DR
) || \

159 ((
REGISTER
è=ğ
I2C_Regi¡”_SR1
) || \

160 ((
REGISTER
è=ğ
I2C_Regi¡”_SR2
) || \

161 ((
REGISTER
è=ğ
I2C_Regi¡”_CCR
) || \

162 ((
REGISTER
è=ğ
I2C_Regi¡”_TRISE
))

	)

171 
	#I2C_NACKPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

172 
	#I2C_NACKPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

173 
	#IS_I2C_NACK_POSITION
(
POSITION
è(((POSITIONè=ğ
I2C_NACKPos™iÚ_Next
) || \

174 ((
POSITION
è=ğ
I2C_NACKPos™iÚ_Cu¼’t
))

	)

183 
	#I2C_SMBusAË¹_Low
 ((
ušt16_t
)0x2000)

	)

184 
	#I2C_SMBusAË¹_High
 ((
ušt16_t
)0xDFFF)

	)

185 
	#IS_I2C_SMBUS_ALERT
(
ALERT
è(((ALERTè=ğ
I2C_SMBusAË¹_Low
) || \

186 ((
ALERT
è=ğ
I2C_SMBusAË¹_High
))

	)

195 
	#I2C_PECPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

196 
	#I2C_PECPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

197 
	#IS_I2C_PEC_POSITION
(
POSITION
è(((POSITIONè=ğ
I2C_PECPos™iÚ_Next
) || \

198 ((
POSITION
è=ğ
I2C_PECPos™iÚ_Cu¼’t
))

	)

207 
	#I2C_IT_BUF
 ((
ušt16_t
)0x0400)

	)

208 
	#I2C_IT_EVT
 ((
ušt16_t
)0x0200)

	)

209 
	#I2C_IT_ERR
 ((
ušt16_t
)0x0100)

	)

210 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xF8FFè=ğ0x00è&& ((ITè!ğ0x00))

	)

219 
	#I2C_IT_SMBALERT
 ((
ušt32_t
)0x01008000)

	)

220 
	#I2C_IT_TIMEOUT
 ((
ušt32_t
)0x01004000)

	)

221 
	#I2C_IT_PECERR
 ((
ušt32_t
)0x01001000)

	)

222 
	#I2C_IT_OVR
 ((
ušt32_t
)0x01000800)

	)

223 
	#I2C_IT_AF
 ((
ušt32_t
)0x01000400)

	)

224 
	#I2C_IT_ARLO
 ((
ušt32_t
)0x01000200)

	)

225 
	#I2C_IT_BERR
 ((
ušt32_t
)0x01000100)

	)

226 
	#I2C_IT_TXE
 ((
ušt32_t
)0x06000080)

	)

227 
	#I2C_IT_RXNE
 ((
ušt32_t
)0x06000040)

	)

228 
	#I2C_IT_STOPF
 ((
ušt32_t
)0x02000010)

	)

229 
	#I2C_IT_ADD10
 ((
ušt32_t
)0x02000008)

	)

230 
	#I2C_IT_BTF
 ((
ušt32_t
)0x02000004)

	)

231 
	#I2C_IT_ADDR
 ((
ušt32_t
)0x02000002)

	)

232 
	#I2C_IT_SB
 ((
ušt32_t
)0x02000001)

	)

234 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt16_t
)0x20FFè=ğ0x00è&& ((ITè!ğ(ušt16_t)0x00))

	)

236 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ğ
I2C_IT_SMBALERT
è|| ((ITè=ğ
I2C_IT_TIMEOUT
) || \

237 ((
IT
è=ğ
I2C_IT_PECERR
è|| ((ITè=ğ
I2C_IT_OVR
) || \

238 ((
IT
è=ğ
I2C_IT_AF
è|| ((ITè=ğ
I2C_IT_ARLO
) || \

239 ((
IT
è=ğ
I2C_IT_BERR
è|| ((ITè=ğ
I2C_IT_TXE
) || \

240 ((
IT
è=ğ
I2C_IT_RXNE
è|| ((ITè=ğ
I2C_IT_STOPF
) || \

241 ((
IT
è=ğ
I2C_IT_ADD10
è|| ((ITè=ğ
I2C_IT_BTF
) || \

242 ((
IT
è=ğ
I2C_IT_ADDR
è|| ((ITè=ğ
I2C_IT_SB
))

	)

255 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00800000)

	)

256 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00400000)

	)

257 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00200000)

	)

258 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100000)

	)

259 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00040000)

	)

260 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00020000)

	)

261 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00010000)

	)

267 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x10008000)

	)

268 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x10004000)

	)

269 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x10001000)

	)

270 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x10000800)

	)

271 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x10000400)

	)

272 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x10000200)

	)

273 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x10000100)

	)

274 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x10000080)

	)

275 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x10000040)

	)

276 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x10000010)

	)

277 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x10000008)

	)

278 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x10000004)

	)

279 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x10000002)

	)

280 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x10000001)

	)

282 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0x20FFè=ğ0x00è&& ((FLAGè!ğ(ušt16_t)0x00))

	)

284 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ğ
I2C_FLAG_DUALF
è|| ((FLAGè=ğ
I2C_FLAG_SMBHOST
) || \

285 ((
FLAG
è=ğ
I2C_FLAG_SMBDEFAULT
è|| ((FLAGè=ğ
I2C_FLAG_GENCALL
) || \

286 ((
FLAG
è=ğ
I2C_FLAG_TRA
è|| ((FLAGè=ğ
I2C_FLAG_BUSY
) || \

287 ((
FLAG
è=ğ
I2C_FLAG_MSL
è|| ((FLAGè=ğ
I2C_FLAG_SMBALERT
) || \

288 ((
FLAG
è=ğ
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ğ
I2C_FLAG_PECERR
) || \

289 ((
FLAG
è=ğ
I2C_FLAG_OVR
è|| ((FLAGè=ğ
I2C_FLAG_AF
) || \

290 ((
FLAG
è=ğ
I2C_FLAG_ARLO
è|| ((FLAGè=ğ
I2C_FLAG_BERR
) || \

291 ((
FLAG
è=ğ
I2C_FLAG_TXE
è|| ((FLAGè=ğ
I2C_FLAG_RXNE
) || \

292 ((
FLAG
è=ğ
I2C_FLAG_STOPF
è|| ((FLAGè=ğ
I2C_FLAG_ADD10
) || \

293 ((
FLAG
è=ğ
I2C_FLAG_BTF
è|| ((FLAGè=ğ
I2C_FLAG_ADDR
) || \

294 ((
FLAG
è=ğ
I2C_FLAG_SB
))

	)

318 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ušt32_t
)0x00030001è

	)

346 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ušt32_t
)0x00070082è

	)

347 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ušt32_t
)0x00030002è

	)

349 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ušt32_t
)0x00030008è

	)

382 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ušt32_t
)0x00030040è

	)

386 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00070080è

	)

388 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00070084è

	)

425 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00020002è

	)

426 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00060082è

	)

429 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00820000è

	)

430 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00860080è

	)

433 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ušt32_t
)0x00120000è

	)

464 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ušt32_t
)0x00020040è

	)

466 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ušt32_t
)0x00000010è

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00060084è

	)

471 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00060080è

	)

473 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ušt32_t
)0x00000400è

	)

481 
	#IS_I2C_EVENT
(
EVENT
è(((EVENTè=ğ
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

482 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

483 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

484 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

485 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

486 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

487 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

488 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

489 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

490 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

491 ((
EVENT
è=ğ(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

492 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

493 ((
EVENT
è=ğ
I2C_EVENT_MASTER_MODE_SELECT
) || \

494 ((
EVENT
è=ğ
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

495 ((
EVENT
è=ğ
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

496 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

497 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

498 ((
EVENT
è=ğ
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

499 ((
EVENT
è=ğ
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

500 ((
EVENT
è=ğ
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

509 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ğ0x3FF)

	)

518 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè>ğ0x1è&& ((SPEEDè<ğ400000))

	)

531 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

534 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

535 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

536 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

537 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

538 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

539 
I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
);

540 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

541 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
);

542 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

543 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

544 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

545 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

546 
I2C_Fa¡ModeDutyCyşeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyşe
);

547 
I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
);

548 
I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
);

549 
I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

552 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

553 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

556 
I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

557 
I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
);

558 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

559 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

562 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

563 
I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

566 
ušt16_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

567 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

659 
E¼ÜStus
 
I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
);

665 
ušt32_t
 
I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
);

671 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

674 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

675 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

676 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

678 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h

24 #iâdeà
__STM32F4xx_IWDG_H


25 
	#__STM32F4xx_IWDG_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

52 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

53 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

54 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ğ
IWDG_Wr™eAcûss_EÇbË
) || \

55 ((
ACCESS
è=ğ
IWDG_Wr™eAcûss_Di§bË
))

	)

63 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

64 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

65 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

66 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

67 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

68 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

69 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

70 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
IWDG_P»sÿËr_4
) || \

71 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_8
) || \

72 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_16
) || \

73 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_32
) || \

74 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_64
) || \

75 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_128
)|| \

76 ((
PRESCALER
è=ğ
IWDG_P»sÿËr_256
))

	)

84 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

85 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

86 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ğ
IWDG_FLAG_PVU
è|| ((FLAGè=ğ
IWDG_FLAG_RVU
))

	)

87 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ğ0xFFF)

	)

100 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

101 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

102 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

103 
IWDG_R–ßdCouÁ”
();

106 
IWDG_EÇbË
();

109 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

111 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h

24 #iâdeà
__STM32F4xx_PWR_H


25 
	#__STM32F4xx_PWR_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

53 
	#PWR_PVDLev–_0
 
PWR_CR_PLS_LEV0


	)

54 
	#PWR_PVDLev–_1
 
PWR_CR_PLS_LEV1


	)

55 
	#PWR_PVDLev–_2
 
PWR_CR_PLS_LEV2


	)

56 
	#PWR_PVDLev–_3
 
PWR_CR_PLS_LEV3


	)

57 
	#PWR_PVDLev–_4
 
PWR_CR_PLS_LEV4


	)

58 
	#PWR_PVDLev–_5
 
PWR_CR_PLS_LEV5


	)

59 
	#PWR_PVDLev–_6
 
PWR_CR_PLS_LEV6


	)

60 
	#PWR_PVDLev–_7
 
PWR_CR_PLS_LEV7


	)

62 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ğ
PWR_PVDLev–_0
è|| ((LEVELè=ğ
PWR_PVDLev–_1
)|| \

63 ((
LEVEL
è=ğ
PWR_PVDLev–_2
è|| ((LEVELè=ğ
PWR_PVDLev–_3
)|| \

64 ((
LEVEL
è=ğ
PWR_PVDLev–_4
è|| ((LEVELè=ğ
PWR_PVDLev–_5
)|| \

65 ((
LEVEL
è=ğ
PWR_PVDLev–_6
è|| ((LEVELè=ğ
PWR_PVDLev–_7
))

	)

75 
	#PWR_ReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

76 
	#PWR_ReguÏtÜ_LowPow”
 
PWR_CR_LPDS


	)

77 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ğ
PWR_ReguÏtÜ_ON
) || \

78 ((
REGULATOR
è=ğ
PWR_ReguÏtÜ_LowPow”
))

	)

87 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

88 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

89 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ğ
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ğ
PWR_STOPEÁry_WFE
))

	)

99 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

100 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

101 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

102 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

103 
	#PWR_FLAG_REGRDY
 
PWR_CSR_REGRDY


	)

105 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ğ
PWR_FLAG_WU
è|| ((FLAGè=ğ
PWR_FLAG_SB
) || \

106 ((
FLAG
è=ğ
PWR_FLAG_PVDO
è|| ((FLAGè=ğ
PWR_FLAG_BRR
) || \

107 ((
FLAG
è=ğ
PWR_FLAG_REGRDY
))

	)

109 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
PWR_FLAG_WU
è|| ((FLAGè=ğ
PWR_FLAG_SB
))

	)

122 
PWR_DeIn™
();

125 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

128 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

129 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

132 
PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

135 
PWR_BackupReguÏtÜCmd
(
FunùiÚ®S‹
 
NewS‹
);

138 
PWR_HighP”fÜmªûModeCmd
(
FunùiÚ®S‹
 
NewS‹
);

139 
PWR_FÏshPow”DownCmd
(
FunùiÚ®S‹
 
NewS‹
);

142 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

143 
PWR_EÁ”STANDBYMode
();

146 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

147 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

149 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h

23 #iâdeà
__STM32F4xx_RCC_H


24 
	#__STM32F4xx_RCC_H


	)

26 #ifdeà
__ılu¥lus


31 
	~"¡m32f4xx.h
"

44 
ušt32_t
 
SYSCLK_F»qu’cy
;

45 
ušt32_t
 
HCLK_F»qu’cy
;

46 
ušt32_t
 
PCLK1_F»qu’cy
;

47 
ušt32_t
 
PCLK2_F»qu’cy
;

48 }
	tRCC_ClocksTy³Def
;

59 
	#RCC_HSE_OFF
 ((
ušt8_t
)0x00)

	)

60 
	#RCC_HSE_ON
 ((
ušt8_t
)0x01)

	)

61 
	#RCC_HSE_By·ss
 ((
ušt8_t
)0x05)

	)

62 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ğ
RCC_HSE_OFF
è|| ((HSEè=ğ
RCC_HSE_ON
) || \

63 ((
HSE
è=ğ
RCC_HSE_By·ss
))

	)

71 
	#RCC_PLLSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

72 
	#RCC_PLLSourû_HSE
 ((
ušt32_t
)0x00400000)

	)

73 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_PLLSourû_HSI
) || \

74 ((
SOURCE
è=ğ
RCC_PLLSourû_HSE
))

	)

75 
	#IS_RCC_PLLM_VALUE
(
VALUE
è((VALUEè<ğ63)

	)

76 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((192 <ğ(VALUE)è&& ((VALUEè<ğ432))

	)

77 
	#IS_RCC_PLLP_VALUE
(
VALUE
è(((VALUEè=ğ2è|| ((VALUEè=ğ4è|| ((VALUEè=ğ6è|| ((VALUEè=ğ8))

	)

78 
	#IS_RCC_PLLQ_VALUE
(
VALUE
è((4 <ğ(VALUE)è&& ((VALUEè<ğ15))

	)

80 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((192 <ğ(VALUE)è&& ((VALUEè<ğ432))

	)

81 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
è((2 <ğ(VALUE)è&& ((VALUEè<ğ7))

	)

89 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

90 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

91 
	#RCC_SYSCLKSourû_PLLCLK
 ((
ušt32_t
)0x00000002)

	)

92 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_SYSCLKSourû_HSI
) || \

93 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_HSE
) || \

94 ((
SOURCE
è=ğ
RCC_SYSCLKSourû_PLLCLK
))

	)

102 
	#RCC_SYSCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

103 
	#RCC_SYSCLK_Div2
 ((
ušt32_t
)0x00000080)

	)

104 
	#RCC_SYSCLK_Div4
 ((
ušt32_t
)0x00000090)

	)

105 
	#RCC_SYSCLK_Div8
 ((
ušt32_t
)0x000000A0)

	)

106 
	#RCC_SYSCLK_Div16
 ((
ušt32_t
)0x000000B0)

	)

107 
	#RCC_SYSCLK_Div64
 ((
ušt32_t
)0x000000C0)

	)

108 
	#RCC_SYSCLK_Div128
 ((
ušt32_t
)0x000000D0)

	)

109 
	#RCC_SYSCLK_Div256
 ((
ušt32_t
)0x000000E0)

	)

110 
	#RCC_SYSCLK_Div512
 ((
ušt32_t
)0x000000F0)

	)

111 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ğ
RCC_SYSCLK_Div1
è|| ((HCLKè=ğ
RCC_SYSCLK_Div2
) || \

112 ((
HCLK
è=ğ
RCC_SYSCLK_Div4
è|| ((HCLKè=ğ
RCC_SYSCLK_Div8
) || \

113 ((
HCLK
è=ğ
RCC_SYSCLK_Div16
è|| ((HCLKè=ğ
RCC_SYSCLK_Div64
) || \

114 ((
HCLK
è=ğ
RCC_SYSCLK_Div128
è|| ((HCLKè=ğ
RCC_SYSCLK_Div256
) || \

115 ((
HCLK
è=ğ
RCC_SYSCLK_Div512
))

	)

123 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

124 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00001000)

	)

125 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00001400)

	)

126 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00001800)

	)

127 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00001C00)

	)

128 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ğ
RCC_HCLK_Div1
è|| ((PCLKè=ğ
RCC_HCLK_Div2
) || \

129 ((
PCLK
è=ğ
RCC_HCLK_Div4
è|| ((PCLKè=ğ
RCC_HCLK_Div8
) || \

130 ((
PCLK
è=ğ
RCC_HCLK_Div16
))

	)

138 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

139 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

140 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

141 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

142 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

143 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)0x20)

	)

144 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

145 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xC0è=ğ0x00è&& ((ITè!ğ0x00))

	)

146 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ğ
RCC_IT_LSIRDY
è|| ((ITè=ğ
RCC_IT_LSERDY
) || \

147 ((
IT
è=ğ
RCC_IT_HSIRDY
è|| ((ITè=ğ
RCC_IT_HSERDY
) || \

148 ((
IT
è=ğ
RCC_IT_PLLRDY
è|| ((ITè=ğ
RCC_IT_CSS
) || \

149 ((
IT
è=ğ
RCC_IT_PLLI2SRDY
))

	)

150 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x40è=ğ0x00è&& ((ITè!ğ0x00))

	)

158 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

159 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

160 
	#RCC_LSE_By·ss
 ((
ušt8_t
)0x04)

	)

161 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ğ
RCC_LSE_OFF
è|| ((LSEè=ğ
RCC_LSE_ON
) || \

162 ((
LSE
è=ğ
RCC_LSE_By·ss
))

	)

170 
	#RCC_RTCCLKSourû_LSE
 ((
ušt32_t
)0x00000100)

	)

171 
	#RCC_RTCCLKSourû_LSI
 ((
ušt32_t
)0x00000200)

	)

172 
	#RCC_RTCCLKSourû_HSE_Div2
 ((
ušt32_t
)0x00020300)

	)

173 
	#RCC_RTCCLKSourû_HSE_Div3
 ((
ušt32_t
)0x00030300)

	)

174 
	#RCC_RTCCLKSourû_HSE_Div4
 ((
ušt32_t
)0x00040300)

	)

175 
	#RCC_RTCCLKSourû_HSE_Div5
 ((
ušt32_t
)0x00050300)

	)

176 
	#RCC_RTCCLKSourû_HSE_Div6
 ((
ušt32_t
)0x00060300)

	)

177 
	#RCC_RTCCLKSourû_HSE_Div7
 ((
ušt32_t
)0x00070300)

	)

178 
	#RCC_RTCCLKSourû_HSE_Div8
 ((
ušt32_t
)0x00080300)

	)

179 
	#RCC_RTCCLKSourû_HSE_Div9
 ((
ušt32_t
)0x00090300)

	)

180 
	#RCC_RTCCLKSourû_HSE_Div10
 ((
ušt32_t
)0x000A0300)

	)

181 
	#RCC_RTCCLKSourû_HSE_Div11
 ((
ušt32_t
)0x000B0300)

	)

182 
	#RCC_RTCCLKSourû_HSE_Div12
 ((
ušt32_t
)0x000C0300)

	)

183 
	#RCC_RTCCLKSourû_HSE_Div13
 ((
ušt32_t
)0x000D0300)

	)

184 
	#RCC_RTCCLKSourû_HSE_Div14
 ((
ušt32_t
)0x000E0300)

	)

185 
	#RCC_RTCCLKSourû_HSE_Div15
 ((
ušt32_t
)0x000F0300)

	)

186 
	#RCC_RTCCLKSourû_HSE_Div16
 ((
ušt32_t
)0x00100300)

	)

187 
	#RCC_RTCCLKSourû_HSE_Div17
 ((
ušt32_t
)0x00110300)

	)

188 
	#RCC_RTCCLKSourû_HSE_Div18
 ((
ušt32_t
)0x00120300)

	)

189 
	#RCC_RTCCLKSourû_HSE_Div19
 ((
ušt32_t
)0x00130300)

	)

190 
	#RCC_RTCCLKSourû_HSE_Div20
 ((
ušt32_t
)0x00140300)

	)

191 
	#RCC_RTCCLKSourû_HSE_Div21
 ((
ušt32_t
)0x00150300)

	)

192 
	#RCC_RTCCLKSourû_HSE_Div22
 ((
ušt32_t
)0x00160300)

	)

193 
	#RCC_RTCCLKSourû_HSE_Div23
 ((
ušt32_t
)0x00170300)

	)

194 
	#RCC_RTCCLKSourû_HSE_Div24
 ((
ušt32_t
)0x00180300)

	)

195 
	#RCC_RTCCLKSourû_HSE_Div25
 ((
ušt32_t
)0x00190300)

	)

196 
	#RCC_RTCCLKSourû_HSE_Div26
 ((
ušt32_t
)0x001A0300)

	)

197 
	#RCC_RTCCLKSourû_HSE_Div27
 ((
ušt32_t
)0x001B0300)

	)

198 
	#RCC_RTCCLKSourû_HSE_Div28
 ((
ušt32_t
)0x001C0300)

	)

199 
	#RCC_RTCCLKSourû_HSE_Div29
 ((
ušt32_t
)0x001D0300)

	)

200 
	#RCC_RTCCLKSourû_HSE_Div30
 ((
ušt32_t
)0x001E0300)

	)

201 
	#RCC_RTCCLKSourû_HSE_Div31
 ((
ušt32_t
)0x001F0300)

	)

202 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_RTCCLKSourû_LSE
) || \

203 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_LSI
) || \

204 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div2
) || \

205 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div3
) || \

206 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div4
) || \

207 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div5
) || \

208 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div6
) || \

209 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div7
) || \

210 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div8
) || \

211 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div9
) || \

212 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div10
) || \

213 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div11
) || \

214 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div12
) || \

215 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div13
) || \

216 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div14
) || \

217 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div15
) || \

218 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div16
) || \

219 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div17
) || \

220 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div18
) || \

221 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div19
) || \

222 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div20
) || \

223 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div21
) || \

224 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div22
) || \

225 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div23
) || \

226 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div24
) || \

227 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div25
) || \

228 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div26
) || \

229 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div27
) || \

230 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div28
) || \

231 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div29
) || \

232 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div30
) || \

233 ((
SOURCE
è=ğ
RCC_RTCCLKSourû_HSE_Div31
))

	)

241 
	#RCC_I2S2CLKSourû_PLLI2S
 ((
ušt8_t
)0x00)

	)

242 
	#RCC_I2S2CLKSourû_Ext
 ((
ušt8_t
)0x01)

	)

244 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_I2S2CLKSourû_PLLI2S
è|| ((SOURCEè=ğ
RCC_I2S2CLKSourû_Ext
))

	)

252 
	#RCC_AHB1P”h_GPIOA
 ((
ušt32_t
)0x00000001)

	)

253 
	#RCC_AHB1P”h_GPIOB
 ((
ušt32_t
)0x00000002)

	)

254 
	#RCC_AHB1P”h_GPIOC
 ((
ušt32_t
)0x00000004)

	)

255 
	#RCC_AHB1P”h_GPIOD
 ((
ušt32_t
)0x00000008)

	)

256 
	#RCC_AHB1P”h_GPIOE
 ((
ušt32_t
)0x00000010)

	)

257 
	#RCC_AHB1P”h_GPIOF
 ((
ušt32_t
)0x00000020)

	)

258 
	#RCC_AHB1P”h_GPIOG
 ((
ušt32_t
)0x00000040)

	)

259 
	#RCC_AHB1P”h_GPIOH
 ((
ušt32_t
)0x00000080)

	)

260 
	#RCC_AHB1P”h_GPIOI
 ((
ušt32_t
)0x00000100)

	)

261 
	#RCC_AHB1P”h_CRC
 ((
ušt32_t
)0x00001000)

	)

262 
	#RCC_AHB1P”h_FLITF
 ((
ušt32_t
)0x00008000)

	)

263 
	#RCC_AHB1P”h_SRAM1
 ((
ušt32_t
)0x00010000)

	)

264 
	#RCC_AHB1P”h_SRAM2
 ((
ušt32_t
)0x00020000)

	)

265 
	#RCC_AHB1P”h_BKPSRAM
 ((
ušt32_t
)0x00040000)

	)

266 
	#RCC_AHB1P”h_DMA1
 ((
ušt32_t
)0x00200000)

	)

267 
	#RCC_AHB1P”h_DMA2
 ((
ušt32_t
)0x00400000)

	)

268 
	#RCC_AHB1P”h_ETH_MAC
 ((
ušt32_t
)0x02000000)

	)

269 
	#RCC_AHB1P”h_ETH_MAC_Tx
 ((
ušt32_t
)0x04000000)

	)

270 
	#RCC_AHB1P”h_ETH_MAC_Rx
 ((
ušt32_t
)0x08000000)

	)

271 
	#RCC_AHB1P”h_ETH_MAC_PTP
 ((
ušt32_t
)0x10000000)

	)

272 
	#RCC_AHB1P”h_OTG_HS
 ((
ušt32_t
)0x20000000)

	)

273 
	#RCC_AHB1P”h_OTG_HS_ULPI
 ((
ušt32_t
)0x40000000)

	)

274 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
è((((PERIPHè& 0x819BEE00è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

275 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
è((((PERIPHè& 0xDD9FEE00è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

276 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
è((((PERIPHè& 0x81986E00è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

284 
	#RCC_AHB2P”h_DCMI
 ((
ušt32_t
)0x00000001)

	)

285 
	#RCC_AHB2P”h_CRYP
 ((
ušt32_t
)0x00000010)

	)

286 
	#RCC_AHB2P”h_HASH
 ((
ušt32_t
)0x00000020)

	)

287 
	#RCC_AHB2P”h_RNG
 ((
ušt32_t
)0x00000040)

	)

288 
	#RCC_AHB2P”h_OTG_FS
 ((
ušt32_t
)0x00000080)

	)

289 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFF0Eè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

297 
	#RCC_AHB3P”h_FSMC
 ((
ušt32_t
)0x00000001)

	)

298 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFFFEè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

306 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

307 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

308 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

309 
	#RCC_APB1P”h_TIM5
 ((
ušt32_t
)0x00000008)

	)

310 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

311 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

312 
	#RCC_APB1P”h_TIM12
 ((
ušt32_t
)0x00000040)

	)

313 
	#RCC_APB1P”h_TIM13
 ((
ušt32_t
)0x00000080)

	)

314 
	#RCC_APB1P”h_TIM14
 ((
ušt32_t
)0x00000100)

	)

315 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

316 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

317 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

318 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

319 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

320 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

321 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

322 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

323 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

324 
	#RCC_APB1P”h_I2C3
 ((
ušt32_t
)0x00800000)

	)

325 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

326 
	#RCC_APB1P”h_CAN2
 ((
ušt32_t
)0x04000000)

	)

327 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

328 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

329 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0xC9013600è=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

337 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000001)

	)

338 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00000002)

	)

339 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00000010)

	)

340 
	#RCC_APB2P”h_USART6
 ((
ušt32_t
)0x00000020)

	)

341 
	#RCC_APB2P”h_ADC
 ((
ušt32_t
)0x00000100)

	)

342 
	#RCC_APB2P”h_ADC1
 ((
ušt32_t
)0x00000100)

	)

343 
	#RCC_APB2P”h_ADC2
 ((
ušt32_t
)0x00000200)

	)

344 
	#RCC_APB2P”h_ADC3
 ((
ušt32_t
)0x00000400)

	)

345 
	#RCC_APB2P”h_SDIO
 ((
ušt32_t
)0x00000800)

	)

346 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

347 
	#RCC_APB2P”h_SYSCFG
 ((
ušt32_t
)0x00004000)

	)

348 
	#RCC_APB2P”h_TIM9
 ((
ušt32_t
)0x00010000)

	)

349 
	#RCC_APB2P”h_TIM10
 ((
ušt32_t
)0x00020000)

	)

350 
	#RCC_APB2P”h_TIM11
 ((
ušt32_t
)0x00040000)

	)

351 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF8A0CCè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

352 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFF8A6CCè=ğ0x00è&& ((PERIPHè!ğ0x00))

	)

360 
	#RCC_MCO1Sourû_HSI
 ((
ušt32_t
)0x00000000)

	)

361 
	#RCC_MCO1Sourû_LSE
 ((
ušt32_t
)0x00200000)

	)

362 
	#RCC_MCO1Sourû_HSE
 ((
ušt32_t
)0x00400000)

	)

363 
	#RCC_MCO1Sourû_PLLCLK
 ((
ušt32_t
)0x00600000)

	)

364 
	#RCC_MCO1Div_1
 ((
ušt32_t
)0x00000000)

	)

365 
	#RCC_MCO1Div_2
 ((
ušt32_t
)0x04000000)

	)

366 
	#RCC_MCO1Div_3
 ((
ušt32_t
)0x05000000)

	)

367 
	#RCC_MCO1Div_4
 ((
ušt32_t
)0x06000000)

	)

368 
	#RCC_MCO1Div_5
 ((
ušt32_t
)0x07000000)

	)

369 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_MCO1Sourû_HSI
è|| ((SOURCEè=ğ
RCC_MCO1Sourû_LSE
) || \

370 ((
SOURCE
è=ğ
RCC_MCO1Sourû_HSE
è|| ((SOURCEè=ğ
RCC_MCO1Sourû_PLLCLK
))

	)

372 
	#IS_RCC_MCO1DIV
(
DIV
è(((DIVè=ğ
RCC_MCO1Div_1
è|| ((DIVè=ğ
RCC_MCO1Div_2
) || \

373 ((
DIV
è=ğ
RCC_MCO1Div_3
è|| ((DIVè=ğ
RCC_MCO1Div_4
) || \

374 ((
DIV
è=ğ
RCC_MCO1Div_5
))

	)

382 
	#RCC_MCO2Sourû_SYSCLK
 ((
ušt32_t
)0x00000000)

	)

383 
	#RCC_MCO2Sourû_PLLI2SCLK
 ((
ušt32_t
)0x40000000)

	)

384 
	#RCC_MCO2Sourû_HSE
 ((
ušt32_t
)0x80000000)

	)

385 
	#RCC_MCO2Sourû_PLLCLK
 ((
ušt32_t
)0xC0000000)

	)

386 
	#RCC_MCO2Div_1
 ((
ušt32_t
)0x00000000)

	)

387 
	#RCC_MCO2Div_2
 ((
ušt32_t
)0x20000000)

	)

388 
	#RCC_MCO2Div_3
 ((
ušt32_t
)0x28000000)

	)

389 
	#RCC_MCO2Div_4
 ((
ušt32_t
)0x30000000)

	)

390 
	#RCC_MCO2Div_5
 ((
ušt32_t
)0x38000000)

	)

391 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ğ
RCC_MCO2Sourû_SYSCLK
è|| ((SOURCEè=ğ
RCC_MCO2Sourû_PLLI2SCLK
)|| \

392 ((
SOURCE
è=ğ
RCC_MCO2Sourû_HSE
è|| ((SOURCEè=ğ
RCC_MCO2Sourû_PLLCLK
))

	)

394 
	#IS_RCC_MCO2DIV
(
DIV
è(((DIVè=ğ
RCC_MCO2Div_1
è|| ((DIVè=ğ
RCC_MCO2Div_2
) || \

395 ((
DIV
è=ğ
RCC_MCO2Div_3
è|| ((DIVè=ğ
RCC_MCO2Div_4
) || \

396 ((
DIV
è=ğ
RCC_MCO2Div_5
))

	)

404 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

405 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

406 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

407 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)0x3B)

	)

408 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

409 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

410 
	#RCC_FLAG_BORRST
 ((
ušt8_t
)0x79)

	)

411 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

412 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

413 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

414 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

415 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

416 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

417 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ğ
RCC_FLAG_HSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_HSERDY
) || \

418 ((
FLAG
è=ğ
RCC_FLAG_PLLRDY
è|| ((FLAGè=ğ
RCC_FLAG_LSERDY
) || \

419 ((
FLAG
è=ğ
RCC_FLAG_LSIRDY
è|| ((FLAGè=ğ
RCC_FLAG_BORRST
) || \

420 ((
FLAG
è=ğ
RCC_FLAG_PINRST
è|| ((FLAGè=ğ
RCC_FLAG_PORRST
) || \

421 ((
FLAG
è=ğ
RCC_FLAG_SFTRST
è|| ((FLAGè=ğ
RCC_FLAG_IWDGRST
)|| \

422 ((
FLAG
è=ğ
RCC_FLAG_WWDGRST
)|| ((FLAGè=ğ
RCC_FLAG_LPWRRST
)|| \

423 ((
FLAG
è=ğ
RCC_FLAG_PLLI2SRDY
))

	)

424 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ğ0x1F)

	)

437 
RCC_DeIn™
();

440 
RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
);

441 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

442 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

443 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

444 
RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
);

445 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

447 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
);

448 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

449 
RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
);

450 
RCC_PLLI2SCmd
(
FunùiÚ®S‹
 
NewS‹
);

452 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

453 
RCC_MCO1CÚfig
(
ušt32_t
 
RCC_MCO1Sourû
, ušt32_ˆ
RCC_MCO1Div
);

454 
RCC_MCO2CÚfig
(
ušt32_t
 
RCC_MCO2Sourû
, ušt32_ˆ
RCC_MCO2Div
);

457 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

458 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

459 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

460 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

461 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

462 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

465 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

466 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

467 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

468 
RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
);

470 
RCC_AHB1P”hClockCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

471 
RCC_AHB2P”hClockCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

472 
RCC_AHB3P”hClockCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

473 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

474 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

476 
RCC_AHB1P”hRe£tCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

477 
RCC_AHB2P”hRe£tCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

478 
RCC_AHB3P”hRe£tCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

479 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

480 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

482 
RCC_AHB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

483 
RCC_AHB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

484 
RCC_AHB3P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
);

485 
RCC_APB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

486 
RCC_APB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

489 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

490 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

491 
RCC_CË¬FÏg
();

492 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

493 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

495 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h

24 #iâdeà
__STM32F4xx_RNG_H


25 
	#__STM32F4xx_RNG_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

52 
	#RNG_FLAG_DRDY
 ((
ušt8_t
)0x0001è

	)

53 
	#RNG_FLAG_CECS
 ((
ušt8_t
)0x0002è

	)

54 
	#RNG_FLAG_SECS
 ((
ušt8_t
)0x0004è

	)

56 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
è(((RNG_FLAGè=ğ
RNG_FLAG_DRDY
) || \

57 ((
RNG_FLAG
è=ğ
RNG_FLAG_CECS
) || \

58 ((
RNG_FLAG
è=ğ
RNG_FLAG_SECS
))

	)

59 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
è(((RNG_FLAGè=ğ
RNG_FLAG_CECS
) || \

60 ((
RNG_FLAG
è=ğ
RNG_FLAG_SECS
))

	)

68 
	#RNG_IT_CEI
 ((
ušt8_t
)0x20è

	)

69 
	#RNG_IT_SEI
 ((
ušt8_t
)0x40è

	)

71 
	#IS_RNG_IT
(
IT
è((((ITè& (
ušt8_t
)0x9Fè=ğ0x00è&& ((ITè!ğ0x00))

	)

72 
	#IS_RNG_GET_IT
(
RNG_IT
è(((RNG_ITè=ğ
RNG_IT_CEI
è|| ((RNG_ITè=ğ
RNG_IT_SEI
))

	)

85 
RNG_DeIn™
();

88 
RNG_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

91 
ušt32_t
 
RNG_G‘RªdomNumb”
();

94 
RNG_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

95 
FÏgStus
 
RNG_G‘FÏgStus
(
ušt8_t
 
RNG_FLAG
);

96 
RNG_CË¬FÏg
(
ušt8_t
 
RNG_FLAG
);

97 
ITStus
 
RNG_G‘ITStus
(
ušt8_t
 
RNG_IT
);

98 
RNG_CË¬ITP’dšgB™
(
ušt8_t
 
RNG_IT
);

100 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h

24 #iâdeà
__STM32F4xx_RTC_H


25 
	#__STM32F4xx_RTC_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

49 
ušt32_t
 
RTC_HourFÜm©
;

52 
ušt32_t
 
RTC_AsynchP»div
;

55 
ušt32_t
 
RTC_SynchP»div
;

57 }
	tRTC_In™Ty³Def
;

64 
ušt8_t
 
RTC_Hours
;

69 
ušt8_t
 
RTC_Mšu‹s
;

72 
ušt8_t
 
RTC_SecÚds
;

75 
ušt8_t
 
RTC_H12
;

77 }
	tRTC_TimeTy³Def
;

84 
ušt8_t
 
RTC_W“kDay
;

87 
ušt8_t
 
RTC_MÚth
;

90 
ušt8_t
 
RTC_D©e
;

93 
ušt8_t
 
RTC_Y—r
;

95 }
	tRTC_D©eTy³Def
;

102 
RTC_TimeTy³Def
 
RTC_AÏrmTime
;

104 
ušt32_t
 
RTC_AÏrmMask
;

107 
ušt32_t
 
RTC_AÏrmD©eW“kDayS–
;

110 
ušt8_t
 
RTC_AÏrmD©eW“kDay
;

115 }
	tRTC_AÏrmTy³Def
;

127 
	#RTC_HourFÜm©_24
 ((
ušt32_t
)0x00000000)

	)

128 
	#RTC_HourFÜm©_12
 ((
ušt32_t
)0x00000040)

	)

129 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
è(((FORMATè=ğ
RTC_HourFÜm©_12
) || \

130 ((
FORMAT
è=ğ
RTC_HourFÜm©_24
))

	)

138 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è((PREDIVè<ğ0x7F)

	)

148 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
è((PREDIVè<ğ0x7FFF)

	)

157 
	#IS_RTC_HOUR12
(
HOUR
è(((HOURè> 0è&& ((HOURè<ğ12))

	)

158 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ğ23)

	)

159 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ğ59)

	)

160 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ğ59)

	)

169 
	#RTC_H12_AM
 ((
ušt8_t
)0x00)

	)

170 
	#RTC_H12_PM
 ((
ušt8_t
)0x40)

	)

171 
	#IS_RTC_H12
(
PM
è(((PMè=ğ
RTC_H12_AM
è|| ((PMè=ğ
RTC_H12_PM
))

	)

180 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ğ99)

	)

191 
	#RTC_MÚth_Jªu¬y
 ((
ušt8_t
)0x01)

	)

192 
	#RTC_MÚth_Febru¬y
 ((
ušt8_t
)0x02)

	)

193 
	#RTC_MÚth_M¬ch
 ((
ušt8_t
)0x03)

	)

194 
	#RTC_MÚth_A´
 ((
ušt8_t
)0x04)

	)

195 
	#RTC_MÚth_May
 ((
ušt8_t
)0x05)

	)

196 
	#RTC_MÚth_JuÃ
 ((
ušt8_t
)0x06)

	)

197 
	#RTC_MÚth_July
 ((
ušt8_t
)0x07)

	)

198 
	#RTC_MÚth_Augu¡
 ((
ušt8_t
)0x08)

	)

199 
	#RTC_MÚth_S•‹mb”
 ((
ušt8_t
)0x09)

	)

200 
	#RTC_MÚth_Oùob”
 ((
ušt8_t
)0x10)

	)

201 
	#RTC_MÚth_Novemb”
 ((
ušt8_t
)0x11)

	)

202 
	#RTC_MÚth_Deûmb”
 ((
ušt8_t
)0x12)

	)

203 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ğ1è&& ((MONTHè<ğ12))

	)

204 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ğ1è&& ((DATEè<ğ31))

	)

214 
	#RTC_W“kday_MÚday
 ((
ušt8_t
)0x01)

	)

215 
	#RTC_W“kday_Tuesday
 ((
ušt8_t
)0x02)

	)

216 
	#RTC_W“kday_WedÃsday
 ((
ušt8_t
)0x03)

	)

217 
	#RTC_W“kday_Thursday
 ((
ušt8_t
)0x04)

	)

218 
	#RTC_W“kday_Friday
 ((
ušt8_t
)0x05)

	)

219 
	#RTC_W“kday_S©urday
 ((
ušt8_t
)0x06)

	)

220 
	#RTC_W“kday_Sunday
 ((
ušt8_t
)0x07)

	)

221 
	#IS_RTC_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ğ
RTC_W“kday_MÚday
) || \

222 ((
WEEKDAY
è=ğ
RTC_W“kday_Tuesday
) || \

223 ((
WEEKDAY
è=ğ
RTC_W“kday_WedÃsday
) || \

224 ((
WEEKDAY
è=ğ
RTC_W“kday_Thursday
) || \

225 ((
WEEKDAY
è=ğ
RTC_W“kday_Friday
) || \

226 ((
WEEKDAY
è=ğ
RTC_W“kday_S©urday
) || \

227 ((
WEEKDAY
è=ğ
RTC_W“kday_Sunday
))

	)

236 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
è(((DATEè> 0è&& ((DATEè<ğ31))

	)

237 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ğ
RTC_W“kday_MÚday
) || \

238 ((
WEEKDAY
è=ğ
RTC_W“kday_Tuesday
) || \

239 ((
WEEKDAY
è=ğ
RTC_W“kday_WedÃsday
) || \

240 ((
WEEKDAY
è=ğ
RTC_W“kday_Thursday
) || \

241 ((
WEEKDAY
è=ğ
RTC_W“kday_Friday
) || \

242 ((
WEEKDAY
è=ğ
RTC_W“kday_S©urday
) || \

243 ((
WEEKDAY
è=ğ
RTC_W“kday_Sunday
))

	)

253 
	#RTC_AÏrmD©eW“kDayS–_D©e
 ((
ušt32_t
)0x00000000)

	)

254 
	#RTC_AÏrmD©eW“kDayS–_W“kDay
 ((
ušt32_t
)0x40000000)

	)

256 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
è(((SELè=ğ
RTC_AÏrmD©eW“kDayS–_D©e
) || \

257 ((
SEL
è=ğ
RTC_AÏrmD©eW“kDayS–_W“kDay
))

	)

267 
	#RTC_AÏrmMask_NÚe
 ((
ušt32_t
)0x00000000)

	)

268 
	#RTC_AÏrmMask_D©eW“kDay
 ((
ušt32_t
)0x80000000)

	)

269 
	#RTC_AÏrmMask_Hours
 ((
ušt32_t
)0x00800000)

	)

270 
	#RTC_AÏrmMask_Mšu‹s
 ((
ušt32_t
)0x00008000)

	)

271 
	#RTC_AÏrmMask_SecÚds
 ((
ušt32_t
)0x00000080)

	)

272 
	#RTC_AÏrmMask_AÎ
 ((
ušt32_t
)0x80808080)

	)

273 
	#IS_ALARM_MASK
(
MASK
è(((MASKè& 0x7F7F7F7Fè=ğ(
ušt32_t
)
RESET
)

	)

282 
	#RTC_AÏrm_A
 ((
ušt32_t
)0x00000100)

	)

283 
	#RTC_AÏrm_B
 ((
ušt32_t
)0x00000200)

	)

284 
	#IS_RTC_ALARM
(
ALARM
è(((ALARMè=ğ
RTC_AÏrm_A
è|| ((ALARMè=ğ
RTC_AÏrm_B
))

	)

285 
	#IS_RTC_CMD_ALARM
(
ALARM
è(((ALARMè& (
RTC_AÏrm_A
 | 
RTC_AÏrm_B
)è!ğ(
ušt32_t
)
RESET
)

	)

294 
	#RTC_AÏrmSubSecÚdMask_AÎ
 ((
ušt32_t
)0x00000000è

	)

297 
	#RTC_AÏrmSubSecÚdMask_SS14_1
 ((
ušt32_t
)0x01000000è

	)

299 
	#RTC_AÏrmSubSecÚdMask_SS14_2
 ((
ušt32_t
)0x02000000è

	)

301 
	#RTC_AÏrmSubSecÚdMask_SS14_3
 ((
ušt32_t
)0x03000000è

	)

303 
	#RTC_AÏrmSubSecÚdMask_SS14_4
 ((
ušt32_t
)0x04000000è

	)

305 
	#RTC_AÏrmSubSecÚdMask_SS14_5
 ((
ušt32_t
)0x05000000è

	)

307 
	#RTC_AÏrmSubSecÚdMask_SS14_6
 ((
ušt32_t
)0x06000000è

	)

309 
	#RTC_AÏrmSubSecÚdMask_SS14_7
 ((
ušt32_t
)0x07000000è

	)

311 
	#RTC_AÏrmSubSecÚdMask_SS14_8
 ((
ušt32_t
)0x08000000è

	)

313 
	#RTC_AÏrmSubSecÚdMask_SS14_9
 ((
ušt32_t
)0x09000000è

	)

315 
	#RTC_AÏrmSubSecÚdMask_SS14_10
 ((
ušt32_t
)0x0A000000è

	)

317 
	#RTC_AÏrmSubSecÚdMask_SS14_11
 ((
ušt32_t
)0x0B000000è

	)

319 
	#RTC_AÏrmSubSecÚdMask_SS14_12
 ((
ušt32_t
)0x0C000000è

	)

321 
	#RTC_AÏrmSubSecÚdMask_SS14_13
 ((
ušt32_t
)0x0D000000è

	)

323 
	#RTC_AÏrmSubSecÚdMask_SS14
 ((
ušt32_t
)0x0E000000è

	)

325 
	#RTC_AÏrmSubSecÚdMask_NÚe
 ((
ušt32_t
)0x0F000000è

	)

327 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
è(((MASKè=ğ
RTC_AÏrmSubSecÚdMask_AÎ
) || \

328 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_1
) || \

329 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_2
) || \

330 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_3
) || \

331 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_4
) || \

332 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_5
) || \

333 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_6
) || \

334 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_7
) || \

335 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_8
) || \

336 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_9
) || \

337 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_10
) || \

338 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_11
) || \

339 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_12
) || \

340 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14_13
) || \

341 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_SS14
) || \

342 ((
MASK
è=ğ
RTC_AÏrmSubSecÚdMask_NÚe
))

	)

351 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
è((VALUEè<ğ0x00007FFF)

	)

360 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ušt32_t
)0x00000000)

	)

361 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ušt32_t
)0x00000001)

	)

362 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ušt32_t
)0x00000002)

	)

363 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ušt32_t
)0x00000003)

	)

364 
	#RTC_WakeUpClock_CK_SPRE_16b™s
 ((
ušt32_t
)0x00000004)

	)

365 
	#RTC_WakeUpClock_CK_SPRE_17b™s
 ((
ušt32_t
)0x00000006)

	)

366 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
è(((CLOCKè=ğ
RTC_WakeUpClock_RTCCLK_Div16
) || \

367 ((
CLOCK
è=ğ
RTC_WakeUpClock_RTCCLK_Div8
) || \

368 ((
CLOCK
è=ğ
RTC_WakeUpClock_RTCCLK_Div4
) || \

369 ((
CLOCK
è=ğ
RTC_WakeUpClock_RTCCLK_Div2
) || \

370 ((
CLOCK
è=ğ
RTC_WakeUpClock_CK_SPRE_16b™s
) || \

371 ((
CLOCK
è=ğ
RTC_WakeUpClock_CK_SPRE_17b™s
))

	)

372 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
è((COUNTERè<ğ0xFFFF)

	)

380 
	#RTC_TimeSmpEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

381 
	#RTC_TimeSmpEdge_F®lšg
 ((
ušt32_t
)0x00000008)

	)

382 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
è(((EDGEè=ğ
RTC_TimeSmpEdge_Risšg
) || \

383 ((
EDGE
è=ğ
RTC_TimeSmpEdge_F®lšg
))

	)

391 
	#RTC_Ouut_Di§bË
 ((
ušt32_t
)0x00000000)

	)

392 
	#RTC_Ouut_AÏrmA
 ((
ušt32_t
)0x00200000)

	)

393 
	#RTC_Ouut_AÏrmB
 ((
ušt32_t
)0x00400000)

	)

394 
	#RTC_Ouut_WakeUp
 ((
ušt32_t
)0x00600000)

	)

396 
	#IS_RTC_OUTPUT
(
OUTPUT
è(((OUTPUTè=ğ
RTC_Ouut_Di§bË
) || \

397 ((
OUTPUT
è=ğ
RTC_Ouut_AÏrmA
) || \

398 ((
OUTPUT
è=ğ
RTC_Ouut_AÏrmB
) || \

399 ((
OUTPUT
è=ğ
RTC_Ouut_WakeUp
))

	)

408 
	#RTC_OuutPŞ¬™y_High
 ((
ušt32_t
)0x00000000)

	)

409 
	#RTC_OuutPŞ¬™y_Low
 ((
ušt32_t
)0x00100000)

	)

410 
	#IS_RTC_OUTPUT_POL
(
POL
è(((POLè=ğ
RTC_OuutPŞ¬™y_High
) || \

411 ((
POL
è=ğ
RTC_OuutPŞ¬™y_Low
))

	)

420 
	#RTC_C®ibSign_Pos™ive
 ((
ušt32_t
)0x00000000)

	)

421 
	#RTC_C®ibSign_Neg©ive
 ((
ušt32_t
)0x00000080)

	)

422 
	#IS_RTC_CALIB_SIGN
(
SIGN
è(((SIGNè=ğ
RTC_C®ibSign_Pos™ive
) || \

423 ((
SIGN
è=ğ
RTC_C®ibSign_Neg©ive
))

	)

424 
	#IS_RTC_CALIB_VALUE
(
VALUE
è((VALUEè< 0x20)

	)

433 
	#RTC_C®ibOuut_512Hz
 ((
ušt32_t
)0x00000000)

	)

434 
	#RTC_C®ibOuut_1Hz
 ((
ušt32_t
)0x00080000)

	)

435 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
è(((OUTPUTè=ğ
RTC_C®ibOuut_512Hz
) || \

436 ((
OUTPUT
è=ğ
RTC_C®ibOuut_1Hz
))

	)

444 
	#RTC_SmoÙhC®ibP”iod_32£c
 ((
ušt32_t
)0x00000000è

	)

446 
	#RTC_SmoÙhC®ibP”iod_16£c
 ((
ušt32_t
)0x00002000è

	)

448 
	#RTC_SmoÙhC®ibP”iod_8£c
 ((
ušt32_t
)0x00004000è

	)

450 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
è(((PERIODè=ğ
RTC_SmoÙhC®ibP”iod_32£c
) || \

451 ((
PERIOD
è=ğ
RTC_SmoÙhC®ibP”iod_16£c
) || \

452 ((
PERIOD
è=ğ
RTC_SmoÙhC®ibP”iod_8£c
))

	)

461 
	#RTC_SmoÙhC®ibPlusPul£s_S‘
 ((
ušt32_t
)0x00008000è

	)

464 
	#RTC_SmoÙhC®ibPlusPul£s_Re£t
 ((
ušt32_t
)0x00000000è

	)

466 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
è(((PLUSè=ğ
RTC_SmoÙhC®ibPlusPul£s_S‘
) || \

467 ((
PLUS
è=ğ
RTC_SmoÙhC®ibPlusPul£s_Re£t
))

	)

476 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
è((VALUEè<ğ0x000001FF)

	)

485 
	#RTC_DayLightSavšg_SUB1H
 ((
ušt32_t
)0x00020000)

	)

486 
	#RTC_DayLightSavšg_ADD1H
 ((
ušt32_t
)0x00010000)

	)

487 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
è(((SAVEè=ğ
RTC_DayLightSavšg_SUB1H
) || \

488 ((
SAVE
è=ğ
RTC_DayLightSavšg_ADD1H
))

	)

490 
	#RTC_StÜeO³¿tiÚ_Re£t
 ((
ušt32_t
)0x00000000)

	)

491 
	#RTC_StÜeO³¿tiÚ_S‘
 ((
ušt32_t
)0x00040000)

	)

492 
	#IS_RTC_STORE_OPERATION
(
OPERATION
è(((OPERATIONè=ğ
RTC_StÜeO³¿tiÚ_Re£t
) || \

493 ((
OPERATION
è=ğ
RTC_StÜeO³¿tiÚ_S‘
))

	)

501 
	#RTC_Tam³rTrigg”_RisšgEdge
 ((
ušt32_t
)0x00000000)

	)

502 
	#RTC_Tam³rTrigg”_F®lšgEdge
 ((
ušt32_t
)0x00000001)

	)

503 
	#RTC_Tam³rTrigg”_LowLev–
 ((
ušt32_t
)0x00000000)

	)

504 
	#RTC_Tam³rTrigg”_HighLev–
 ((
ušt32_t
)0x00000001)

	)

505 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
è(((TRIGGERè=ğ
RTC_Tam³rTrigg”_RisšgEdge
) || \

506 ((
TRIGGER
è=ğ
RTC_Tam³rTrigg”_F®lšgEdge
) || \

507 ((
TRIGGER
è=ğ
RTC_Tam³rTrigg”_LowLev–
) || \

508 ((
TRIGGER
è=ğ
RTC_Tam³rTrigg”_HighLev–
))

	)

517 
	#RTC_Tam³rF‹r_Di§bË
 ((
ušt32_t
)0x00000000è

	)

519 
	#RTC_Tam³rF‹r_2Sam¶e
 ((
ušt32_t
)0x00000800è

	)

521 
	#RTC_Tam³rF‹r_4Sam¶e
 ((
ušt32_t
)0x00001000è

	)

523 
	#RTC_Tam³rF‹r_8Sam¶e
 ((
ušt32_t
)0x00001800è

	)

525 
	#IS_RTC_TAMPER_FILTER
(
FILTER
è(((FILTERè=ğ
RTC_Tam³rF‹r_Di§bË
) || \

526 ((
FILTER
è=ğ
RTC_Tam³rF‹r_2Sam¶e
) || \

527 ((
FILTER
è=ğ
RTC_Tam³rF‹r_4Sam¶e
) || \

528 ((
FILTER
è=ğ
RTC_Tam³rF‹r_8Sam¶e
))

	)

536 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
 ((
ušt32_t
)0x00000000è

	)

538 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
 ((
ušt32_t
)0x000000100è

	)

540 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
 ((
ušt32_t
)0x00000200è

	)

542 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
 ((
ušt32_t
)0x00000300è

	)

544 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
 ((
ušt32_t
)0x00000400è

	)

546 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
 ((
ušt32_t
)0x00000500è

	)

548 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
 ((
ušt32_t
)0x00000600è

	)

550 
	#RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
 ((
ušt32_t
)0x00000700è

	)

552 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
è(((FREQè==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div32768
) || \

553 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div16384
) || \

554 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div8192
) || \

555 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div4096
) || \

556 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div2048
) || \

557 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div1024
) || \

558 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div512
) || \

559 ((
FREQ
è==
RTC_Tam³rSam¶šgF»q_RTCCLK_Div256
))

	)

568 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
 ((
ušt32_t
)0x00000000è

	)

570 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
 ((
ušt32_t
)0x00002000è

	)

572 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
 ((
ušt32_t
)0x00004000è

	)

574 
	#RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
 ((
ušt32_t
)0x00006000è

	)

577 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
è(((DURATIONè=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_1RTCCLK
) || \

578 ((
DURATION
è=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_2RTCCLK
) || \

579 ((
DURATION
è=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_4RTCCLK
) || \

580 ((
DURATION
è=ğ
RTC_Tam³rP»ch¬geDu¿tiÚ_8RTCCLK
))

	)

588 
	#RTC_Tam³r_1
 
RTC_TAFCR_TAMP1E


	)

589 
	#IS_RTC_TAMPER
(
TAMPER
è(((TAMPERè=ğ
RTC_Tam³r_1
))

	)

598 
	#RTC_Tam³rPš_PC13
 ((
ušt32_t
)0x00000000)

	)

599 
	#RTC_Tam³rPš_PI8
 ((
ušt32_t
)0x00010000)

	)

600 
	#IS_RTC_TAMPER_PIN
(
PIN
è(((PINè=ğ
RTC_Tam³rPš_PC13
) || \

601 ((
PIN
è=ğ
RTC_Tam³rPš_PI8
))

	)

609 
	#RTC_TimeSmpPš_PC13
 ((
ušt32_t
)0x00000000)

	)

610 
	#RTC_TimeSmpPš_PI8
 ((
ušt32_t
)0x00020000)

	)

611 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
è(((PINè=ğ
RTC_TimeSmpPš_PC13
) || \

612 ((
PIN
è=ğ
RTC_TimeSmpPš_PI8
))

	)

620 
	#RTC_OuutTy³_O³nD¿š
 ((
ušt32_t
)0x00000000)

	)

621 
	#RTC_OuutTy³_PushPuÎ
 ((
ušt32_t
)0x00040000)

	)

622 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
è(((TYPEè=ğ
RTC_OuutTy³_O³nD¿š
) || \

623 ((
TYPE
è=ğ
RTC_OuutTy³_PushPuÎ
))

	)

632 
	#RTC_ShiáAdd1S_Re£t
 ((
ušt32_t
)0x00000000)

	)

633 
	#RTC_ShiáAdd1S_S‘
 ((
ušt32_t
)0x80000000)

	)

634 
	#IS_RTC_SHIFT_ADD1S
(
SEL
è(((SELè=ğ
RTC_ShiáAdd1S_Re£t
) || \

635 ((
SEL
è=ğ
RTC_ShiáAdd1S_S‘
))

	)

643 
	#IS_RTC_SHIFT_SUBFS
(
FS
è((FSè<ğ0x00007FFF)

	)

653 
	#RTC_BKP_DR0
 ((
ušt32_t
)0x00000000)

	)

654 
	#RTC_BKP_DR1
 ((
ušt32_t
)0x00000001)

	)

655 
	#RTC_BKP_DR2
 ((
ušt32_t
)0x00000002)

	)

656 
	#RTC_BKP_DR3
 ((
ušt32_t
)0x00000003)

	)

657 
	#RTC_BKP_DR4
 ((
ušt32_t
)0x00000004)

	)

658 
	#RTC_BKP_DR5
 ((
ušt32_t
)0x00000005)

	)

659 
	#RTC_BKP_DR6
 ((
ušt32_t
)0x00000006)

	)

660 
	#RTC_BKP_DR7
 ((
ušt32_t
)0x00000007)

	)

661 
	#RTC_BKP_DR8
 ((
ušt32_t
)0x00000008)

	)

662 
	#RTC_BKP_DR9
 ((
ušt32_t
)0x00000009)

	)

663 
	#RTC_BKP_DR10
 ((
ušt32_t
)0x0000000A)

	)

664 
	#RTC_BKP_DR11
 ((
ušt32_t
)0x0000000B)

	)

665 
	#RTC_BKP_DR12
 ((
ušt32_t
)0x0000000C)

	)

666 
	#RTC_BKP_DR13
 ((
ušt32_t
)0x0000000D)

	)

667 
	#RTC_BKP_DR14
 ((
ušt32_t
)0x0000000E)

	)

668 
	#RTC_BKP_DR15
 ((
ušt32_t
)0x0000000F)

	)

669 
	#RTC_BKP_DR16
 ((
ušt32_t
)0x00000010)

	)

670 
	#RTC_BKP_DR17
 ((
ušt32_t
)0x00000011)

	)

671 
	#RTC_BKP_DR18
 ((
ušt32_t
)0x00000012)

	)

672 
	#RTC_BKP_DR19
 ((
ušt32_t
)0x00000013)

	)

673 
	#IS_RTC_BKP
(
BKP
è(((BKPè=ğ
RTC_BKP_DR0
) || \

674 ((
BKP
è=ğ
RTC_BKP_DR1
) || \

675 ((
BKP
è=ğ
RTC_BKP_DR2
) || \

676 ((
BKP
è=ğ
RTC_BKP_DR3
) || \

677 ((
BKP
è=ğ
RTC_BKP_DR4
) || \

678 ((
BKP
è=ğ
RTC_BKP_DR5
) || \

679 ((
BKP
è=ğ
RTC_BKP_DR6
) || \

680 ((
BKP
è=ğ
RTC_BKP_DR7
) || \

681 ((
BKP
è=ğ
RTC_BKP_DR8
) || \

682 ((
BKP
è=ğ
RTC_BKP_DR9
) || \

683 ((
BKP
è=ğ
RTC_BKP_DR10
) || \

684 ((
BKP
è=ğ
RTC_BKP_DR11
) || \

685 ((
BKP
è=ğ
RTC_BKP_DR12
) || \

686 ((
BKP
è=ğ
RTC_BKP_DR13
) || \

687 ((
BKP
è=ğ
RTC_BKP_DR14
) || \

688 ((
BKP
è=ğ
RTC_BKP_DR15
) || \

689 ((
BKP
è=ğ
RTC_BKP_DR16
) || \

690 ((
BKP
è=ğ
RTC_BKP_DR17
) || \

691 ((
BKP
è=ğ
RTC_BKP_DR18
) || \

692 ((
BKP
è=ğ
RTC_BKP_DR19
))

	)

700 
	#RTC_FÜm©_BIN
 ((
ušt32_t
)0x000000000)

	)

701 
	#RTC_FÜm©_BCD
 ((
ušt32_t
)0x000000001)

	)

702 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ğ
RTC_FÜm©_BIN
è|| ((FORMATè=ğ
RTC_FÜm©_BCD
))

	)

711 
	#RTC_FLAG_RECALPF
 ((
ušt32_t
)0x00010000)

	)

712 
	#RTC_FLAG_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

713 
	#RTC_FLAG_TSOVF
 ((
ušt32_t
)0x00001000)

	)

714 
	#RTC_FLAG_TSF
 ((
ušt32_t
)0x00000800)

	)

715 
	#RTC_FLAG_WUTF
 ((
ušt32_t
)0x00000400)

	)

716 
	#RTC_FLAG_ALRBF
 ((
ušt32_t
)0x00000200)

	)

717 
	#RTC_FLAG_ALRAF
 ((
ušt32_t
)0x00000100)

	)

718 
	#RTC_FLAG_INITF
 ((
ušt32_t
)0x00000040)

	)

719 
	#RTC_FLAG_RSF
 ((
ušt32_t
)0x00000020)

	)

720 
	#RTC_FLAG_INITS
 ((
ušt32_t
)0x00000010)

	)

721 
	#RTC_FLAG_SHPF
 ((
ušt32_t
)0x00000008)

	)

722 
	#RTC_FLAG_WUTWF
 ((
ušt32_t
)0x00000004)

	)

723 
	#RTC_FLAG_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

724 
	#RTC_FLAG_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

725 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ğ
RTC_FLAG_TSOVF
è|| ((FLAGè=ğ
RTC_FLAG_TSF
) || \

726 ((
FLAG
è=ğ
RTC_FLAG_WUTF
è|| ((FLAGè=ğ
RTC_FLAG_ALRBF
) || \

727 ((
FLAG
è=ğ
RTC_FLAG_ALRAF
è|| ((FLAGè=ğ
RTC_FLAG_INITF
) || \

728 ((
FLAG
è=ğ
RTC_FLAG_RSF
è|| ((FLAGè=ğ
RTC_FLAG_WUTWF
) || \

729 ((
FLAG
è=ğ
RTC_FLAG_ALRBWF
è|| ((FLAGè=ğ
RTC_FLAG_ALRAWF
) || \

730 ((
FLAG
è=ğ
RTC_FLAG_TAMP1F
è|| ((FLAGè=ğ
RTC_FLAG_RECALPF
) || \

731 ((
FLAG
è=ğ
RTC_FLAG_SHPF
))

	)

732 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è(((FLAGè!ğ(
ušt32_t
)
RESET
è&& (((FLAGè& 0xFFFF00DFè=ğ(ušt32_t)RESET))

	)

740 
	#RTC_IT_TS
 ((
ušt32_t
)0x00008000)

	)

741 
	#RTC_IT_WUT
 ((
ušt32_t
)0x00004000)

	)

742 
	#RTC_IT_ALRB
 ((
ušt32_t
)0x00002000)

	)

743 
	#RTC_IT_ALRA
 ((
ušt32_t
)0x00001000)

	)

744 
	#RTC_IT_TAMP
 ((
ušt32_t
)0x00000004è

	)

745 
	#RTC_IT_TAMP1
 ((
ušt32_t
)0x00020000)

	)

747 
	#IS_RTC_CONFIG_IT
(
IT
è(((ITè!ğ(
ušt32_t
)
RESET
è&& (((ITè& 0xFFFF0FFBè=ğ(ušt32_t)RESET))

	)

748 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ğ
RTC_IT_TS
è|| ((ITè=ğ
RTC_IT_WUT
) || \

749 ((
IT
è=ğ
RTC_IT_ALRB
è|| ((ITè=ğ
RTC_IT_ALRA
) || \

750 ((
IT
è=ğ
RTC_IT_TAMP1
))

	)

751 
	#IS_RTC_CLEAR_IT
(
IT
è(((ITè!ğ(
ušt32_t
)
RESET
è&& (((ITè& 0xFFFD0FFFè=ğ(ušt32_t)RESET))

	)

760 
	#RTC_Dig™®C®ibCÚfig
 
RTC_Cßr£C®ibCÚfig


	)

761 
	#RTC_Dig™®C®ibCmd
 
RTC_Cßr£C®ibCmd


	)

775 
E¼ÜStus
 
RTC_DeIn™
();

778 
E¼ÜStus
 
RTC_In™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

779 
RTC_SŒuùIn™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
);

780 
RTC_Wr™ePrÙeùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

781 
E¼ÜStus
 
RTC_EÁ”In™Mode
();

782 
RTC_Ex™In™Mode
();

783 
E¼ÜStus
 
RTC_Wa™FÜSynchro
();

784 
E¼ÜStus
 
RTC_RefClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

785 
RTC_By·ssShadowCmd
(
FunùiÚ®S‹
 
NewS‹
);

788 
E¼ÜStus
 
RTC_S‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

789 
RTC_TimeSŒuùIn™
(
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

790 
RTC_G‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
);

791 
ušt32_t
 
RTC_G‘SubSecÚd
();

792 
E¼ÜStus
 
RTC_S‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

793 
RTC_D©eSŒuùIn™
(
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

794 
RTC_G‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
);

797 
RTC_S‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

798 
RTC_AÏrmSŒuùIn™
(
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

799 
RTC_G‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
);

800 
E¼ÜStus
 
RTC_AÏrmCmd
(
ušt32_t
 
RTC_AÏrm
, 
FunùiÚ®S‹
 
NewS‹
);

801 
RTC_AÏrmSubSecÚdCÚfig
(
ušt32_t
 
RTC_AÏrm
, ušt32_ˆ
RTC_AÏrmSubSecÚdV®ue
, ušt32_ˆ
RTC_AÏrmSubSecÚdMask
);

802 
ušt32_t
 
RTC_G‘AÏrmSubSecÚd
(ušt32_ˆ
RTC_AÏrm
);

805 
RTC_WakeUpClockCÚfig
(
ušt32_t
 
RTC_WakeUpClock
);

806 
RTC_S‘WakeUpCouÁ”
(
ušt32_t
 
RTC_WakeUpCouÁ”
);

807 
ušt32_t
 
RTC_G‘WakeUpCouÁ”
();

808 
E¼ÜStus
 
RTC_WakeUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

811 
RTC_DayLightSavšgCÚfig
(
ušt32_t
 
RTC_DayLightSavšg
, ušt32_ˆ
RTC_StÜeO³¿tiÚ
);

812 
ušt32_t
 
RTC_G‘StÜeO³¿tiÚ
();

815 
RTC_OuutCÚfig
(
ušt32_t
 
RTC_Ouut
, ušt32_ˆ
RTC_OuutPŞ¬™y
);

818 
E¼ÜStus
 
RTC_Cßr£C®ibCÚfig
(
ušt32_t
 
RTC_C®ibSign
, ušt32_ˆ
V®ue
);

819 
E¼ÜStus
 
RTC_Cßr£C®ibCmd
(
FunùiÚ®S‹
 
NewS‹
);

820 
RTC_C®ibOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

821 
RTC_C®ibOuutCÚfig
(
ušt32_t
 
RTC_C®ibOuut
);

822 
E¼ÜStus
 
RTC_SmoÙhC®ibCÚfig
(
ušt32_t
 
RTC_SmoÙhC®ibP”iod
,

823 
ušt32_t
 
RTC_SmoÙhC®ibPlusPul£s
,

824 
ušt32_t
 
RTC_SmouthC®ibMšusPul£sV®ue
);

827 
RTC_TimeSmpCmd
(
ušt32_t
 
RTC_TimeSmpEdge
, 
FunùiÚ®S‹
 
NewS‹
);

828 
RTC_G‘TimeSmp
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_SmpTimeSŒuù
,

829 
RTC_D©eTy³Def
* 
RTC_SmpD©eSŒuù
);

830 
ušt32_t
 
RTC_G‘TimeSmpSubSecÚd
();

833 
RTC_Tam³rTrigg”CÚfig
(
ušt32_t
 
RTC_Tam³r
, ušt32_ˆ
RTC_Tam³rTrigg”
);

834 
RTC_Tam³rCmd
(
ušt32_t
 
RTC_Tam³r
, 
FunùiÚ®S‹
 
NewS‹
);

835 
RTC_Tam³rF‹rCÚfig
(
ušt32_t
 
RTC_Tam³rF‹r
);

836 
RTC_Tam³rSam¶šgF»qCÚfig
(
ušt32_t
 
RTC_Tam³rSam¶šgF»q
);

837 
RTC_Tam³rPšsP»ch¬geDu¿tiÚ
(
ušt32_t
 
RTC_Tam³rP»ch¬geDu¿tiÚ
);

838 
RTC_TimeSmpOnTam³rD‘eùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

839 
RTC_Tam³rPuÎUpCmd
(
FunùiÚ®S‹
 
NewS‹
);

842 
RTC_Wr™eBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
, ušt32_ˆ
D©a
);

843 
ušt32_t
 
RTC_R—dBackupRegi¡”
(ušt32_ˆ
RTC_BKP_DR
);

847 
RTC_Tam³rPšS–eùiÚ
(
ušt32_t
 
RTC_Tam³rPš
);

848 
RTC_TimeSmpPšS–eùiÚ
(
ušt32_t
 
RTC_TimeSmpPš
);

849 
RTC_OuutTy³CÚfig
(
ušt32_t
 
RTC_OuutTy³
);

852 
E¼ÜStus
 
RTC_SynchroShiáCÚfig
(
ušt32_t
 
RTC_ShiáAdd1S
, ušt32_ˆ
RTC_ShiáSubFS
);

855 
RTC_ITCÚfig
(
ušt32_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

856 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt32_t
 
RTC_FLAG
);

857 
RTC_CË¬FÏg
(
ušt32_t
 
RTC_FLAG
);

858 
ITStus
 
RTC_G‘ITStus
(
ušt32_t
 
RTC_IT
);

859 
RTC_CË¬ITP’dšgB™
(
ušt32_t
 
RTC_IT
);

861 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h

24 #iâdeà
__STM32F4xx_SDIO_H


25 
	#__STM32F4xx_SDIO_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

46 
ušt32_t
 
SDIO_ClockEdge
;

49 
ušt32_t
 
SDIO_ClockBy·ss
;

53 
ušt32_t
 
SDIO_ClockPow”Save
;

57 
ušt32_t
 
SDIO_BusWide
;

60 
ušt32_t
 
SDIO_H¬dw¬eFlowCÚŒŞ
;

63 
ušt8_t
 
SDIO_ClockDiv
;

66 } 
	tSDIO_In™Ty³Def
;

70 
ušt32_t
 
SDIO_Argum’t
;

75 
ušt32_t
 
SDIO_CmdIndex
;

77 
ušt32_t
 
SDIO_Re¥Ú£
;

80 
ušt32_t
 
SDIO_Wa™
;

83 
ušt32_t
 
SDIO_CPSM
;

86 } 
	tSDIO_CmdIn™Ty³Def
;

90 
ušt32_t
 
SDIO_D©aTimeOut
;

92 
ušt32_t
 
SDIO_D©aL’gth
;

94 
ušt32_t
 
SDIO_D©aBlockSize
;

97 
ušt32_t
 
SDIO_T¿nsãrDœ
;

101 
ušt32_t
 
SDIO_T¿nsãrMode
;

104 
ušt32_t
 
SDIO_DPSM
;

107 } 
	tSDIO_D©aIn™Ty³Def
;

120 
	#SDIO_ClockEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

121 
	#SDIO_ClockEdge_F®lšg
 ((
ušt32_t
)0x00002000)

	)

122 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ğ
SDIO_ClockEdge_Risšg
) || \

123 ((
EDGE
è=ğ
SDIO_ClockEdge_F®lšg
))

	)

132 
	#SDIO_ClockBy·ss_Di§bË
 ((
ušt32_t
)0x00000000)

	)

133 
	#SDIO_ClockBy·ss_EÇbË
 ((
ušt32_t
)0x00000400)

	)

134 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ğ
SDIO_ClockBy·ss_Di§bË
) || \

135 ((
BYPASS
è=ğ
SDIO_ClockBy·ss_EÇbË
))

	)

144 
	#SDIO_ClockPow”Save_Di§bË
 ((
ušt32_t
)0x00000000)

	)

145 
	#SDIO_ClockPow”Save_EÇbË
 ((
ušt32_t
)0x00000200)

	)

146 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ğ
SDIO_ClockPow”Save_Di§bË
) || \

147 ((
SAVE
è=ğ
SDIO_ClockPow”Save_EÇbË
))

	)

156 
	#SDIO_BusWide_1b
 ((
ušt32_t
)0x00000000)

	)

157 
	#SDIO_BusWide_4b
 ((
ušt32_t
)0x00000800)

	)

158 
	#SDIO_BusWide_8b
 ((
ušt32_t
)0x00001000)

	)

159 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ğ
SDIO_BusWide_1b
è|| ((WIDEè=ğ
SDIO_BusWide_4b
) || \

160 ((
WIDE
è=ğ
SDIO_BusWide_8b
))

	)

170 
	#SDIO_H¬dw¬eFlowCÚŒŞ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

171 
	#SDIO_H¬dw¬eFlowCÚŒŞ_EÇbË
 ((
ušt32_t
)0x00004000)

	)

172 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ğ
SDIO_H¬dw¬eFlowCÚŒŞ_Di§bË
) || \

173 ((
CONTROL
è=ğ
SDIO_H¬dw¬eFlowCÚŒŞ_EÇbË
))

	)

182 
	#SDIO_Pow”S‹_OFF
 ((
ušt32_t
)0x00000000)

	)

183 
	#SDIO_Pow”S‹_ON
 ((
ušt32_t
)0x00000003)

	)

184 
	#IS_SDIO_POWER_STATE
(
STATE
è(((STATEè=ğ
SDIO_Pow”S‹_OFF
è|| ((STATEè=ğ
SDIO_Pow”S‹_ON
))

	)

194 
	#SDIO_IT_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

195 
	#SDIO_IT_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

196 
	#SDIO_IT_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

197 
	#SDIO_IT_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

198 
	#SDIO_IT_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

199 
	#SDIO_IT_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

200 
	#SDIO_IT_CMDREND
 ((
ušt32_t
)0x00000040)

	)

201 
	#SDIO_IT_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

202 
	#SDIO_IT_DATAEND
 ((
ušt32_t
)0x00000100)

	)

203 
	#SDIO_IT_STBITERR
 ((
ušt32_t
)0x00000200)

	)

204 
	#SDIO_IT_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

205 
	#SDIO_IT_CMDACT
 ((
ušt32_t
)0x00000800)

	)

206 
	#SDIO_IT_TXACT
 ((
ušt32_t
)0x00001000)

	)

207 
	#SDIO_IT_RXACT
 ((
ušt32_t
)0x00002000)

	)

208 
	#SDIO_IT_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

209 
	#SDIO_IT_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

210 
	#SDIO_IT_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

211 
	#SDIO_IT_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

212 
	#SDIO_IT_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

213 
	#SDIO_IT_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

214 
	#SDIO_IT_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

215 
	#SDIO_IT_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

216 
	#SDIO_IT_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

217 
	#SDIO_IT_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

218 
	#IS_SDIO_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF000000è=ğ0x00è&& ((ITè!ğ(ušt32_t)0x00))

	)

227 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

236 
	#SDIO_Re¥Ú£_No
 ((
ušt32_t
)0x00000000)

	)

237 
	#SDIO_Re¥Ú£_ShÜt
 ((
ušt32_t
)0x00000040)

	)

238 
	#SDIO_Re¥Ú£_LÚg
 ((
ušt32_t
)0x000000C0)

	)

239 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ğ
SDIO_Re¥Ú£_No
) || \

240 ((
RESPONSE
è=ğ
SDIO_Re¥Ú£_ShÜt
) || \

241 ((
RESPONSE
è=ğ
SDIO_Re¥Ú£_LÚg
))

	)

250 
	#SDIO_Wa™_No
 ((
ušt32_t
)0x00000000è

	)

251 
	#SDIO_Wa™_IT
 ((
ušt32_t
)0x00000100è

	)

252 
	#SDIO_Wa™_P’d
 ((
ušt32_t
)0x00000200è

	)

253 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ğ
SDIO_Wa™_No
è|| ((WAITè=ğ
SDIO_Wa™_IT
) || \

254 ((
WAIT
è=ğ
SDIO_Wa™_P’d
))

	)

263 
	#SDIO_CPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

264 
	#SDIO_CPSM_EÇbË
 ((
ušt32_t
)0x00000400)

	)

265 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ğ
SDIO_CPSM_EÇbË
è|| ((CPSMè=ğ
SDIO_CPSM_Di§bË
))

	)

274 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

275 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

276 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

277 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

278 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ğ
SDIO_RESP1
è|| ((RESPè=ğ
SDIO_RESP2
) || \

279 ((
RESP
è=ğ
SDIO_RESP3
è|| ((RESPè=ğ
SDIO_RESP4
))

	)

288 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ğ0x01FFFFFF)

	)

297 
	#SDIO_D©aBlockSize_1b
 ((
ušt32_t
)0x00000000)

	)

298 
	#SDIO_D©aBlockSize_2b
 ((
ušt32_t
)0x00000010)

	)

299 
	#SDIO_D©aBlockSize_4b
 ((
ušt32_t
)0x00000020)

	)

300 
	#SDIO_D©aBlockSize_8b
 ((
ušt32_t
)0x00000030)

	)

301 
	#SDIO_D©aBlockSize_16b
 ((
ušt32_t
)0x00000040)

	)

302 
	#SDIO_D©aBlockSize_32b
 ((
ušt32_t
)0x00000050)

	)

303 
	#SDIO_D©aBlockSize_64b
 ((
ušt32_t
)0x00000060)

	)

304 
	#SDIO_D©aBlockSize_128b
 ((
ušt32_t
)0x00000070)

	)

305 
	#SDIO_D©aBlockSize_256b
 ((
ušt32_t
)0x00000080)

	)

306 
	#SDIO_D©aBlockSize_512b
 ((
ušt32_t
)0x00000090)

	)

307 
	#SDIO_D©aBlockSize_1024b
 ((
ušt32_t
)0x000000A0)

	)

308 
	#SDIO_D©aBlockSize_2048b
 ((
ušt32_t
)0x000000B0)

	)

309 
	#SDIO_D©aBlockSize_4096b
 ((
ušt32_t
)0x000000C0)

	)

310 
	#SDIO_D©aBlockSize_8192b
 ((
ušt32_t
)0x000000D0)

	)

311 
	#SDIO_D©aBlockSize_16384b
 ((
ušt32_t
)0x000000E0)

	)

312 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ğ
SDIO_D©aBlockSize_1b
) || \

313 ((
SIZE
è=ğ
SDIO_D©aBlockSize_2b
) || \

314 ((
SIZE
è=ğ
SDIO_D©aBlockSize_4b
) || \

315 ((
SIZE
è=ğ
SDIO_D©aBlockSize_8b
) || \

316 ((
SIZE
è=ğ
SDIO_D©aBlockSize_16b
) || \

317 ((
SIZE
è=ğ
SDIO_D©aBlockSize_32b
) || \

318 ((
SIZE
è=ğ
SDIO_D©aBlockSize_64b
) || \

319 ((
SIZE
è=ğ
SDIO_D©aBlockSize_128b
) || \

320 ((
SIZE
è=ğ
SDIO_D©aBlockSize_256b
) || \

321 ((
SIZE
è=ğ
SDIO_D©aBlockSize_512b
) || \

322 ((
SIZE
è=ğ
SDIO_D©aBlockSize_1024b
) || \

323 ((
SIZE
è=ğ
SDIO_D©aBlockSize_2048b
) || \

324 ((
SIZE
è=ğ
SDIO_D©aBlockSize_4096b
) || \

325 ((
SIZE
è=ğ
SDIO_D©aBlockSize_8192b
) || \

326 ((
SIZE
è=ğ
SDIO_D©aBlockSize_16384b
))

	)

335 
	#SDIO_T¿nsãrDœ_ToC¬d
 ((
ušt32_t
)0x00000000)

	)

336 
	#SDIO_T¿nsãrDœ_ToSDIO
 ((
ušt32_t
)0x00000002)

	)

337 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ğ
SDIO_T¿nsãrDœ_ToC¬d
) || \

338 ((
DIR
è=ğ
SDIO_T¿nsãrDœ_ToSDIO
))

	)

347 
	#SDIO_T¿nsãrMode_Block
 ((
ušt32_t
)0x00000000)

	)

348 
	#SDIO_T¿nsãrMode_SŒ—m
 ((
ušt32_t
)0x00000004)

	)

349 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ğ
SDIO_T¿nsãrMode_SŒ—m
) || \

350 ((
MODE
è=ğ
SDIO_T¿nsãrMode_Block
))

	)

359 
	#SDIO_DPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

360 
	#SDIO_DPSM_EÇbË
 ((
ušt32_t
)0x00000001)

	)

361 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ğ
SDIO_DPSM_EÇbË
è|| ((DPSMè=ğ
SDIO_DPSM_Di§bË
))

	)

370 
	#SDIO_FLAG_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

371 
	#SDIO_FLAG_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

372 
	#SDIO_FLAG_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

373 
	#SDIO_FLAG_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

374 
	#SDIO_FLAG_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

375 
	#SDIO_FLAG_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

376 
	#SDIO_FLAG_CMDREND
 ((
ušt32_t
)0x00000040)

	)

377 
	#SDIO_FLAG_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

378 
	#SDIO_FLAG_DATAEND
 ((
ušt32_t
)0x00000100)

	)

379 
	#SDIO_FLAG_STBITERR
 ((
ušt32_t
)0x00000200)

	)

380 
	#SDIO_FLAG_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

381 
	#SDIO_FLAG_CMDACT
 ((
ušt32_t
)0x00000800)

	)

382 
	#SDIO_FLAG_TXACT
 ((
ušt32_t
)0x00001000)

	)

383 
	#SDIO_FLAG_RXACT
 ((
ušt32_t
)0x00002000)

	)

384 
	#SDIO_FLAG_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

385 
	#SDIO_FLAG_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

386 
	#SDIO_FLAG_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

387 
	#SDIO_FLAG_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

388 
	#SDIO_FLAG_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

389 
	#SDIO_FLAG_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

390 
	#SDIO_FLAG_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

391 
	#SDIO_FLAG_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

392 
	#SDIO_FLAG_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

393 
	#SDIO_FLAG_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

394 
	#IS_SDIO_FLAG
(
FLAG
è(((FLAGè=ğ
SDIO_FLAG_CCRCFAIL
) || \

395 ((
FLAG
è=ğ
SDIO_FLAG_DCRCFAIL
) || \

396 ((
FLAG
è=ğ
SDIO_FLAG_CTIMEOUT
) || \

397 ((
FLAG
è=ğ
SDIO_FLAG_DTIMEOUT
) || \

398 ((
FLAG
è=ğ
SDIO_FLAG_TXUNDERR
) || \

399 ((
FLAG
è=ğ
SDIO_FLAG_RXOVERR
) || \

400 ((
FLAG
è=ğ
SDIO_FLAG_CMDREND
) || \

401 ((
FLAG
è=ğ
SDIO_FLAG_CMDSENT
) || \

402 ((
FLAG
è=ğ
SDIO_FLAG_DATAEND
) || \

403 ((
FLAG
è=ğ
SDIO_FLAG_STBITERR
) || \

404 ((
FLAG
è=ğ
SDIO_FLAG_DBCKEND
) || \

405 ((
FLAG
è=ğ
SDIO_FLAG_CMDACT
) || \

406 ((
FLAG
è=ğ
SDIO_FLAG_TXACT
) || \

407 ((
FLAG
è=ğ
SDIO_FLAG_RXACT
) || \

408 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOHE
) || \

409 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOHF
) || \

410 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOF
) || \

411 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOF
) || \

412 ((
FLAG
è=ğ
SDIO_FLAG_TXFIFOE
) || \

413 ((
FLAG
è=ğ
SDIO_FLAG_RXFIFOE
) || \

414 ((
FLAG
è=ğ
SDIO_FLAG_TXDAVL
) || \

415 ((
FLAG
è=ğ
SDIO_FLAG_RXDAVL
) || \

416 ((
FLAG
è=ğ
SDIO_FLAG_SDIOIT
) || \

417 ((
FLAG
è=ğ
SDIO_FLAG_CEATAEND
))

	)

419 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFF3FF800è=ğ0x00è&& ((FLAGè!ğ(ušt32_t)0x00))

	)

421 
	#IS_SDIO_GET_IT
(
IT
è(((ITè=ğ
SDIO_IT_CCRCFAIL
) || \

422 ((
IT
è=ğ
SDIO_IT_DCRCFAIL
) || \

423 ((
IT
è=ğ
SDIO_IT_CTIMEOUT
) || \

424 ((
IT
è=ğ
SDIO_IT_DTIMEOUT
) || \

425 ((
IT
è=ğ
SDIO_IT_TXUNDERR
) || \

426 ((
IT
è=ğ
SDIO_IT_RXOVERR
) || \

427 ((
IT
è=ğ
SDIO_IT_CMDREND
) || \

428 ((
IT
è=ğ
SDIO_IT_CMDSENT
) || \

429 ((
IT
è=ğ
SDIO_IT_DATAEND
) || \

430 ((
IT
è=ğ
SDIO_IT_STBITERR
) || \

431 ((
IT
è=ğ
SDIO_IT_DBCKEND
) || \

432 ((
IT
è=ğ
SDIO_IT_CMDACT
) || \

433 ((
IT
è=ğ
SDIO_IT_TXACT
) || \

434 ((
IT
è=ğ
SDIO_IT_RXACT
) || \

435 ((
IT
è=ğ
SDIO_IT_TXFIFOHE
) || \

436 ((
IT
è=ğ
SDIO_IT_RXFIFOHF
) || \

437 ((
IT
è=ğ
SDIO_IT_TXFIFOF
) || \

438 ((
IT
è=ğ
SDIO_IT_RXFIFOF
) || \

439 ((
IT
è=ğ
SDIO_IT_TXFIFOE
) || \

440 ((
IT
è=ğ
SDIO_IT_RXFIFOE
) || \

441 ((
IT
è=ğ
SDIO_IT_TXDAVL
) || \

442 ((
IT
è=ğ
SDIO_IT_RXDAVL
) || \

443 ((
IT
è=ğ
SDIO_IT_SDIOIT
) || \

444 ((
IT
è=ğ
SDIO_IT_CEATAEND
))

	)

446 
	#IS_SDIO_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF3FF800è=ğ0x00è&& ((ITè!ğ(ušt32_t)0x00))

	)

456 
	#SDIO_R—dWa™Mode_CLK
 ((
ušt32_t
)0x00000000)

	)

457 
	#SDIO_R—dWa™Mode_DATA2
 ((
ušt32_t
)0x00000001)

	)

458 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ğ
SDIO_R—dWa™Mode_CLK
) || \

459 ((
MODE
è=ğ
SDIO_R—dWa™Mode_DATA2
))

	)

471 
SDIO_DeIn™
();

474 
SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

475 
SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

476 
SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

477 
SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
);

478 
ušt32_t
 
SDIO_G‘Pow”S‹
();

481 
SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

482 
SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
);

483 
ušt8_t
 
SDIO_G‘CommªdRe¥Ú£
();

484 
ušt32_t
 
SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

487 
SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

488 
SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

489 
ušt32_t
 
SDIO_G‘D©aCouÁ”
();

490 
ušt32_t
 
SDIO_R—dD©a
();

491 
SDIO_Wr™eD©a
(
ušt32_t
 
D©a
);

492 
ušt32_t
 
SDIO_G‘FIFOCouÁ
();

495 
SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

496 
SDIO_StİSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

497 
SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

498 
SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
);

499 
SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
);

502 
SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

503 
SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
);

504 
SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
);

507 
SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

510 
SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
);

511 
FÏgStus
 
SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
);

512 
SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
);

513 
ITStus
 
SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
);

514 
SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
);

516 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h

24 #iâdeà
__STM32F4xx_SPI_H


25 
	#__STM32F4xx_SPI_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt16_t
 
SPI_DœeùiÚ
;

53 
ušt16_t
 
SPI_Mode
;

56 
ušt16_t
 
SPI_D©aSize
;

59 
ušt16_t
 
SPI_CPOL
;

62 
ušt16_t
 
SPI_CPHA
;

65 
ušt16_t
 
SPI_NSS
;

69 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

75 
ušt16_t
 
SPI_Fœ¡B™
;

78 
ušt16_t
 
SPI_CRCPŞynomŸl
;

79 }
	tSPI_In™Ty³Def
;

88 
ušt16_t
 
I2S_Mode
;

91 
ušt16_t
 
I2S_Snd¬d
;

94 
ušt16_t
 
I2S_D©aFÜm©
;

97 
ušt16_t
 
I2S_MCLKOuut
;

100 
ušt32_t
 
I2S_AudioF»q
;

103 
ušt16_t
 
I2S_CPOL
;

105 }
	tI2S_In™Ty³Def
;

113 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SPI1
) || \

114 ((
PERIPH
è=ğ
SPI2
) || \

115 ((
PERIPH
è=ğ
SPI3
))

	)

117 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ğ
SPI1
) || \

118 ((
PERIPH
è=ğ
SPI2
) || \

119 ((
PERIPH
è=ğ
SPI3
) || \

120 ((
PERIPH
è=ğ
I2S2ext
) || \

121 ((
PERIPH
è=ğ
I2S3ext
))

	)

123 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ğ
SPI2
) || \

124 ((
PERIPH
è=ğ
SPI3
))

	)

126 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
è(((PERIPHè=ğ
SPI2
) || \

127 ((
PERIPH
è=ğ
SPI3
) || \

128 ((
PERIPH
è=ğ
I2S2ext
) || \

129 ((
PERIPH
è=ğ
I2S3ext
))

	)

131 
	#IS_I2S_EXT_PERIPH
(
PERIPH
è(((PERIPHè=ğ
I2S2ext
) || \

132 ((
PERIPH
è=ğ
I2S2ext
))

	)

139 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

140 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

141 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

142 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

143 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ğ
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
) || \

144 ((
MODE
è=ğ
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

145 ((
MODE
è=ğ
SPI_DœeùiÚ_1Lše_Rx
) || \

146 ((
MODE
è=ğ
SPI_DœeùiÚ_1Lše_Tx
))

	)

155 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

156 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

157 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ğ
SPI_Mode_Ma¡”
) || \

158 ((
MODE
è=ğ
SPI_Mode_SÏve
))

	)

167 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0800)

	)

168 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0000)

	)

169 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ğ
SPI_D©aSize_16b
) || \

170 ((
DATASIZE
è=ğ
SPI_D©aSize_8b
))

	)

179 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

180 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

181 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ğ
SPI_CPOL_Low
) || \

182 ((
CPOL
è=ğ
SPI_CPOL_High
))

	)

191 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

192 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

193 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ğ
SPI_CPHA_1Edge
) || \

194 ((
CPHA
è=ğ
SPI_CPHA_2Edge
))

	)

203 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

204 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

205 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ğ
SPI_NSS_Soá
) || \

206 ((
NSS
è=ğ
SPI_NSS_H¬d
))

	)

215 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

216 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

217 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

218 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

219 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

220 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

221 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

222 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

223 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
SPI_BaudR©eP»sÿËr_2
) || \

224 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_4
) || \

225 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_8
) || \

226 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_16
) || \

227 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_32
) || \

228 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_64
) || \

229 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_128
) || \

230 ((
PRESCALER
è=ğ
SPI_BaudR©eP»sÿËr_256
))

	)

239 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

240 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

241 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ğ
SPI_Fœ¡B™_MSB
) || \

242 ((
BIT
è=ğ
SPI_Fœ¡B™_LSB
))

	)

251 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

252 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

253 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

254 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

255 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ğ
I2S_Mode_SÏveTx
) || \

256 ((
MODE
è=ğ
I2S_Mode_SÏveRx
) || \

257 ((
MODE
è=ğ
I2S_Mode_Ma¡”Tx
)|| \

258 ((
MODE
è=ğ
I2S_Mode_Ma¡”Rx
))

	)

268 
	#I2S_Snd¬d_Phls
 ((
ušt16_t
)0x0000)

	)

269 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

270 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

271 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

272 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

273 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ğ
I2S_Snd¬d_Phls
) || \

274 ((
STANDARD
è=ğ
I2S_Snd¬d_MSB
) || \

275 ((
STANDARD
è=ğ
I2S_Snd¬d_LSB
) || \

276 ((
STANDARD
è=ğ
I2S_Snd¬d_PCMShÜt
) || \

277 ((
STANDARD
è=ğ
I2S_Snd¬d_PCMLÚg
))

	)

286 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

287 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

288 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

289 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

290 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ğ
I2S_D©aFÜm©_16b
) || \

291 ((
FORMAT
è=ğ
I2S_D©aFÜm©_16bex‹nded
) || \

292 ((
FORMAT
è=ğ
I2S_D©aFÜm©_24b
) || \

293 ((
FORMAT
è=ğ
I2S_D©aFÜm©_32b
))

	)

302 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

303 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

304 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ğ
I2S_MCLKOuut_EÇbË
) || \

305 ((
OUTPUT
è=ğ
I2S_MCLKOuut_Di§bË
))

	)

314 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

315 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

316 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

317 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

318 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

319 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

320 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

321 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

322 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

323 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

325 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ğ
I2S_AudioF»q_8k
) && \

326 ((
FREQ
è<ğ
I2S_AudioF»q_192k
)) || \

327 ((
FREQ
è=ğ
I2S_AudioF»q_DeçuÉ
))

	)

336 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

337 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

338 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ğ
I2S_CPOL_Low
) || \

339 ((
CPOL
è=ğ
I2S_CPOL_High
))

	)

348 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

349 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

350 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFFFCè=ğ0x00è&& ((DMAREQè!ğ0x00))

	)

359 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

360 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

361 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ğ
SPI_NSSIÁ”ÇlSoá_S‘
) || \

362 ((
INTERNAL
è=ğ
SPI_NSSIÁ”ÇlSoá_Re£t
))

	)

371 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

372 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

373 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ğ
SPI_CRC_Tx
è|| ((CRCè=ğ
SPI_CRC_Rx
))

	)

382 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

383 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

384 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ğ
SPI_DœeùiÚ_Rx
) || \

385 ((
DIRECTION
è=ğ
SPI_DœeùiÚ_Tx
))

	)

394 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

395 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

396 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

397 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

398 
	#SPI_I2S_IT_TIFRFE
 ((
ušt8_t
)0x58)

	)

400 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ğ
SPI_I2S_IT_TXE
) || \

401 ((
IT
è=ğ
SPI_I2S_IT_RXNE
) || \

402 ((
IT
è=ğ
SPI_I2S_IT_ERR
))

	)

404 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

405 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

406 
	#SPI_IT_CRCERR
 ((
ušt8_t
)0x54)

	)

408 
	#IS_SPI_I2S_CLEAR_IT
(
IT
è(((ITè=ğ
SPI_IT_CRCERR
))

	)

410 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ğ
SPI_I2S_IT_RXNE
)|| ((ITè=ğ
SPI_I2S_IT_TXE
) || \

411 ((
IT
è=ğ
SPI_IT_CRCERR
è|| ((ITè=ğ
SPI_IT_MODF
) || \

412 ((
IT
è=ğ
SPI_I2S_IT_OVR
è|| ((ITè=ğ
I2S_IT_UDR
) ||\

413 ((
IT
è=ğ
SPI_I2S_IT_TIFRFE
))

	)

422 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

423 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

424 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

425 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

426 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

427 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

428 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

429 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

430 
	#SPI_I2S_FLAG_TIFRFE
 ((
ušt16_t
)0x0100)

	)

432 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
è(((FLAGè=ğ
SPI_FLAG_CRCERR
))

	)

433 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ğ
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ğ
SPI_I2S_FLAG_OVR
) || \

434 ((
FLAG
è=ğ
SPI_FLAG_MODF
è|| ((FLAGè=ğ
SPI_FLAG_CRCERR
) || \

435 ((
FLAG
è=ğ
I2S_FLAG_UDR
è|| ((FLAGè=ğ
I2S_FLAG_CHSIDE
) || \

436 ((
FLAG
è=ğ
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ğ
SPI_I2S_FLAG_RXNE
)|| \

437 ((
FLAG
è=ğ
SPI_I2S_FLAG_TIFRFE
))

	)

446 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ğ0x1)

	)

455 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

456 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

457 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

458 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

459 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

460 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

461 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

462 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

463 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

464 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

465 
	#SPI_DeIn™
 
SPI_I2S_DeIn™


	)

466 
	#SPI_ITCÚfig
 
SPI_I2S_ITCÚfig


	)

467 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

468 
	#SPI_S’dD©a
 
SPI_I2S_S’dD©a


	)

469 
	#SPI_ReûiveD©a
 
SPI_I2S_ReûiveD©a


	)

470 
	#SPI_G‘FÏgStus
 
SPI_I2S_G‘FÏgStus


	)

471 
	#SPI_CË¬FÏg
 
SPI_I2S_CË¬FÏg


	)

472 
	#SPI_G‘ITStus
 
SPI_I2S_G‘ITStus


	)

473 
	#SPI_CË¬ITP’dšgB™
 
SPI_I2S_CË¬ITP’dšgB™


	)

486 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

489 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

490 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

491 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

492 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

493 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

494 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

495 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

496 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

497 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

498 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

499 
SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

501 
I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

504 
SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

505 
ušt16_t
 
SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
);

508 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

509 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

510 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

511 
ušt16_t
 
SPI_G‘CRCPŞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

514 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

517 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

518 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

519 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

520 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

521 
SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

523 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h

24 #iâdeà
__STM32F4xx_SYSCFG_H


25 
	#__STM32F4xx_SYSCFG_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

52 
	#EXTI_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

53 
	#EXTI_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

54 
	#EXTI_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

55 
	#EXTI_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

56 
	#EXTI_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

57 
	#EXTI_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

58 
	#EXTI_PÜtSourûGPIOG
 ((
ušt8_t
)0x06)

	)

59 
	#EXTI_PÜtSourûGPIOH
 ((
ušt8_t
)0x07)

	)

60 
	#EXTI_PÜtSourûGPIOI
 ((
ušt8_t
)0x08)

	)

62 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ğ
EXTI_PÜtSourûGPIOA
) || \

63 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOB
) || \

64 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOC
) || \

65 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOD
) || \

66 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOE
) || \

67 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOF
) || \

68 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOG
) || \

69 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOH
) || \

70 ((
PORTSOURCE
è=ğ
EXTI_PÜtSourûGPIOI
))

	)

79 
	#EXTI_PšSourû0
 ((
ušt8_t
)0x00)

	)

80 
	#EXTI_PšSourû1
 ((
ušt8_t
)0x01)

	)

81 
	#EXTI_PšSourû2
 ((
ušt8_t
)0x02)

	)

82 
	#EXTI_PšSourû3
 ((
ušt8_t
)0x03)

	)

83 
	#EXTI_PšSourû4
 ((
ušt8_t
)0x04)

	)

84 
	#EXTI_PšSourû5
 ((
ušt8_t
)0x05)

	)

85 
	#EXTI_PšSourû6
 ((
ušt8_t
)0x06)

	)

86 
	#EXTI_PšSourû7
 ((
ušt8_t
)0x07)

	)

87 
	#EXTI_PšSourû8
 ((
ušt8_t
)0x08)

	)

88 
	#EXTI_PšSourû9
 ((
ušt8_t
)0x09)

	)

89 
	#EXTI_PšSourû10
 ((
ušt8_t
)0x0A)

	)

90 
	#EXTI_PšSourû11
 ((
ušt8_t
)0x0B)

	)

91 
	#EXTI_PšSourû12
 ((
ušt8_t
)0x0C)

	)

92 
	#EXTI_PšSourû13
 ((
ušt8_t
)0x0D)

	)

93 
	#EXTI_PšSourû14
 ((
ušt8_t
)0x0E)

	)

94 
	#EXTI_PšSourû15
 ((
ušt8_t
)0x0F)

	)

95 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ğ
EXTI_PšSourû0
) || \

96 ((
PINSOURCE
è=ğ
EXTI_PšSourû1
) || \

97 ((
PINSOURCE
è=ğ
EXTI_PšSourû2
) || \

98 ((
PINSOURCE
è=ğ
EXTI_PšSourû3
) || \

99 ((
PINSOURCE
è=ğ
EXTI_PšSourû4
) || \

100 ((
PINSOURCE
è=ğ
EXTI_PšSourû5
) || \

101 ((
PINSOURCE
è=ğ
EXTI_PšSourû6
) || \

102 ((
PINSOURCE
è=ğ
EXTI_PšSourû7
) || \

103 ((
PINSOURCE
è=ğ
EXTI_PšSourû8
) || \

104 ((
PINSOURCE
è=ğ
EXTI_PšSourû9
) || \

105 ((
PINSOURCE
è=ğ
EXTI_PšSourû10
) || \

106 ((
PINSOURCE
è=ğ
EXTI_PšSourû11
) || \

107 ((
PINSOURCE
è=ğ
EXTI_PšSourû12
) || \

108 ((
PINSOURCE
è=ğ
EXTI_PšSourû13
) || \

109 ((
PINSOURCE
è=ğ
EXTI_PšSourû14
) || \

110 ((
PINSOURCE
è=ğ
EXTI_PšSourû15
))

	)

119 
	#SYSCFG_MemÜyRem­_FÏsh
 ((
ušt8_t
)0x00)

	)

120 
	#SYSCFG_MemÜyRem­_Sy¡emFÏsh
 ((
ušt8_t
)0x01)

	)

121 
	#SYSCFG_MemÜyRem­_FSMC
 ((
ušt8_t
)0x02)

	)

122 
	#SYSCFG_MemÜyRem­_SRAM
 ((
ušt8_t
)0x03)

	)

124 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
è(((REMAPè=ğ
SYSCFG_MemÜyRem­_FÏsh
) || \

125 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_Sy¡emFÏsh
) || \

126 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_SRAM
) || \

127 ((
REMAP
è=ğ
SYSCFG_MemÜyRem­_FSMC
))

	)

136 
	#SYSCFG_ETH_MedŸIÁ”çû_MII
 ((
ušt32_t
)0x00000000)

	)

137 
	#SYSCFG_ETH_MedŸIÁ”çû_RMII
 ((
ušt32_t
)0x00000001)

	)

139 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
è(((INTERFACEè=ğ
SYSCFG_ETH_MedŸIÁ”çû_MII
) || \

140 ((
INTERFACE
è=ğ
SYSCFG_ETH_MedŸIÁ”çû_RMII
))

	)

152 
SYSCFG_DeIn™
();

153 
SYSCFG_MemÜyRem­CÚfig
(
ušt8_t
 
SYSCFG_MemÜyRem­
);

154 
SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
);

155 
SYSCFG_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
SYSCFG_ETH_MedŸIÁ”çû
);

156 
SYSCFG_Com³n§tiÚC–lCmd
(
FunùiÚ®S‹
 
NewS‹
);

157 
FÏgStus
 
SYSCFG_G‘Com³n§tiÚC–lStus
();

159 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h

24 #iâdeà
__STM32F4xx_TIM_H


25 
	#__STM32F4xx_TIM_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

51 
ušt16_t
 
TIM_P»sÿËr
;

54 
ušt16_t
 
TIM_CouÁ”Mode
;

57 
ušt32_t
 
TIM_P”iod
;

61 
ušt16_t
 
TIM_ClockDivisiÚ
;

64 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

72 } 
	tTIM_TimeBa£In™Ty³Def
;

80 
ušt16_t
 
TIM_OCMode
;

83 
ušt16_t
 
TIM_OuutS‹
;

86 
ušt16_t
 
TIM_OuutNS‹
;

90 
ušt32_t
 
TIM_Pul£
;

93 
ušt16_t
 
TIM_OCPŞ¬™y
;

96 
ušt16_t
 
TIM_OCNPŞ¬™y
;

100 
ušt16_t
 
TIM_OCIdËS‹
;

104 
ušt16_t
 
TIM_OCNIdËS‹
;

107 } 
	tTIM_OCIn™Ty³Def
;

116 
ušt16_t
 
TIM_ChªÃl
;

119 
ušt16_t
 
TIM_ICPŞ¬™y
;

122 
ušt16_t
 
TIM_ICS–eùiÚ
;

125 
ušt16_t
 
TIM_ICP»sÿËr
;

128 
ušt16_t
 
TIM_ICF‹r
;

130 } 
	tTIM_ICIn™Ty³Def
;

140 
ušt16_t
 
TIM_OSSRS‹
;

143 
ušt16_t
 
TIM_OSSIS‹
;

146 
ušt16_t
 
TIM_LOCKLev–
;

149 
ušt16_t
 
TIM_D—dTime
;

153 
ušt16_t
 
TIM_B»ak
;

156 
ušt16_t
 
TIM_B»akPŞ¬™y
;

159 
ušt16_t
 
TIM_Autom©icOuut
;

161 } 
	tTIM_BDTRIn™Ty³Def
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
) || \

170 ((
PERIPH
è=ğ
TIM2
) || \

171 ((
PERIPH
è=ğ
TIM3
) || \

172 ((
PERIPH
è=ğ
TIM4
) || \

173 ((
PERIPH
è=ğ
TIM5
) || \

174 ((
PERIPH
è=ğ
TIM6
) || \

175 ((
PERIPH
è=ğ
TIM7
) || \

176 ((
PERIPH
è=ğ
TIM8
) || \

177 ((
PERIPH
è=ğ
TIM9
) || \

178 ((
PERIPH
è=ğ
TIM10
) || \

179 ((
PERIPH
è=ğ
TIM11
) || \

180 ((
PERIPH
è=ğ
TIM12
) || \

181 (((
PERIPH
è=ğ
TIM13
) || \

182 ((
PERIPH
è=ğ
TIM14
)))

	)

184 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
) || \

185 ((
PERIPH
è=ğ
TIM2
) || \

186 ((
PERIPH
è=ğ
TIM3
) || \

187 ((
PERIPH
è=ğ
TIM4
) || \

188 ((
PERIPH
è=ğ
TIM5
) || \

189 ((
PERIPH
è=ğ
TIM8
) || \

190 ((
PERIPH
è=ğ
TIM9
) || \

191 ((
PERIPH
è=ğ
TIM10
) || \

192 ((
PERIPH
è=ğ
TIM11
) || \

193 ((
PERIPH
è=ğ
TIM12
) || \

194 ((
PERIPH
è=ğ
TIM13
) || \

195 ((
PERIPH
è=ğ
TIM14
))

	)

198 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
) || \

199 ((
PERIPH
è=ğ
TIM2
) || \

200 ((
PERIPH
è=ğ
TIM3
) || \

201 ((
PERIPH
è=ğ
TIM4
) || \

202 ((
PERIPH
è=ğ
TIM5
) || \

203 ((
PERIPH
è=ğ
TIM8
) || \

204 ((
PERIPH
è=ğ
TIM9
) || \

205 ((
PERIPH
è=ğ
TIM12
))

	)

207 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
) || \

208 ((
PERIPH
è=ğ
TIM2
) || \

209 ((
PERIPH
è=ğ
TIM3
) || \

210 ((
PERIPH
è=ğ
TIM4
) || \

211 ((
PERIPH
è=ğ
TIM5
) || \

212 ((
PERIPH
è=ğ
TIM8
))

	)

214 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
) || \

215 ((
PERIPH
è=ğ
TIM8
))

	)

217 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ğ
TIM1
) || \

218 ((
PERIPH
è=ğ
TIM2
) || \

219 ((
PERIPH
è=ğ
TIM3
) || \

220 ((
PERIPH
è=ğ
TIM4
) || \

221 ((
PERIPH
è=ğ
TIM5
) || \

222 ((
PERIPH
è=ğ
TIM6
) || \

223 ((
PERIPH
è=ğ
TIM7
) || \

224 ((
PERIPH
è=ğ
TIM8
))

	)

226 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMxè=ğ
TIM2
) || \

227 ((
TIMx
è=ğ
TIM5
) || \

228 ((
TIMx
è=ğ
TIM11
))

	)

234 
	#TIM_OCMode_Timšg
 ((
ušt16_t
)0x0000)

	)

235 
	#TIM_OCMode_Aùive
 ((
ušt16_t
)0x0010)

	)

236 
	#TIM_OCMode_IÇùive
 ((
ušt16_t
)0x0020)

	)

237 
	#TIM_OCMode_ToggË
 ((
ušt16_t
)0x0030)

	)

238 
	#TIM_OCMode_PWM1
 ((
ušt16_t
)0x0060)

	)

239 
	#TIM_OCMode_PWM2
 ((
ušt16_t
)0x0070)

	)

240 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ğ
TIM_OCMode_Timšg
) || \

241 ((
MODE
è=ğ
TIM_OCMode_Aùive
) || \

242 ((
MODE
è=ğ
TIM_OCMode_IÇùive
) || \

243 ((
MODE
è=ğ
TIM_OCMode_ToggË
)|| \

244 ((
MODE
è=ğ
TIM_OCMode_PWM1
) || \

245 ((
MODE
è=ğ
TIM_OCMode_PWM2
))

	)

246 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ğ
TIM_OCMode_Timšg
) || \

247 ((
MODE
è=ğ
TIM_OCMode_Aùive
) || \

248 ((
MODE
è=ğ
TIM_OCMode_IÇùive
) || \

249 ((
MODE
è=ğ
TIM_OCMode_ToggË
)|| \

250 ((
MODE
è=ğ
TIM_OCMode_PWM1
) || \

251 ((
MODE
è=ğ
TIM_OCMode_PWM2
) || \

252 ((
MODE
è=ğ
TIM_FÜûdAùiÚ_Aùive
) || \

253 ((
MODE
è=ğ
TIM_FÜûdAùiÚ_InAùive
))

	)

262 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

263 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

264 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ğ
TIM_OPMode_SšgË
) || \

265 ((
MODE
è=ğ
TIM_OPMode_R•‘™ive
))

	)

274 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

275 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

276 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

277 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

279 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
) || \

280 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
) || \

281 ((
CHANNEL
è=ğ
TIM_ChªÃl_3
) || \

282 ((
CHANNEL
è=ğ
TIM_ChªÃl_4
))

	)

284 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
) || \

285 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
))

	)

286 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ğ
TIM_ChªÃl_1
) || \

287 ((
CHANNEL
è=ğ
TIM_ChªÃl_2
) || \

288 ((
CHANNEL
è=ğ
TIM_ChªÃl_3
))

	)

297 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

298 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

299 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

300 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ğ
TIM_CKD_DIV1
) || \

301 ((
DIV
è=ğ
TIM_CKD_DIV2
) || \

302 ((
DIV
è=ğ
TIM_CKD_DIV4
))

	)

311 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

312 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

313 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

314 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

315 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

316 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ğ
TIM_CouÁ”Mode_Up
) || \

317 ((
MODE
è=ğ
TIM_CouÁ”Mode_Down
) || \

318 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

319 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

320 ((
MODE
è=ğ
TIM_CouÁ”Mode_C’‹rAligÃd3
))

	)

329 
	#TIM_OCPŞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

330 
	#TIM_OCPŞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

331 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_OCPŞ¬™y_High
) || \

332 ((
POLARITY
è=ğ
TIM_OCPŞ¬™y_Low
))

	)

341 
	#TIM_OCNPŞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

342 
	#TIM_OCNPŞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

343 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_OCNPŞ¬™y_High
) || \

344 ((
POLARITY
è=ğ
TIM_OCNPŞ¬™y_Low
))

	)

353 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

354 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

355 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ğ
TIM_OuutS‹_Di§bË
) || \

356 ((
STATE
è=ğ
TIM_OuutS‹_EÇbË
))

	)

365 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

366 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

367 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ğ
TIM_OuutNS‹_Di§bË
) || \

368 ((
STATE
è=ğ
TIM_OuutNS‹_EÇbË
))

	)

377 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

378 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

379 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ğ
TIM_CCx_EÇbË
) || \

380 ((
CCX
è=ğ
TIM_CCx_Di§bË
))

	)

389 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

390 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

391 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ğ
TIM_CCxN_EÇbË
) || \

392 ((
CCXN
è=ğ
TIM_CCxN_Di§bË
))

	)

401 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

402 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

403 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ğ
TIM_B»ak_EÇbË
) || \

404 ((
STATE
è=ğ
TIM_B»ak_Di§bË
))

	)

413 
	#TIM_B»akPŞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

414 
	#TIM_B»akPŞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

415 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_B»akPŞ¬™y_Low
) || \

416 ((
POLARITY
è=ğ
TIM_B»akPŞ¬™y_High
))

	)

425 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

426 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

427 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ğ
TIM_Autom©icOuut_EÇbË
) || \

428 ((
STATE
è=ğ
TIM_Autom©icOuut_Di§bË
))

	)

437 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

438 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

439 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

440 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

441 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ğ
TIM_LOCKLev–_OFF
) || \

442 ((
LEVEL
è=ğ
TIM_LOCKLev–_1
) || \

443 ((
LEVEL
è=ğ
TIM_LOCKLev–_2
) || \

444 ((
LEVEL
è=ğ
TIM_LOCKLev–_3
))

	)

453 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

454 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

455 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ğ
TIM_OSSIS‹_EÇbË
) || \

456 ((
STATE
è=ğ
TIM_OSSIS‹_Di§bË
))

	)

465 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

466 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

467 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ğ
TIM_OSSRS‹_EÇbË
) || \

468 ((
STATE
è=ğ
TIM_OSSRS‹_Di§bË
))

	)

477 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

478 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

479 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ğ
TIM_OCIdËS‹_S‘
) || \

480 ((
STATE
è=ğ
TIM_OCIdËS‹_Re£t
))

	)

489 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

490 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

491 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ğ
TIM_OCNIdËS‹_S‘
) || \

492 ((
STATE
è=ğ
TIM_OCNIdËS‹_Re£t
))

	)

501 
	#TIM_ICPŞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

502 
	#TIM_ICPŞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

503 
	#TIM_ICPŞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

504 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_ICPŞ¬™y_Risšg
) || \

505 ((
POLARITY
è=ğ
TIM_ICPŞ¬™y_F®lšg
)|| \

506 ((
POLARITY
è=ğ
TIM_ICPŞ¬™y_BÙhEdge
))

	)

515 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

517 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

519 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

520 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_ICS–eùiÚ_DœeùTI
) || \

521 ((
SELECTION
è=ğ
TIM_ICS–eùiÚ_IndœeùTI
) || \

522 ((
SELECTION
è=ğ
TIM_ICS–eùiÚ_TRC
))

	)

531 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

532 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

533 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

534 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

535 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
TIM_ICPSC_DIV1
) || \

536 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV2
) || \

537 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV4
) || \

538 ((
PRESCALER
è=ğ
TIM_ICPSC_DIV8
))

	)

547 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

548 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

549 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

550 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

551 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

552 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

553 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

554 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

555 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ğ0x0000è&& ((ITè!ğ0x0000))

	)

557 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ğ
TIM_IT_Upd©e
) || \

558 ((
IT
è=ğ
TIM_IT_CC1
) || \

559 ((
IT
è=ğ
TIM_IT_CC2
) || \

560 ((
IT
è=ğ
TIM_IT_CC3
) || \

561 ((
IT
è=ğ
TIM_IT_CC4
) || \

562 ((
IT
è=ğ
TIM_IT_COM
) || \

563 ((
IT
è=ğ
TIM_IT_Trigg”
) || \

564 ((
IT
è=ğ
TIM_IT_B»ak
))

	)

573 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

574 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

575 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

576 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

577 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

578 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

579 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

580 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

581 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

582 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

583 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

584 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

585 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

586 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

587 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

588 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

589 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

590 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

591 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

592 
	#TIM_DMABa£_OR
 ((
ušt16_t
)0x0013)

	)

593 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ğ
TIM_DMABa£_CR1
) || \

594 ((
BASE
è=ğ
TIM_DMABa£_CR2
) || \

595 ((
BASE
è=ğ
TIM_DMABa£_SMCR
) || \

596 ((
BASE
è=ğ
TIM_DMABa£_DIER
) || \

597 ((
BASE
è=ğ
TIM_DMABa£_SR
) || \

598 ((
BASE
è=ğ
TIM_DMABa£_EGR
) || \

599 ((
BASE
è=ğ
TIM_DMABa£_CCMR1
) || \

600 ((
BASE
è=ğ
TIM_DMABa£_CCMR2
) || \

601 ((
BASE
è=ğ
TIM_DMABa£_CCER
) || \

602 ((
BASE
è=ğ
TIM_DMABa£_CNT
) || \

603 ((
BASE
è=ğ
TIM_DMABa£_PSC
) || \

604 ((
BASE
è=ğ
TIM_DMABa£_ARR
) || \

605 ((
BASE
è=ğ
TIM_DMABa£_RCR
) || \

606 ((
BASE
è=ğ
TIM_DMABa£_CCR1
) || \

607 ((
BASE
è=ğ
TIM_DMABa£_CCR2
) || \

608 ((
BASE
è=ğ
TIM_DMABa£_CCR3
) || \

609 ((
BASE
è=ğ
TIM_DMABa£_CCR4
) || \

610 ((
BASE
è=ğ
TIM_DMABa£_BDTR
) || \

611 ((
BASE
è=ğ
TIM_DMABa£_DCR
) || \

612 ((
BASE
è=ğ
TIM_DMABa£_OR
))

	)

621 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

622 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

623 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

624 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

625 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

626 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

627 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

628 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

629 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

630 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

631 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

632 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

633 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

634 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

635 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

636 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

637 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

638 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

639 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ğ
TIM_DMABur¡L’gth_1T¿nsãr
) || \

640 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

641 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

642 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

643 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

644 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

645 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

646 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

647 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

648 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

649 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

650 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

651 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

652 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

653 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

654 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

655 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

656 ((
LENGTH
è=ğ
TIM_DMABur¡L’gth_18T¿nsãrs
))

	)

665 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

666 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

667 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

668 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

669 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

670 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

671 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

672 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ğ0x0000è&& ((SOURCEè!ğ0x0000))

	)

682 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

683 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

684 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

685 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

686 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
TIM_ExtTRGPSC_OFF
) || \

687 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV2
) || \

688 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV4
) || \

689 ((
PRESCALER
è=ğ
TIM_ExtTRGPSC_DIV8
))

	)

698 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

699 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

700 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

701 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

702 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

703 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

704 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

705 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

706 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_TS_ITR0
) || \

707 ((
SELECTION
è=ğ
TIM_TS_ITR1
) || \

708 ((
SELECTION
è=ğ
TIM_TS_ITR2
) || \

709 ((
SELECTION
è=ğ
TIM_TS_ITR3
) || \

710 ((
SELECTION
è=ğ
TIM_TS_TI1F_ED
) || \

711 ((
SELECTION
è=ğ
TIM_TS_TI1FP1
) || \

712 ((
SELECTION
è=ğ
TIM_TS_TI2FP2
) || \

713 ((
SELECTION
è=ğ
TIM_TS_ETRF
))

	)

714 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ğ
TIM_TS_ITR0
) || \

715 ((
SELECTION
è=ğ
TIM_TS_ITR1
) || \

716 ((
SELECTION
è=ğ
TIM_TS_ITR2
) || \

717 ((
SELECTION
è=ğ
TIM_TS_ITR3
))

	)

726 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

727 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

728 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

737 
	#TIM_ExtTRGPŞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

738 
	#TIM_ExtTRGPŞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

739 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ğ
TIM_ExtTRGPŞ¬™y_Inv”‹d
) || \

740 ((
POLARITY
è=ğ
TIM_ExtTRGPŞ¬™y_NÚInv”‹d
))

	)

749 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

750 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

751 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ğ
TIM_PSCR–ßdMode_Upd©e
) || \

752 ((
RELOAD
è=ğ
TIM_PSCR–ßdMode_ImmedŸ‹
))

	)

761 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

762 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

763 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ğ
TIM_FÜûdAùiÚ_Aùive
) || \

764 ((
ACTION
è=ğ
TIM_FÜûdAùiÚ_InAùive
))

	)

773 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

774 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

775 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

776 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ğ
TIM_Encod”Mode_TI1
) || \

777 ((
MODE
è=ğ
TIM_Encod”Mode_TI2
) || \

778 ((
MODE
è=ğ
TIM_Encod”Mode_TI12
))

	)

788 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

789 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

790 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

791 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

792 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

793 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

794 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

795 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

796 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFF00è=ğ0x0000è&& ((SOURCEè!ğ0x0000))

	)

806 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

809 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

810 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ğ
TIM_Upd©eSourû_Glob®
) || \

811 ((
SOURCE
è=ğ
TIM_Upd©eSourû_ReguÏr
))

	)

820 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

821 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

822 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ğ
TIM_OCP»lßd_EÇbË
) || \

823 ((
STATE
è=ğ
TIM_OCP»lßd_Di§bË
))

	)

832 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

833 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

834 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ğ
TIM_OCFa¡_EÇbË
) || \

835 ((
STATE
è=ğ
TIM_OCFa¡_Di§bË
))

	)

845 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

846 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

847 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ğ
TIM_OCCË¬_EÇbË
) || \

848 ((
STATE
è=ğ
TIM_OCCË¬_Di§bË
))

	)

857 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

858 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

859 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

860 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

861 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

862 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

863 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

864 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

865 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ğ
TIM_TRGOSourû_Re£t
) || \

866 ((
SOURCE
è=ğ
TIM_TRGOSourû_EÇbË
) || \

867 ((
SOURCE
è=ğ
TIM_TRGOSourû_Upd©e
) || \

868 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC1
) || \

869 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC1Ref
) || \

870 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC2Ref
) || \

871 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC3Ref
) || \

872 ((
SOURCE
è=ğ
TIM_TRGOSourû_OC4Ref
))

	)

881 
	#TIM_SÏveMode_Re£t
 ((
ušt16_t
)0x0004)

	)

882 
	#TIM_SÏveMode_G©ed
 ((
ušt16_t
)0x0005)

	)

883 
	#TIM_SÏveMode_Trigg”
 ((
ušt16_t
)0x0006)

	)

884 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt16_t
)0x0007)

	)

885 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ğ
TIM_SÏveMode_Re£t
) || \

886 ((
MODE
è=ğ
TIM_SÏveMode_G©ed
) || \

887 ((
MODE
è=ğ
TIM_SÏveMode_Trigg”
) || \

888 ((
MODE
è=ğ
TIM_SÏveMode_Ex‹º®1
))

	)

897 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

898 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

899 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ğ
TIM_Ma¡”SÏveMode_EÇbË
) || \

900 ((
STATE
è=ğ
TIM_Ma¡”SÏveMode_Di§bË
))

	)

908 
	#TIM2_TIM8_TRGO
 ((
ušt16_t
)0x0000)

	)

909 
	#TIM2_ETH_PTP
 ((
ušt16_t
)0x0400)

	)

910 
	#TIM2_USBFS_SOF
 ((
ušt16_t
)0x0800)

	)

911 
	#TIM2_USBHS_SOF
 ((
ušt16_t
)0x0C00)

	)

913 
	#TIM5_GPIO
 ((
ušt16_t
)0x0000)

	)

914 
	#TIM5_LSI
 ((
ušt16_t
)0x0040)

	)

915 
	#TIM5_LSE
 ((
ušt16_t
)0x0080)

	)

916 
	#TIM5_RTC
 ((
ušt16_t
)0x00C0)

	)

918 
	#TIM11_GPIO
 ((
ušt16_t
)0x0000)

	)

919 
	#TIM11_HSE
 ((
ušt16_t
)0x0002)

	)

921 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ğ
TIM2_TIM8_TRGO
)||\

922 ((
TIM_REMAP
è=ğ
TIM2_ETH_PTP
)||\

923 ((
TIM_REMAP
è=ğ
TIM2_USBFS_SOF
)||\

924 ((
TIM_REMAP
è=ğ
TIM2_USBHS_SOF
)||\

925 ((
TIM_REMAP
è=ğ
TIM5_GPIO
)||\

926 ((
TIM_REMAP
è=ğ
TIM5_LSI
)||\

927 ((
TIM_REMAP
è=ğ
TIM5_LSE
)||\

928 ((
TIM_REMAP
è=ğ
TIM5_RTC
)||\

929 ((
TIM_REMAP
è=ğ
TIM11_GPIO
)||\

930 ((
TIM_REMAP
è=ğ
TIM11_HSE
))

	)

939 
	#TIM_FLAG_Upd©e
 ((
ušt16_t
)0x0001)

	)

940 
	#TIM_FLAG_CC1
 ((
ušt16_t
)0x0002)

	)

941 
	#TIM_FLAG_CC2
 ((
ušt16_t
)0x0004)

	)

942 
	#TIM_FLAG_CC3
 ((
ušt16_t
)0x0008)

	)

943 
	#TIM_FLAG_CC4
 ((
ušt16_t
)0x0010)

	)

944 
	#TIM_FLAG_COM
 ((
ušt16_t
)0x0020)

	)

945 
	#TIM_FLAG_Trigg”
 ((
ušt16_t
)0x0040)

	)

946 
	#TIM_FLAG_B»ak
 ((
ušt16_t
)0x0080)

	)

947 
	#TIM_FLAG_CC1OF
 ((
ušt16_t
)0x0200)

	)

948 
	#TIM_FLAG_CC2OF
 ((
ušt16_t
)0x0400)

	)

949 
	#TIM_FLAG_CC3OF
 ((
ušt16_t
)0x0800)

	)

950 
	#TIM_FLAG_CC4OF
 ((
ušt16_t
)0x1000)

	)

951 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ğ
TIM_FLAG_Upd©e
) || \

952 ((
FLAG
è=ğ
TIM_FLAG_CC1
) || \

953 ((
FLAG
è=ğ
TIM_FLAG_CC2
) || \

954 ((
FLAG
è=ğ
TIM_FLAG_CC3
) || \

955 ((
FLAG
è=ğ
TIM_FLAG_CC4
) || \

956 ((
FLAG
è=ğ
TIM_FLAG_COM
) || \

957 ((
FLAG
è=ğ
TIM_FLAG_Trigg”
) || \

958 ((
FLAG
è=ğ
TIM_FLAG_B»ak
) || \

959 ((
FLAG
è=ğ
TIM_FLAG_CC1OF
) || \

960 ((
FLAG
è=ğ
TIM_FLAG_CC2OF
) || \

961 ((
FLAG
è=ğ
TIM_FLAG_CC3OF
) || \

962 ((
FLAG
è=ğ
TIM_FLAG_CC4OF
))

	)

972 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ğ0xF)

	)

981 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ğ0xF)

	)

990 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

991 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

992 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

993 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

994 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

995 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

996 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

997 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

998 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

999 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1000 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1001 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1002 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1003 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1004 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1005 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1006 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1007 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1020 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1021 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1022 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1023 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1024 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1025 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
);

1026 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
);

1027 
ušt32_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1028 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1029 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1030 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1031 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1032 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1033 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1034 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1037 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1038 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1039 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1040 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1041 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1042 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
);

1043 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
);

1044 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
);

1045 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
);

1046 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
);

1047 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1048 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1049 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1050 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1051 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1052 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1053 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1054 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1055 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1056 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1057 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1058 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1059 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1060 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1061 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1062 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1063 
TIM_OC1PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1064 
TIM_OC1NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1065 
TIM_OC2PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1066 
TIM_OC2NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1067 
TIM_OC3PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1068 
TIM_OC3NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
);

1069 
TIM_OC4PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
);

1070 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1071 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1074 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1075 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1076 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1077 
ušt32_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1078 
ušt32_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1079 
ušt32_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1080 
ušt32_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1081 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1082 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1083 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1084 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1087 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1088 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1089 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1090 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1091 
TIM_CCP»lßdCÚŒŞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1094 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1095 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1096 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1097 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1098 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1099 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1100 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1101 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1102 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1105 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1106 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1107 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1108 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
ICF‹r
);

1109 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPŞ¬™y
,

1110 
ušt16_t
 
ExtTRGF‹r
);

1111 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1112 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
);

1115 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1116 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1117 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
);

1118 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1119 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPŞ¬™y
,

1120 
ušt16_t
 
ExtTRGF‹r
);

1123 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1124 
ušt16_t
 
TIM_IC1PŞ¬™y
, ušt16_ˆ
TIM_IC2PŞ¬™y
);

1125 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1128 
TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
);

1130 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h

24 #iâdeà
__STM32F4xx_USART_H


25 
	#__STM32F4xx_USART_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

50 
ušt32_t
 
USART_BaudR©e
;

56 
ušt16_t
 
USART_WÜdL’gth
;

59 
ušt16_t
 
USART_StİB™s
;

62 
ušt16_t
 
USART_P¬™y
;

69 
ušt16_t
 
USART_Mode
;

72 
ušt16_t
 
USART_H¬dw¬eFlowCÚŒŞ
;

75 } 
	tUSART_In™Ty³Def
;

84 
ušt16_t
 
USART_Clock
;

87 
ušt16_t
 
USART_CPOL
;

90 
ušt16_t
 
USART_CPHA
;

93 
ušt16_t
 
USART_La¡B™
;

96 } 
	tUSART_ClockIn™Ty³Def
;

104 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ğ
USART1
) || \

105 ((
PERIPH
è=ğ
USART2
) || \

106 ((
PERIPH
è=ğ
USART3
) || \

107 ((
PERIPH
è=ğ
UART4
) || \

108 ((
PERIPH
è=ğ
UART5
) || \

109 ((
PERIPH
è=ğ
USART6
))

	)

111 
	#IS_USART_1236_PERIPH
(
PERIPH
è(((PERIPHè=ğ
USART1
) || \

112 ((
PERIPH
è=ğ
USART2
) || \

113 ((
PERIPH
è=ğ
USART3
) || \

114 ((
PERIPH
è=ğ
USART6
))

	)

120 
	#USART_WÜdL’gth_8b
 ((
ušt16_t
)0x0000)

	)

121 
	#USART_WÜdL’gth_9b
 ((
ušt16_t
)0x1000)

	)

123 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ğ
USART_WÜdL’gth_8b
) || \

124 ((
LENGTH
è=ğ
USART_WÜdL’gth_9b
))

	)

133 
	#USART_StİB™s_1
 ((
ušt16_t
)0x0000)

	)

134 
	#USART_StİB™s_0_5
 ((
ušt16_t
)0x1000)

	)

135 
	#USART_StİB™s_2
 ((
ušt16_t
)0x2000)

	)

136 
	#USART_StİB™s_1_5
 ((
ušt16_t
)0x3000)

	)

137 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ğ
USART_StİB™s_1
) || \

138 ((
STOPBITS
è=ğ
USART_StİB™s_0_5
) || \

139 ((
STOPBITS
è=ğ
USART_StİB™s_2
) || \

140 ((
STOPBITS
è=ğ
USART_StİB™s_1_5
))

	)

149 
	#USART_P¬™y_No
 ((
ušt16_t
)0x0000)

	)

150 
	#USART_P¬™y_Ev’
 ((
ušt16_t
)0x0400)

	)

151 
	#USART_P¬™y_Odd
 ((
ušt16_t
)0x0600)

	)

152 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ğ
USART_P¬™y_No
) || \

153 ((
PARITY
è=ğ
USART_P¬™y_Ev’
) || \

154 ((
PARITY
è=ğ
USART_P¬™y_Odd
))

	)

163 
	#USART_Mode_Rx
 ((
ušt16_t
)0x0004)

	)

164 
	#USART_Mode_Tx
 ((
ušt16_t
)0x0008)

	)

165 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt16_t
)0xFFF3è=ğ0x00è&& ((MODEè!ğ(ušt16_t)0x00))

	)

173 
	#USART_H¬dw¬eFlowCÚŒŞ_NÚe
 ((
ušt16_t
)0x0000)

	)

174 
	#USART_H¬dw¬eFlowCÚŒŞ_RTS
 ((
ušt16_t
)0x0100)

	)

175 
	#USART_H¬dw¬eFlowCÚŒŞ_CTS
 ((
ušt16_t
)0x0200)

	)

176 
	#USART_H¬dw¬eFlowCÚŒŞ_RTS_CTS
 ((
ušt16_t
)0x0300)

	)

177 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

178 (((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_NÚe
) || \

179 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_RTS
) || \

180 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_CTS
) || \

181 ((
CONTROL
è=ğ
USART_H¬dw¬eFlowCÚŒŞ_RTS_CTS
))

	)

189 
	#USART_Clock_Di§bË
 ((
ušt16_t
)0x0000)

	)

190 
	#USART_Clock_EÇbË
 ((
ušt16_t
)0x0800)

	)

191 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ğ
USART_Clock_Di§bË
) || \

192 ((
CLOCK
è=ğ
USART_Clock_EÇbË
))

	)

201 
	#USART_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

202 
	#USART_CPOL_High
 ((
ušt16_t
)0x0400)

	)

203 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ğ
USART_CPOL_Low
è|| ((CPOLè=ğ
USART_CPOL_High
))

	)

213 
	#USART_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

214 
	#USART_CPHA_2Edge
 ((
ušt16_t
)0x0200)

	)

215 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ğ
USART_CPHA_1Edge
è|| ((CPHAè=ğ
USART_CPHA_2Edge
))

	)

225 
	#USART_La¡B™_Di§bË
 ((
ušt16_t
)0x0000)

	)

226 
	#USART_La¡B™_EÇbË
 ((
ušt16_t
)0x0100)

	)

227 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ğ
USART_La¡B™_Di§bË
) || \

228 ((
LASTBIT
è=ğ
USART_La¡B™_EÇbË
))

	)

237 
	#USART_IT_PE
 ((
ušt16_t
)0x0028)

	)

238 
	#USART_IT_TXE
 ((
ušt16_t
)0x0727)

	)

239 
	#USART_IT_TC
 ((
ušt16_t
)0x0626)

	)

240 
	#USART_IT_RXNE
 ((
ušt16_t
)0x0525)

	)

241 
	#USART_IT_IDLE
 ((
ušt16_t
)0x0424)

	)

242 
	#USART_IT_LBD
 ((
ušt16_t
)0x0846)

	)

243 
	#USART_IT_CTS
 ((
ušt16_t
)0x096A)

	)

244 
	#USART_IT_ERR
 ((
ušt16_t
)0x0060)

	)

245 
	#USART_IT_ORE
 ((
ušt16_t
)0x0360)

	)

246 
	#USART_IT_NE
 ((
ušt16_t
)0x0260)

	)

247 
	#USART_IT_FE
 ((
ušt16_t
)0x0160)

	)

248 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ğ
USART_IT_PE
è|| ((ITè=ğ
USART_IT_TXE
) || \

249 ((
IT
è=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
) || \

250 ((
IT
è=ğ
USART_IT_IDLE
è|| ((ITè=ğ
USART_IT_LBD
) || \

251 ((
IT
è=ğ
USART_IT_CTS
è|| ((ITè=ğ
USART_IT_ERR
))

	)

252 
	#IS_USART_GET_IT
(
IT
è(((ITè=ğ
USART_IT_PE
è|| ((ITè=ğ
USART_IT_TXE
) || \

253 ((
IT
è=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
) || \

254 ((
IT
è=ğ
USART_IT_IDLE
è|| ((ITè=ğ
USART_IT_LBD
) || \

255 ((
IT
è=ğ
USART_IT_CTS
è|| ((ITè=ğ
USART_IT_ORE
) || \

256 ((
IT
è=ğ
USART_IT_NE
è|| ((ITè=ğ
USART_IT_FE
))

	)

257 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ğ
USART_IT_TC
è|| ((ITè=ğ
USART_IT_RXNE
) || \

258 ((
IT
è=ğ
USART_IT_LBD
è|| ((ITè=ğ
USART_IT_CTS
))

	)

267 
	#USART_DMAReq_Tx
 ((
ušt16_t
)0x0080)

	)

268 
	#USART_DMAReq_Rx
 ((
ušt16_t
)0x0040)

	)

269 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFF3Fè=ğ0x00è&& ((DMAREQè!ğ(ušt16_t)0x00))

	)

279 
	#USART_WakeUp_IdËLše
 ((
ušt16_t
)0x0000)

	)

280 
	#USART_WakeUp_Add»ssM¬k
 ((
ušt16_t
)0x0800)

	)

281 
	#IS_USART_WAKEUP
(
WAKEUP
è(((WAKEUPè=ğ
USART_WakeUp_IdËLše
) || \

282 ((
WAKEUP
è=ğ
USART_WakeUp_Add»ssM¬k
))

	)

291 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt16_t
)0x0000)

	)

292 
	#USART_LINB»akD‘eùL’gth_11b
 ((
ušt16_t
)0x0020)

	)

293 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

294 (((
LENGTH
è=ğ
USART_LINB»akD‘eùL’gth_10b
) || \

295 ((
LENGTH
è=ğ
USART_LINB»akD‘eùL’gth_11b
))

	)

304 
	#USART_IrDAMode_LowPow”
 ((
ušt16_t
)0x0004)

	)

305 
	#USART_IrDAMode_NÜm®
 ((
ušt16_t
)0x0000)

	)

306 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ğ
USART_IrDAMode_LowPow”
) || \

307 ((
MODE
è=ğ
USART_IrDAMode_NÜm®
))

	)

316 
	#USART_FLAG_CTS
 ((
ušt16_t
)0x0200)

	)

317 
	#USART_FLAG_LBD
 ((
ušt16_t
)0x0100)

	)

318 
	#USART_FLAG_TXE
 ((
ušt16_t
)0x0080)

	)

319 
	#USART_FLAG_TC
 ((
ušt16_t
)0x0040)

	)

320 
	#USART_FLAG_RXNE
 ((
ušt16_t
)0x0020)

	)

321 
	#USART_FLAG_IDLE
 ((
ušt16_t
)0x0010)

	)

322 
	#USART_FLAG_ORE
 ((
ušt16_t
)0x0008)

	)

323 
	#USART_FLAG_NE
 ((
ušt16_t
)0x0004)

	)

324 
	#USART_FLAG_FE
 ((
ušt16_t
)0x0002)

	)

325 
	#USART_FLAG_PE
 ((
ušt16_t
)0x0001)

	)

326 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ğ
USART_FLAG_PE
è|| ((FLAGè=ğ
USART_FLAG_TXE
) || \

327 ((
FLAG
è=ğ
USART_FLAG_TC
è|| ((FLAGè=ğ
USART_FLAG_RXNE
) || \

328 ((
FLAG
è=ğ
USART_FLAG_IDLE
è|| ((FLAGè=ğ
USART_FLAG_LBD
) || \

329 ((
FLAG
è=ğ
USART_FLAG_CTS
è|| ((FLAGè=ğ
USART_FLAG_ORE
) || \

330 ((
FLAG
è=ğ
USART_FLAG_NE
è|| ((FLAGè=ğ
USART_FLAG_FE
))

	)

332 
	#IS_USART_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFC9Fè=ğ0x00è&& ((FLAGè!ğ(ušt16_t)0x00))

	)

334 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 7500001))

	)

335 
	#IS_USART_ADDRESS
(
ADDRESS
è((ADDRESSè<ğ0xF)

	)

336 
	#IS_USART_DATA
(
DATA
è((DATAè<ğ0x1FF)

	)

350 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

353 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

354 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

355 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

356 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

357 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

358 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

359 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

360 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

363 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

364 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

367 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

368 
USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
);

369 
USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

372 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
);

373 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

374 
USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
);

377 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

380 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

381 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

382 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

385 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
);

386 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

389 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

392 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

393 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

394 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

395 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

396 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

398 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h

24 #iâdeà
__STM32F4xx_WWDG_H


25 
	#__STM32F4xx_WWDG_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

53 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

54 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

55 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

56 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

57 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ğ
WWDG_P»sÿËr_1
) || \

58 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_2
) || \

59 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_4
) || \

60 ((
PRESCALER
è=ğ
WWDG_P»sÿËr_8
))

	)

61 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ğ0x7F)

	)

62 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ğ0x40è&& ((COUNTERè<ğ0x7F))

	)

76 
WWDG_DeIn™
();

79 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

80 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

81 
WWDG_EÇbËIT
();

82 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

85 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

88 
FÏgStus
 
WWDG_G‘FÏgStus
();

89 
WWDG_CË¬FÏg
();

91 #ifdeà
__ılu¥lus


	@libstm/STM32F4xx_StdPeriph_Driver/src/misc.c

70 
	~"misc.h
"

83 
	#AIRCR_VECTKEY_MASK
 ((
ušt32_t
)0x05FA0000)

	)

112 
	$NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
)

115 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriÜ™yGroup
));

118 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriÜ™yGroup
;

119 
	}
}

130 
	$NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
)

132 
ušt8_t
 
tmµriÜ™y
 = 0x00, 
tmµ»
 = 0x00, 
tmpsub
 = 0x0F;

135 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
));

136 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
));

137 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
));

139 ià(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
 !ğ
DISABLE
)

142 
tmµriÜ™y
 = (0x700 - ((
SCB
->
AIRCR
è& (
ušt32_t
)0x700))>> 0x08;

143 
tmµ»
 = (0x4 - 
tmµriÜ™y
);

144 
tmpsub
 =mpsub >> 
tmµriÜ™y
;

146 
tmµriÜ™y
 = 
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 << 
tmµ»
;

147 
tmµriÜ™y
 |ğ(
ušt8_t
)(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
 & 
tmpsub
);

149 
tmµriÜ™y
 =mppriority << 0x04;

151 
NVIC
->
IP
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
] = 
tmµriÜ™y
;

154 
NVIC
->
ISER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

155 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

160 
NVIC
->
ICER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

161 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

163 
	}
}

174 
	$NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
)

177 
	`as£¹_·¿m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeùTab
));

178 
	`as£¹_·¿m
(
	`IS_NVIC_OFFSET
(
Off£t
));

180 
SCB
->
VTOR
 = 
NVIC_VeùTab
 | (
Off£t
 & (
ušt32_t
)0x1FFFFF80);

181 
	}
}

193 
	$NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
)

196 
	`as£¹_·¿m
(
	`IS_NVIC_LP
(
LowPow”Mode
));

197 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

199 ià(
NewS‹
 !ğ
DISABLE
)

201 
SCB
->
SCR
 |ğ
LowPow”Mode
;

205 
SCB
->
SCR
 &ğ(
ušt32_t
)(~(ušt32_t)
LowPow”Mode
);

207 
	}
}

217 
	$SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
)

220 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSourû
));

221 ià(
SysTick_CLKSourû
 =ğ
SysTick_CLKSourû_HCLK
)

223 
SysTick
->
CTRL
 |ğ
SysTick_CLKSourû_HCLK
;

227 
SysTick
->
CTRL
 &ğ
SysTick_CLKSourû_HCLK_Div8
;

229 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c

98 
	~"¡m32f4xx_adc.h
"

99 
	~"¡m32f4xx_rcc.h
"

114 
	#CR1_DISCNUM_RESET
 ((
ušt32_t
)0xFFFF1FFF)

	)

117 
	#CR1_AWDCH_RESET
 ((
ušt32_t
)0xFFFFFFE0)

	)

120 
	#CR1_AWDMode_RESET
 ((
ušt32_t
)0xFF3FFDFF)

	)

123 
	#CR1_CLEAR_MASK
 ((
ušt32_t
)0xFCFFFEFF)

	)

126 
	#CR2_EXTEN_RESET
 ((
ušt32_t
)0xCFFFFFFF)

	)

129 
	#CR2_JEXTEN_RESET
 ((
ušt32_t
)0xFFCFFFFF)

	)

132 
	#CR2_JEXTSEL_RESET
 ((
ušt32_t
)0xFFF0FFFF)

	)

135 
	#CR2_CLEAR_MASK
 ((
ušt32_t
)0xC0FFF7FD)

	)

138 
	#SQR3_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

139 
	#SQR2_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

140 
	#SQR1_SQ_SET
 ((
ušt32_t
)0x0000001F)

	)

143 
	#SQR1_L_RESET
 ((
ušt32_t
)0xFF0FFFFF)

	)

146 
	#JSQR_JSQ_SET
 ((
ušt32_t
)0x0000001F)

	)

149 
	#JSQR_JL_SET
 ((
ušt32_t
)0x00300000)

	)

150 
	#JSQR_JL_RESET
 ((
ušt32_t
)0xFFCFFFFF)

	)

153 
	#SMPR1_SMP_SET
 ((
ušt32_t
)0x00000007)

	)

154 
	#SMPR2_SMP_SET
 ((
ušt32_t
)0x00000007)

	)

157 
	#JDR_OFFSET
 ((
ušt8_t
)0x28)

	)

160 
	#CDR_ADDRESS
 ((
ušt32_t
)0x40012308)

	)

163 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0xFFFC30E0)

	)

206 
	$ADC_DeIn™
()

209 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC
, 
ENABLE
);

212 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC
, 
DISABLE
);

213 
	}
}

228 
	$ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

230 
ušt32_t
 
tm´eg1
 = 0;

231 
ušt8_t
 
tm´eg2
 = 0;

233 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

234 
	`as£¹_·¿m
(
	`IS_ADC_RESOLUTION
(
ADC_In™SŒuù
->
ADC_ResŞutiÚ
));

235 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
));

236 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
));

237 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
));

238 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
));

239 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
ADC_D©aAlign
));

240 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
));

244 
tm´eg1
 = 
ADCx
->
CR1
;

247 
tm´eg1
 &ğ
CR1_CLEAR_MASK
;

252 
tm´eg1
 |ğ(
ušt32_t
)(((ušt32_t)
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 << 8) | \

253 
ADC_In™SŒuù
->
ADC_ResŞutiÚ
);

255 
ADCx
->
CR1
 = 
tm´eg1
;

258 
tm´eg1
 = 
ADCx
->
CR2
;

261 
tm´eg1
 &ğ
CR2_CLEAR_MASK
;

269 
tm´eg1
 |ğ(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_D©aAlign
 | \

270 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 |

271 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
 | \

272 ((
ušt32_t
)
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 << 1));

275 
ADCx
->
CR2
 = 
tm´eg1
;

278 
tm´eg1
 = 
ADCx
->
SQR1
;

281 
tm´eg1
 &ğ
SQR1_L_RESET
;

285 
tm´eg2
 |ğ(
ušt8_t
)(
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
 - (uint8_t)1);

286 
tm´eg1
 |ğ((
ušt32_t
)
tm´eg2
 << 20);

289 
ADCx
->
SQR1
 = 
tm´eg1
;

290 
	}
}

303 
	$ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

306 
ADC_In™SŒuù
->
ADC_ResŞutiÚ
 = 
ADC_ResŞutiÚ_12b
;

309 
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 = 
DISABLE
;

312 
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

315 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚvEdge
 = 
ADC_Ex‹º®TrigCÚvEdge_NÚe
;

318 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 = 
ADC_Ex‹º®TrigCÚv_T1_CC1
;

321 
ADC_In™SŒuù
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

324 
ADC_In™SŒuù
->
ADC_NbrOfCÚv”siÚ
 = 1;

325 
	}
}

334 
	$ADC_CommÚIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

336 
ušt32_t
 
tm´eg1
 = 0;

338 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_Mode
));

339 
	`as£¹_·¿m
(
	`IS_ADC_PRESCALER
(
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
));

340 
	`as£¹_·¿m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
));

341 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
));

344 
tm´eg1
 = 
ADC
->
CCR
;

347 
tm´eg1
 &ğ
CR_CLEAR_MASK
;

355 
tm´eg1
 |ğ(
ušt32_t
)(
ADC_CommÚIn™SŒuù
->
ADC_Mode
 |

356 
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
 |

357 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 |

358 
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
);

361 
ADC
->
CCR
 = 
tm´eg1
;

362 
	}
}

370 
	$ADC_CommÚSŒuùIn™
(
ADC_CommÚIn™Ty³Def
* 
ADC_CommÚIn™SŒuù
)

373 
ADC_CommÚIn™SŒuù
->
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

376 
ADC_CommÚIn™SŒuù
->
ADC_P»sÿËr
 = 
ADC_P»sÿËr_Div2
;

379 
ADC_CommÚIn™SŒuù
->
ADC_DMAAcûssMode
 = 
ADC_DMAAcûssMode_Di§bËd
;

382 
ADC_CommÚIn™SŒuù
->
ADC_TwoSam¶šgD–ay
 = 
ADC_TwoSam¶šgD–ay_5Cyşes
;

383 
	}
}

392 
	$ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

395 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

396 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

397 ià(
NewS‹
 !ğ
DISABLE
)

400 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_ADON
;

405 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_ADON
);

407 
	}
}

450 
	$ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
)

452 
ušt32_t
 
tm´eg
 = 0;

454 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

455 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AÇlogW©chdog
));

458 
tm´eg
 = 
ADCx
->
CR1
;

461 
tm´eg
 &ğ
CR1_AWDMode_RESET
;

464 
tm´eg
 |ğ
ADC_AÇlogW©chdog
;

467 
ADCx
->
CR1
 = 
tm´eg
;

468 
	}
}

479 
	$ADC_AÇlogW©chdogTh»shŞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shŞd
,

480 
ušt16_t
 
LowTh»shŞd
)

483 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

484 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
HighTh»shŞd
));

485 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
LowTh»shŞd
));

488 
ADCx
->
HTR
 = 
HighTh»shŞd
;

491 
ADCx
->
LTR
 = 
LowTh»shŞd
;

492 
	}
}

520 
	$ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

522 
ušt32_t
 
tm´eg
 = 0;

524 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

525 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

528 
tm´eg
 = 
ADCx
->
CR1
;

531 
tm´eg
 &ğ
CR1_AWDCH_RESET
;

534 
tm´eg
 |ğ
ADC_ChªÃl
;

537 
ADCx
->
CR1
 = 
tm´eg
;

538 
	}
}

585 
	$ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
)

588 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

589 ià(
NewS‹
 !ğ
DISABLE
)

592 
ADC
->
CCR
 |ğ(
ušt32_t
)
ADC_CCR_TSVREFE
;

597 
ADC
->
CCR
 &ğ(
ušt32_t
)(~
ADC_CCR_TSVREFE
);

599 
	}
}

607 
	$ADC_VBATCmd
(
FunùiÚ®S‹
 
NewS‹
)

610 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

611 ià(
NewS‹
 !ğ
DISABLE
)

614 
ADC
->
CCR
 |ğ(
ušt32_t
)
ADC_CCR_VBATE
;

619 
ADC
->
CCR
 &ğ(
ušt32_t
)(~
ADC_CCR_VBATE
);

621 
	}
}

708 
	$ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

710 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

712 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

714 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
Rªk
));

715 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

718 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

721 
tm´eg1
 = 
ADCx
->
SMPR1
;

724 
tm´eg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_ChªÃl
 - 10));

727 
tm´eg1
 &ğ~
tm´eg2
;

730 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
 - 10));

733 
tm´eg1
 |ğ
tm´eg2
;

736 
ADCx
->
SMPR1
 = 
tm´eg1
;

741 
tm´eg1
 = 
ADCx
->
SMPR2
;

744 
tm´eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_ChªÃl
);

747 
tm´eg1
 &ğ~
tm´eg2
;

750 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

753 
tm´eg1
 |ğ
tm´eg2
;

756 
ADCx
->
SMPR2
 = 
tm´eg1
;

759 ià(
Rªk
 < 7)

762 
tm´eg1
 = 
ADCx
->
SQR3
;

765 
tm´eg2
 = 
SQR3_SQ_SET
 << (5 * (
Rªk
 - 1));

768 
tm´eg1
 &ğ~
tm´eg2
;

771 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 1));

774 
tm´eg1
 |ğ
tm´eg2
;

777 
ADCx
->
SQR3
 = 
tm´eg1
;

780 ià(
Rªk
 < 13)

783 
tm´eg1
 = 
ADCx
->
SQR2
;

786 
tm´eg2
 = 
SQR2_SQ_SET
 << (5 * (
Rªk
 - 7));

789 
tm´eg1
 &ğ~
tm´eg2
;

792 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 7));

795 
tm´eg1
 |ğ
tm´eg2
;

798 
ADCx
->
SQR2
 = 
tm´eg1
;

804 
tm´eg1
 = 
ADCx
->
SQR1
;

807 
tm´eg2
 = 
SQR1_SQ_SET
 << (5 * (
Rªk
 - 13));

810 
tm´eg1
 &ğ~
tm´eg2
;

813 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 13));

816 
tm´eg1
 |ğ
tm´eg2
;

819 
ADCx
->
SQR1
 = 
tm´eg1
;

821 
	}
}

828 
	$ADC_Soáw¬eS¹CÚv
(
ADC_Ty³Def
* 
ADCx
)

831 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

834 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_SWSTART
;

835 
	}
}

842 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
)

844 
FÏgStus
 
b™¡©us
 = 
RESET
;

846 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

849 ià((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
è!ğ(
ušt32_t
)
RESET
)

852 
b™¡©us
 = 
SET
;

857 
b™¡©us
 = 
RESET
;

861  
b™¡©us
;

862 
	}
}

872 
	$ADC_EOCOnEachReguÏrChªÃlCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

875 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

876 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

878 ià(
NewS‹
 !ğ
DISABLE
)

881 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_EOCS
;

886 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_EOCS
);

888 
	}
}

897 
	$ADC_CÚtšuousModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

900 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

901 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

903 ià(
NewS‹
 !ğ
DISABLE
)

906 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_CONT
;

911 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_CONT
);

913 
	}
}

923 
	$ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
)

925 
ušt32_t
 
tm´eg1
 = 0;

926 
ušt32_t
 
tm´eg2
 = 0;

929 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

930 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb”
));

933 
tm´eg1
 = 
ADCx
->
CR1
;

936 
tm´eg1
 &ğ
CR1_DISCNUM_RESET
;

939 
tm´eg2
 = 
Numb”
 - 1;

940 
tm´eg1
 |ğ
tm´eg2
 << 13;

943 
ADCx
->
CR1
 = 
tm´eg1
;

944 
	}
}

955 
	$ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

958 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

959 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

961 ià(
NewS‹
 !ğ
DISABLE
)

964 
ADCx
->
CR1
 |ğ(
ušt32_t
)
ADC_CR1_DISCEN
;

969 
ADCx
->
CR1
 &ğ(
ušt32_t
)(~
ADC_CR1_DISCEN
);

971 
	}
}

978 
ušt16_t
 
	$ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

981 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

984  (
ušt16_t
è
ADCx
->
DR
;

985 
	}
}

999 
ušt32_t
 
	$ADC_G‘MuÉiModeCÚv”siÚV®ue
()

1002  (*(
__IO
 
ušt32_t
 *è
CDR_ADDRESS
);

1003 
	}
}

1048 
	$ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1051 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1052 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1053 ià(
NewS‹
 !ğ
DISABLE
)

1056 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_DMA
;

1061 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_DMA
);

1063 
	}
}

1072 
	$ADC_DMAReque¡Aá”La¡T¿nsãrCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1075 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1076 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1077 ià(
NewS‹
 !ğ
DISABLE
)

1080 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_DDS
;

1085 
ADCx
->
CR2
 &ğ(
ušt32_t
)(~
ADC_CR2_DDS
);

1087 
	}
}

1099 
	$ADC_MuÉiModeDMAReque¡Aá”La¡T¿nsãrCmd
(
FunùiÚ®S‹
 
NewS‹
)

1102 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1103 ià(
NewS‹
 !ğ
DISABLE
)

1106 
ADC
->
CCR
 |ğ(
ušt32_t
)
ADC_CCR_DDS
;

1111 
ADC
->
CCR
 &ğ(
ušt32_t
)(~
ADC_CCR_DDS
);

1113 
	}
}

1186 
	$ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

1188 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0, 
tm´eg3
 = 0;

1190 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1191 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1192 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
Rªk
));

1193 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

1195 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

1198 
tm´eg1
 = 
ADCx
->
SMPR1
;

1200 
tm´eg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_ChªÃl
 - 10));

1202 
tm´eg1
 &ğ~
tm´eg2
;

1204 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3*(
ADC_ChªÃl
 - 10));

1206 
tm´eg1
 |ğ
tm´eg2
;

1208 
ADCx
->
SMPR1
 = 
tm´eg1
;

1213 
tm´eg1
 = 
ADCx
->
SMPR2
;

1215 
tm´eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_ChªÃl
);

1217 
tm´eg1
 &ğ~
tm´eg2
;

1219 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

1221 
tm´eg1
 |ğ
tm´eg2
;

1223 
ADCx
->
SMPR2
 = 
tm´eg1
;

1227 
tm´eg1
 = 
ADCx
->
JSQR
;

1229 
tm´eg3
 = (
tm´eg1
 & 
JSQR_JL_SET
)>> 20;

1231 
tm´eg2
 = 
JSQR_JSQ_SET
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

1233 
tm´eg1
 &ğ~
tm´eg2
;

1235 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

1237 
tm´eg1
 |ğ
tm´eg2
;

1239 
ADCx
->
JSQR
 = 
tm´eg1
;

1240 
	}
}

1249 
	$ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
)

1251 
ušt32_t
 
tm´eg1
 = 0;

1252 
ušt32_t
 
tm´eg2
 = 0;

1254 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1255 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
L’gth
));

1258 
tm´eg1
 = 
ADCx
->
JSQR
;

1261 
tm´eg1
 &ğ
JSQR_JL_RESET
;

1264 
tm´eg2
 = 
L’gth
 - 1;

1265 
tm´eg1
 |ğ
tm´eg2
 << 20;

1268 
ADCx
->
JSQR
 = 
tm´eg1
;

1269 
	}
}

1284 
	$ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
)

1286 
__IO
 
ušt32_t
 
tmp
 = 0;

1288 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1289 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1290 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1292 
tmp
 = (
ušt32_t
)
ADCx
;

1293 
tmp
 +ğ
ADC_InjeùedChªÃl
;

1296 *(
__IO
 
ušt32_t
 *è
tmp
 = (ušt32_t)
Off£t
;

1297 
	}
}

1322 
	$ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
)

1324 
ušt32_t
 
tm´eg
 = 0;

1326 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1327 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Ex‹º®TrigInjecCÚv
));

1330 
tm´eg
 = 
ADCx
->
CR2
;

1333 
tm´eg
 &ğ
CR2_JEXTSEL_RESET
;

1336 
tm´eg
 |ğ
ADC_Ex‹º®TrigInjecCÚv
;

1339 
ADCx
->
CR2
 = 
tm´eg
;

1340 
	}
}

1356 
	$ADC_Ex‹º®TrigInjeùedCÚvEdgeCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚvEdge
)

1358 
ušt32_t
 
tm´eg
 = 0;

1360 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1361 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_Ex‹º®TrigInjecCÚvEdge
));

1363 
tm´eg
 = 
ADCx
->
CR2
;

1365 
tm´eg
 &ğ
CR2_JEXTEN_RESET
;

1367 
tm´eg
 |ğ
ADC_Ex‹º®TrigInjecCÚvEdge
;

1369 
ADCx
->
CR2
 = 
tm´eg
;

1370 
	}
}

1377 
	$ADC_Soáw¬eS¹InjeùedCÚv
(
ADC_Ty³Def
* 
ADCx
)

1380 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1382 
ADCx
->
CR2
 |ğ(
ušt32_t
)
ADC_CR2_JSWSTART
;

1383 
	}
}

1390 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
)

1392 
FÏgStus
 
b™¡©us
 = 
RESET
;

1394 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1397 ià((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
è!ğ(
ušt32_t
)
RESET
)

1400 
b™¡©us
 = 
SET
;

1405 
b™¡©us
 = 
RESET
;

1408  
b™¡©us
;

1409 
	}
}

1419 
	$ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1422 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1423 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1424 ià(
NewS‹
 !ğ
DISABLE
)

1427 
ADCx
->
CR1
 |ğ(
ušt32_t
)
ADC_CR1_JAUTO
;

1432 
ADCx
->
CR1
 &ğ(
ušt32_t
)(~
ADC_CR1_JAUTO
);

1434 
	}
}

1445 
	$ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

1448 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1449 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1450 ià(
NewS‹
 !ğ
DISABLE
)

1453 
ADCx
->
CR1
 |ğ(
ušt32_t
)
ADC_CR1_JDISCEN
;

1458 
ADCx
->
CR1
 &ğ(
ušt32_t
)(~
ADC_CR1_JDISCEN
);

1460 
	}
}

1473 
ušt16_t
 
	$ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
)

1475 
__IO
 
ušt32_t
 
tmp
 = 0;

1478 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1479 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1481 
tmp
 = (
ušt32_t
)
ADCx
;

1482 
tmp
 +ğ
ADC_InjeùedChªÃl
 + 
JDR_OFFSET
;

1485  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

1486 
	}
}

1581 
	$ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1583 
ušt32_t
 
™mask
 = 0;

1585 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1586 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1587 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1590 
™mask
 = (
ušt8_t
)
ADC_IT
;

1591 
™mask
 = (
ušt32_t
)0x01 << itmask;

1593 ià(
NewS‹
 !ğ
DISABLE
)

1596 
ADCx
->
CR1
 |ğ
™mask
;

1601 
ADCx
->
CR1
 &ğ(~(
ušt32_t
)
™mask
);

1603 
	}
}

1618 
FÏgStus
 
	$ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1620 
FÏgStus
 
b™¡©us
 = 
RESET
;

1622 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1623 
	`as£¹_·¿m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1626 ià((
ADCx
->
SR
 & 
ADC_FLAG
è!ğ(
ušt8_t
)
RESET
)

1629 
b™¡©us
 = 
SET
;

1634 
b™¡©us
 = 
RESET
;

1637  
b™¡©us
;

1638 
	}
}

1653 
	$ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1656 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1657 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1660 
ADCx
->
SR
 = ~(
ušt32_t
)
ADC_FLAG
;

1661 
	}
}

1674 
ITStus
 
	$ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1676 
ITStus
 
b™¡©us
 = 
RESET
;

1677 
ušt32_t
 
™mask
 = 0, 
’abË¡©us
 = 0;

1680 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1681 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1684 
™mask
 = 
ADC_IT
 >> 8;

1687 
’abË¡©us
 = (
ADCx
->
CR1
 & ((
ušt32_t
)0x01 << (
ušt8_t
)
ADC_IT
)) ;

1690 ià(((
ADCx
->
SR
 & 
™mask
è!ğ(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1693 
b™¡©us
 = 
SET
;

1698 
b™¡©us
 = 
RESET
;

1701  
b™¡©us
;

1702 
	}
}

1715 
	$ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1717 
ušt8_t
 
™mask
 = 0;

1719 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1720 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1722 
™mask
 = (
ušt8_t
)(
ADC_IT
 >> 8);

1724 
ADCx
->
SR
 = ~(
ušt32_t
)
™mask
;

1725 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c

80 
	~"¡m32f4xx_ÿn.h
"

81 
	~"¡m32f4xx_rcc.h
"

95 
	#MCR_DBF
 ((
ušt32_t
)0x00010000è

	)

98 
	#TMIDxR_TXRQ
 ((
ušt32_t
)0x00000001è

	)

101 
	#FMR_FINIT
 ((
ušt32_t
)0x00000001è

	)

104 
	#INAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

106 
	#SLAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

109 
	#CAN_FLAGS_TSR
 ((
ušt32_t
)0x08000000)

	)

111 
	#CAN_FLAGS_RF1R
 ((
ušt32_t
)0x04000000)

	)

113 
	#CAN_FLAGS_RF0R
 ((
ušt32_t
)0x02000000)

	)

115 
	#CAN_FLAGS_MSR
 ((
ušt32_t
)0x01000000)

	)

117 
	#CAN_FLAGS_ESR
 ((
ušt32_t
)0x00F00000)

	)

120 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00)

	)

121 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01)

	)

122 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02)

	)

124 
	#CAN_MODE_MASK
 ((
ušt32_t
è0x00000003)

	)

130 
ITStus
 
CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
);

162 
	$CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
)

165 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

167 ià(
CANx
 =ğ
CAN1
)

170 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
ENABLE
);

172 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
DISABLE
);

177 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
ENABLE
);

179 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
DISABLE
);

181 
	}
}

192 
ušt8_t
 
	$CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

194 
ušt8_t
 
In™Stus
 = 
CAN_In™Stus_Faed
;

195 
ušt32_t
 
wa™_ack
 = 0x00000000;

197 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

198 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TTCM
));

199 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_ABOM
));

200 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_AWUM
));

201 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_NART
));

202 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_RFLM
));

203 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TXFP
));

204 
	`as£¹_·¿m
(
	`IS_CAN_MODE
(
CAN_In™SŒuù
->
CAN_Mode
));

205 
	`as£¹_·¿m
(
	`IS_CAN_SJW
(
CAN_In™SŒuù
->
CAN_SJW
));

206 
	`as£¹_·¿m
(
	`IS_CAN_BS1
(
CAN_In™SŒuù
->
CAN_BS1
));

207 
	`as£¹_·¿m
(
	`IS_CAN_BS2
(
CAN_In™SŒuù
->
CAN_BS2
));

208 
	`as£¹_·¿m
(
	`IS_CAN_PRESCALER
(
CAN_In™SŒuù
->
CAN_P»sÿËr
));

211 
CANx
->
MCR
 &ğ(~(
ušt32_t
)
CAN_MCR_SLEEP
);

214 
CANx
->
MCR
 |ğ
CAN_MCR_INRQ
 ;

217 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è!ğCAN_MSR_INAKè&& (
wa™_ack
 !ğ
INAK_TIMEOUT
))

219 
wa™_ack
++;

223 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

225 
In™Stus
 = 
CAN_In™Stus_Faed
;

230 ià(
CAN_In™SŒuù
->
CAN_TTCM
 =ğ
ENABLE
)

232 
CANx
->
MCR
 |ğ
CAN_MCR_TTCM
;

236 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_TTCM
;

240 ià(
CAN_In™SŒuù
->
CAN_ABOM
 =ğ
ENABLE
)

242 
CANx
->
MCR
 |ğ
CAN_MCR_ABOM
;

246 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_ABOM
;

250 ià(
CAN_In™SŒuù
->
CAN_AWUM
 =ğ
ENABLE
)

252 
CANx
->
MCR
 |ğ
CAN_MCR_AWUM
;

256 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_AWUM
;

260 ià(
CAN_In™SŒuù
->
CAN_NART
 =ğ
ENABLE
)

262 
CANx
->
MCR
 |ğ
CAN_MCR_NART
;

266 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_NART
;

270 ià(
CAN_In™SŒuù
->
CAN_RFLM
 =ğ
ENABLE
)

272 
CANx
->
MCR
 |ğ
CAN_MCR_RFLM
;

276 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_RFLM
;

280 ià(
CAN_In™SŒuù
->
CAN_TXFP
 =ğ
ENABLE
)

282 
CANx
->
MCR
 |ğ
CAN_MCR_TXFP
;

286 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_TXFP
;

290 
CANx
->
BTR
 = (
ušt32_t
)((ušt32_t)
CAN_In™SŒuù
->
CAN_Mode
 << 30) | \

291 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_SJW
 << 24) | \

292 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS1
 << 16) | \

293 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS2
 << 20) | \

294 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_P»sÿËr
 - 1);

297 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_INRQ
;

300 
wa™_ack
 = 0;

302 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è=ğCAN_MSR_INAKè&& (
wa™_ack
 !ğ
INAK_TIMEOUT
))

304 
wa™_ack
++;

308 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

310 
In™Stus
 = 
CAN_In™Stus_Faed
;

314 
In™Stus
 = 
CAN_In™Stus_Sucûss
 ;

319  
In™Stus
;

320 
	}
}

329 
	$CAN_F‹rIn™
(
CAN_F‹rIn™Ty³Def
* 
CAN_F‹rIn™SŒuù
)

331 
ušt32_t
 
f‹r_numb”_b™_pos
 = 0;

333 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_F‹rIn™SŒuù
->
CAN_F‹rNumb”
));

334 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_MODE
(
CAN_F‹rIn™SŒuù
->
CAN_F‹rMode
));

335 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_SCALE
(
CAN_F‹rIn™SŒuù
->
CAN_F‹rSÿË
));

336 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_FIFO
(
CAN_F‹rIn™SŒuù
->
CAN_F‹rFIFOAssignm’t
));

337 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_F‹rIn™SŒuù
->
CAN_F‹rAùiv©iÚ
));

339 
f‹r_numb”_b™_pos
 = ((
ušt32_t
)1è<< 
CAN_F‹rIn™SŒuù
->
CAN_F‹rNumb”
;

342 
CAN1
->
FMR
 |ğ
FMR_FINIT
;

345 
CAN1
->
FA1R
 &ğ~(
ušt32_t
)
f‹r_numb”_b™_pos
;

348 ià(
CAN_F‹rIn™SŒuù
->
CAN_F‹rSÿË
 =ğ
CAN_F‹rSÿË_16b™
)

351 
CAN1
->
FS1R
 &ğ~(
ušt32_t
)
f‹r_numb”_b™_pos
;

355 
CAN1
->
sF‹rRegi¡”
[
CAN_F‹rIn™SŒuù
->
CAN_F‹rNumb”
].
FR1
 =

356 ((0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rMaskIdLow
) << 16) |

357 (0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rIdLow
);

361 
CAN1
->
sF‹rRegi¡”
[
CAN_F‹rIn™SŒuù
->
CAN_F‹rNumb”
].
FR2
 =

362 ((0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rMaskIdHigh
) << 16) |

363 (0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rIdHigh
);

366 ià(
CAN_F‹rIn™SŒuù
->
CAN_F‹rSÿË
 =ğ
CAN_F‹rSÿË_32b™
)

369 
CAN1
->
FS1R
 |ğ
f‹r_numb”_b™_pos
;

371 
CAN1
->
sF‹rRegi¡”
[
CAN_F‹rIn™SŒuù
->
CAN_F‹rNumb”
].
FR1
 =

372 ((0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rIdHigh
) << 16) |

373 (0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rIdLow
);

375 
CAN1
->
sF‹rRegi¡”
[
CAN_F‹rIn™SŒuù
->
CAN_F‹rNumb”
].
FR2
 =

376 ((0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rMaskIdHigh
) << 16) |

377 (0x0000FFFF & (
ušt32_t
)
CAN_F‹rIn™SŒuù
->
CAN_F‹rMaskIdLow
);

381 ià(
CAN_F‹rIn™SŒuù
->
CAN_F‹rMode
 =ğ
CAN_F‹rMode_IdMask
)

384 
CAN1
->
FM1R
 &ğ~(
ušt32_t
)
f‹r_numb”_b™_pos
;

389 
CAN1
->
FM1R
 |ğ(
ušt32_t
)
f‹r_numb”_b™_pos
;

393 ià(
CAN_F‹rIn™SŒuù
->
CAN_F‹rFIFOAssignm’t
 =ğ
CAN_F‹r_FIFO0
)

396 
CAN1
->
FFA1R
 &ğ~(
ušt32_t
)
f‹r_numb”_b™_pos
;

399 ià(
CAN_F‹rIn™SŒuù
->
CAN_F‹rFIFOAssignm’t
 =ğ
CAN_F‹r_FIFO1
)

402 
CAN1
->
FFA1R
 |ğ(
ušt32_t
)
f‹r_numb”_b™_pos
;

406 ià(
CAN_F‹rIn™SŒuù
->
CAN_F‹rAùiv©iÚ
 =ğ
ENABLE
)

408 
CAN1
->
FA1R
 |ğ
f‹r_numb”_b™_pos
;

412 
CAN1
->
FMR
 &ğ~
FMR_FINIT
;

413 
	}
}

420 
	$CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

425 
CAN_In™SŒuù
->
CAN_TTCM
 = 
DISABLE
;

428 
CAN_In™SŒuù
->
CAN_ABOM
 = 
DISABLE
;

431 
CAN_In™SŒuù
->
CAN_AWUM
 = 
DISABLE
;

434 
CAN_In™SŒuù
->
CAN_NART
 = 
DISABLE
;

437 
CAN_In™SŒuù
->
CAN_RFLM
 = 
DISABLE
;

440 
CAN_In™SŒuù
->
CAN_TXFP
 = 
DISABLE
;

443 
CAN_In™SŒuù
->
CAN_Mode
 = 
CAN_Mode_NÜm®
;

446 
CAN_In™SŒuù
->
CAN_SJW
 = 
CAN_SJW_1tq
;

449 
CAN_In™SŒuù
->
CAN_BS1
 = 
CAN_BS1_4tq
;

452 
CAN_In™SŒuù
->
CAN_BS2
 = 
CAN_BS2_3tq
;

455 
CAN_In™SŒuù
->
CAN_P»sÿËr
 = 1;

456 
	}
}

463 
	$CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
)

466 
	`as£¹_·¿m
(
	`IS_CAN_BANKNUMBER
(
CAN_BªkNumb”
));

469 
CAN1
->
FMR
 |ğ
FMR_FINIT
;

472 
CAN1
->
FMR
 &ğ(
ušt32_t
)0xFFFFC0F1 ;

473 
CAN1
->
FMR
 |ğ(
ušt32_t
)(
CAN_BªkNumb”
)<<8;

476 
CAN1
->
FMR
 &ğ~
FMR_FINIT
;

477 
	}
}

488 
	$CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

491 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

492 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

494 ià(
NewS‹
 !ğ
DISABLE
)

497 
CANx
->
MCR
 |ğ
MCR_DBF
;

502 
CANx
->
MCR
 &ğ~
MCR_DBF
;

504 
	}
}

518 
	$CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

521 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

522 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

523 ià(
NewS‹
 !ğ
DISABLE
)

526 
CANx
->
MCR
 |ğ
CAN_MCR_TTCM
;

529 
CANx
->
sTxMaBox
[0].
TDTR
 |ğ((
ušt32_t
)
CAN_TDT0R_TGT
);

530 
CANx
->
sTxMaBox
[1].
TDTR
 |ğ((
ušt32_t
)
CAN_TDT1R_TGT
);

531 
CANx
->
sTxMaBox
[2].
TDTR
 |ğ((
ušt32_t
)
CAN_TDT2R_TGT
);

536 
CANx
->
MCR
 &ğ(
ušt32_t
)(~(ušt32_t)
CAN_MCR_TTCM
);

539 
CANx
->
sTxMaBox
[0].
TDTR
 &ğ((
ušt32_t
)~
CAN_TDT0R_TGT
);

540 
CANx
->
sTxMaBox
[1].
TDTR
 &ğ((
ušt32_t
)~
CAN_TDT1R_TGT
);

541 
CANx
->
sTxMaBox
[2].
TDTR
 &ğ((
ušt32_t
)~
CAN_TDT2R_TGT
);

543 
	}
}

572 
ušt8_t
 
	$CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
)

574 
ušt8_t
 
Œªsm™_mabox
 = 0;

576 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

577 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
TxMes§ge
->
IDE
));

578 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
TxMes§ge
->
RTR
));

579 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
TxMes§ge
->
DLC
));

582 ià((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

584 
Œªsm™_mabox
 = 0;

586 ià((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

588 
Œªsm™_mabox
 = 1;

590 ià((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

592 
Œªsm™_mabox
 = 2;

596 
Œªsm™_mabox
 = 
CAN_TxStus_NoMaBox
;

599 ià(
Œªsm™_mabox
 !ğ
CAN_TxStus_NoMaBox
)

602 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TIR
 &ğ
TMIDxR_TXRQ
;

603 ià(
TxMes§ge
->
IDE
 =ğ
CAN_Id_Snd¬d
)

605 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
TxMes§ge
->
StdId
));

606 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TIR
 |ğ((
TxMes§ge
->
StdId
 << 21) | \

607 
TxMes§ge
->
RTR
);

611 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
TxMes§ge
->
ExtId
));

612 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TIR
 |ğ((
TxMes§ge
->
ExtId
 << 3) | \

613 
TxMes§ge
->
IDE
 | \

614 
TxMes§ge
->
RTR
);

618 
TxMes§ge
->
DLC
 &ğ(
ušt8_t
)0x0000000F;

619 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TDTR
 &ğ(
ušt32_t
)0xFFFFFFF0;

620 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TDTR
 |ğ
TxMes§ge
->
DLC
;

623 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TDLR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[3] << 24) |

624 ((
ušt32_t
)
TxMes§ge
->
D©a
[2] << 16) |

625 ((
ušt32_t
)
TxMes§ge
->
D©a
[1] << 8) |

626 ((
ušt32_t
)
TxMes§ge
->
D©a
[0]));

627 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TDHR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[7] << 24) |

628 ((
ušt32_t
)
TxMes§ge
->
D©a
[6] << 16) |

629 ((
ušt32_t
)
TxMes§ge
->
D©a
[5] << 8) |

630 ((
ušt32_t
)
TxMes§ge
->
D©a
[4]));

632 
CANx
->
sTxMaBox
[
Œªsm™_mabox
].
TIR
 |ğ
TMIDxR_TXRQ
;

634  
Œªsm™_mabox
;

635 
	}
}

644 
ušt8_t
 
	$CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
T¿nsm™Mabox
)

646 
ušt32_t
 
¡©e
 = 0;

649 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

650 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
T¿nsm™Mabox
));

652 
T¿nsm™Mabox
)

654 (
CAN_TXMAILBOX_0
):

655 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

657 (
CAN_TXMAILBOX_1
):

658 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

660 (
CAN_TXMAILBOX_2
):

661 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

664 
¡©e
 = 
CAN_TxStus_Faed
;

667 
¡©e
)

670 (0x0): 
¡©e
 = 
CAN_TxStus_P’dšg
;

673 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
¡©e
 = 
CAN_TxStus_Faed
;

675 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
¡©e
 = 
CAN_TxStus_Faed
;

677 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
¡©e
 = 
CAN_TxStus_Faed
;

680 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
¡©e
 = 
CAN_TxStus_Ok
;

682 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
¡©e
 = 
CAN_TxStus_Ok
;

684 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
¡©e
 = 
CAN_TxStus_Ok
;

686 : 
¡©e
 = 
CAN_TxStus_Faed
;

689  (
ušt8_t
è
¡©e
;

690 
	}
}

698 
	$CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mabox
)

701 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

702 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

704 
Mabox
)

706 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |ğ
CAN_TSR_ABRQ0
;

708 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |ğ
CAN_TSR_ABRQ1
;

710 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |ğ
CAN_TSR_ABRQ2
;

715 
	}
}

745 
	$CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
)

748 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

749 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

751 
RxMes§ge
->
IDE
 = (
ušt8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RIR
;

752 ià(
RxMes§ge
->
IDE
 =ğ
CAN_Id_Snd¬d
)

754 
RxMes§ge
->
StdId
 = (
ušt32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RIR
 >> 21);

758 
RxMes§ge
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RIR
 >> 3);

761 
RxMes§ge
->
RTR
 = (
ušt8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RIR
;

763 
RxMes§ge
->
DLC
 = (
ušt8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDTR
;

765 
RxMes§ge
->
FMI
 = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDTR
 >> 8);

767 
RxMes§ge
->
D©a
[0] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDLR
;

768 
RxMes§ge
->
D©a
[1] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDLR
 >> 8);

769 
RxMes§ge
->
D©a
[2] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDLR
 >> 16);

770 
RxMes§ge
->
D©a
[3] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDLR
 >> 24);

771 
RxMes§ge
->
D©a
[4] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDHR
;

772 
RxMes§ge
->
D©a
[5] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDHR
 >> 8);

773 
RxMes§ge
->
D©a
[6] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDHR
 >> 16);

774 
RxMes§ge
->
D©a
[7] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb”
].
RDHR
 >> 24);

777 ià(
FIFONumb”
 =ğ
CAN_FIFO0
)

779 
CANx
->
RF0R
 |ğ
CAN_RF0R_RFOM0
;

784 
CANx
->
RF1R
 |ğ
CAN_RF1R_RFOM1
;

786 
	}
}

794 
	$CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

797 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

798 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

800 ià(
FIFONumb”
 =ğ
CAN_FIFO0
)

802 
CANx
->
RF0R
 |ğ
CAN_RF0R_RFOM0
;

807 
CANx
->
RF1R
 |ğ
CAN_RF1R_RFOM1
;

809 
	}
}

817 
ušt8_t
 
	$CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

819 
ušt8_t
 
mes§ge_³ndšg
=0;

821 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

822 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

823 ià(
FIFONumb”
 =ğ
CAN_FIFO0
)

825 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF0R
&(
ušt32_t
)0x03);

827 ià(
FIFONumb”
 =ğ
CAN_FIFO1
)

829 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF1R
&(
ušt32_t
)0x03);

833 
mes§ge_³ndšg
 = 0;

835  
mes§ge_³ndšg
;

836 
	}
}

867 
ušt8_t
 
	$CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
CAN_O³¿tšgMode
)

869 
ušt8_t
 
¡©us
 = 
CAN_ModeStus_Faed
;

872 
ušt32_t
 
timeout
 = 
INAK_TIMEOUT
;

875 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

876 
	`as£¹_·¿m
(
	`IS_CAN_OPERATING_MODE
(
CAN_O³¿tšgMode
));

878 ià(
CAN_O³¿tšgMode
 =ğ
CAN_O³¿tšgMode_In™Ÿliz©iÚ
)

881 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_SLEEP
)è| 
CAN_MCR_INRQ
);

884 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ğ
CAN_MSR_INAK
è&& (
timeout
 != 0))

886 
timeout
--;

888 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ğ
CAN_MSR_INAK
)

890 
¡©us
 = 
CAN_ModeStus_Faed
;

894 
¡©us
 = 
CAN_ModeStus_Sucûss
;

897 ià(
CAN_O³¿tšgMode
 =ğ
CAN_O³¿tšgMode_NÜm®
)

900 
CANx
->
MCR
 &ğ(
ušt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

903 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ğ0è&& (
timeout
!=0))

905 
timeout
--;

907 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

909 
¡©us
 = 
CAN_ModeStus_Faed
;

913 
¡©us
 = 
CAN_ModeStus_Sucûss
;

916 ià(
CAN_O³¿tšgMode
 =ğ
CAN_O³¿tšgMode_SË•
)

919 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

922 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ğ
CAN_MSR_SLAK
è&& (
timeout
!=0))

924 
timeout
--;

926 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ğ
CAN_MSR_SLAK
)

928 
¡©us
 = 
CAN_ModeStus_Faed
;

932 
¡©us
 = 
CAN_ModeStus_Sucûss
;

937 
¡©us
 = 
CAN_ModeStus_Faed
;

940  (
ušt8_t
è
¡©us
;

941 
	}
}

948 
ušt8_t
 
	$CAN_SË•
(
CAN_Ty³Def
* 
CANx
)

950 
ušt8_t
 
¦“p¡©us
 = 
CAN_SË•_Faed
;

953 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

956 
CANx
->
MCR
 = (((CANx->MCRè& (
ušt32_t
)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

959 ià((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

962 
¦“p¡©us
 = 
CAN_SË•_Ok
;

965  (
ušt8_t
)
¦“p¡©us
;

966 
	}
}

973 
ušt8_t
 
	$CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
)

975 
ušt32_t
 
wa™_¦ak
 = 
SLAK_TIMEOUT
;

976 
ušt8_t
 
wakeup¡©us
 = 
CAN_WakeUp_Faed
;

979 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

982 
CANx
->
MCR
 &ğ~(
ušt32_t
)
CAN_MCR_SLEEP
;

985 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
è=ğCAN_MSR_SLAK)&&(
wa™_¦ak
!=0x00))

987 
wa™_¦ak
--;

989 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

992 
wakeup¡©us
 = 
CAN_WakeUp_Ok
;

995  (
ušt8_t
)
wakeup¡©us
;

996 
	}
}

1035 
ušt8_t
 
	$CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
)

1037 
ušt8_t
 
”rÜcode
=0;

1040 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1043 
”rÜcode
 = (((
ušt8_t
)
CANx
->
ESR
è& (ušt8_t)
CAN_ESR_LEC
);

1046  
”rÜcode
;

1047 
	}
}

1060 
ušt8_t
 
	$CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

1062 
ušt8_t
 
couÁ”
=0;

1065 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1068 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1071  
couÁ”
;

1072 
	}
}

1080 
ušt8_t
 
	$CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

1082 
ušt8_t
 
couÁ”
=0;

1085 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1088 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1091  
couÁ”
;

1092 
	}
}

1287 
	$CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1290 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1291 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1292 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1294 ià(
NewS‹
 !ğ
DISABLE
)

1297 
CANx
->
IER
 |ğ
CAN_IT
;

1302 
CANx
->
IER
 &ğ~
CAN_IT
;

1304 
	}
}

1327 
FÏgStus
 
	$CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1329 
FÏgStus
 
b™¡©us
 = 
RESET
;

1332 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1333 
	`as£¹_·¿m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1336 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
è!ğ(
ušt32_t
)
RESET
)

1339 ià((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ğ(
ušt32_t
)
RESET
)

1342 
b™¡©us
 = 
SET
;

1347 
b™¡©us
 = 
RESET
;

1350 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
è!ğ(
ušt32_t
)
RESET
)

1353 ià((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ğ(
ušt32_t
)
RESET
)

1356 
b™¡©us
 = 
SET
;

1361 
b™¡©us
 = 
RESET
;

1364 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
è!ğ(
ušt32_t
)
RESET
)

1367 ià((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ğ(
ušt32_t
)
RESET
)

1370 
b™¡©us
 = 
SET
;

1375 
b™¡©us
 = 
RESET
;

1378 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
è!ğ(
ušt32_t
)
RESET
)

1381 ià((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ğ(
ušt32_t
)
RESET
)

1384 
b™¡©us
 = 
SET
;

1389 
b™¡©us
 = 
RESET
;

1395 ià((
ušt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ğ(ušt32_t)
RESET
)

1398 
b™¡©us
 = 
SET
;

1403 
b™¡©us
 = 
RESET
;

1407  
b™¡©us
;

1408 
	}
}

1427 
	$CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1429 
ušt32_t
 
æagtmp
=0;

1431 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1432 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1434 ià(
CAN_FLAG
 =ğ
CAN_FLAG_LEC
)

1437 
CANx
->
ESR
 = (
ušt32_t
)
RESET
;

1441 
æagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1443 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ušt32_t
)
RESET
)

1446 
CANx
->
RF0R
 = (
ušt32_t
)(
æagtmp
);

1448 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ušt32_t
)
RESET
)

1451 
CANx
->
RF1R
 = (
ušt32_t
)(
æagtmp
);

1453 ià((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ušt32_t
)
RESET
)

1456 
CANx
->
TSR
 = (
ušt32_t
)(
æagtmp
);

1461 
CANx
->
MSR
 = (
ušt32_t
)(
æagtmp
);

1464 
	}
}

1487 
ITStus
 
	$CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1489 
ITStus
 
™¡©us
 = 
RESET
;

1491 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1492 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1495 if((
CANx
->
IER
 & 
CAN_IT
è!ğ
RESET
)

1498 
CAN_IT
)

1500 
CAN_IT_TME
:

1502 
™¡©us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1504 
CAN_IT_FMP0
:

1506 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1508 
CAN_IT_FF0
:

1510 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1512 
CAN_IT_FOV0
:

1514 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1516 
CAN_IT_FMP1
:

1518 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1520 
CAN_IT_FF1
:

1522 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1524 
CAN_IT_FOV1
:

1526 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1528 
CAN_IT_WKU
:

1530 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1532 
CAN_IT_SLK
:

1534 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1536 
CAN_IT_EWG
:

1538 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1540 
CAN_IT_EPV
:

1542 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1544 
CAN_IT_BOF
:

1546 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1548 
CAN_IT_LEC
:

1550 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1552 
CAN_IT_ERR
:

1554 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1558 
™¡©us
 = 
RESET
;

1565 
™¡©us
 = 
RESET
;

1569  
™¡©us
;

1570 
	}
}

1591 
	$CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1594 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1595 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1597 
CAN_IT
)

1599 
CAN_IT_TME
:

1601 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1603 
CAN_IT_FF0
:

1605 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1607 
CAN_IT_FOV0
:

1609 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1611 
CAN_IT_FF1
:

1613 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1615 
CAN_IT_FOV1
:

1617 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1619 
CAN_IT_WKU
:

1621 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1623 
CAN_IT_SLK
:

1625 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1627 
CAN_IT_EWG
:

1629 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1632 
CAN_IT_EPV
:

1634 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1637 
CAN_IT_BOF
:

1639 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1642 
CAN_IT_LEC
:

1644 
CANx
->
ESR
 = 
RESET
;

1646 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1648 
CAN_IT_ERR
:

1650 
CANx
->
ESR
 = 
RESET
;

1652 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1658 
	}
}

1669 
ITStus
 
	$CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
)

1671 
ITStus
 
³ndšgb™¡©us
 = 
RESET
;

1673 ià((
CAN_Reg
 & 
It_B™
è!ğ(
ušt32_t
)
RESET
)

1676 
³ndšgb™¡©us
 = 
SET
;

1681 
³ndšgb™¡©us
 = 
RESET
;

1683  
³ndšgb™¡©us
;

1684 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c

23 
	~"¡m32f4xx_üc.h
"

50 
	$CRC_Re£tDR
()

53 
CRC
->
CR
 = 
CRC_CR_RESET
;

54 
	}
}

61 
ušt32_t
 
	$CRC_C®cCRC
(
ušt32_t
 
D©a
)

63 
CRC
->
DR
 = 
D©a
;

65  (
CRC
->
DR
);

66 
	}
}

74 
ušt32_t
 
	$CRC_C®cBlockCRC
(
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

76 
ušt32_t
 
šdex
 = 0;

78 
šdex
 = 0; index < 
BufãrL’gth
; index++)

80 
CRC
->
DR
 = 
pBufãr
[
šdex
];

82  (
CRC
->
DR
);

83 
	}
}

90 
ušt32_t
 
	$CRC_G‘CRC
()

92  (
CRC
->
DR
);

93 
	}
}

100 
	$CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
)

102 
CRC
->
IDR
 = 
IDV®ue
;

103 
	}
}

110 
ušt8_t
 
	$CRC_G‘IDRegi¡”
()

112  (
CRC
->
IDR
);

113 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c

159 
	~"¡m32f4xx_üyp.h
"

160 
	~"¡m32f4xx_rcc.h
"

173 
	#FLAG_MASK
 ((
ušt8_t
)0x20)

	)

174 
	#MAX_TIMEOUT
 ((
ušt16_t
)0xFFFF)

	)

215 
	$CRYP_DeIn™
()

218 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_CRYP
, 
ENABLE
);

221 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_CRYP
, 
DISABLE
);

222 
	}
}

231 
	$CRYP_In™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
)

234 
	`as£¹_·¿m
(
	`IS_CRYP_ALGOMODE
(
CRYP_In™SŒuù
->
CRYP_AlgoMode
));

235 
	`as£¹_·¿m
(
	`IS_CRYP_DATATYPE
(
CRYP_In™SŒuù
->
CRYP_D©aTy³
));

236 
	`as£¹_·¿m
(
	`IS_CRYP_ALGODIR
(
CRYP_In™SŒuù
->
CRYP_AlgoDœ
));

239 
CRYP
->
CR
 &ğ~
CRYP_CR_ALGOMODE
;

240 
CRYP
->
CR
 |ğ
CRYP_In™SŒuù
->
CRYP_AlgoMode
;

243 
CRYP
->
CR
 &ğ~
CRYP_CR_DATATYPE
;

244 
CRYP
->
CR
 |ğ
CRYP_In™SŒuù
->
CRYP_D©aTy³
;

247 ià((
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ğ
CRYP_AlgoMode_AES_ECB
) ||

248 (
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ğ
CRYP_AlgoMode_AES_CBC
) ||

249 (
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ğ
CRYP_AlgoMode_AES_CTR
) ||

250 (
CRYP_In™SŒuù
->
CRYP_AlgoMode
 =ğ
CRYP_AlgoMode_AES_Key
))

252 
	`as£¹_·¿m
(
	`IS_CRYP_KEYSIZE
(
CRYP_In™SŒuù
->
CRYP_KeySize
));

253 
CRYP
->
CR
 &ğ~
CRYP_CR_KEYSIZE
;

254 
CRYP
->
CR
 |ğ
CRYP_In™SŒuù
->
CRYP_KeySize
;

260 
CRYP
->
CR
 &ğ~
CRYP_CR_ALGODIR
;

261 
CRYP
->
CR
 |ğ
CRYP_In™SŒuù
->
CRYP_AlgoDœ
;

262 
	}
}

270 
	$CRYP_SŒuùIn™
(
CRYP_In™Ty³Def
* 
CRYP_In™SŒuù
)

273 
CRYP_In™SŒuù
->
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

276 
CRYP_In™SŒuù
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

279 
CRYP_In™SŒuù
->
CRYP_D©aTy³
 = 
CRYP_D©aTy³_32b
;

282 
CRYP_In™SŒuù
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

283 
	}
}

292 
	$CRYP_KeyIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
)

295 
CRYP
->
K0LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Leá
;

296 
CRYP
->
K0RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Right
;

297 
CRYP
->
K1LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Leá
;

298 
CRYP
->
K1RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Right
;

299 
CRYP
->
K2LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Leá
;

300 
CRYP
->
K2RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Right
;

301 
CRYP
->
K3LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Leá
;

302 
CRYP
->
K3RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Right
;

303 
	}
}

311 
	$CRYP_KeySŒuùIn™
(
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
)

313 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Leá
 = 0;

314 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Right
 = 0;

315 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Leá
 = 0;

316 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Right
 = 0;

317 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Leá
 = 0;

318 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Right
 = 0;

319 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Leá
 = 0;

320 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Right
 = 0;

321 
	}
}

329 
	$CRYP_IVIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
)

331 
CRYP
->
IV0LR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV0Leá
;

332 
CRYP
->
IV0RR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV0Right
;

333 
CRYP
->
IV1LR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV1Leá
;

334 
CRYP
->
IV1RR
 = 
CRYP_IVIn™SŒuù
->
CRYP_IV1Right
;

335 
	}
}

343 
	$CRYP_IVSŒuùIn™
(
CRYP_IVIn™Ty³Def
* 
CRYP_IVIn™SŒuù
)

345 
CRYP_IVIn™SŒuù
->
CRYP_IV0Leá
 = 0;

346 
CRYP_IVIn™SŒuù
->
CRYP_IV0Right
 = 0;

347 
CRYP_IVIn™SŒuù
->
CRYP_IV1Leá
 = 0;

348 
CRYP_IVIn™SŒuù
->
CRYP_IV1Right
 = 0;

349 
	}
}

358 
	$CRYP_FIFOFlush
()

361 
CRYP
->
CR
 |ğ
CRYP_CR_FFLUSH
;

362 
	}
}

370 
	$CRYP_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

373 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

375 ià(
NewS‹
 !ğ
DISABLE
)

378 
CRYP
->
CR
 |ğ
CRYP_CR_CRYPEN
;

383 
CRYP
->
CR
 &ğ~
CRYP_CR_CRYPEN
;

385 
	}
}

413 
	$CRYP_D©aIn
(
ušt32_t
 
D©a
)

415 
CRYP
->
DR
 = 
D©a
;

416 
	}
}

423 
ušt32_t
 
	$CRYP_D©aOut
()

425  
CRYP
->
DOUT
;

426 
	}
}

466 
E¼ÜStus
 
	$CRYP_SaveCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtSave
,

467 
CRYP_KeyIn™Ty³Def
* 
CRYP_KeyIn™SŒuù
)

469 
__IO
 
ušt32_t
 
timeout
 = 0;

470 
ušt32_t
 
ckeckmask
 = 0, 
b™¡©us
;

471 
E¼ÜStus
 
¡©us
 = 
ERROR
;

474 
CRYP
->
DMACR
 &ğ~(
ušt32_t
)
CRYP_DMACR_DIEN
;

480 ià((
CRYP
->
CR
 & (
ušt32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

482 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

486 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

491 
b™¡©us
 = 
CRYP
->
SR
 & 
ckeckmask
;

492 
timeout
++;

494 (
timeout
 !ğ
MAX_TIMEOUT
è&& (
b™¡©us
 !ğ
CRYP_SR_IFEM
));

496 ià((
CRYP
->
SR
 & 
ckeckmask
è!ğ
CRYP_SR_IFEM
)

498 
¡©us
 = 
ERROR
;

506 
CRYP
->
DMACR
 &ğ~(
ušt32_t
)
CRYP_DMACR_DOEN
;

507 
CRYP
->
CR
 &ğ~(
ušt32_t
)
CRYP_CR_CRYPEN
;

510 
CRYP_CÚ‹xtSave
->
CR_b™s9to2
 = 
CRYP
->
CR
 & (
CRYP_CR_KEYSIZE
 |

511 
CRYP_CR_DATATYPE
 |

512 
CRYP_CR_ALGOMODE
 |

513 
CRYP_CR_ALGODIR
);

516 
CRYP_CÚ‹xtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

517 
CRYP_CÚ‹xtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

518 
CRYP_CÚ‹xtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

519 
CRYP_CÚ‹xtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

522 
CRYP_CÚ‹xtSave
->
CRYP_K0LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Leá
;

523 
CRYP_CÚ‹xtSave
->
CRYP_K0RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key0Right
;

524 
CRYP_CÚ‹xtSave
->
CRYP_K1LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Leá
;

525 
CRYP_CÚ‹xtSave
->
CRYP_K1RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key1Right
;

526 
CRYP_CÚ‹xtSave
->
CRYP_K2LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Leá
;

527 
CRYP_CÚ‹xtSave
->
CRYP_K2RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key2Right
;

528 
CRYP_CÚ‹xtSave
->
CRYP_K3LR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Leá
;

529 
CRYP_CÚ‹xtSave
->
CRYP_K3RR
 = 
CRYP_KeyIn™SŒuù
->
CRYP_Key3Right
;

534 
¡©us
 = 
SUCCESS
;

537  
¡©us
;

538 
	}
}

551 
	$CRYP_Re¡ÜeCÚ‹xt
(
CRYP_CÚ‹xt
* 
CRYP_CÚ‹xtRe¡Üe
)

555 
CRYP
->
CR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CR_b™s9to2
;

558 
CRYP
->
K0LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K0LR
;

559 
CRYP
->
K0RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K0RR
;

560 
CRYP
->
K1LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K1LR
;

561 
CRYP
->
K1RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K1RR
;

562 
CRYP
->
K2LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K2LR
;

563 
CRYP
->
K2RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K2RR
;

564 
CRYP
->
K3LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K3LR
;

565 
CRYP
->
K3RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_K3RR
;

568 
CRYP
->
IV0LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV0LR
;

569 
CRYP
->
IV0RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV0RR
;

570 
CRYP
->
IV1LR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV1LR
;

571 
CRYP
->
IV1RR
 = 
CRYP_CÚ‹xtRe¡Üe
->
CRYP_IV1RR
;

574 
CRYP
->
CR
 |ğ
CRYP_CR_CRYPEN
;

575 
	}
}

612 
	$CRYP_DMACmd
(
ušt8_t
 
CRYP_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

615 
	`as£¹_·¿m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

616 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

618 ià(
NewS‹
 !ğ
DISABLE
)

621 
CRYP
->
DMACR
 |ğ
CRYP_DMAReq
;

626 
CRYP
->
DMACR
 &ğ(
ušt8_t
)~
CRYP_DMAReq
;

628 
	}
}

737 
	$CRYP_ITCÚfig
(
ušt8_t
 
CRYP_IT
, 
FunùiÚ®S‹
 
NewS‹
)

740 
	`as£¹_·¿m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

741 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

743 ià(
NewS‹
 !ğ
DISABLE
)

746 
CRYP
->
IMSCR
 |ğ
CRYP_IT
;

751 
CRYP
->
IMSCR
 &ğ(
ušt8_t
)~
CRYP_IT
;

753 
	}
}

765 
ITStus
 
	$CRYP_G‘ITStus
(
ušt8_t
 
CRYP_IT
)

767 
ITStus
 
b™¡©us
 = 
RESET
;

769 
	`as£¹_·¿m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

772 ià((
CRYP
->
MISR
 & 
CRYP_IT
è!ğ(
ušt8_t
)
RESET
)

775 
b™¡©us
 = 
SET
;

780 
b™¡©us
 = 
RESET
;

783  
b™¡©us
;

784 
	}
}

799 
FÏgStus
 
	$CRYP_G‘FÏgStus
(
ušt8_t
 
CRYP_FLAG
)

801 
FÏgStus
 
b™¡©us
 = 
RESET
;

802 
ušt32_t
 
‹m´eg
 = 0;

805 
	`as£¹_·¿m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

808 ià((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

810 
‹m´eg
 = 
CRYP
->
RISR
;

814 
‹m´eg
 = 
CRYP
->
SR
;

819 ià((
‹m´eg
 & 
CRYP_FLAG
 ) !ğ(
ušt8_t
)
RESET
)

822 
b™¡©us
 = 
SET
;

827 
b™¡©us
 = 
RESET
;

831  
b™¡©us
;

832 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c

46 
	~"¡m32f4xx_üyp.h
"

59 
	#AESBUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

98 
E¼ÜStus
 
	$CRYP_AES_ECB
(
ušt8_t
 
Mode
, ušt8_t* 
Key
, 
ušt16_t
 
Keysize
,

99 
ušt8_t
* 
IÅut
, 
ušt32_t
 
IËngth
, ušt8_t* 
Ouut
)

101 
CRYP_In™Ty³Def
 
AES_CRYP_In™SŒuùu»
;

102 
CRYP_KeyIn™Ty³Def
 
AES_CRYP_KeyIn™SŒuùu»
;

103 
__IO
 
ušt32_t
 
couÁ”
 = 0;

104 
ušt32_t
 
busy¡©us
 = 0;

105 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

106 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

107 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

108 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

109 
ušt32_t
 
i
 = 0;

112 
	`CRYP_KeySŒuùIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

114 
Keysize
)

117 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

118 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

119 
keyaddr
+=4;

120 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

121 
keyaddr
+=4;

122 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

123 
keyaddr
+=4;

124 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

127 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

128 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

133 
keyaddr
+=4;

134 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

135 
keyaddr
+=4;

136 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

141 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

142 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

147 
keyaddr
+=4;

148 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

149 
keyaddr
+=4;

150 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

163 if(
Mode
 =ğ
MODE_DECRYPT
)

166 
	`CRYP_FIFOFlush
();

169 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

170 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

171 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_32b
;

172 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

175 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

178 
	`CRYP_Cmd
(
ENABLE
);

183 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

184 
couÁ”
++;

185 }(
couÁ”
 !ğ
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

187 ià(
busy¡©us
 !ğ
RESET
)

189 
¡©us
 = 
ERROR
;

194 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

201 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

204 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

207 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

208 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

209 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

212 
	`CRYP_FIFOFlush
();

215 
	`CRYP_Cmd
(
ENABLE
);

217 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ğ
ERROR
)); i+=16)

221 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

222 
špuddr
+=4;

223 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

224 
špuddr
+=4;

225 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

226 
špuddr
+=4;

227 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

228 
špuddr
+=4;

231 
couÁ”
 = 0;

234 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

235 
couÁ”
++;

236 }(
couÁ”
 !ğ
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

238 ià(
busy¡©us
 !ğ
RESET
)

240 
¡©us
 = 
ERROR
;

246 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

247 
ouuddr
+=4;

248 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

249 
ouuddr
+=4;

250 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

251 
ouuddr
+=4;

252 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

253 
ouuddr
+=4;

258 
	`CRYP_Cmd
(
DISABLE
);

260  
¡©us
;

261 
	}
}

279 
E¼ÜStus
 
	$CRYP_AES_CBC
(
ušt8_t
 
Mode
, ušt8_ˆ
In™VeùÜs
[16], ušt8_ˆ*
Key
,

280 
ušt16_t
 
Keysize
, 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

281 
ušt8_t
 *
Ouut
)

283 
CRYP_In™Ty³Def
 
AES_CRYP_In™SŒuùu»
;

284 
CRYP_KeyIn™Ty³Def
 
AES_CRYP_KeyIn™SŒuùu»
;

285 
CRYP_IVIn™Ty³Def
 
AES_CRYP_IVIn™SŒuùu»
;

286 
__IO
 
ušt32_t
 
couÁ”
 = 0;

287 
ušt32_t
 
busy¡©us
 = 0;

288 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

289 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

290 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

291 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

292 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

293 
ušt32_t
 
i
 = 0;

296 
	`CRYP_KeySŒuùIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

298 
Keysize
)

301 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

302 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

303 
keyaddr
+=4;

304 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

305 
keyaddr
+=4;

306 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

307 
keyaddr
+=4;

308 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

311 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

312 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

313 
keyaddr
+=4;

314 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

315 
keyaddr
+=4;

316 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

317 
keyaddr
+=4;

318 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

319 
keyaddr
+=4;

320 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

321 
keyaddr
+=4;

322 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

325 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

326 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

327 
keyaddr
+=4;

328 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

329 
keyaddr
+=4;

330 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

331 
keyaddr
+=4;

332 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

333 
keyaddr
+=4;

334 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

335 
keyaddr
+=4;

336 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

337 
keyaddr
+=4;

338 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

339 
keyaddr
+=4;

340 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

347 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

348 
ivaddr
+=4;

349 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ğ
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

350 
ivaddr
+=4;

351 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

352 
ivaddr
+=4;

353 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Right
ğ
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

357 if(
Mode
 =ğ
MODE_DECRYPT
)

360 
	`CRYP_FIFOFlush
();

363 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

364 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

365 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_32b
;

367 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

370 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

373 
	`CRYP_Cmd
(
ENABLE
);

378 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

379 
couÁ”
++;

380 }(
couÁ”
 !ğ
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

382 ià(
busy¡©us
 !ğ
RESET
)

384 
¡©us
 = 
ERROR
;

389 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

395 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

398 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

400 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

401 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

402 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

405 
	`CRYP_IVIn™
(&
AES_CRYP_IVIn™SŒuùu»
);

408 
	`CRYP_FIFOFlush
();

411 
	`CRYP_Cmd
(
ENABLE
);

414 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ğ
ERROR
)); i+=16)

418 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

419 
špuddr
+=4;

420 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

421 
špuddr
+=4;

422 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

423 
špuddr
+=4;

424 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

425 
špuddr
+=4;

427 
couÁ”
 = 0;

430 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

431 
couÁ”
++;

432 }(
couÁ”
 !ğ
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

434 ià(
busy¡©us
 !ğ
RESET
)

436 
¡©us
 = 
ERROR
;

442 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

443 
ouuddr
+=4;

444 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

445 
ouuddr
+=4;

446 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

447 
ouuddr
+=4;

448 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

449 
ouuddr
+=4;

454 
	`CRYP_Cmd
(
DISABLE
);

456  
¡©us
;

457 
	}
}

475 
E¼ÜStus
 
	$CRYP_AES_CTR
(
ušt8_t
 
Mode
, ušt8_ˆ
In™VeùÜs
[16], ušt8_ˆ*
Key
,

476 
ušt16_t
 
Keysize
, 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
,

477 
ušt8_t
 *
Ouut
)

479 
CRYP_In™Ty³Def
 
AES_CRYP_In™SŒuùu»
;

480 
CRYP_KeyIn™Ty³Def
 
AES_CRYP_KeyIn™SŒuùu»
;

481 
CRYP_IVIn™Ty³Def
 
AES_CRYP_IVIn™SŒuùu»
;

482 
__IO
 
ušt32_t
 
couÁ”
 = 0;

483 
ušt32_t
 
busy¡©us
 = 0;

484 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

485 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

486 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

487 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

488 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

489 
ušt32_t
 
i
 = 0;

492 
	`CRYP_KeySŒuùIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

494 
Keysize
)

497 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

498 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

499 
keyaddr
+=4;

500 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

501 
keyaddr
+=4;

502 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

503 
keyaddr
+=4;

504 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

507 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

508 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

509 
keyaddr
+=4;

510 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

511 
keyaddr
+=4;

512 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

513 
keyaddr
+=4;

514 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

515 
keyaddr
+=4;

516 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

517 
keyaddr
+=4;

518 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

521 
AES_CRYP_In™SŒuùu»
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

522 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

523 
keyaddr
+=4;

524 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key0Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

525 
keyaddr
+=4;

526 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

527 
keyaddr
+=4;

528 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

529 
keyaddr
+=4;

530 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

531 
keyaddr
+=4;

532 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

533 
keyaddr
+=4;

534 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

535 
keyaddr
+=4;

536 
AES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

542 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

543 
ivaddr
+=4;

544 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ğ
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

545 
ivaddr
+=4;

546 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

547 
ivaddr
+=4;

548 
AES_CRYP_IVIn™SŒuùu»
.
CRYP_IV1Right
ğ
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

551 
	`CRYP_KeyIn™
(&
AES_CRYP_KeyIn™SŒuùu»
);

554 if(
Mode
 =ğ
MODE_DECRYPT
)

557 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

563 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

565 
AES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

566 
AES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

567 
	`CRYP_In™
(&
AES_CRYP_In™SŒuùu»
);

570 
	`CRYP_IVIn™
(&
AES_CRYP_IVIn™SŒuùu»
);

573 
	`CRYP_FIFOFlush
();

576 
	`CRYP_Cmd
(
ENABLE
);

578 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ğ
ERROR
)); i+=16)

582 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

583 
špuddr
+=4;

584 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

585 
špuddr
+=4;

586 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

587 
špuddr
+=4;

588 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

589 
špuddr
+=4;

591 
couÁ”
 = 0;

594 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

595 
couÁ”
++;

596 }(
couÁ”
 !ğ
AESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

598 ià(
busy¡©us
 !ğ
RESET
)

600 
¡©us
 = 
ERROR
;

606 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

607 
ouuddr
+=4;

608 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

609 
ouuddr
+=4;

610 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

611 
ouuddr
+=4;

612 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

613 
ouuddr
+=4;

617 
	`CRYP_Cmd
(
DISABLE
);

619  
¡©us
;

620 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c

43 
	~"¡m32f4xx_üyp.h
"

57 
	#DESBUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

94 
E¼ÜStus
 
	$CRYP_DES_ECB
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[8], ušt8_ˆ*
IÅut
,

95 
ušt32_t
 
IËngth
, 
ušt8_t
 *
Ouut
)

97 
CRYP_In™Ty³Def
 
DES_CRYP_In™SŒuùu»
;

98 
CRYP_KeyIn™Ty³Def
 
DES_CRYP_KeyIn™SŒuùu»
;

99 
__IO
 
ušt32_t
 
couÁ”
 = 0;

100 
ušt32_t
 
busy¡©us
 = 0;

101 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

102 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

103 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

104 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

105 
ušt32_t
 
i
 = 0;

108 
	`CRYP_KeySŒuùIn™
(&
DES_CRYP_KeyIn™SŒuùu»
);

111 ifĞ
Mode
 =ğ
MODE_ENCRYPT
 )

113 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

117 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

120 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

121 
DES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

122 
	`CRYP_In™
(&
DES_CRYP_In™SŒuùu»
);

125 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

126 
keyaddr
+=4;

127 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

128 
	`CRYP_KeyIn™
(& 
DES_CRYP_KeyIn™SŒuùu»
);

131 
	`CRYP_FIFOFlush
();

134 
	`CRYP_Cmd
(
ENABLE
);

136 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ğ
ERROR
)); i+=8)

140 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

141 
špuddr
+=4;

142 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

143 
špuddr
+=4;

146 
couÁ”
 = 0;

149 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

150 
couÁ”
++;

151 }(
couÁ”
 !ğ
DESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

153 ià(
busy¡©us
 !ğ
RESET
)

155 
¡©us
 = 
ERROR
;

161 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

162 
ouuddr
+=4;

163 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

164 
ouuddr
+=4;

169 
	`CRYP_Cmd
(
DISABLE
);

171  
¡©us
;

172 
	}
}

189 
E¼ÜStus
 
	$CRYP_DES_CBC
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[8], ušt8_ˆ
In™VeùÜs
[8],

190 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
, ušt8_ˆ*
Ouut
)

192 
CRYP_In™Ty³Def
 
DES_CRYP_In™SŒuùu»
;

193 
CRYP_KeyIn™Ty³Def
 
DES_CRYP_KeyIn™SŒuùu»
;

194 
CRYP_IVIn™Ty³Def
 
DES_CRYP_IVIn™SŒuùu»
;

195 
__IO
 
ušt32_t
 
couÁ”
 = 0;

196 
ušt32_t
 
busy¡©us
 = 0;

197 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

198 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

199 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

200 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

201 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

202 
ušt32_t
 
i
 = 0;

205 
	`CRYP_KeySŒuùIn™
(&
DES_CRYP_KeyIn™SŒuùu»
);

208 if(
Mode
 =ğ
MODE_ENCRYPT
)

210 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

214 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

217 
DES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

218 
DES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

219 
	`CRYP_In™
(&
DES_CRYP_In™SŒuùu»
);

222 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

223 
keyaddr
+=4;

224 
DES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

225 
	`CRYP_KeyIn™
(& 
DES_CRYP_KeyIn™SŒuùu»
);

228 
DES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

229 
ivaddr
+=4;

230 
DES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ğ
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

231 
	`CRYP_IVIn™
(&
DES_CRYP_IVIn™SŒuùu»
);

234 
	`CRYP_FIFOFlush
();

237 
	`CRYP_Cmd
(
ENABLE
);

239 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ğ
ERROR
)); i+=8)

242 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

243 
špuddr
+=4;

244 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

245 
špuddr
+=4;

248 
couÁ”
 = 0;

251 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

252 
couÁ”
++;

253 }(
couÁ”
 !ğ
DESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

255 ià(
busy¡©us
 !ğ
RESET
)

257 
¡©us
 = 
ERROR
;

262 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

263 
ouuddr
+=4;

264 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

265 
ouuddr
+=4;

270 
	`CRYP_Cmd
(
DISABLE
);

272  
¡©us
;

273 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c

43 
	~"¡m32f4xx_üyp.h
"

57 
	#TDESBUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

96 
E¼ÜStus
 
	$CRYP_TDES_ECB
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[24], ušt8_ˆ*
IÅut
,

97 
ušt32_t
 
IËngth
, 
ušt8_t
 *
Ouut
)

99 
CRYP_In™Ty³Def
 
TDES_CRYP_In™SŒuùu»
;

100 
CRYP_KeyIn™Ty³Def
 
TDES_CRYP_KeyIn™SŒuùu»
;

101 
__IO
 
ušt32_t
 
couÁ”
 = 0;

102 
ušt32_t
 
busy¡©us
 = 0;

103 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

104 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

105 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

106 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

107 
ušt32_t
 
i
 = 0;

110 
	`CRYP_KeySŒuùIn™
(&
TDES_CRYP_KeyIn™SŒuùu»
);

113 if(
Mode
 =ğ
MODE_ENCRYPT
)

115 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

119 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

122 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

123 
TDES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

124 
	`CRYP_In™
(&
TDES_CRYP_In™SŒuùu»
);

127 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

128 
keyaddr
+=4;

129 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

130 
keyaddr
+=4;

131 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

138 
	`CRYP_KeyIn™
(& 
TDES_CRYP_KeyIn™SŒuùu»
);

141 
	`CRYP_FIFOFlush
();

144 
	`CRYP_Cmd
(
ENABLE
);

146 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ğ
ERROR
)); i+=8)

149 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

150 
špuddr
+=4;

151 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

152 
špuddr
+=4;

155 
couÁ”
 = 0;

158 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

159 
couÁ”
++;

160 }(
couÁ”
 !ğ
TDESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

162 ià(
busy¡©us
 !ğ
RESET
)

164 
¡©us
 = 
ERROR
;

170 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

171 
ouuddr
+=4;

172 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

173 
ouuddr
+=4;

178 
	`CRYP_Cmd
(
DISABLE
);

180  
¡©us
;

181 
	}
}

198 
E¼ÜStus
 
	$CRYP_TDES_CBC
(
ušt8_t
 
Mode
, ušt8_ˆ
Key
[24], ušt8_ˆ
In™VeùÜs
[8],

199 
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËngth
, ušt8_ˆ*
Ouut
)

201 
CRYP_In™Ty³Def
 
TDES_CRYP_In™SŒuùu»
;

202 
CRYP_KeyIn™Ty³Def
 
TDES_CRYP_KeyIn™SŒuùu»
;

203 
CRYP_IVIn™Ty³Def
 
TDES_CRYP_IVIn™SŒuùu»
;

204 
__IO
 
ušt32_t
 
couÁ”
 = 0;

205 
ušt32_t
 
busy¡©us
 = 0;

206 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

207 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

208 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

209 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

210 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜs
;

211 
ušt32_t
 
i
 = 0;

214 
	`CRYP_KeySŒuùIn™
(&
TDES_CRYP_KeyIn™SŒuùu»
);

217 if(
Mode
 =ğ
MODE_ENCRYPT
)

219 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Enüy±
;

223 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoDœ
 = 
CRYP_AlgoDœ_Deüy±
;

225 
TDES_CRYP_In™SŒuùu»
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

226 
TDES_CRYP_In™SŒuùu»
.
CRYP_D©aTy³
 = 
CRYP_D©aTy³_8b
;

228 
	`CRYP_In™
(&
TDES_CRYP_In™SŒuùu»
);

231 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

232 
keyaddr
+=4;

233 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key1Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

236 
keyaddr
+=4;

237 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key2Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

238 
keyaddr
+=4;

239 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Leá
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

240 
keyaddr
+=4;

241 
TDES_CRYP_KeyIn™SŒuùu»
.
CRYP_Key3Right
ğ
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

242 
	`CRYP_KeyIn™
(& 
TDES_CRYP_KeyIn™SŒuùu»
);

245 
TDES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Leá
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

246 
ivaddr
+=4;

247 
TDES_CRYP_IVIn™SŒuùu»
.
CRYP_IV0Right
ğ
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

248 
	`CRYP_IVIn™
(&
TDES_CRYP_IVIn™SŒuùu»
);

251 
	`CRYP_FIFOFlush
();

254 
	`CRYP_Cmd
(
ENABLE
);

256 
i
=0; ((i<
IËngth
è&& (
¡©us
 !ğ
ERROR
)); i+=8)

259 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

260 
špuddr
+=4;

261 
	`CRYP_D©aIn
(*(
ušt32_t
*)(
špuddr
));

262 
špuddr
+=4;

265 
couÁ”
 = 0;

268 
busy¡©us
 = 
	`CRYP_G‘FÏgStus
(
CRYP_FLAG_BUSY
);

269 
couÁ”
++;

270 }(
couÁ”
 !ğ
TDESBUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

272 ià(
busy¡©us
 !ğ
RESET
)

274 
¡©us
 = 
ERROR
;

280 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

281 
ouuddr
+=4;

282 *(
ušt32_t
*)(
ouuddr
èğ
	`CRYP_D©aOut
();

283 
ouuddr
+=4;

288 
	`CRYP_Cmd
(
DISABLE
);

290  
¡©us
;

291 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c

118 
	~"¡m32f4xx_dac.h
"

119 
	~"¡m32f4xx_rcc.h
"

134 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0x00000FFE)

	)

137 
	#DUAL_SWTRIG_SET
 ((
ušt32_t
)0x00000003)

	)

138 
	#DUAL_SWTRIG_RESET
 ((
ušt32_t
)0xFFFFFFFC)

	)

141 
	#DHR12R1_OFFSET
 ((
ušt32_t
)0x00000008)

	)

142 
	#DHR12R2_OFFSET
 ((
ušt32_t
)0x00000014)

	)

143 
	#DHR12RD_OFFSET
 ((
ušt32_t
)0x00000020)

	)

146 
	#DOR_OFFSET
 ((
ušt32_t
)0x0000002C)

	)

174 
	$DAC_DeIn™
()

177 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

179 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
DISABLE
);

180 
	}
}

193 
	$DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

195 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

198 
	`as£¹_·¿m
(
	`IS_DAC_TRIGGER
(
DAC_In™SŒuù
->
DAC_Trigg”
));

199 
	`as£¹_·¿m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
));

200 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
));

201 
	`as£¹_·¿m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_In™SŒuù
->
DAC_OuutBufãr
));

205 
tm´eg1
 = 
DAC
->
CR
;

207 
tm´eg1
 &ğ~(
CR_CLEAR_MASK
 << 
DAC_ChªÃl
);

214 
tm´eg2
 = (
DAC_In™SŒuù
->
DAC_Trigg”
 | DAC_In™SŒuù->
DAC_WaveG’”©iÚ
 |

215 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 | \

216 
DAC_In™SŒuù
->
DAC_OuutBufãr
);

218 
tm´eg1
 |ğ
tm´eg2
 << 
DAC_ChªÃl
;

220 
DAC
->
CR
 = 
tm´eg1
;

221 
	}
}

229 
	$DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

233 
DAC_In™SŒuù
->
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

235 
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

237 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 = 
DAC_LFSRUnmask_B™0
;

239 
DAC_In™SŒuù
->
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

240 
	}
}

253 
	$DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

256 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

257 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

259 ià(
NewS‹
 !ğ
DISABLE
)

262 
DAC
->
CR
 |ğ(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

267 
DAC
->
CR
 &ğ(~(
DAC_CR_EN1
 << 
DAC_ChªÃl
));

269 
	}
}

281 
	$DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

284 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

285 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

287 ià(
NewS‹
 !ğ
DISABLE
)

290 
DAC
->
SWTRIGR
 |ğ(
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4);

295 
DAC
->
SWTRIGR
 &ğ~((
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4));

297 
	}
}

305 
	$DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
)

308 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

310 ià(
NewS‹
 !ğ
DISABLE
)

313 
DAC
->
SWTRIGR
 |ğ
DUAL_SWTRIG_SET
;

318 
DAC
->
SWTRIGR
 &ğ
DUAL_SWTRIG_RESET
;

320 
	}
}

336 
	$DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
)

339 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

340 
	`as£¹_·¿m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

341 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

343 ià(
NewS‹
 !ğ
DISABLE
)

346 
DAC
->
CR
 |ğ
DAC_Wave
 << 
DAC_ChªÃl
;

351 
DAC
->
CR
 &ğ~(
DAC_Wave
 << 
DAC_ChªÃl
);

353 
	}
}

365 
	$DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

367 
__IO
 
ušt32_t
 
tmp
 = 0;

370 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

371 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

373 
tmp
 = (
ušt32_t
)
DAC_BASE
;

374 
tmp
 +ğ
DHR12R1_OFFSET
 + 
DAC_Align
;

377 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

378 
	}
}

390 
	$DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

392 
__IO
 
ušt32_t
 
tmp
 = 0;

395 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

396 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

398 
tmp
 = (
ušt32_t
)
DAC_BASE
;

399 
tmp
 +ğ
DHR12R2_OFFSET
 + 
DAC_Align
;

402 *(
__IO
 
ušt32_t
 *)
tmp
 = 
D©a
;

403 
	}
}

418 
	$DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
)

420 
ušt32_t
 
d©a
 = 0, 
tmp
 = 0;

423 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

424 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a1
));

425 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a2
));

428 ià(
DAC_Align
 =ğ
DAC_Align_8b_R
)

430 
d©a
 = ((
ušt32_t
)
D©a2
 << 8è| 
D©a1
;

434 
d©a
 = ((
ušt32_t
)
D©a2
 << 16è| 
D©a1
;

437 
tmp
 = (
ušt32_t
)
DAC_BASE
;

438 
tmp
 +ğ
DHR12RD_OFFSET
 + 
DAC_Align
;

441 *(
__IO
 
ušt32_t
 *)
tmp
 = 
d©a
;

442 
	}
}

452 
ušt16_t
 
	$DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
)

454 
__IO
 
ušt32_t
 
tmp
 = 0;

457 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

459 
tmp
 = (
ušt32_t
è
DAC_BASE
 ;

460 
tmp
 +ğ
DOR_OFFSET
 + ((
ušt32_t
)
DAC_ChªÃl
 >> 2);

463  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

464 
	}
}

497 
	$DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

500 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

501 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

503 ià(
NewS‹
 !ğ
DISABLE
)

506 
DAC
->
CR
 |ğ(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

511 
DAC
->
CR
 &ğ(~(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
));

513 
	}
}

545 
	$DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

548 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

549 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

550 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

552 ià(
NewS‹
 !ğ
DISABLE
)

555 
DAC
->
CR
 |ğ(
DAC_IT
 << 
DAC_ChªÃl
);

560 
DAC
->
CR
 &ğ(~(
ušt32_t
)(
DAC_IT
 << 
DAC_ChªÃl
));

562 
	}
}

577 
FÏgStus
 
	$DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

579 
FÏgStus
 
b™¡©us
 = 
RESET
;

581 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

582 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

585 ià((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_ChªÃl
)è!ğ(
ušt8_t
)
RESET
)

588 
b™¡©us
 = 
SET
;

593 
b™¡©us
 = 
RESET
;

596  
b™¡©us
;

597 
	}
}

612 
	$DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

615 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

616 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

619 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_ChªÃl
);

620 
	}
}

635 
ITStus
 
	$DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

637 
ITStus
 
b™¡©us
 = 
RESET
;

638 
ušt32_t
 
’abË¡©us
 = 0;

641 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

642 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

645 
’abË¡©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_ChªÃl
)) ;

648 ià(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_ChªÃl
)è!ğ(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

651 
b™¡©us
 = 
SET
;

656 
b™¡©us
 = 
RESET
;

659  
b™¡©us
;

660 
	}
}

675 
	$DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

678 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

679 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

682 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_ChªÃl
);

683 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c

23 
	~"¡m32f4xx_dbgmcu.h
"

36 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

52 
ušt32_t
 
	$DBGMCU_G‘REVID
()

54 (
DBGMCU
->
IDCODE
 >> 16);

55 
	}
}

62 
ušt32_t
 
	$DBGMCU_G‘DEVID
()

64 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

65 
	}
}

78 
	$DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

81 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_P”h
));

82 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

83 ià(
NewS‹
 !ğ
DISABLE
)

85 
DBGMCU
->
CR
 |ğ
DBGMCU_P”h
;

89 
DBGMCU
->
CR
 &ğ~
DBGMCU_P”h
;

91 
	}
}

117 
	$DBGMCU_APB1P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

120 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_P”h
));

121 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

123 ià(
NewS‹
 !ğ
DISABLE
)

125 
DBGMCU
->
APB1FZ
 |ğ
DBGMCU_P”h
;

129 
DBGMCU
->
APB1FZ
 &ğ~
DBGMCU_P”h
;

131 
	}
}

146 
	$DBGMCU_APB2P”hCÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

149 
	`as£¹_·¿m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_P”h
));

150 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

152 ià(
NewS‹
 !ğ
DISABLE
)

154 
DBGMCU
->
APB2FZ
 |ğ
DBGMCU_P”h
;

158 
DBGMCU
->
APB2FZ
 &ğ~
DBGMCU_P”h
;

160 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c

82 
	~"¡m32f4xx_dcmi.h
"

83 
	~"¡m32f4xx_rcc.h
"

122 
	$DCMI_DeIn™
()

124 
DCMI
->
CR
 = 0x0;

125 
DCMI
->
IER
 = 0x0;

126 
DCMI
->
ICR
 = 0x1F;

127 
DCMI
->
ESCR
 = 0x0;

128 
DCMI
->
ESUR
 = 0x0;

129 
DCMI
->
CWSTRTR
 = 0x0;

130 
DCMI
->
CWSIZER
 = 0x0;

131 
	}
}

139 
	$DCMI_In™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
)

141 
ušt32_t
 
‹mp
 = 0x0;

144 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_In™SŒuù
->
DCMI_C­tu»Mode
));

145 
	`as£¹_·¿m
(
	`IS_DCMI_SYNCHRO
(
DCMI_In™SŒuù
->
DCMI_SynchroMode
));

146 
	`as£¹_·¿m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_In™SŒuù
->
DCMI_PCKPŞ¬™y
));

147 
	`as£¹_·¿m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_In™SŒuù
->
DCMI_VSPŞ¬™y
));

148 
	`as£¹_·¿m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_In™SŒuù
->
DCMI_HSPŞ¬™y
));

149 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_In™SŒuù
->
DCMI_C­tu»R©e
));

150 
	`as£¹_·¿m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_In™SŒuù
->
DCMI_Ex‹ndedD©aMode
));

154 
DCMI
->
CR
 &ğ~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

157 
‹mp
 = 
DCMI
->
CR
;

159 
‹mp
 &ğ~((
ušt32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

160 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

161 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

164 
‹mp
 |ğ((
ušt32_t
)
DCMI_In™SŒuù
->
DCMI_C­tu»Mode
 |

165 
DCMI_In™SŒuù
->
DCMI_SynchroMode
 |

166 
DCMI_In™SŒuù
->
DCMI_PCKPŞ¬™y
 |

167 
DCMI_In™SŒuù
->
DCMI_VSPŞ¬™y
 |

168 
DCMI_In™SŒuù
->
DCMI_HSPŞ¬™y
 |

169 
DCMI_In™SŒuù
->
DCMI_C­tu»R©e
 |

170 
DCMI_In™SŒuù
->
DCMI_Ex‹ndedD©aMode
);

172 
DCMI
->
CR
 = 
‹mp
;

173 
	}
}

181 
	$DCMI_SŒuùIn™
(
DCMI_In™Ty³Def
* 
DCMI_In™SŒuù
)

184 
DCMI_In™SŒuù
->
DCMI_C­tu»Mode
 = 
DCMI_C­tu»Mode_CÚtšuous
;

185 
DCMI_In™SŒuù
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_H¬dw¬e
;

186 
DCMI_In™SŒuù
->
DCMI_PCKPŞ¬™y
 = 
DCMI_PCKPŞ¬™y_F®lšg
;

187 
DCMI_In™SŒuù
->
DCMI_VSPŞ¬™y
 = 
DCMI_VSPŞ¬™y_Low
;

188 
DCMI_In™SŒuù
->
DCMI_HSPŞ¬™y
 = 
DCMI_HSPŞ¬™y_Low
;

189 
DCMI_In™SŒuù
->
DCMI_C­tu»R©e
 = 
DCMI_C­tu»R©e_AÎ_F¿me
;

190 
DCMI_In™SŒuù
->
DCMI_Ex‹ndedD©aMode
 = 
DCMI_Ex‹ndedD©aMode_8b
;

191 
	}
}

201 
	$DCMI_CROPCÚfig
(
DCMI_CROPIn™Ty³Def
* 
DCMI_CROPIn™SŒuù
)

204 
DCMI
->
CWSTRTR
 = (
ušt32_t
)((ušt32_t)
DCMI_CROPIn™SŒuù
->
DCMI_HÜizÚlOff£tCouÁ
 |

205 ((
ušt32_t
)
DCMI_CROPIn™SŒuù
->
DCMI_V”tiÿlS¹Lše
 << 16));

208 
DCMI
->
CWSIZER
 = (
ušt32_t
)(
DCMI_CROPIn™SŒuù
->
DCMI_C­tu»CouÁ
 |

209 ((
ušt32_t
)
DCMI_CROPIn™SŒuù
->
DCMI_V”tiÿlLšeCouÁ
 << 16));

210 
	}
}

219 
	$DCMI_CROPCmd
(
FunùiÚ®S‹
 
NewS‹
)

222 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

224 ià(
NewS‹
 !ğ
DISABLE
)

227 
DCMI
->
CR
 |ğ(
ušt32_t
)
DCMI_CR_CROP
;

232 
DCMI
->
CR
 &ğ~(
ušt32_t
)
DCMI_CR_CROP
;

234 
	}
}

242 
	$DCMI_S‘EmbeddedSynchroCodes
(
DCMI_CodesIn™Ty³Def
* 
DCMI_CodesIn™SŒuù
)

244 
DCMI
->
ESCR
 = (
ušt32_t
)(
DCMI_CodesIn™SŒuù
->
DCMI_F¿meS¹Code
 |

245 ((
ušt32_t
)
DCMI_CodesIn™SŒuù
->
DCMI_LšeS¹Code
 << 8)|

246 ((
ušt32_t
)
DCMI_CodesIn™SŒuù
->
DCMI_LšeEndCode
 << 16)|

247 ((
ušt32_t
)
DCMI_CodesIn™SŒuù
->
DCMI_F¿meEndCode
 << 24));

248 
	}
}

257 
	$DCMI_JPEGCmd
(
FunùiÚ®S‹
 
NewS‹
)

260 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

262 ià(
NewS‹
 !ğ
DISABLE
)

265 
DCMI
->
CR
 |ğ(
ušt32_t
)
DCMI_CR_JPEG
;

270 
DCMI
->
CR
 &ğ~(
ušt32_t
)
DCMI_CR_JPEG
;

272 
	}
}

295 
	$DCMI_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

298 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

300 ià(
NewS‹
 !ğ
DISABLE
)

303 
DCMI
->
CR
 |ğ(
ušt32_t
)
DCMI_CR_ENABLE
;

308 
DCMI
->
CR
 &ğ~(
ušt32_t
)
DCMI_CR_ENABLE
;

310 
	}
}

318 
	$DCMI_C­tu»Cmd
(
FunùiÚ®S‹
 
NewS‹
)

321 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

323 ià(
NewS‹
 !ğ
DISABLE
)

326 
DCMI
->
CR
 |ğ(
ušt32_t
)
DCMI_CR_CAPTURE
;

331 
DCMI
->
CR
 &ğ~(
ušt32_t
)
DCMI_CR_CAPTURE
;

333 
	}
}

340 
ušt32_t
 
	$DCMI_R—dD©a
()

342  
DCMI
->
DR
;

343 
	}
}

373 
	$DCMI_ITCÚfig
(
ušt16_t
 
DCMI_IT
, 
FunùiÚ®S‹
 
NewS‹
)

376 
	`as£¹_·¿m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

377 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

379 ià(
NewS‹
 !ğ
DISABLE
)

382 
DCMI
->
IER
 |ğ
DCMI_IT
;

387 
DCMI
->
IER
 &ğ(
ušt16_t
)(~
DCMI_IT
);

389 
	}
}

410 
FÏgStus
 
	$DCMI_G‘FÏgStus
(
ušt16_t
 
DCMI_FLAG
)

412 
FÏgStus
 
b™¡©us
 = 
RESET
;

413 
ušt32_t
 
dcmœeg
, 
‹m´eg
 = 0;

416 
	`as£¹_·¿m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

419 
dcmœeg
 = (((
ušt16_t
)
DCMI_FLAG
) >> 12);

421 ià(
dcmœeg
 == 0x01)

423 
‹m´eg
ğ
DCMI
->
RISR
;

425 ià(
dcmœeg
 == 0x02)

427 
‹m´eg
 = 
DCMI
->
SR
;

431 
‹m´eg
 = 
DCMI
->
MISR
;

434 ià((
‹m´eg
 & 
DCMI_FLAG
è!ğ(
ušt16_t
)
RESET
 )

436 
b™¡©us
 = 
SET
;

440 
b™¡©us
 = 
RESET
;

443  
b™¡©us
;

444 
	}
}

457 
	$DCMI_CË¬FÏg
(
ušt16_t
 
DCMI_FLAG
)

460 
	`as£¹_·¿m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

465 
DCMI
->
ICR
 = 
DCMI_FLAG
;

466 
	}
}

479 
ITStus
 
	$DCMI_G‘ITStus
(
ušt16_t
 
DCMI_IT
)

481 
ITStus
 
b™¡©us
 = 
RESET
;

482 
ušt32_t
 
™¡©us
 = 0;

485 
	`as£¹_·¿m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

487 
™¡©us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

489 ià((
™¡©us
 !ğ(
ušt16_t
)
RESET
))

491 
b™¡©us
 = 
SET
;

495 
b™¡©us
 = 
RESET
;

497  
b™¡©us
;

498 
	}
}

511 
	$DCMI_CË¬ITP’dšgB™
(
ušt16_t
 
DCMI_IT
)

516 
DCMI
->
ICR
 = 
DCMI_IT
;

517 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c

116 
	~"¡m32f4xx_dma.h
"

117 
	~"¡m32f4xx_rcc.h
"

132 
	#TRANSFER_IT_ENABLE_MASK
 (
ušt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

133 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

135 
	#DMA_SŒ—m0_IT_MASK
 (
ušt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

136 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

137 
DMA_LISR_TCIF0
)

	)

139 
	#DMA_SŒ—m1_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 6)

	)

140 
	#DMA_SŒ—m2_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 16)

	)

141 
	#DMA_SŒ—m3_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 << 22)

	)

142 
	#DMA_SŒ—m4_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m0_IT_MASK
 | (ušt32_t)0x20000000)

	)

143 
	#DMA_SŒ—m5_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m1_IT_MASK
 | (ušt32_t)0x20000000)

	)

144 
	#DMA_SŒ—m6_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m2_IT_MASK
 | (ušt32_t)0x20000000)

	)

145 
	#DMA_SŒ—m7_IT_MASK
 (
ušt32_t
)(
DMA_SŒ—m3_IT_MASK
 | (ušt32_t)0x20000000)

	)

146 
	#TRANSFER_IT_MASK
 (
ušt32_t
)0x0F3C0F3C

	)

147 
	#HIGH_ISR_MASK
 (
ušt32_t
)0x20000000

	)

148 
	#RESERVED_MASK
 (
ušt32_t
)0x0F7D0F7D

	)

188 
	$DMA_DeIn™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

191 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

194 
DMAy_SŒ—mx
->
CR
 &ğ~((
ušt32_t
)
DMA_SxCR_EN
);

197 
DMAy_SŒ—mx
->
CR
 = 0;

200 
DMAy_SŒ—mx
->
NDTR
 = 0;

203 
DMAy_SŒ—mx
->
PAR
 = 0;

206 
DMAy_SŒ—mx
->
M0AR
 = 0;

209 
DMAy_SŒ—mx
->
M1AR
 = 0;

212 
DMAy_SŒ—mx
->
FCR
 = (
ušt32_t
)0x00000021;

215 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m0
)

218 
DMA1
->
LIFCR
 = 
DMA_SŒ—m0_IT_MASK
;

220 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m1
)

223 
DMA1
->
LIFCR
 = 
DMA_SŒ—m1_IT_MASK
;

225 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m2
)

228 
DMA1
->
LIFCR
 = 
DMA_SŒ—m2_IT_MASK
;

230 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m3
)

233 
DMA1
->
LIFCR
 = 
DMA_SŒ—m3_IT_MASK
;

235 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m4
)

238 
DMA1
->
HIFCR
 = 
DMA_SŒ—m4_IT_MASK
;

240 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m5
)

243 
DMA1
->
HIFCR
 = 
DMA_SŒ—m5_IT_MASK
;

245 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m6
)

248 
DMA1
->
HIFCR
 = (
ušt32_t
)
DMA_SŒ—m6_IT_MASK
;

250 ià(
DMAy_SŒ—mx
 =ğ
DMA1_SŒ—m7
)

253 
DMA1
->
HIFCR
 = 
DMA_SŒ—m7_IT_MASK
;

255 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m0
)

258 
DMA2
->
LIFCR
 = 
DMA_SŒ—m0_IT_MASK
;

260 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m1
)

263 
DMA2
->
LIFCR
 = 
DMA_SŒ—m1_IT_MASK
;

265 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m2
)

268 
DMA2
->
LIFCR
 = 
DMA_SŒ—m2_IT_MASK
;

270 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m3
)

273 
DMA2
->
LIFCR
 = 
DMA_SŒ—m3_IT_MASK
;

275 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m4
)

278 
DMA2
->
HIFCR
 = 
DMA_SŒ—m4_IT_MASK
;

280 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m5
)

283 
DMA2
->
HIFCR
 = 
DMA_SŒ—m5_IT_MASK
;

285 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m6
)

288 
DMA2
->
HIFCR
 = 
DMA_SŒ—m6_IT_MASK
;

292 ià(
DMAy_SŒ—mx
 =ğ
DMA2_SŒ—m7
)

295 
DMA2
->
HIFCR
 = 
DMA_SŒ—m7_IT_MASK
;

298 
	}
}

311 
	$DMA_In™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

313 
ušt32_t
 
tm´eg
 = 0;

316 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

317 
	`as£¹_·¿m
(
	`IS_DMA_CHANNEL
(
DMA_In™SŒuù
->
DMA_ChªÃl
));

318 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
DMA_In™SŒuù
->
DMA_DIR
));

319 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_In™SŒuù
->
DMA_BufãrSize
));

320 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_In™SŒuù
->
DMA_P”h”®Inc
));

321 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_In™SŒuù
->
DMA_MemÜyInc
));

322 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
));

323 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
));

324 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
DMA_In™SŒuù
->
DMA_Mode
));

325 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
DMA_In™SŒuù
->
DMA_PriÜ™y
));

326 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_In™SŒuù
->
DMA_FIFOMode
));

327 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_In™SŒuù
->
DMA_FIFOTh»shŞd
));

328 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_BURST
(
DMA_In™SŒuù
->
DMA_MemÜyBur¡
));

329 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_In™SŒuù
->
DMA_P”h”®Bur¡
));

333 
tm´eg
 = 
DMAy_SŒ—mx
->
CR
;

336 
tm´eg
 &ğ((
ušt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

337 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

338 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

339 
DMA_SxCR_DIR
));

352 
tm´eg
 |ğ
DMA_In™SŒuù
->
DMA_ChªÃl
 | DMA_In™SŒuù->
DMA_DIR
 |

353 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 | DMA_In™SŒuù->
DMA_MemÜyInc
 |

354 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 | DMA_In™SŒuù->
DMA_MemÜyD©aSize
 |

355 
DMA_In™SŒuù
->
DMA_Mode
 | DMA_In™SŒuù->
DMA_PriÜ™y
 |

356 
DMA_In™SŒuù
->
DMA_MemÜyBur¡
 | DMA_In™SŒuù->
DMA_P”h”®Bur¡
;

359 
DMAy_SŒ—mx
->
CR
 = 
tm´eg
;

363 
tm´eg
 = 
DMAy_SŒ—mx
->
FCR
;

366 
tm´eg
 &ğ(
ušt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

371 
tm´eg
 |ğ
DMA_In™SŒuù
->
DMA_FIFOMode
 | DMA_In™SŒuù->
DMA_FIFOTh»shŞd
;

374 
DMAy_SŒ—mx
->
FCR
 = 
tm´eg
;

378 
DMAy_SŒ—mx
->
NDTR
 = 
DMA_In™SŒuù
->
DMA_BufãrSize
;

382 
DMAy_SŒ—mx
->
PAR
 = 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
;

386 
DMAy_SŒ—mx
->
M0AR
 = 
DMA_In™SŒuù
->
DMA_MemÜy0Ba£Addr
;

387 
	}
}

395 
	$DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

399 
DMA_In™SŒuù
->
DMA_ChªÃl
 = 0;

402 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
 = 0;

405 
DMA_In™SŒuù
->
DMA_MemÜy0Ba£Addr
 = 0;

408 
DMA_In™SŒuù
->
DMA_DIR
 = 
DMA_DIR_P”h”®ToMemÜy
;

411 
DMA_In™SŒuù
->
DMA_BufãrSize
 = 0;

414 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

417 
DMA_In™SŒuù
->
DMA_MemÜyInc
 = 
DMA_MemÜyInc_Di§bË
;

420 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 = 
DMA_P”h”®D©aSize_By‹
;

423 
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
 = 
DMA_MemÜyD©aSize_By‹
;

426 
DMA_In™SŒuù
->
DMA_Mode
 = 
DMA_Mode_NÜm®
;

429 
DMA_In™SŒuù
->
DMA_PriÜ™y
 = 
DMA_PriÜ™y_Low
;

432 
DMA_In™SŒuù
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Di§bË
;

435 
DMA_In™SŒuù
->
DMA_FIFOTh»shŞd
 = 
DMA_FIFOTh»shŞd_1Qu¬‹rFuÎ
;

438 
DMA_In™SŒuù
->
DMA_MemÜyBur¡
 = 
DMA_MemÜyBur¡_SšgË
;

441 
DMA_In™SŒuù
->
DMA_P”h”®Bur¡
 = 
DMA_P”h”®Bur¡_SšgË
;

442 
	}
}

470 
	$DMA_Cmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
)

473 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

474 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

476 ià(
NewS‹
 !ğ
DISABLE
)

479 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_EN
;

484 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_EN
;

486 
	}
}

506 
	$DMA_P”hIncOff£tSizeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_Pšcos
)

509 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

510 
	`as£¹_·¿m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pšcos
));

513 if(
DMA_Pšcos
 !ğ
DMA_PINCOS_Psize
)

516 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_PINCOS
;

521 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_PINCOS
;

523 
	}
}

542 
	$DMA_FlowCÚŒŞËrCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FlowCŒl
)

545 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

546 
	`as£¹_·¿m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCŒl
));

549 if(
DMA_FlowCŒl
 !ğ
DMA_FlowCŒl_MemÜy
)

552 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_PFCTRL
;

557 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_PFCTRL
;

559 
	}
}

626 
	$DMA_S‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt16_t
 
CouÁ”
)

629 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

632 
DMAy_SŒ—mx
->
NDTR
 = (
ušt16_t
)
CouÁ”
;

633 
	}
}

641 
ušt16_t
 
	$DMA_G‘Cu¼D©aCouÁ”
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

644 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

647  ((
ušt16_t
)(
DMAy_SŒ—mx
->
NDTR
));

648 
	}
}

718 
	$DMA_DoubËBufãrModeCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜy1Ba£Addr
,

719 
ušt32_t
 
DMA_Cu¼’tMemÜy
)

722 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

723 
	`as£¹_·¿m
(
	`IS_DMA_CURRENT_MEM
(
DMA_Cu¼’tMemÜy
));

725 ià(
DMA_Cu¼’tMemÜy
 !ğ
DMA_MemÜy_0
)

728 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)(
DMA_SxCR_CT
);

733 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)(
DMA_SxCR_CT
);

737 
DMAy_SŒ—mx
->
M1AR
 = 
MemÜy1Ba£Addr
;

738 
	}
}

749 
	$DMA_DoubËBufãrModeCmd
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
FunùiÚ®S‹
 
NewS‹
)

752 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

753 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

756 ià(
NewS‹
 !ğ
DISABLE
)

759 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)
DMA_SxCR_DBM
;

764 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)
DMA_SxCR_DBM
;

766 
	}
}

790 
	$DMA_MemÜyT¬g‘CÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
MemÜyBa£Addr
,

791 
ušt32_t
 
DMA_MemÜyT¬g‘
)

794 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

795 
	`as£¹_·¿m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemÜyT¬g‘
));

798 ià(
DMA_MemÜyT¬g‘
 !ğ
DMA_MemÜy_0
)

801 
DMAy_SŒ—mx
->
M1AR
 = 
MemÜyBa£Addr
;

806 
DMAy_SŒ—mx
->
M0AR
 = 
MemÜyBa£Addr
;

808 
	}
}

816 
ušt32_t
 
	$DMA_G‘Cu¼’tMemÜyT¬g‘
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

818 
ušt32_t
 
tmp
 = 0;

821 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

824 ià((
DMAy_SŒ—mx
->
CR
 & 
DMA_SxCR_CT
) != 0)

827 
tmp
 = 1;

832 
tmp
 = 0;

834  
tmp
;

835 
	}
}

925 
FunùiÚ®S‹
 
	$DMA_G‘CmdStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

927 
FunùiÚ®S‹
 
¡©e
 = 
DISABLE
;

930 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

932 ià((
DMAy_SŒ—mx
->
CR
 & (
ušt32_t
)
DMA_SxCR_EN
) != 0)

935 
¡©e
 = 
ENABLE
;

941 
¡©e
 = 
DISABLE
;

943  
¡©e
;

944 
	}
}

959 
ušt32_t
 
	$DMA_G‘FIFOStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
)

961 
ušt32_t
 
tm´eg
 = 0;

964 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

967 
tm´eg
 = (
ušt32_t
)((
DMAy_SŒ—mx
->
FCR
 & 
DMA_SxFCR_FS
));

969  
tm´eg
;

970 
	}
}

986 
FÏgStus
 
	$DMA_G‘FÏgStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
)

988 
FÏgStus
 
b™¡©us
 = 
RESET
;

989 
DMA_Ty³Def
* 
DMAy
;

990 
ušt32_t
 
tm´eg
 = 0;

993 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

994 
	`as£¹_·¿m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

997 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1000 
DMAy
 = 
DMA1
;

1005 
DMAy
 = 
DMA2
;

1009 ià((
DMA_FLAG
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1012 
tm´eg
 = 
DMAy
->
HISR
;

1017 
tm´eg
 = 
DMAy
->
LISR
;

1021 
tm´eg
 &ğ(
ušt32_t
)
RESERVED_MASK
;

1024 ià((
tm´eg
 & 
DMA_FLAG
è!ğ(
ušt32_t
)
RESET
)

1027 
b™¡©us
 = 
SET
;

1032 
b™¡©us
 = 
RESET
;

1036  
b™¡©us
;

1037 
	}
}

1053 
	$DMA_CË¬FÏg
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_FLAG
)

1055 
DMA_Ty³Def
* 
DMAy
;

1058 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1059 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1062 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1065 
DMAy
 = 
DMA1
;

1070 
DMAy
 = 
DMA2
;

1074 ià((
DMA_FLAG
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1077 
DMAy
->
HIFCR
 = (
ušt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1082 
DMAy
->
LIFCR
 = (
ušt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1084 
	}
}

1100 
	$DMA_ITCÚfig
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1103 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1104 
	`as£¹_·¿m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1105 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1108 ià((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1110 ià(
NewS‹
 !ğ
DISABLE
)

1113 
DMAy_SŒ—mx
->
FCR
 |ğ(
ušt32_t
)
DMA_IT_FE
;

1118 
DMAy_SŒ—mx
->
FCR
 &ğ~(
ušt32_t
)
DMA_IT_FE
;

1123 ià(
DMA_IT
 !ğ
DMA_IT_FE
)

1125 ià(
NewS‹
 !ğ
DISABLE
)

1128 
DMAy_SŒ—mx
->
CR
 |ğ(
ušt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1133 
DMAy_SŒ—mx
->
CR
 &ğ~(
ušt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1136 
	}
}

1152 
ITStus
 
	$DMA_G‘ITStus
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
)

1154 
ITStus
 
b™¡©us
 = 
RESET
;

1155 
DMA_Ty³Def
* 
DMAy
;

1156 
ušt32_t
 
tm´eg
 = 0, 
’abË¡©us
 = 0;

1159 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1160 
	`as£¹_·¿m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1163 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1166 
DMAy
 = 
DMA1
;

1171 
DMAy
 = 
DMA2
;

1175 ià((
DMA_IT
 & 
TRANSFER_IT_MASK
è!ğ(
ušt32_t
)
RESET
)

1178 
tm´eg
 = (
ušt32_t
)((
DMA_IT
 >> 11è& 
TRANSFER_IT_ENABLE_MASK
);

1181 
’abË¡©us
 = (
ušt32_t
)(
DMAy_SŒ—mx
->
CR
 & 
tm´eg
);

1186 
’abË¡©us
 = (
ušt32_t
)(
DMAy_SŒ—mx
->
FCR
 & 
DMA_IT_FE
);

1190 ià((
DMA_IT
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1193 
tm´eg
 = 
DMAy
->
HISR
 ;

1198 
tm´eg
 = 
DMAy
->
LISR
 ;

1202 
tm´eg
 &ğ(
ušt32_t
)
RESERVED_MASK
;

1205 ià(((
tm´eg
 & 
DMA_IT
è!ğ(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

1208 
b™¡©us
 = 
SET
;

1213 
b™¡©us
 = 
RESET
;

1217  
b™¡©us
;

1218 
	}
}

1234 
	$DMA_CË¬ITP’dšgB™
(
DMA_SŒ—m_Ty³Def
* 
DMAy_SŒ—mx
, 
ušt32_t
 
DMA_IT
)

1236 
DMA_Ty³Def
* 
DMAy
;

1239 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_SŒ—mx
));

1240 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1243 ià(
DMAy_SŒ—mx
 < 
DMA2_SŒ—m0
)

1246 
DMAy
 = 
DMA1
;

1251 
DMAy
 = 
DMA2
;

1255 ià((
DMA_IT
 & 
HIGH_ISR_MASK
è!ğ(
ušt32_t
)
RESET
)

1258 
DMAy
->
HIFCR
 = (
ušt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1263 
DMAy
->
LIFCR
 = (
ušt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1265 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c

61 
	~"¡m32f4xx_exti.h
"

75 
	#EXTI_LINENONE
 ((
ušt32_t
)0x00000è

	)

103 
	$EXTI_DeIn™
()

105 
EXTI
->
IMR
 = 0x00000000;

106 
EXTI
->
EMR
 = 0x00000000;

107 
EXTI
->
RTSR
 = 0x00000000;

108 
EXTI
->
FTSR
 = 0x00000000;

109 
EXTI
->
PR
 = 0x007FFFFF;

110 
	}
}

119 
	$EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

121 
ušt32_t
 
tmp
 = 0;

124 
	`as£¹_·¿m
(
	`IS_EXTI_MODE
(
EXTI_In™SŒuù
->
EXTI_Mode
));

125 
	`as£¹_·¿m
(
	`IS_EXTI_TRIGGER
(
EXTI_In™SŒuù
->
EXTI_Trigg”
));

126 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_In™SŒuù
->
EXTI_Lše
));

127 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_In™SŒuù
->
EXTI_LšeCmd
));

129 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

131 ià(
EXTI_In™SŒuù
->
EXTI_LšeCmd
 !ğ
DISABLE
)

134 
EXTI
->
IMR
 &ğ~
EXTI_In™SŒuù
->
EXTI_Lše
;

135 
EXTI
->
EMR
 &ğ~
EXTI_In™SŒuù
->
EXTI_Lše
;

137 
tmp
 +ğ
EXTI_In™SŒuù
->
EXTI_Mode
;

139 *(
__IO
 
ušt32_t
 *è
tmp
 |ğ
EXTI_In™SŒuù
->
EXTI_Lše
;

142 
EXTI
->
RTSR
 &ğ~
EXTI_In™SŒuù
->
EXTI_Lše
;

143 
EXTI
->
FTSR
 &ğ~
EXTI_In™SŒuù
->
EXTI_Lše
;

146 ià(
EXTI_In™SŒuù
->
EXTI_Trigg”
 =ğ
EXTI_Trigg”_Risšg_F®lšg
)

149 
EXTI
->
RTSR
 |ğ
EXTI_In™SŒuù
->
EXTI_Lše
;

150 
EXTI
->
FTSR
 |ğ
EXTI_In™SŒuù
->
EXTI_Lše
;

154 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

155 
tmp
 +ğ
EXTI_In™SŒuù
->
EXTI_Trigg”
;

157 *(
__IO
 
ušt32_t
 *è
tmp
 |ğ
EXTI_In™SŒuù
->
EXTI_Lše
;

162 
tmp
 +ğ
EXTI_In™SŒuù
->
EXTI_Mode
;

165 *(
__IO
 
ušt32_t
 *è
tmp
 &ğ~
EXTI_In™SŒuù
->
EXTI_Lše
;

167 
	}
}

175 
	$EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

177 
EXTI_In™SŒuù
->
EXTI_Lše
 = 
EXTI_LINENONE
;

178 
EXTI_In™SŒuù
->
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

179 
EXTI_In™SŒuù
->
EXTI_Trigg”
 = 
EXTI_Trigg”_F®lšg
;

180 
EXTI_In™SŒuù
->
EXTI_LšeCmd
 = 
DISABLE
;

181 
	}
}

190 
	$EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
)

193 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

195 
EXTI
->
SWIER
 |ğ
EXTI_Lše
;

196 
	}
}

220 
FÏgStus
 
	$EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
)

222 
FÏgStus
 
b™¡©us
 = 
RESET
;

224 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

226 ià((
EXTI
->
PR
 & 
EXTI_Lše
è!ğ(
ušt32_t
)
RESET
)

228 
b™¡©us
 = 
SET
;

232 
b™¡©us
 = 
RESET
;

234  
b™¡©us
;

235 
	}
}

243 
	$EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
)

246 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

248 
EXTI
->
PR
 = 
EXTI_Lše
;

249 
	}
}

257 
ITStus
 
	$EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
)

259 
ITStus
 
b™¡©us
 = 
RESET
;

260 
ušt32_t
 
’abË¡©us
 = 0;

262 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

264 
’abË¡©us
 = 
EXTI
->
IMR
 & 
EXTI_Lše
;

265 ià(((
EXTI
->
PR
 & 
EXTI_Lše
è!ğ(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

267 
b™¡©us
 = 
SET
;

271 
b™¡©us
 = 
RESET
;

273  
b™¡©us
;

274 
	}
}

282 
	$EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
)

285 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

287 
EXTI
->
PR
 = 
EXTI_Lše
;

288 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c

70 
	~"¡m32f4xx_æash.h
"

83 
	#SECTOR_MASK
 ((
ušt32_t
)0xFFFFFF07)

	)

164 
	$FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
)

167 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FLASH_L©’cy
));

170 *(
__IO
 
ušt8_t
 *)
ACR_BYTE0_ADDRESS
 = (ušt8_t)
FLASH_L©’cy
;

171 
	}
}

179 
	$FLASH_P»ãtchBufãrCmd
(
FunùiÚ®S‹
 
NewS‹
)

182 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

185 if(
NewS‹
 !ğ
DISABLE
)

187 
FLASH
->
ACR
 |ğ
FLASH_ACR_PRFTEN
;

191 
FLASH
->
ACR
 &ğ(~
FLASH_ACR_PRFTEN
);

193 
	}
}

201 
	$FLASH_In¡ruùiÚCacheCmd
(
FunùiÚ®S‹
 
NewS‹
)

204 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

206 if(
NewS‹
 !ğ
DISABLE
)

208 
FLASH
->
ACR
 |ğ
FLASH_ACR_ICEN
;

212 
FLASH
->
ACR
 &ğ(~
FLASH_ACR_ICEN
);

214 
	}
}

222 
	$FLASH_D©aCacheCmd
(
FunùiÚ®S‹
 
NewS‹
)

225 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

227 if(
NewS‹
 !ğ
DISABLE
)

229 
FLASH
->
ACR
 |ğ
FLASH_ACR_DCEN
;

233 
FLASH
->
ACR
 &ğ(~
FLASH_ACR_DCEN
);

235 
	}
}

243 
	$FLASH_In¡ruùiÚCacheRe£t
()

245 
FLASH
->
ACR
 |ğ
FLASH_ACR_ICRST
;

246 
	}
}

254 
	$FLASH_D©aCacheRe£t
()

256 
FLASH
->
ACR
 |ğ
FLASH_ACR_DCRST
;

257 
	}
}

298 
	$FLASH_UÆock
()

300 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
è!ğ
RESET
)

303 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

304 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

306 
	}
}

313 
	$FLASH_Lock
()

316 
FLASH
->
CR
 |ğ
FLASH_CR_LOCK
;

317 
	}
}

339 
FLASH_Stus
 
	$FLASH_E¿£SeùÜ
(
ušt32_t
 
FLASH_SeùÜ
, 
ušt8_t
 
VŞgeRªge
)

341 
ušt32_t
 
tmp_psize
 = 0x0;

342 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

345 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
FLASH_SeùÜ
));

346 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VŞgeRªge
));

348 if(
VŞgeRªge
 =ğ
VŞgeRªge_1
)

350 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

352 if(
VŞgeRªge
 =ğ
VŞgeRªge_2
)

354 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

356 if(
VŞgeRªge
 =ğ
VŞgeRªge_3
)

358 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

362 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

365 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

367 if(
¡©us
 =ğ
FLASH_COMPLETE
)

370 
FLASH
->
CR
 &ğ
CR_PSIZE_MASK
;

371 
FLASH
->
CR
 |ğ
tmp_psize
;

372 
FLASH
->
CR
 &ğ
SECTOR_MASK
;

373 
FLASH
->
CR
 |ğ
FLASH_CR_SER
 | 
FLASH_SeùÜ
;

374 
FLASH
->
CR
 |ğ
FLASH_CR_STRT
;

377 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

380 
FLASH
->
CR
 &ğ(~
FLASH_CR_SER
);

381 
FLASH
->
CR
 &ğ
SECTOR_MASK
;

384  
¡©us
;

385 
	}
}

404 
FLASH_Stus
 
	$FLASH_E¿£AÎSeùÜs
(
ušt8_t
 
VŞgeRªge
)

406 
ušt32_t
 
tmp_psize
 = 0x0;

407 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

410 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

411 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VŞgeRªge
));

413 if(
VŞgeRªge
 =ğ
VŞgeRªge_1
)

415 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

417 if(
VŞgeRªge
 =ğ
VŞgeRªge_2
)

419 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

421 if(
VŞgeRªge
 =ğ
VŞgeRªge_3
)

423 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

427 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

429 if(
¡©us
 =ğ
FLASH_COMPLETE
)

432 
FLASH
->
CR
 &ğ
CR_PSIZE_MASK
;

433 
FLASH
->
CR
 |ğ
tmp_psize
;

434 
FLASH
->
CR
 |ğ
FLASH_CR_MER
;

435 
FLASH
->
CR
 |ğ
FLASH_CR_STRT
;

438 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

441 
FLASH
->
CR
 &ğ(~
FLASH_CR_MER
);

445  
¡©us
;

446 
	}
}

457 
FLASH_Stus
 
	$FLASH_Prog¿mDoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
)

459 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

462 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

465 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

467 if(
¡©us
 =ğ
FLASH_COMPLETE
)

470 
FLASH
->
CR
 &ğ
CR_PSIZE_MASK
;

471 
FLASH
->
CR
 |ğ
FLASH_PSIZE_DOUBLE_WORD
;

472 
FLASH
->
CR
 |ğ
FLASH_CR_PG
;

474 *(
__IO
 
ušt64_t
*)
Add»ss
 = 
D©a
;

477 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

480 
FLASH
->
CR
 &ğ(~
FLASH_CR_PG
);

483  
¡©us
;

484 
	}
}

495 
FLASH_Stus
 
	$FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

497 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

500 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

503 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

505 if(
¡©us
 =ğ
FLASH_COMPLETE
)

508 
FLASH
->
CR
 &ğ
CR_PSIZE_MASK
;

509 
FLASH
->
CR
 |ğ
FLASH_PSIZE_WORD
;

510 
FLASH
->
CR
 |ğ
FLASH_CR_PG
;

512 *(
__IO
 
ušt32_t
*)
Add»ss
 = 
D©a
;

515 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

518 
FLASH
->
CR
 &ğ(~
FLASH_CR_PG
);

521  
¡©us
;

522 
	}
}

533 
FLASH_Stus
 
	$FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

535 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

538 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

541 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

543 if(
¡©us
 =ğ
FLASH_COMPLETE
)

546 
FLASH
->
CR
 &ğ
CR_PSIZE_MASK
;

547 
FLASH
->
CR
 |ğ
FLASH_PSIZE_HALF_WORD
;

548 
FLASH
->
CR
 |ğ
FLASH_CR_PG
;

550 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

553 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

556 
FLASH
->
CR
 &ğ(~
FLASH_CR_PG
);

559  
¡©us
;

560 
	}
}

571 
FLASH_Stus
 
	$FLASH_Prog¿mBy‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

573 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

576 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

579 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

581 if(
¡©us
 =ğ
FLASH_COMPLETE
)

584 
FLASH
->
CR
 &ğ
CR_PSIZE_MASK
;

585 
FLASH
->
CR
 |ğ
FLASH_PSIZE_BYTE
;

586 
FLASH
->
CR
 |ğ
FLASH_CR_PG
;

588 *(
__IO
 
ušt8_t
*)
Add»ss
 = 
D©a
;

591 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

594 
FLASH
->
CR
 &ğ(~
FLASH_CR_PG
);

598  
¡©us
;

599 
	}
}

656 
	$FLASH_OB_UÆock
()

658 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
è!ğ
RESET
)

661 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

662 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

664 
	}
}

671 
	$FLASH_OB_Lock
()

674 
FLASH
->
OPTCR
 |ğ
FLASH_OPTCR_OPTLOCK
;

675 
	}
}

687 
	$FLASH_OB_WRPCÚfig
(
ušt32_t
 
OB_WRP
, 
FunùiÚ®S‹
 
NewS‹
)

689 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

692 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
OB_WRP
));

693 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

695 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

697 if(
¡©us
 =ğ
FLASH_COMPLETE
)

699 if(
NewS‹
 !ğ
DISABLE
)

701 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ğ(~
OB_WRP
);

705 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ğ(ušt16_t)
OB_WRP
;

708 
	}
}

722 
	$FLASH_OB_RDPCÚfig
(
ušt8_t
 
OB_RDP
)

724 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

727 
	`as£¹_·¿m
(
	`IS_OB_RDP
(
OB_RDP
));

729 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

731 if(
¡©us
 =ğ
FLASH_COMPLETE
)

733 *(
__IO
 
ušt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

736 
	}
}

754 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
OB_IWDG
, ušt8_ˆ
OB_STOP
, ušt8_ˆ
OB_STDBY
)

756 
ušt8_t
 
İtiÚtmp
 = 0xFF;

757 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

760 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

761 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

762 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

765 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

767 if(
¡©us
 =ğ
FLASH_COMPLETE
)

770 
İtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

773 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ušt8_t)(
OB_STDBY
 | (ušt8_t)(
OB_STOP
 | ((ušt8_t)
İtiÚtmp
)));

775 
	}
}

787 
	$FLASH_OB_BORCÚfig
(
ušt8_t
 
OB_BOR
)

790 
	`as£¹_·¿m
(
	`IS_OB_BOR
(
OB_BOR
));

793 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ğ(~
FLASH_OPTCR_BOR_LEV
);

794 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ğ
OB_BOR
;

796 
	}
}

804 
FLASH_Stus
 
	$FLASH_OB_Launch
()

806 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

809 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ğ
FLASH_OPTCR_OPTSTRT
;

812 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
();

814  
¡©us
;

815 
	}
}

823 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

826  (
ušt8_t
)(
FLASH
->
OPTCR
 >> 5);

827 
	}
}

834 
ušt16_t
 
	$FLASH_OB_G‘WRP
()

837  (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

838 
	}
}

847 
FÏgStus
 
	$FLASH_OB_G‘RDP
()

849 
FÏgStus
 
»ad¡©us
 = 
RESET
;

851 ià((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è!ğ(ušt8_t)
OB_RDP_Lev–_0
))

853 
»ad¡©us
 = 
SET
;

857 
»ad¡©us
 = 
RESET
;

859  
»ad¡©us
;

860 
	}
}

871 
ušt8_t
 
	$FLASH_OB_G‘BOR
()

874  (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

875 
	}
}

901 
	$FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

904 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

905 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

907 if(
NewS‹
 !ğ
DISABLE
)

910 
FLASH
->
CR
 |ğ
FLASH_IT
;

915 
FLASH
->
CR
 &ğ~(
ušt32_t
)
FLASH_IT
;

917 
	}
}

932 
FÏgStus
 
	$FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
)

934 
FÏgStus
 
b™¡©us
 = 
RESET
;

936 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

938 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ğ(
ušt32_t
)
RESET
)

940 
b™¡©us
 = 
SET
;

944 
b™¡©us
 = 
RESET
;

947  
b™¡©us
;

948 
	}
}

962 
	$FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
)

965 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

968 
FLASH
->
SR
 = 
FLASH_FLAG
;

969 
	}
}

977 
FLASH_Stus
 
	$FLASH_G‘Stus
()

979 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

981 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

983 
æash¡©us
 = 
FLASH_BUSY
;

987 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
è!ğ(
ušt32_t
)0x00)

989 
æash¡©us
 = 
FLASH_ERROR_WRP
;

993 if((
FLASH
->
SR
 & (
ušt32_t
)0xEF) != (uint32_t)0x00)

995 
æash¡©us
 = 
FLASH_ERROR_PROGRAM
;

999 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
è!ğ(
ušt32_t
)0x00)

1001 
æash¡©us
 = 
FLASH_ERROR_OPERATION
;

1005 
æash¡©us
 = 
FLASH_COMPLETE
;

1011  
æash¡©us
;

1012 
	}
}

1020 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
()

1022 
__IO
 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1025 
¡©us
 = 
	`FLASH_G‘Stus
();

1030 
¡©us
 =ğ
FLASH_BUSY
)

1032 
¡©us
 = 
	`FLASH_G‘Stus
();

1035  
¡©us
;

1036 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c

30 
	~"¡m32f4xx_fsmc.h
"

31 
	~"¡m32f4xx_rcc.h
"

47 
	#BCR_MBKEN_SET
 ((
ušt32_t
)0x00000001)

	)

48 
	#BCR_MBKEN_RESET
 ((
ušt32_t
)0x000FFFFE)

	)

49 
	#BCR_FACCEN_SET
 ((
ušt32_t
)0x00000040)

	)

52 
	#PCR_PBKEN_SET
 ((
ušt32_t
)0x00000004)

	)

53 
	#PCR_PBKEN_RESET
 ((
ušt32_t
)0x000FFFFB)

	)

54 
	#PCR_ECCEN_SET
 ((
ušt32_t
)0x00000040)

	)

55 
	#PCR_ECCEN_RESET
 ((
ušt32_t
)0x000FFFBF)

	)

56 
	#PCR_MEMORYTYPE_NAND
 ((
ušt32_t
)0x00000008)

	)

116 
	$FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
)

119 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

122 if(
FSMC_Bªk
 =ğ
FSMC_Bªk1_NORSRAM1
)

124 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030DB;

129 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030D2;

131 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
 + 1] = 0x0FFFFFFF;

132 
FSMC_Bªk1E
->
BWTR
[
FSMC_Bªk
] = 0x0FFFFFFF;

133 
	}
}

143 
	$FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

146 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
));

147 
	`as£¹_·¿m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
));

148 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
));

149 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

150 
	`as£¹_·¿m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
));

151 
	`as£¹_·¿m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
));

152 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPŞ¬™y
));

153 
	`as£¹_·¿m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
));

154 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
));

155 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
));

156 
	`as£¹_·¿m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
));

157 
	`as£¹_·¿m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
));

158 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
));

159 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

160 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHŞdTime
));

161 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

162 
	`as£¹_·¿m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
));

163 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

164 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

165 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
));

168 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

169 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 |

170 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 |

171 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

172 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 |

173 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 |

174 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPŞ¬™y
 |

175 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 |

176 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 |

177 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 |

178 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 |

179 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 |

180 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
;

181 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 =ğ
FSMC_MemÜyTy³_NOR
)

183 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] |ğ(
ušt32_t
)
BCR_FACCEN_SET
;

186 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
+1] =

187 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

188 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHŞdTime
 << 4) |

189 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

190 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 << 16) |

191 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

192 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

193 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
;

197 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 =ğ
FSMC_Ex‹ndedMode_EÇbË
)

199 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

200 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHŞdTime
));

201 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

202 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

203 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

204 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
));

205 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

206 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

207 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHŞdTime
 << 4 )|

208 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

209 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

210 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

211 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
;

215 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] = 0x0FFFFFFF;

217 
	}
}

225 
	$FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

228 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk1_NORSRAM1
;

229 
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 = 
FSMC_D©aAdd»ssMux_EÇbË
;

230 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 = 
FSMC_MemÜyTy³_SRAM
;

231 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

232 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 = 
FSMC_Bur¡AcûssMode_Di§bË
;

233 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 = 
FSMC_AsynchrÚousWa™_Di§bË
;

234 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPŞ¬™y
 = 
FSMC_Wa™SigÇlPŞ¬™y_Low
;

235 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 = 
FSMC_W¿pMode_Di§bË
;

236 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 = 
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
;

237 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 = 
FSMC_Wr™eO³¿tiÚ_EÇbË
;

238 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 = 
FSMC_Wa™SigÇl_EÇbË
;

239 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 = 
FSMC_Ex‹ndedMode_Di§bË
;

240 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
 = 
FSMC_Wr™eBur¡_Di§bË
;

241 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

242 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHŞdTime
 = 0xF;

243 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

244 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

245 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

246 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

247 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

248 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

249 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHŞdTime
 = 0xF;

250 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

251 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

252 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

253 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

254 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

255 
	}
}

268 
	$FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

270 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

271 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

273 ià(
NewS‹
 !ğ
DISABLE
)

276 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] |ğ
BCR_MBKEN_SET
;

281 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] &ğ
BCR_MBKEN_RESET
;

283 
	}
}

339 
	$FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
)

342 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

344 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

347 
FSMC_Bªk2
->
PCR2
 = 0x00000018;

348 
FSMC_Bªk2
->
SR2
 = 0x00000040;

349 
FSMC_Bªk2
->
PMEM2
 = 0xFCFCFCFC;

350 
FSMC_Bªk2
->
PATT2
 = 0xFCFCFCFC;

356 
FSMC_Bªk3
->
PCR3
 = 0x00000018;

357 
FSMC_Bªk3
->
SR3
 = 0x00000040;

358 
FSMC_Bªk3
->
PMEM3
 = 0xFCFCFCFC;

359 
FSMC_Bªk3
->
PATT3
 = 0xFCFCFCFC;

361 
	}
}

370 
	$FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

372 
ušt32_t
 
tmµü
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

375 
	`as£¹_·¿m
Ğ
	`IS_FSMC_NAND_BANK
(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
));

376 
	`as£¹_·¿m
Ğ
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
));

377 
	`as£¹_·¿m
Ğ
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

378 
	`as£¹_·¿m
Ğ
	`IS_FSMC_ECC_STATE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECC
));

379 
	`as£¹_·¿m
Ğ
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
));

380 
	`as£¹_·¿m
Ğ
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

381 
	`as£¹_·¿m
Ğ
	`IS_FSMC_TAR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
));

382 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

383 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

384 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
));

385 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

386 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

387 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

388 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
));

389 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

392 
tmµü
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

393 
PCR_MEMORYTYPE_NAND
 |

394 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

395 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 |

396 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 |

397 (
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9 )|

398 (
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

401 
tmµmem
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

402 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

403 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 << 16)|

404 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

407 
tmµ©t
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

408 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

409 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 << 16)|

410 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

412 if(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

415 
FSMC_Bªk2
->
PCR2
 = 
tmµü
;

416 
FSMC_Bªk2
->
PMEM2
 = 
tmµmem
;

417 
FSMC_Bªk2
->
PATT2
 = 
tmµ©t
;

422 
FSMC_Bªk3
->
PCR3
 = 
tmµü
;

423 
FSMC_Bªk3
->
PMEM3
 = 
tmµmem
;

424 
FSMC_Bªk3
->
PATT3
 = 
tmµ©t
;

426 
	}
}

435 
	$FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

438 
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk2_NAND
;

439 
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

440 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

441 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 = 
FSMC_ECC_Di§bË
;

442 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256By‹s
;

443 
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

444 
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

445 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

446 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

447 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 = 0xFC;

448 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

449 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

450 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

451 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 = 0xFC;

452 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

453 
	}
}

464 
	$FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

466 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

467 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

469 ià(
NewS‹
 !ğ
DISABLE
)

472 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

474 
FSMC_Bªk2
->
PCR2
 |ğ
PCR_PBKEN_SET
;

478 
FSMC_Bªk3
->
PCR3
 |ğ
PCR_PBKEN_SET
;

484 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

486 
FSMC_Bªk2
->
PCR2
 &ğ
PCR_PBKEN_RESET
;

490 
FSMC_Bªk3
->
PCR3
 &ğ
PCR_PBKEN_RESET
;

493 
	}
}

504 
	$FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

506 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

507 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

509 ià(
NewS‹
 !ğ
DISABLE
)

512 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

514 
FSMC_Bªk2
->
PCR2
 |ğ
PCR_ECCEN_SET
;

518 
FSMC_Bªk3
->
PCR3
 |ğ
PCR_ECCEN_SET
;

524 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

526 
FSMC_Bªk2
->
PCR2
 &ğ
PCR_ECCEN_RESET
;

530 
FSMC_Bªk3
->
PCR3
 &ğ
PCR_ECCEN_RESET
;

533 
	}
}

543 
ušt32_t
 
	$FSMC_G‘ECC
(
ušt32_t
 
FSMC_Bªk
)

545 
ušt32_t
 
eccv®
 = 0x00000000;

547 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

550 
eccv®
 = 
FSMC_Bªk2
->
ECCR2
;

555 
eccv®
 = 
FSMC_Bªk3
->
ECCR3
;

558 (
eccv®
);

559 
	}
}

607 
	$FSMC_PCCARDDeIn™
()

610 
FSMC_Bªk4
->
PCR4
 = 0x00000018;

611 
FSMC_Bªk4
->
SR4
 = 0x00000000;

612 
FSMC_Bªk4
->
PMEM4
 = 0xFCFCFCFC;

613 
FSMC_Bªk4
->
PATT4
 = 0xFCFCFCFC;

614 
FSMC_Bªk4
->
PIO4
 = 0xFCFCFCFC;

615 
	}
}

624 
	$FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

627 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
));

628 
	`as£¹_·¿m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

629 
	`as£¹_·¿m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
));

631 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

632 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

633 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
));

634 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

636 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

637 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

638 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
));

639 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

640 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

641 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

642 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
));

643 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

646 
FSMC_Bªk4
->
PCR4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

647 
FSMC_MemÜyD©aWidth_16b
 |

648 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9) |

649 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

652 
FSMC_Bªk4
->
PMEM4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

653 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

654 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 << 16)|

655 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

658 
FSMC_Bªk4
->
PATT4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

659 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

660 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 << 16)|

661 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

664 
FSMC_Bªk4
->
PIO4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

665 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

666 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 << 16)|

667 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

668 
	}
}

676 
	$FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

679 
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

680 
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

681 
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

682 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

683 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

684 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 = 0xFC;

685 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

686 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

687 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

688 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 = 0xFC;

689 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

690 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

691 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

692 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HŞdS‘upTime
 = 0xFC;

693 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

694 
	}
}

702 
	$FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
)

704 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

706 ià(
NewS‹
 !ğ
DISABLE
)

709 
FSMC_Bªk4
->
PCR4
 |ğ
PCR_PBKEN_SET
;

714 
FSMC_Bªk4
->
PCR4
 &ğ
PCR_PBKEN_RESET
;

716 
	}
}

749 
	$FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

751 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

752 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

753 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

755 ià(
NewS‹
 !ğ
DISABLE
)

758 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

760 
FSMC_Bªk2
->
SR2
 |ğ
FSMC_IT
;

763 ià(
FSMC_Bªk
 =ğ
FSMC_Bªk3_NAND
)

765 
FSMC_Bªk3
->
SR3
 |ğ
FSMC_IT
;

770 
FSMC_Bªk4
->
SR4
 |ğ
FSMC_IT
;

776 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

779 
FSMC_Bªk2
->
SR2
 &ğ(
ušt32_t
)~
FSMC_IT
;

782 ià(
FSMC_Bªk
 =ğ
FSMC_Bªk3_NAND
)

784 
FSMC_Bªk3
->
SR3
 &ğ(
ušt32_t
)~
FSMC_IT
;

789 
FSMC_Bªk4
->
SR4
 &ğ(
ušt32_t
)~
FSMC_IT
;

792 
	}
}

809 
FÏgStus
 
	$FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

811 
FÏgStus
 
b™¡©us
 = 
RESET
;

812 
ušt32_t
 
tmp¤
 = 0x00000000;

815 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

816 
	`as£¹_·¿m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

818 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

820 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

822 if(
FSMC_Bªk
 =ğ
FSMC_Bªk3_NAND
)

824 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

829 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

833 ià((
tmp¤
 & 
FSMC_FLAG
è!ğ(
ušt16_t
)
RESET
 )

835 
b™¡©us
 = 
SET
;

839 
b™¡©us
 = 
RESET
;

842  
b™¡©us
;

843 
	}
}

859 
	$FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

862 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

863 
	`as£¹_·¿m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

865 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

867 
FSMC_Bªk2
->
SR2
 &ğ~
FSMC_FLAG
;

869 if(
FSMC_Bªk
 =ğ
FSMC_Bªk3_NAND
)

871 
FSMC_Bªk3
->
SR3
 &ğ~
FSMC_FLAG
;

876 
FSMC_Bªk4
->
SR4
 &ğ~
FSMC_FLAG
;

878 
	}
}

894 
ITStus
 
	$FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

896 
ITStus
 
b™¡©us
 = 
RESET
;

897 
ušt32_t
 
tmp¤
 = 0x0, 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

900 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

901 
	`as£¹_·¿m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

903 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

905 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

907 if(
FSMC_Bªk
 =ğ
FSMC_Bªk3_NAND
)

909 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

914 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

917 
™¡©us
 = 
tmp¤
 & 
FSMC_IT
;

919 
™’abË
 = 
tmp¤
 & (
FSMC_IT
 >> 3);

920 ià((
™¡©us
 !ğ(
ušt32_t
)
RESET
è&& (
™’abË
 != (uint32_t)RESET))

922 
b™¡©us
 = 
SET
;

926 
b™¡©us
 = 
RESET
;

928  
b™¡©us
;

929 
	}
}

945 
	$FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

948 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

949 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

951 if(
FSMC_Bªk
 =ğ
FSMC_Bªk2_NAND
)

953 
FSMC_Bªk2
->
SR2
 &ğ~(
FSMC_IT
 >> 3);

955 if(
FSMC_Bªk
 =ğ
FSMC_Bªk3_NAND
)

957 
FSMC_Bªk3
->
SR3
 &ğ~(
FSMC_IT
 >> 3);

962 
FSMC_Bªk4
->
SR4
 &ğ~(
FSMC_IT
 >> 3);

964 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c

79 
	~"¡m32f4xx_gpio.h
"

80 
	~"¡m32f4xx_rcc.h
"

120 
	$GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
)

123 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

125 ià(
GPIOx
 =ğ
GPIOA
)

127 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOA
, 
ENABLE
);

128 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOA
, 
DISABLE
);

130 ià(
GPIOx
 =ğ
GPIOB
)

132 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOB
, 
ENABLE
);

133 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOB
, 
DISABLE
);

135 ià(
GPIOx
 =ğ
GPIOC
)

137 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOC
, 
ENABLE
);

138 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOC
, 
DISABLE
);

140 ià(
GPIOx
 =ğ
GPIOD
)

142 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOD
, 
ENABLE
);

143 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOD
, 
DISABLE
);

145 ià(
GPIOx
 =ğ
GPIOE
)

147 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOE
, 
ENABLE
);

148 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOE
, 
DISABLE
);

150 ià(
GPIOx
 =ğ
GPIOF
)

152 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOF
, 
ENABLE
);

153 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOF
, 
DISABLE
);

155 ià(
GPIOx
 =ğ
GPIOG
)

157 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOG
, 
ENABLE
);

158 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOG
, 
DISABLE
);

160 ià(
GPIOx
 =ğ
GPIOH
)

162 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOH
, 
ENABLE
);

163 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOH
, 
DISABLE
);

167 ià(
GPIOx
 =ğ
GPIOI
)

169 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOI
, 
ENABLE
);

170 
	`RCC_AHB1P”hRe£tCmd
(
RCC_AHB1P”h_GPIOI
, 
DISABLE
);

173 
	}
}

182 
	$GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

184 
ušt32_t
 
pšpos
 = 0x00, 
pos
 = 0x00 , 
cu¼’š
 = 0x00;

187 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

188 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™SŒuù
->
GPIO_Pš
));

189 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™SŒuù
->
GPIO_Mode
));

190 
	`as£¹_·¿m
(
	`IS_GPIO_PUPD
(
GPIO_In™SŒuù
->
GPIO_PuPd
));

194 
pšpos
 = 0x00;…inpos < 0x10;…inpos++)

196 
pos
 = ((
ušt32_t
)0x01è<< 
pšpos
;

198 
cu¼’š
 = (
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
;

200 ià(
cu¼’š
 =ğ
pos
)

202 
GPIOx
->
MODER
 &ğ~(
GPIO_MODER_MODER0
 << (
pšpos
 * 2));

203 
GPIOx
->
MODER
 |ğ(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
è<< (
pšpos
 * 2));

205 ià((
GPIO_In™SŒuù
->
GPIO_Mode
 =ğ
GPIO_Mode_OUT
è|| (GPIO_In™SŒuù->GPIO_Mod=ğ
GPIO_Mode_AF
))

208 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™SŒuù
->
GPIO_S³ed
));

211 
GPIOx
->
OSPEEDR
 &ğ~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pšpos
 * 2));

212 
GPIOx
->
OSPEEDR
 |ğ((
ušt32_t
)(
GPIO_In™SŒuù
->
GPIO_S³ed
è<< (
pšpos
 * 2));

215 
	`as£¹_·¿m
(
	`IS_GPIO_OTYPE
(
GPIO_In™SŒuù
->
GPIO_OTy³
));

218 
GPIOx
->
OTYPER
 &ğ~((
GPIO_OTYPER_OT_0
è<< ((
ušt16_t
)
pšpos
)) ;

219 
GPIOx
->
OTYPER
 |ğ(
ušt16_t
)(((ušt16_t)
GPIO_In™SŒuù
->
GPIO_OTy³
è<< ((ušt16_t)
pšpos
));

223 
GPIOx
->
PUPDR
 &ğ~(
GPIO_PUPDR_PUPDR0
 << ((
ušt16_t
)
pšpos
 * 2));

224 
GPIOx
->
PUPDR
 |ğ(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_PuPd
è<< (
pšpos
 * 2));

227 
	}
}

234 
	$GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

237 
GPIO_In™SŒuù
->
GPIO_Pš
 = 
GPIO_Pš_AÎ
;

238 
GPIO_In™SŒuù
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

239 
GPIO_In™SŒuù
->
GPIO_S³ed
 = 
GPIO_S³ed_2MHz
;

240 
GPIO_In™SŒuù
->
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

241 
GPIO_In™SŒuù
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

242 
	}
}

255 
	$GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

257 
__IO
 
ušt32_t
 
tmp
 = 0x00010000;

260 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

261 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

263 
tmp
 |ğ
GPIO_Pš
;

265 
GPIOx
->
LCKR
 = 
tmp
;

267 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

269 
GPIOx
->
LCKR
 = 
tmp
;

271 
tmp
 = 
GPIOx
->
LCKR
;

273 
tmp
 = 
GPIOx
->
LCKR
;

274 
	}
}

299 
ušt8_t
 
	$GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

301 
ušt8_t
 
b™¡©us
 = 0x00;

304 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

305 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

307 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ğ(
ušt32_t
)
B™_RESET
)

309 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

313 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

315  
b™¡©us
;

316 
	}
}

323 
ušt16_t
 
	$GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

326 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

328  ((
ušt16_t
)
GPIOx
->
IDR
);

329 
	}
}

338 
ušt8_t
 
	$GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

340 
ušt8_t
 
b™¡©us
 = 0x00;

343 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

344 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

346 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
è!ğ(
ušt32_t
)
B™_RESET
)

348 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

352 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

354  
b™¡©us
;

355 
	}
}

362 
ušt16_t
 
	$GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

365 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

367  ((
ušt16_t
)
GPIOx
->
ODR
);

368 
	}
}

380 
	$GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

383 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

386 
GPIOx
->
BSRRL
 = 
GPIO_Pš
;

387 
	}
}

399 
	$GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

402 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

403 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

405 
GPIOx
->
BSRRH
 = 
GPIO_Pš
;

406 
	}
}

419 
	$GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
)

422 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

423 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

424 
	`as£¹_·¿m
(
	`IS_GPIO_BIT_ACTION
(
B™V®
));

426 ià(
B™V®
 !ğ
B™_RESET
)

428 
GPIOx
->
BSRRL
 = 
GPIO_Pš
;

432 
GPIOx
->
BSRRH
 = 
GPIO_Pš
 ;

434 
	}
}

442 
	$GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
)

445 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

447 
GPIOx
->
ODR
 = 
PÜtV®
;

448 
	}
}

456 
	$GPIO_ToggËB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

459 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

461 
GPIOx
->
ODR
 ^ğ
GPIO_Pš
;

462 
	}
}

529 
	$GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
)

531 
ušt32_t
 
‹mp
 = 0x00;

532 
ušt32_t
 
‹mp_2
 = 0x00;

535 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

536 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

537 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_AF
));

539 
‹mp
 = ((
ušt32_t
)(
GPIO_AF
è<< ((ušt32_t)((ušt32_t)
GPIO_PšSourû
 & (uint32_t)0x07) * 4)) ;

540 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] &ğ~((
ušt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

541 
‹mp_2
 = 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] | 
‹mp
;

542 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] = 
‹mp_2
;

543 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c

123 
	~"¡m32f4xx_hash.h
"

124 
	~"¡m32f4xx_rcc.h
"

171 
	$HASH_DeIn™
()

174 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_HASH
, 
ENABLE
);

176 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
)

194 
	`as£¹_·¿m
(
	`IS_HASH_ALGOSELECTION
(
HASH_In™SŒuù
->
HASH_AlgoS–eùiÚ
));

195 
	`as£¹_·¿m
(
	`IS_HASH_DATATYPE
(
HASH_In™SŒuù
->
HASH_D©aTy³
));

196 
	`as£¹_·¿m
(
	`IS_HASH_ALGOMODE
(
HASH_In™SŒuù
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &ğ~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |ğ(
HASH_In™SŒuù
->
HASH_AlgoS–eùiÚ
 | \

201 
HASH_In™SŒuù
->
HASH_D©aTy³
 | \

202 
HASH_In™SŒuù
->
HASH_AlgoMode
);

205 if(
HASH_In™SŒuù
->
HASH_AlgoMode
 =ğ
HASH_AlgoMode_HMAC
)

207 
	`as£¹_·¿m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_In™SŒuù
->
HASH_HMACKeyTy³
));

208 
HASH
->
CR
 &ğ~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |ğ
HASH_In™SŒuù
->
HASH_HMACKeyTy³
;

214 
HASH
->
CR
 |ğ
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SŒuùIn™
(
HASH_In™Ty³Def
* 
HASH_In™SŒuù
)

228 
HASH_In™SŒuù
->
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_SHA1
;

231 
HASH_In™SŒuù
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_In™SŒuù
->
HASH_D©aTy³
 = 
HASH_D©aTy³_32b
;

237 
HASH_In™SŒuù
->
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_ShÜtKey
;

238 
	}
}

249 
	$HASH_Re£t
()

252 
HASH
->
CR
 |ğ
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_S‘La¡WÜdV®idB™sNbr
(
ušt16_t
 
V®idNumb”
)

294 
	`as£¹_·¿m
(
	`IS_HASH_VALIDBITSNUMBER
(
V®idNumb”
));

297 
HASH
->
STR
 &ğ~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |ğ
V®idNumb”
;

299 
	}
}

306 
	$HASH_D©aIn
(
ušt32_t
 
D©a
)

309 
HASH
->
DIN
 = 
D©a
;

310 
	}
}

317 
ušt8_t
 
	$HASH_G‘InFIFOWÜdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

331 
	$HASH_G‘Dige¡
(
HASH_MsgDige¡
* 
HASH_Mes§geDige¡
)

334 
HASH_Mes§geDige¡
->
D©a
[0] = 
HASH
->
HR
[0];

335 
HASH_Mes§geDige¡
->
D©a
[1] = 
HASH
->
HR
[1];

336 
HASH_Mes§geDige¡
->
D©a
[2] = 
HASH
->
HR
[2];

337 
HASH_Mes§geDige¡
->
D©a
[3] = 
HASH
->
HR
[3];

338 
HASH_Mes§geDige¡
->
D©a
[4] = 
HASH
->
HR
[4];

339 
	}
}

346 
	$HASH_S¹Dige¡
()

349 
HASH
->
STR
 |ğ
HASH_STR_DCAL
;

350 
	}
}

389 
	$HASH_SaveCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtSave
)

391 
ušt8_t
 
i
 = 0;

394 
HASH_CÚ‹xtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

395 
HASH_CÚ‹xtSave
->
HASH_STR
 = 
HASH
->
STR
;

396 
HASH_CÚ‹xtSave
->
HASH_CR
 = 
HASH
->
CR
;

397 
i
=0; i<=50;i++)

399 
HASH_CÚ‹xtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

401 
	}
}

411 
	$HASH_Re¡ÜeCÚ‹xt
(
HASH_CÚ‹xt
* 
HASH_CÚ‹xtRe¡Üe
)

413 
ušt8_t
 
i
 = 0;

416 
HASH
->
IMR
 = 
HASH_CÚ‹xtRe¡Üe
->
HASH_IMR
;

417 
HASH
->
STR
 = 
HASH_CÚ‹xtRe¡Üe
->
HASH_STR
;

418 
HASH
->
CR
 = 
HASH_CÚ‹xtRe¡Üe
->
HASH_CR
;

421 
HASH
->
CR
 |ğ
HASH_CR_INIT
;

424 
i
=0; i<=50;i++)

426 
HASH
->
CSR
[
i
] = 
HASH_CÚ‹xtRe¡Üe
->
HASH_CSR
[i];

428 
	}
}

460 
	$HASH_DMACmd
(
FunùiÚ®S‹
 
NewS‹
)

463 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

465 ià(
NewS‹
 !ğ
DISABLE
)

468 
HASH
->
CR
 |ğ
HASH_CR_DMAE
;

473 
HASH
->
CR
 &ğ~
HASH_CR_DMAE
;

475 
	}
}

555 
	$HASH_ITCÚfig
(
ušt8_t
 
HASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

558 
	`as£¹_·¿m
(
	`IS_HASH_IT
(
HASH_IT
));

559 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

561 ià(
NewS‹
 !ğ
DISABLE
)

564 
HASH
->
IMR
 |ğ
HASH_IT
;

569 
HASH
->
IMR
 &ğ(
ušt8_t
è~
HASH_IT
;

571 
	}
}

584 
FÏgStus
 
	$HASH_G‘FÏgStus
(
ušt16_t
 
HASH_FLAG
)

586 
FÏgStus
 
b™¡©us
 = 
RESET
;

587 
ušt32_t
 
‹m´eg
 = 0;

590 
	`as£¹_·¿m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

593 ià((
HASH_FLAG
 & 
HASH_FLAG_DINNE
è!ğ(
ušt16_t
)
RESET
 )

595 
‹m´eg
 = 
HASH
->
CR
;

599 
‹m´eg
 = 
HASH
->
SR
;

603 ià((
‹m´eg
 & 
HASH_FLAG
è!ğ(
ušt16_t
)
RESET
)

606 
b™¡©us
 = 
SET
;

611 
b™¡©us
 = 
RESET
;

615  
b™¡©us
;

616 
	}
}

625 
	$HASH_CË¬FÏg
(
ušt16_t
 
HASH_FLAG
)

628 
	`as£¹_·¿m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

631 
HASH
->
SR
 = ~(
ušt32_t
)
HASH_FLAG
;

632 
	}
}

641 
ITStus
 
	$HASH_G‘ITStus
(
ušt8_t
 
HASH_IT
)

643 
ITStus
 
b™¡©us
 = 
RESET
;

644 
ušt32_t
 
tm´eg
 = 0;

647 
	`as£¹_·¿m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

651 
tm´eg
 = 
HASH
->
SR
;

653 ià(((
HASH
->
IMR
 & 
tm´eg
è& 
HASH_IT
è!ğ
RESET
)

656 
b™¡©us
 = 
SET
;

661 
b™¡©us
 = 
RESET
;

664  
b™¡©us
;

665 
	}
}

675 
	$HASH_CË¬ITP’dšgB™
(
ušt8_t
 
HASH_IT
)

678 
	`as£¹_·¿m
(
	`IS_HASH_IT
(
HASH_IT
));

681 
HASH
->
SR
 = (
ušt8_t
)~
HASH_IT
;

682 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c

41 
	~"¡m32f4xx_hash.h
"

54 
	#MD5BUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

87 
E¼ÜStus
 
	$HASH_MD5
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[16])

89 
HASH_In™Ty³Def
 
MD5_HASH_In™SŒuùu»
;

90 
HASH_MsgDige¡
 
MD5_Mes§geDige¡
;

91 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

92 
ušt32_t
 
i
 = 0;

93 
__IO
 
ušt32_t
 
couÁ”
 = 0;

94 
ušt32_t
 
busy¡©us
 = 0;

95 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

96 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

97 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

101 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

104 
	`HASH_DeIn™
();

107 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_MD5
;

108 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

109 
MD5_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

110 
	`HASH_In™
(&
MD5_HASH_In™SŒuùu»
);

113 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

116 
i
=0; i<
IËn
; i+=4)

118 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

119 
špuddr
+=4;

123 
	`HASH_S¹Dige¡
();

128 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

129 
couÁ”
++;

130 }(
couÁ”
 !ğ
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

132 ià(
busy¡©us
 !ğ
RESET
)

134 
¡©us
 = 
ERROR
;

139 
	`HASH_G‘Dige¡
(&
MD5_Mes§geDige¡
);

140 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[0]);

141 
ouuddr
+=4;

142 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[1]);

143 
ouuddr
+=4;

144 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[2]);

145 
ouuddr
+=4;

146 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[3]);

148  
¡©us
;

149 
	}
}

162 
E¼ÜStus
 
	$HMAC_MD5
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
, ušt8_ˆ*
IÅut
,

163 
ušt32_t
 
IËn
, 
ušt8_t
 
Ouut
[16])

165 
HASH_In™Ty³Def
 
MD5_HASH_In™SŒuùu»
;

166 
HASH_MsgDige¡
 
MD5_Mes§geDige¡
;

167 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

168 
__IO
 
ušt16_t
 
nbv®idb™skey
 = 0;

169 
ušt32_t
 
i
 = 0;

170 
__IO
 
ušt32_t
 
couÁ”
 = 0;

171 
ušt32_t
 
busy¡©us
 = 0;

172 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

173 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

174 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

175 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

178 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

181 
nbv®idb™skey
 = 8 * (
KeyËn
 % 4);

184 
	`HASH_DeIn™
();

187 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_MD5
;

188 
MD5_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

189 
MD5_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

190 if(
KeyËn
 > 64)

193 
MD5_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_LÚgKey
;

198 
MD5_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_ShÜtKey
;

200 
	`HASH_In™
(&
MD5_HASH_In™SŒuùu»
);

203 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

206 
i
=0; i<
KeyËn
; i+=4)

208 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

209 
keyaddr
+=4;

213 
	`HASH_S¹Dige¡
();

218 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

219 
couÁ”
++;

220 }(
couÁ”
 !ğ
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

222 ià(
busy¡©us
 !ğ
RESET
)

224 
¡©us
 = 
ERROR
;

229 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

232 
i
=0; i<
IËn
; i+=4)

234 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

235 
špuddr
+=4;

239 
	`HASH_S¹Dige¡
();

242 
couÁ”
 =0;

245 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

246 
couÁ”
++;

247 }(
couÁ”
 !ğ
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

249 ià(
busy¡©us
 !ğ
RESET
)

251 
¡©us
 = 
ERROR
;

256 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

259 
keyaddr
 = (
ušt32_t
)
Key
;

260 
i
=0; i<
KeyËn
; i+=4)

262 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

263 
keyaddr
+=4;

267 
	`HASH_S¹Dige¡
();

270 
couÁ”
 =0;

273 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

274 
couÁ”
++;

275 }(
couÁ”
 !ğ
MD5BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

277 ià(
busy¡©us
 !ğ
RESET
)

279 
¡©us
 = 
ERROR
;

284 
	`HASH_G‘Dige¡
(&
MD5_Mes§geDige¡
);

285 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[0]);

286 
ouuddr
+=4;

287 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[1]);

288 
ouuddr
+=4;

289 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[2]);

290 
ouuddr
+=4;

291 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
MD5_Mes§geDige¡
.
D©a
[3]);

295  
¡©us
;

296 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c

41 
	~"¡m32f4xx_hash.h
"

54 
	#SHA1BUSY_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

87 
E¼ÜStus
 
	$HASH_SHA1
(
ušt8_t
 *
IÅut
, 
ušt32_t
 
IËn
, ušt8_ˆ
Ouut
[20])

89 
HASH_In™Ty³Def
 
SHA1_HASH_In™SŒuùu»
;

90 
HASH_MsgDige¡
 
SHA1_Mes§geDige¡
;

91 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

92 
ušt32_t
 
i
 = 0;

93 
__IO
 
ušt32_t
 
couÁ”
 = 0;

94 
ušt32_t
 
busy¡©us
 = 0;

95 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

96 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

97 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

100 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

103 
	`HASH_DeIn™
();

106 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_SHA1
;

107 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

108 
SHA1_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

109 
	`HASH_In™
(&
SHA1_HASH_In™SŒuùu»
);

112 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

115 
i
=0; i<
IËn
; i+=4)

117 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

118 
špuddr
+=4;

122 
	`HASH_S¹Dige¡
();

127 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

128 
couÁ”
++;

129 }(
couÁ”
 !ğ
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

131 ià(
busy¡©us
 !ğ
RESET
)

133 
¡©us
 = 
ERROR
;

138 
	`HASH_G‘Dige¡
(&
SHA1_Mes§geDige¡
);

139 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[0]);

140 
ouuddr
+=4;

141 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[1]);

142 
ouuddr
+=4;

143 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[2]);

144 
ouuddr
+=4;

145 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[3]);

146 
ouuddr
+=4;

147 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[4]);

149  
¡©us
;

150 
	}
}

163 
E¼ÜStus
 
	$HMAC_SHA1
(
ušt8_t
 *
Key
, 
ušt32_t
 
KeyËn
, ušt8_ˆ*
IÅut
,

164 
ušt32_t
 
IËn
, 
ušt8_t
 
Ouut
[20])

166 
HASH_In™Ty³Def
 
SHA1_HASH_In™SŒuùu»
;

167 
HASH_MsgDige¡
 
SHA1_Mes§geDige¡
;

168 
__IO
 
ušt16_t
 
nbv®idb™sd©a
 = 0;

169 
__IO
 
ušt16_t
 
nbv®idb™skey
 = 0;

170 
ušt32_t
 
i
 = 0;

171 
__IO
 
ušt32_t
 
couÁ”
 = 0;

172 
ušt32_t
 
busy¡©us
 = 0;

173 
E¼ÜStus
 
¡©us
 = 
SUCCESS
;

174 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

175 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

176 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

179 
nbv®idb™sd©a
 = 8 * (
IËn
 % 4);

182 
nbv®idb™skey
 = 8 * (
KeyËn
 % 4);

185 
	`HASH_DeIn™
();

188 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoS–eùiÚ
 = 
HASH_AlgoS–eùiÚ_SHA1
;

189 
SHA1_HASH_In™SŒuùu»
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

190 
SHA1_HASH_In™SŒuùu»
.
HASH_D©aTy³
 = 
HASH_D©aTy³_8b
;

191 if(
KeyËn
 > 64)

194 
SHA1_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_LÚgKey
;

199 
SHA1_HASH_In™SŒuùu»
.
HASH_HMACKeyTy³
 = 
HASH_HMACKeyTy³_ShÜtKey
;

201 
	`HASH_In™
(&
SHA1_HASH_In™SŒuùu»
);

204 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

207 
i
=0; i<
KeyËn
; i+=4)

209 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

210 
keyaddr
+=4;

214 
	`HASH_S¹Dige¡
();

219 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

220 
couÁ”
++;

221 }(
couÁ”
 !ğ
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

223 ià(
busy¡©us
 !ğ
RESET
)

225 
¡©us
 = 
ERROR
;

230 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™sd©a
);

233 
i
=0; i<
IËn
; i+=4)

235 
	`HASH_D©aIn
(*(
ušt32_t
*)
špuddr
);

236 
špuddr
+=4;

240 
	`HASH_S¹Dige¡
();

244 
couÁ”
 =0;

247 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

248 
couÁ”
++;

249 }(
couÁ”
 !ğ
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

251 ià(
busy¡©us
 !ğ
RESET
)

253 
¡©us
 = 
ERROR
;

258 
	`HASH_S‘La¡WÜdV®idB™sNbr
(
nbv®idb™skey
);

261 
keyaddr
 = (
ušt32_t
)
Key
;

262 
i
=0; i<
KeyËn
; i+=4)

264 
	`HASH_D©aIn
(*(
ušt32_t
*)
keyaddr
);

265 
keyaddr
+=4;

269 
	`HASH_S¹Dige¡
();

272 
couÁ”
 =0;

275 
busy¡©us
 = 
	`HASH_G‘FÏgStus
(
HASH_FLAG_BUSY
);

276 
couÁ”
++;

277 }(
couÁ”
 !ğ
SHA1BUSY_TIMEOUT
è&& (
busy¡©us
 !ğ
RESET
));

279 ià(
busy¡©us
 !ğ
RESET
)

281 
¡©us
 = 
ERROR
;

286 
	`HASH_G‘Dige¡
(&
SHA1_Mes§geDige¡
);

287 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[0]);

288 
ouuddr
+=4;

289 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[1]);

290 
ouuddr
+=4;

291 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[2]);

292 
ouuddr
+=4;

293 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[3]);

294 
ouuddr
+=4;

295 *(
ušt32_t
*)(
ouuddr
èğ
	`__REV
(
SHA1_Mes§geDige¡
.
D©a
[4]);

299  
¡©us
;

300 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c

87 
	~"¡m32f4xx_i2c.h
"

88 
	~"¡m32f4xx_rcc.h
"

102 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0xFBF5è

	)

103 
	#FLAG_MASK
 ((
ušt32_t
)0x00FFFFFFè

	)

104 
	#ITEN_MASK
 ((
ušt32_t
)0x07000000è

	)

132 
	$I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
)

135 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

137 ià(
I2Cx
 =ğ
I2C1
)

140 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
ENABLE
);

142 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
DISABLE
);

144 ià(
I2Cx
 =ğ
I2C2
)

147 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
ENABLE
);

149 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
DISABLE
);

153 ià(
I2Cx
 =ğ
I2C3
)

156 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C3
, 
ENABLE
);

158 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C3
, 
DISABLE
);

161 
	}
}

175 
	$I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

177 
ušt16_t
 
tm´eg
 = 0, 
äeq¿nge
 = 0;

178 
ušt16_t
 
»suÉ
 = 0x04;

179 
ušt32_t
 
pşk1
 = 8000000;

180 
RCC_ClocksTy³Def
 
rcc_şocks
;

182 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

183 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_In™SŒuù
->
I2C_ClockS³ed
));

184 
	`as£¹_·¿m
(
	`IS_I2C_MODE
(
I2C_In™SŒuù
->
I2C_Mode
));

185 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_In™SŒuù
->
I2C_DutyCyşe
));

186 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
));

187 
	`as£¹_·¿m
(
	`IS_I2C_ACK_STATE
(
I2C_In™SŒuù
->
I2C_Ack
));

188 
	`as£¹_·¿m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
));

192 
tm´eg
 = 
I2Cx
->
CR2
;

194 
tm´eg
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR2_FREQ
);

196 
	`RCC_G‘ClocksF»q
(&
rcc_şocks
);

197 
pşk1
 = 
rcc_şocks
.
PCLK1_F»qu’cy
;

199 
äeq¿nge
 = (
ušt16_t
)(
pşk1
 / 1000000);

200 
tm´eg
 |ğ
äeq¿nge
;

202 
I2Cx
->
CR2
 = 
tm´eg
;

206 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_PE
);

209 
tm´eg
 = 0;

212 ià(
I2C_In™SŒuù
->
I2C_ClockS³ed
 <= 100000)

215 
»suÉ
 = (
ušt16_t
)(
pşk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 << 1));

217 ià(
»suÉ
 < 0x04)

220 
»suÉ
 = 0x04;

223 
tm´eg
 |ğ
»suÉ
;

225 
I2Cx
->
TRISE
 = 
äeq¿nge
 + 1;

232 ià(
I2C_In™SŒuù
->
I2C_DutyCyşe
 =ğ
I2C_DutyCyşe_2
)

235 
»suÉ
 = (
ušt16_t
)(
pşk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 3));

240 
»suÉ
 = (
ušt16_t
)(
pşk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 25));

242 
»suÉ
 |ğ
I2C_DutyCyşe_16_9
;

246 ià((
»suÉ
 & 
I2C_CCR_CCR
) == 0)

249 
»suÉ
 |ğ(
ušt16_t
)0x0001;

252 
tm´eg
 |ğ(
ušt16_t
)(
»suÉ
 | 
I2C_CCR_FS
);

254 
I2Cx
->
TRISE
 = (
ušt16_t
)(((
äeq¿nge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

258 
I2Cx
->
CCR
 = 
tm´eg
;

260 
I2Cx
->
CR1
 |ğ
I2C_CR1_PE
;

264 
tm´eg
 = 
I2Cx
->
CR1
;

266 
tm´eg
 &ğ
CR1_CLEAR_MASK
;

270 
tm´eg
 |ğ(
ušt16_t
)((
ušt32_t
)
I2C_In™SŒuù
->
I2C_Mode
 | I2C_In™SŒuù->
I2C_Ack
);

272 
I2Cx
->
CR1
 = 
tm´eg
;

276 
I2Cx
->
OAR1
 = (
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 | I2C_In™SŒuù->
I2C_OwnAdd»ss1
);

277 
	}
}

284 
	$I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

288 
I2C_In™SŒuù
->
I2C_ClockS³ed
 = 5000;

290 
I2C_In™SŒuù
->
I2C_Mode
 = 
I2C_Mode_I2C
;

292 
I2C_In™SŒuù
->
I2C_DutyCyşe
 = 
I2C_DutyCyşe_2
;

294 
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
 = 0;

296 
I2C_In™SŒuù
->
I2C_Ack
 = 
I2C_Ack_Di§bË
;

298 
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

299 
	}
}

308 
	$I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

311 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

312 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

313 ià(
NewS‹
 !ğ
DISABLE
)

316 
I2Cx
->
CR1
 |ğ
I2C_CR1_PE
;

321 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_PE
);

323 
	}
}

332 
	$I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

335 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

336 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

337 ià(
NewS‹
 !ğ
DISABLE
)

340 
I2Cx
->
CR1
 |ğ
I2C_CR1_START
;

345 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_START
);

347 
	}
}

356 
	$I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

359 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

360 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

361 ià(
NewS‹
 !ğ
DISABLE
)

364 
I2Cx
->
CR1
 |ğ
I2C_CR1_STOP
;

369 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_STOP
);

371 
	}
}

384 
	$I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
)

387 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

388 
	`as£¹_·¿m
(
	`IS_I2C_DIRECTION
(
I2C_DœeùiÚ
));

390 ià(
I2C_DœeùiÚ
 !ğ
I2C_DœeùiÚ_T¿nsm™‹r
)

393 
Add»ss
 |ğ
I2C_OAR1_ADD0
;

398 
Add»ss
 &ğ(
ušt8_t
)~((ušt8_t)
I2C_OAR1_ADD0
);

401 
I2Cx
->
DR
 = 
Add»ss
;

402 
	}
}

411 
	$I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

414 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

415 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

416 ià(
NewS‹
 !ğ
DISABLE
)

419 
I2Cx
->
CR1
 |ğ
I2C_CR1_ACK
;

424 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ACK
);

426 
	}
}

434 
	$I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
)

436 
ušt16_t
 
tm´eg
 = 0;

439 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

442 
tm´eg
 = 
I2Cx
->
OAR2
;

445 
tm´eg
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_OAR2_ADD2
);

448 
tm´eg
 |ğ(
ušt16_t
)((ušt16_t)
Add»ss
 & (uint16_t)0x00FE);

451 
I2Cx
->
OAR2
 = 
tm´eg
;

452 
	}
}

461 
	$I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

464 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

465 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

466 ià(
NewS‹
 !ğ
DISABLE
)

469 
I2Cx
->
OAR2
 |ğ
I2C_OAR2_ENDUAL
;

474 
I2Cx
->
OAR2
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_OAR2_ENDUAL
);

476 
	}
}

485 
	$I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

488 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

489 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

490 ià(
NewS‹
 !ğ
DISABLE
)

493 
I2Cx
->
CR1
 |ğ
I2C_CR1_ENGC
;

498 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENGC
);

500 
	}
}

511 
	$I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

514 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

515 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

516 ià(
NewS‹
 !ğ
DISABLE
)

519 
I2Cx
->
CR1
 |ğ
I2C_CR1_SWRST
;

524 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_SWRST
);

526 
	}
}

535 
	$I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

538 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

539 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

540 ià(
NewS‹
 =ğ
DISABLE
)

543 
I2Cx
->
CR1
 |ğ
I2C_CR1_NOSTRETCH
;

548 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_NOSTRETCH
);

550 
	}
}

561 
	$I2C_Fa¡ModeDutyCyşeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyşe
)

564 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

565 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCyşe
));

566 ià(
I2C_DutyCyşe
 !ğ
I2C_DutyCyşe_16_9
)

569 
I2Cx
->
CCR
 &ğ
I2C_DutyCyşe_2
;

574 
I2Cx
->
CCR
 |ğ
I2C_DutyCyşe_16_9
;

576 
	}
}

599 
	$I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
)

602 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

603 
	`as£¹_·¿m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPos™iÚ
));

606 ià(
I2C_NACKPos™iÚ
 =ğ
I2C_NACKPos™iÚ_Next
)

609 
I2Cx
->
CR1
 |ğ
I2C_NACKPos™iÚ_Next
;

614 
I2Cx
->
CR1
 &ğ
I2C_NACKPos™iÚ_Cu¼’t
;

616 
	}
}

627 
	$I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
)

630 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

631 
	`as£¹_·¿m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAË¹
));

632 ià(
I2C_SMBusAË¹
 =ğ
I2C_SMBusAË¹_Low
)

635 
I2Cx
->
CR1
 |ğ
I2C_SMBusAË¹_Low
;

640 
I2Cx
->
CR1
 &ğ
I2C_SMBusAË¹_High
;

642 
	}
}

651 
	$I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

654 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

655 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

656 ià(
NewS‹
 !ğ
DISABLE
)

659 
I2Cx
->
CR1
 |ğ
I2C_CR1_ENARP
;

664 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENARP
);

666 
	}
}

689 
	$I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
)

692 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

694 
I2Cx
->
DR
 = 
D©a
;

695 
	}
}

702 
ušt8_t
 
	$I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
)

705 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

707  (
ušt8_t
)
I2Cx
->
DR
;

708 
	}
}

733 
	$I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

736 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

737 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

738 ià(
NewS‹
 !ğ
DISABLE
)

741 
I2Cx
->
CR1
 |ğ
I2C_CR1_PEC
;

746 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_PEC
);

748 
	}
}

764 
	$I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
)

767 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

768 
	`as£¹_·¿m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPos™iÚ
));

769 ià(
I2C_PECPos™iÚ
 =ğ
I2C_PECPos™iÚ_Next
)

772 
I2Cx
->
CR1
 |ğ
I2C_PECPos™iÚ_Next
;

777 
I2Cx
->
CR1
 &ğ
I2C_PECPos™iÚ_Cu¼’t
;

779 
	}
}

788 
	$I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

791 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

792 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

793 ià(
NewS‹
 !ğ
DISABLE
)

796 
I2Cx
->
CR1
 |ğ
I2C_CR1_ENPEC
;

801 
I2Cx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR1_ENPEC
);

803 
	}
}

810 
ušt8_t
 
	$I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
)

813 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

815  ((
I2Cx
->
SR2
) >> 8);

816 
	}
}

843 
	$I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

846 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

847 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

848 ià(
NewS‹
 !ğ
DISABLE
)

851 
I2Cx
->
CR2
 |ğ
I2C_CR2_DMAEN
;

856 
I2Cx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR2_DMAEN
);

858 
	}
}

867 
	$I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

870 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

871 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

872 ià(
NewS‹
 !ğ
DISABLE
)

875 
I2Cx
->
CR2
 |ğ
I2C_CR2_LAST
;

880 
I2Cx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
I2C_CR2_LAST
);

882 
	}
}

1005 
ušt16_t
 
	$I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
)

1007 
__IO
 
ušt32_t
 
tmp
 = 0;

1010 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1011 
	`as£¹_·¿m
(
	`IS_I2C_REGISTER
(
I2C_Regi¡”
));

1013 
tmp
 = (
ušt32_t
è
I2Cx
;

1014 
tmp
 +ğ
I2C_Regi¡”
;

1017  (*(
__IO
 
ušt16_t
 *è
tmp
);

1018 
	}
}

1032 
	$I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1035 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1036 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1037 
	`as£¹_·¿m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1039 ià(
NewS‹
 !ğ
DISABLE
)

1042 
I2Cx
->
CR2
 |ğ
I2C_IT
;

1047 
I2Cx
->
CR2
 &ğ(
ušt16_t
)~
I2C_IT
;

1049 
	}
}

1091 
E¼ÜStus
 
	$I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
)

1093 
ušt32_t
 
Ï¡ev’t
 = 0;

1094 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1095 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1098 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1099 
	`as£¹_·¿m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1102 
æag1
 = 
I2Cx
->
SR1
;

1103 
æag2
 = 
I2Cx
->
SR2
;

1104 
æag2
 = flag2 << 16;

1107 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_MASK
;

1110 ià((
Ï¡ev’t
 & 
I2C_EVENT
) == I2C_EVENT)

1113 
¡©us
 = 
SUCCESS
;

1118 
¡©us
 = 
ERROR
;

1121  
¡©us
;

1122 
	}
}

1139 
ušt32_t
 
	$I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
)

1141 
ušt32_t
 
Ï¡ev’t
 = 0;

1142 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1145 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1148 
æag1
 = 
I2Cx
->
SR1
;

1149 
æag2
 = 
I2Cx
->
SR2
;

1150 
æag2
 = flag2 << 16;

1153 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_MASK
;

1156  
Ï¡ev’t
;

1157 
	}
}

1194 
FÏgStus
 
	$I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1196 
FÏgStus
 
b™¡©us
 = 
RESET
;

1197 
__IO
 
ušt32_t
 
i2üeg
 = 0, 
i2cxba£
 = 0;

1200 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1201 
	`as£¹_·¿m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1204 
i2cxba£
 = (
ušt32_t
)
I2Cx
;

1207 
i2üeg
 = 
I2C_FLAG
 >> 28;

1210 
I2C_FLAG
 &ğ
FLAG_MASK
;

1212 if(
i2üeg
 != 0)

1215 
i2cxba£
 += 0x14;

1220 
I2C_FLAG
 = (
ušt32_t
)(I2C_FLAG >> 16);

1222 
i2cxba£
 += 0x18;

1225 if(((*(
__IO
 
ušt32_t
 *)
i2cxba£
è& 
I2C_FLAG
è!ğ(ušt32_t)
RESET
)

1228 
b™¡©us
 = 
SET
;

1233 
b™¡©us
 = 
RESET
;

1237  
b™¡©us
;

1238 
	}
}

1271 
	$I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1273 
ušt32_t
 
æagpos
 = 0;

1275 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1276 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1278 
æagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1280 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1281 
	}
}

1305 
ITStus
 
	$I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1307 
ITStus
 
b™¡©us
 = 
RESET
;

1308 
ušt32_t
 
’abË¡©us
 = 0;

1311 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as£¹_·¿m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1315 
’abË¡©us
 = (
ušt32_t
)(((
I2C_IT
 & 
ITEN_MASK
è>> 16è& (
I2Cx
->
CR2
)) ;

1318 
I2C_IT
 &ğ
FLAG_MASK
;

1321 ià(((
I2Cx
->
SR1
 & 
I2C_IT
è!ğ(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1324 
b™¡©us
 = 
SET
;

1329 
b™¡©us
 = 
RESET
;

1332  
b™¡©us
;

1333 
	}
}

1365 
	$I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1367 
ušt32_t
 
æagpos
 = 0;

1369 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1370 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1373 
æagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1376 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1377 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c

82 
	~"¡m32f4xx_iwdg.h
"

97 
	#KR_KEY_RELOAD
 ((
ušt16_t
)0xAAAA)

	)

98 
	#KR_KEY_ENABLE
 ((
ušt16_t
)0xCCCC)

	)

129 
	$IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
)

132 
	`as£¹_·¿m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_Wr™eAcûss
));

133 
IWDG
->
KR
 = 
IWDG_Wr™eAcûss
;

134 
	}
}

149 
	$IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
)

152 
	`as£¹_·¿m
(
	`IS_IWDG_PRESCALER
(
IWDG_P»sÿËr
));

153 
IWDG
->
PR
 = 
IWDG_P»sÿËr
;

154 
	}
}

162 
	$IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
)

165 
	`as£¹_·¿m
(
	`IS_IWDG_RELOAD
(
R–ßd
));

166 
IWDG
->
RLR
 = 
R–ßd
;

167 
	}
}

175 
	$IWDG_R–ßdCouÁ”
()

177 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

178 
	}
}

201 
	$IWDG_EÇbË
()

203 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

204 
	}
}

230 
FÏgStus
 
	$IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
)

232 
FÏgStus
 
b™¡©us
 = 
RESET
;

234 
	`as£¹_·¿m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

235 ià((
IWDG
->
SR
 & 
IWDG_FLAG
è!ğ(
ušt32_t
)
RESET
)

237 
b™¡©us
 = 
SET
;

241 
b™¡©us
 = 
RESET
;

244  
b™¡©us
;

245 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c

32 
	~"¡m32f4xx_pwr.h
"

33 
	~"¡m32f4xx_rcc.h
"

47 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

53 
	#DBP_B™Numb”
 0x08

	)

54 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
DBP_B™Numb”
 * 4))

	)

57 
	#PVDE_B™Numb”
 0x04

	)

58 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PVDE_B™Numb”
 * 4))

	)

61 
	#FPDS_B™Numb”
 0x09

	)

62 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
FPDS_B™Numb”
 * 4))

	)

65 
	#PMODE_B™Numb”
 0x0E

	)

66 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PMODE_B™Numb”
 * 4))

	)

72 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

73 
	#EWUP_B™Numb”
 0x08

	)

74 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
EWUP_B™Numb”
 * 4))

	)

77 
	#BRE_B™Numb”
 0x09

	)

78 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
BRE_B™Numb”
 * 4))

	)

83 
	#CR_DS_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

84 
	#CR_PLS_MASK
 ((
ušt32_t
)0xFFFFFF1F)

	)

120 
	$PWR_DeIn™
()

122 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
ENABLE
);

123 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
DISABLE
);

124 
	}
}

135 
	$PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
)

138 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

140 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
NewS‹
;

141 
	}
}

181 
	$PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
)

183 
ušt32_t
 
tm´eg
 = 0;

186 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev–
));

188 
tm´eg
 = 
PWR
->
CR
;

191 
tm´eg
 &ğ
CR_PLS_MASK
;

194 
tm´eg
 |ğ
PWR_PVDLev–
;

197 
PWR
->
CR
 = 
tm´eg
;

198 
	}
}

206 
	$PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
)

209 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

211 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
NewS‹
;

212 
	}
}

240 
	$PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

243 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

245 *(
__IO
 
ušt32_t
 *è
CSR_EWUP_BB
 = (ušt32_t)
NewS‹
;

246 
	}
}

288 
	$PWR_BackupReguÏtÜCmd
(
FunùiÚ®S‹
 
NewS‹
)

291 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

293 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
NewS‹
;

294 
	}
}

329 
	$PWR_HighP”fÜmªûModeCmd
(
FunùiÚ®S‹
 
NewS‹
)

332 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

334 *(
__IO
 
ušt32_t
 *è
CR_PMODE_BB
 = (ušt32_t)
NewS‹
;

335 
	}
}

343 
	$PWR_FÏshPow”DownCmd
(
FunùiÚ®S‹
 
NewS‹
)

346 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

348 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
NewS‹
;

349 
	}
}

483 
	$PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
)

485 
ušt32_t
 
tm´eg
 = 0;

488 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
PWR_ReguÏtÜ
));

489 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEÁry
));

492 
tm´eg
 = 
PWR
->
CR
;

494 
tm´eg
 &ğ
CR_DS_MASK
;

497 
tm´eg
 |ğ
PWR_ReguÏtÜ
;

500 
PWR
->
CR
 = 
tm´eg
;

503 
SCB
->
SCR
 |ğ
SCB_SCR_SLEEPDEEP_Msk
;

506 if(
PWR_STOPEÁry
 =ğ
PWR_STOPEÁry_WFI
)

509 
	`__WFI
();

514 
	`__WFE
();

517 
SCB
->
SCR
 &ğ(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

518 
	}
}

531 
	$PWR_EÁ”STANDBYMode
()

534 
PWR
->
CR
 |ğ
PWR_CR_CWUF
;

537 
PWR
->
CR
 |ğ
PWR_CR_PDDS
;

540 
SCB
->
SCR
 |ğ
SCB_SCR_SLEEPDEEP_Msk
;

543 #ià
	`defšed
 ( 
__CC_ARM
 )

544 
	`__fÜû_¡Ües
();

547 
	`__WFI
();

548 
	}
}

587 
FÏgStus
 
	$PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
)

589 
FÏgStus
 
b™¡©us
 = 
RESET
;

592 
	`as£¹_·¿m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

594 ià((
PWR
->
CSR
 & 
PWR_FLAG
è!ğ(
ušt32_t
)
RESET
)

596 
b™¡©us
 = 
SET
;

600 
b™¡©us
 = 
RESET
;

603  
b™¡©us
;

604 
	}
}

614 
	$PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
)

617 
	`as£¹_·¿m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

619 
PWR
->
CR
 |ğ
PWR_FLAG
 << 2;

620 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c

56 
	~"¡m32f4xx_rcc.h
"

70 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

73 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

74 
	#HSION_B™Numb”
 0x00

	)

75 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
HSION_B™Numb”
 * 4))

	)

77 
	#CSSON_B™Numb”
 0x13

	)

78 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
CSSON_B™Numb”
 * 4))

	)

80 
	#PLLON_B™Numb”
 0x18

	)

81 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLON_B™Numb”
 * 4))

	)

83 
	#PLLI2SON_B™Numb”
 0x1A

	)

84 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLI2SON_B™Numb”
 * 4))

	)

88 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

89 
	#I2SSRC_B™Numb”
 0x17

	)

90 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
I2SSRC_B™Numb”
 * 4))

	)

94 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

95 
	#RTCEN_B™Numb”
 0x0F

	)

96 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
RTCEN_B™Numb”
 * 4))

	)

98 
	#BDRST_B™Numb”
 0x10

	)

99 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
BDRST_B™Numb”
 * 4))

	)

102 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

103 
	#LSION_B™Numb”
 0x00

	)

104 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
LSION_B™Numb”
 * 4))

	)

107 
	#CFGR_MCO2_RESET_MASK
 ((
ušt32_t
)0x07FFFFFF)

	)

108 
	#CFGR_MCO1_RESET_MASK
 ((
ušt32_t
)0xF89FFFFF)

	)

111 
	#FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

114 
	#CR_BYTE3_ADDRESS
 ((
ušt32_t
)0x40023802)

	)

117 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

120 
	#CIR_BYTE3_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

123 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

127 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

196 
	$RCC_DeIn™
()

199 
RCC
->
CR
 |ğ(
ušt32_t
)0x00000001;

202 
RCC
->
CFGR
 = 0x00000000;

205 
RCC
->
CR
 &ğ(
ušt32_t
)0xFEF6FFFF;

208 
RCC
->
PLLCFGR
 = 0x24003010;

211 
RCC
->
CR
 &ğ(
ušt32_t
)0xFFFBFFFF;

214 
RCC
->
CIR
 = 0x00000000;

215 
	}
}

237 
	$RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
)

240 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

243 *(
__IO
 
ušt8_t
 *è
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

246 *(
__IO
 
ušt8_t
 *è
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

247 
	}
}

261 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

263 
__IO
 
ušt32_t
 
¡¬tupcouÁ”
 = 0;

264 
E¼ÜStus
 
¡©us
 = 
ERROR
;

265 
FÏgStus
 
h£¡©us
 = 
RESET
;

269 
h£¡©us
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

270 
¡¬tupcouÁ”
++;

271 } (
¡¬tupcouÁ”
 !ğ
HSE_STARTUP_TIMEOUT
è&& (
h£¡©us
 =ğ
RESET
));

273 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ğ
RESET
)

275 
¡©us
 = 
SUCCESS
;

279 
¡©us
 = 
ERROR
;

281  (
¡©us
);

282 
	}
}

292 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

294 
ušt32_t
 
tm´eg
 = 0;

296 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

298 
tm´eg
 = 
RCC
->
CR
;

301 
tm´eg
 &ğ~
RCC_CR_HSITRIM
;

304 
tm´eg
 |ğ(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

307 
RCC
->
CR
 = 
tm´eg
;

308 
	}
}

328 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

331 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

333 *(
__IO
 
ušt32_t
 *è
CR_HSION_BB
 = (ušt32_t)
NewS‹
;

334 
	}
}

353 
	$RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
)

356 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

360 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

363 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

366 
RCC_LSE
)

368 
RCC_LSE_ON
:

370 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

372 
RCC_LSE_By·ss
:

374 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_By·ss
 | 
RCC_LSE_ON
;

379 
	}
}

393 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

396 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

398 *(
__IO
 
ušt32_t
 *è
CSR_LSION_BB
 = (ušt32_t)
NewS‹
;

399 
	}
}

436 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
PLLM
, ušt32_ˆ
PLLN
, ušt32_ˆ
PLLP
, ušt32_ˆ
PLLQ
)

439 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

440 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

441 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

442 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

443 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

445 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6è| (((
PLLP
 >> 1è-1è<< 16è| (
RCC_PLLSourû
) |

446 (
PLLQ
 << 24);

447 
	}
}

459 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

462 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

463 *(
__IO
 
ušt32_t
 *è
CR_PLLON_BB
 = (ušt32_t)
NewS‹
;

464 
	}
}

486 
	$RCC_PLLI2SCÚfig
(
ušt32_t
 
PLLI2SN
, ušt32_ˆ
PLLI2SR
)

489 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

490 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

492 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6è| (
PLLI2SR
 << 28);

493 
	}
}

502 
	$RCC_PLLI2SCmd
(
FunùiÚ®S‹
 
NewS‹
)

505 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

506 *(
__IO
 
ušt32_t
 *è
CR_PLLI2SON_BB
 = (ušt32_t)
NewS‹
;

507 
	}
}

520 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

523 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

524 *(
__IO
 
ušt32_t
 *è
CR_CSSON_BB
 = (ušt32_t)
NewS‹
;

525 
	}
}

545 
	$RCC_MCO1CÚfig
(
ušt32_t
 
RCC_MCO1Sourû
, ušt32_ˆ
RCC_MCO1Div
)

547 
ušt32_t
 
tm´eg
 = 0;

550 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sourû
));

551 
	`as£¹_·¿m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

553 
tm´eg
 = 
RCC
->
CFGR
;

556 
tm´eg
 &ğ
CFGR_MCO1_RESET_MASK
;

559 
tm´eg
 |ğ
RCC_MCO1Sourû
 | 
RCC_MCO1Div
;

562 
RCC
->
CFGR
 = 
tm´eg
;

563 
	}
}

583 
	$RCC_MCO2CÚfig
(
ušt32_t
 
RCC_MCO2Sourû
, ušt32_ˆ
RCC_MCO2Div
)

585 
ušt32_t
 
tm´eg
 = 0;

588 
	`as£¹_·¿m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sourû
));

589 
	`as£¹_·¿m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

591 
tm´eg
 = 
RCC
->
CFGR
;

594 
tm´eg
 &ğ
CFGR_MCO2_RESET_MASK
;

597 
tm´eg
 |ğ
RCC_MCO2Sourû
 | 
RCC_MCO2Div
;

600 
RCC
->
CFGR
 = 
tm´eg
;

601 
	}
}

688 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

690 
ušt32_t
 
tm´eg
 = 0;

693 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

695 
tm´eg
 = 
RCC
->
CFGR
;

698 
tm´eg
 &ğ~
RCC_CFGR_SW
;

701 
tm´eg
 |ğ
RCC_SYSCLKSourû
;

704 
RCC
->
CFGR
 = 
tm´eg
;

705 
	}
}

716 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

718  ((
ušt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

719 
	}
}

741 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

743 
ušt32_t
 
tm´eg
 = 0;

746 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

748 
tm´eg
 = 
RCC
->
CFGR
;

751 
tm´eg
 &ğ~
RCC_CFGR_HPRE
;

754 
tm´eg
 |ğ
RCC_SYSCLK
;

757 
RCC
->
CFGR
 = 
tm´eg
;

758 
	}
}

773 
	$RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
)

775 
ušt32_t
 
tm´eg
 = 0;

778 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

780 
tm´eg
 = 
RCC
->
CFGR
;

783 
tm´eg
 &ğ~
RCC_CFGR_PPRE1
;

786 
tm´eg
 |ğ
RCC_HCLK
;

789 
RCC
->
CFGR
 = 
tm´eg
;

790 
	}
}

804 
	$RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
)

806 
ušt32_t
 
tm´eg
 = 0;

809 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

811 
tm´eg
 = 
RCC
->
CFGR
;

814 
tm´eg
 &ğ~
RCC_CFGR_PPRE2
;

817 
tm´eg
 |ğ
RCC_HCLK
 << 3;

820 
RCC
->
CFGR
 = 
tm´eg
;

821 
	}
}

856 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

858 
ušt32_t
 
tmp
 = 0, 
´esc
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

861 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

863 
tmp
)

866 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

869 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

876 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

877 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

879 ià(
¶lsourû
 != 0)

882 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

887 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

890 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

891 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
¶lvco
/
¶Í
;

894 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

900 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

901 
tmp
 =mp >> 4;

902 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

904 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
´esc
;

907 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

908 
tmp
 =mp >> 10;

909 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

911 
RCC_Clocks
->
PCLK1_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

914 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

915 
tmp
 =mp >> 13;

916 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

918 
RCC_Clocks
->
PCLK2_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

919 
	}
}

981 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

983 
ušt32_t
 
tm´eg
 = 0;

986 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

988 ià((
RCC_RTCCLKSourû
 & 0x00000300) == 0x00000300)

990 
tm´eg
 = 
RCC
->
CFGR
;

993 
tm´eg
 &ğ~
RCC_CFGR_RTCPRE
;

996 
tm´eg
 |ğ(
RCC_RTCCLKSourû
 & 0xFFFFCFF);

999 
RCC
->
CFGR
 = 
tm´eg
;

1003 
RCC
->
BDCR
 |ğ(
RCC_RTCCLKSourû
 & 0x00000FFF);

1004 
	}
}

1013 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

1016 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1018 *(
__IO
 
ušt32_t
 *è
BDCR_RTCEN_BB
 = (ušt32_t)
NewS‹
;

1019 
	}
}

1030 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1033 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1034 *(
__IO
 
ušt32_t
 *è
BDCR_BDRST_BB
 = (ušt32_t)
NewS‹
;

1035 
	}
}

1050 
	$RCC_I2SCLKCÚfig
(
ušt32_t
 
RCC_I2SCLKSourû
)

1053 
	`as£¹_·¿m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSourû
));

1055 *(
__IO
 
ušt32_t
 *è
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSourû
;

1056 
	}
}

1088 
	$RCC_AHB1P”hClockCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1091 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1P”h
));

1093 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1094 ià(
NewS‹
 !ğ
DISABLE
)

1096 
RCC
->
AHB1ENR
 |ğ
RCC_AHB1P”h
;

1100 
RCC
->
AHB1ENR
 &ğ~
RCC_AHB1P”h
;

1102 
	}
}

1120 
	$RCC_AHB2P”hClockCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1123 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

1124 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1126 ià(
NewS‹
 !ğ
DISABLE
)

1128 
RCC
->
AHB2ENR
 |ğ
RCC_AHB2P”h
;

1132 
RCC
->
AHB2ENR
 &ğ~
RCC_AHB2P”h
;

1134 
	}
}

1147 
	$RCC_AHB3P”hClockCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1150 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

1151 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1153 ià(
NewS‹
 !ğ
DISABLE
)

1155 
RCC
->
AHB3ENR
 |ğ
RCC_AHB3P”h
;

1159 
RCC
->
AHB3ENR
 &ğ~
RCC_AHB3P”h
;

1161 
	}
}

1197 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1200 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1201 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1203 ià(
NewS‹
 !ğ
DISABLE
)

1205 
RCC
->
APB1ENR
 |ğ
RCC_APB1P”h
;

1209 
RCC
->
APB1ENR
 &ğ~
RCC_APB1P”h
;

1211 
	}
}

1237 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1240 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1241 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1243 ià(
NewS‹
 !ğ
DISABLE
)

1245 
RCC
->
APB2ENR
 |ğ
RCC_APB2P”h
;

1249 
RCC
->
APB2ENR
 &ğ~
RCC_APB2P”h
;

1251 
	}
}

1276 
	$RCC_AHB1P”hRe£tCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1279 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1P”h
));

1280 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1282 ià(
NewS‹
 !ğ
DISABLE
)

1284 
RCC
->
AHB1RSTR
 |ğ
RCC_AHB1P”h
;

1288 
RCC
->
AHB1RSTR
 &ğ~
RCC_AHB1P”h
;

1290 
	}
}

1305 
	$RCC_AHB2P”hRe£tCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1308 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

1309 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1311 ià(
NewS‹
 !ğ
DISABLE
)

1313 
RCC
->
AHB2RSTR
 |ğ
RCC_AHB2P”h
;

1317 
RCC
->
AHB2RSTR
 &ğ~
RCC_AHB2P”h
;

1319 
	}
}

1329 
	$RCC_AHB3P”hRe£tCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1332 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

1333 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1335 ià(
NewS‹
 !ğ
DISABLE
)

1337 
RCC
->
AHB3RSTR
 |ğ
RCC_AHB3P”h
;

1341 
RCC
->
AHB3RSTR
 &ğ~
RCC_AHB3P”h
;

1343 
	}
}

1376 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1379 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1380 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1381 ià(
NewS‹
 !ğ
DISABLE
)

1383 
RCC
->
APB1RSTR
 |ğ
RCC_APB1P”h
;

1387 
RCC
->
APB1RSTR
 &ğ~
RCC_APB1P”h
;

1389 
	}
}

1412 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1415 
	`as£¹_·¿m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2P”h
));

1416 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1417 ià(
NewS‹
 !ğ
DISABLE
)

1419 
RCC
->
APB2RSTR
 |ğ
RCC_APB2P”h
;

1423 
RCC
->
APB2RSTR
 &ğ~
RCC_APB2P”h
;

1425 
	}
}

1458 
	$RCC_AHB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1461 
	`as£¹_·¿m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1P”h
));

1462 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1463 ià(
NewS‹
 !ğ
DISABLE
)

1465 
RCC
->
AHB1LPENR
 |ğ
RCC_AHB1P”h
;

1469 
RCC
->
AHB1LPENR
 &ğ~
RCC_AHB1P”h
;

1471 
	}
}

1490 
	$RCC_AHB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1493 
	`as£¹_·¿m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2P”h
));

1494 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1495 ià(
NewS‹
 !ğ
DISABLE
)

1497 
RCC
->
AHB2LPENR
 |ğ
RCC_AHB2P”h
;

1501 
RCC
->
AHB2LPENR
 &ğ~
RCC_AHB2P”h
;

1503 
	}
}

1517 
	$RCC_AHB3P”hClockLPModeCmd
(
ušt32_t
 
RCC_AHB3P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1520 
	`as£¹_·¿m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3P”h
));

1521 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1522 ià(
NewS‹
 !ğ
DISABLE
)

1524 
RCC
->
AHB3LPENR
 |ğ
RCC_AHB3P”h
;

1528 
RCC
->
AHB3LPENR
 &ğ~
RCC_AHB3P”h
;

1530 
	}
}

1567 
	$RCC_APB1P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1570 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1571 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1572 ià(
NewS‹
 !ğ
DISABLE
)

1574 
RCC
->
APB1LPENR
 |ğ
RCC_APB1P”h
;

1578 
RCC
->
APB1LPENR
 &ğ~
RCC_APB1P”h
;

1580 
	}
}

1607 
	$RCC_APB2P”hClockLPModeCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1610 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1611 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1612 ià(
NewS‹
 !ğ
DISABLE
)

1614 
RCC
->
APB2LPENR
 |ğ
RCC_APB2P”h
;

1618 
RCC
->
APB2LPENR
 &ğ~
RCC_APB2P”h
;

1620 
	}
}

1652 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1655 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

1656 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1657 ià(
NewS‹
 !ğ
DISABLE
)

1660 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 |ğ
RCC_IT
;

1665 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 &ğ(ušt8_t)~
RCC_IT
;

1667 
	}
}

1688 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

1690 
ušt32_t
 
tmp
 = 0;

1691 
ušt32_t
 
¡©u¤eg
 = 0;

1692 
FÏgStus
 
b™¡©us
 = 
RESET
;

1695 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1698 
tmp
 = 
RCC_FLAG
 >> 5;

1699 ià(
tmp
 == 1)

1701 
¡©u¤eg
 = 
RCC
->
CR
;

1703 ià(
tmp
 == 2)

1705 
¡©u¤eg
 = 
RCC
->
BDCR
;

1709 
¡©u¤eg
 = 
RCC
->
CSR
;

1713 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1714 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ğ(ušt32_t)
RESET
)

1716 
b™¡©us
 = 
SET
;

1720 
b™¡©us
 = 
RESET
;

1723  
b™¡©us
;

1724 
	}
}

1733 
	$RCC_CË¬FÏg
()

1736 
RCC
->
CSR
 |ğ
RCC_CSR_RMVF
;

1737 
	}
}

1752 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

1754 
ITStus
 
b™¡©us
 = 
RESET
;

1757 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1760 ià((
RCC
->
CIR
 & 
RCC_IT
è!ğ(
ušt32_t
)
RESET
)

1762 
b™¡©us
 = 
SET
;

1766 
b™¡©us
 = 
RESET
;

1769  
b™¡©us
;

1770 
	}
}

1785 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

1788 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1792 *(
__IO
 
ušt8_t
 *è
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1793 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c

51 
	~"¡m32f4xx_ºg.h
"

52 
	~"¡m32f4xx_rcc.h
"

94 
	$RNG_DeIn™
()

97 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_RNG
, 
ENABLE
);

100 
	`RCC_AHB2P”hRe£tCmd
(
RCC_AHB2P”h_RNG
, 
DISABLE
);

101 
	}
}

109 
	$RNG_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

112 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

114 ià(
NewS‹
 !ğ
DISABLE
)

117 
RNG
->
CR
 |ğ
RNG_CR_RNGEN
;

122 
RNG
->
CR
 &ğ~
RNG_CR_RNGEN
;

124 
	}
}

171 
ušt32_t
 
	$RNG_G‘RªdomNumb”
()

174  
RNG
->
DR
;

175 
	}
}

268 
	$RNG_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

271 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

273 ià(
NewS‹
 !ğ
DISABLE
)

276 
RNG
->
CR
 |ğ
RNG_CR_IE
;

281 
RNG
->
CR
 &ğ~
RNG_CR_IE
;

283 
	}
}

294 
FÏgStus
 
	$RNG_G‘FÏgStus
(
ušt8_t
 
RNG_FLAG
)

296 
FÏgStus
 
b™¡©us
 = 
RESET
;

298 
	`as£¹_·¿m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

301 ià((
RNG
->
SR
 & 
RNG_FLAG
è!ğ(
ušt8_t
)
RESET
)

304 
b™¡©us
 = 
SET
;

309 
b™¡©us
 = 
RESET
;

312  
b™¡©us
;

313 
	}
}

327 
	$RNG_CË¬FÏg
(
ušt8_t
 
RNG_FLAG
)

330 
	`as£¹_·¿m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

332 
RNG
->
SR
 = ~(
ušt32_t
)(((ušt32_t)
RNG_FLAG
) << 4);

333 
	}
}

343 
ITStus
 
	$RNG_G‘ITStus
(
ušt8_t
 
RNG_IT
)

345 
ITStus
 
b™¡©us
 = 
RESET
;

347 
	`as£¹_·¿m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

350 ià((
RNG
->
SR
 & 
RNG_IT
è!ğ(
ušt8_t
)
RESET
)

353 
b™¡©us
 = 
SET
;

358 
b™¡©us
 = 
RESET
;

361  
b™¡©us
;

362 
	}
}

373 
	$RNG_CË¬ITP’dšgB™
(
ušt8_t
 
RNG_IT
)

376 
	`as£¹_·¿m
(
	`IS_RNG_IT
(
RNG_IT
));

379 
RNG
->
SR
 = (
ušt8_t
)~
RNG_IT
;

380 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c

277 
	~"¡m32f4xx_¹c.h
"

278 
	~"¡m32f4xx_rcc.h
"

293 
	#RTC_TR_RESERVED_MASK
 ((
ušt32_t
)0x007F7F7F)

	)

294 
	#RTC_DR_RESERVED_MASK
 ((
ušt32_t
)0x00FFFF3F)

	)

295 
	#RTC_INIT_MASK
 ((
ušt32_t
)0xFFFFFFFF)

	)

296 
	#RTC_RSF_MASK
 ((
ušt32_t
)0xFFFFFF5F)

	)

297 
	#RTC_FLAGS_MASK
 ((
ušt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

298 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

299 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

300 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 ))

	)

302 
	#INITMODE_TIMEOUT
 ((
ušt32_t
è0x00010000)

	)

303 
	#SYNCHRO_TIMEOUT
 ((
ušt32_t
è0x00020000)

	)

304 
	#RECALPF_TIMEOUT
 ((
ušt32_t
è0x00020000)

	)

305 
	#SHPF_TIMEOUT
 ((
ušt32_t
è0x00001000)

	)

310 
ušt8_t
 
RTC_By‹ToBcd2
(ušt8_ˆ
V®ue
);

311 
ušt8_t
 
RTC_Bcd2ToBy‹
(ušt8_ˆ
V®ue
);

367 
E¼ÜStus
 
	$RTC_DeIn™
()

369 
__IO
 
ušt32_t
 
wutcouÁ”
 = 0x00;

370 
ušt32_t
 
wutwf¡©us
 = 0x00;

371 
E¼ÜStus
 
¡©us
 = 
ERROR
;

374 
RTC
->
WPR
 = 0xCA;

375 
RTC
->
WPR
 = 0x53;

378 ià(
	`RTC_EÁ”In™Mode
(è=ğ
ERROR
)

380 
¡©us
 = 
ERROR
;

385 
RTC
->
TR
 = (
ušt32_t
)0x00000000;

386 
RTC
->
DR
 = (
ušt32_t
)0x00002101;

388 
RTC
->
CR
 &ğ(
ušt32_t
)0x00000007;

393 
wutwf¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

394 
wutcouÁ”
++;

395 } (
wutcouÁ”
 !ğ
INITMODE_TIMEOUT
è&& (
wutwf¡©us
 == 0x00));

397 ià((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
è=ğ
RESET
)

399 
¡©us
 = 
ERROR
;

404 
RTC
->
CR
 &ğ(
ušt32_t
)0x00000000;

405 
RTC
->
WUTR
 = (
ušt32_t
)0x0000FFFF;

406 
RTC
->
PRER
 = (
ušt32_t
)0x007F00FF;

407 
RTC
->
CALIBR
 = (
ušt32_t
)0x00000000;

408 
RTC
->
ALRMAR
 = (
ušt32_t
)0x00000000;

409 
RTC
->
ALRMBR
 = (
ušt32_t
)0x00000000;

412 
RTC
->
ISR
 = (
ušt32_t
)0x00000000;

415 
RTC
->
TAFCR
 = 0x00000000;

417 if(
	`RTC_Wa™FÜSynchro
(è=ğ
ERROR
)

419 
¡©us
 = 
ERROR
;

423 
¡©us
 = 
SUCCESS
;

429 
RTC
->
WPR
 = 0xFF;

431  
¡©us
;

432 
	}
}

445 
E¼ÜStus
 
	$RTC_In™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
)

447 
E¼ÜStus
 
¡©us
 = 
ERROR
;

450 
	`as£¹_·¿m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_In™SŒuù
->
RTC_HourFÜm©
));

451 
	`as£¹_·¿m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_In™SŒuù
->
RTC_AsynchP»div
));

452 
	`as£¹_·¿m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_In™SŒuù
->
RTC_SynchP»div
));

455 
RTC
->
WPR
 = 0xCA;

456 
RTC
->
WPR
 = 0x53;

459 ià(
	`RTC_EÁ”In™Mode
(è=ğ
ERROR
)

461 
¡©us
 = 
ERROR
;

466 
RTC
->
CR
 &ğ((
ušt32_t
)~(
RTC_CR_FMT
));

468 
RTC
->
CR
 |ğ((
ušt32_t
)(
RTC_In™SŒuù
->
RTC_HourFÜm©
));

471 
RTC
->
PRER
 = (
ušt32_t
)(
RTC_In™SŒuù
->
RTC_SynchP»div
);

472 
RTC
->
PRER
 |ğ(
ušt32_t
)(
RTC_In™SŒuù
->
RTC_AsynchP»div
 << 16);

475 
	`RTC_Ex™In™Mode
();

477 
¡©us
 = 
SUCCESS
;

480 
RTC
->
WPR
 = 0xFF;

482  
¡©us
;

483 
	}
}

491 
	$RTC_SŒuùIn™
(
RTC_In™Ty³Def
* 
RTC_In™SŒuù
)

494 
RTC_In™SŒuù
->
RTC_HourFÜm©
 = 
RTC_HourFÜm©_24
;

497 
RTC_In™SŒuù
->
RTC_AsynchP»div
 = (
ušt32_t
)0x7F;

500 
RTC_In™SŒuù
->
RTC_SynchP»div
 = (
ušt32_t
)0xFF;

501 
	}
}

513 
	$RTC_Wr™ePrÙeùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

516 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

518 ià(
NewS‹
 !ğ
DISABLE
)

521 
RTC
->
WPR
 = 0xFF;

526 
RTC
->
WPR
 = 0xCA;

527 
RTC
->
WPR
 = 0x53;

529 
	}
}

540 
E¼ÜStus
 
	$RTC_EÁ”In™Mode
()

542 
__IO
 
ušt32_t
 
š™couÁ”
 = 0x00;

543 
E¼ÜStus
 
¡©us
 = 
ERROR
;

544 
ušt32_t
 
š™¡©us
 = 0x00;

547 ià((
RTC
->
ISR
 & 
RTC_ISR_INITF
è=ğ(
ušt32_t
)
RESET
)

550 
RTC
->
ISR
 = (
ušt32_t
)
RTC_INIT_MASK
;

555 
š™¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

556 
š™couÁ”
++;

557 } (
š™couÁ”
 !ğ
INITMODE_TIMEOUT
è&& (
š™¡©us
 == 0x00));

559 ià((
RTC
->
ISR
 & 
RTC_ISR_INITF
è!ğ
RESET
)

561 
¡©us
 = 
SUCCESS
;

565 
¡©us
 = 
ERROR
;

570 
¡©us
 = 
SUCCESS
;

573  (
¡©us
);

574 
	}
}

585 
	$RTC_Ex™In™Mode
()

588 
RTC
->
ISR
 &ğ(
ušt32_t
)~
RTC_ISR_INIT
;

589 
	}
}

607 
E¼ÜStus
 
	$RTC_Wa™FÜSynchro
()

609 
__IO
 
ušt32_t
 
synchrocouÁ”
 = 0;

610 
E¼ÜStus
 
¡©us
 = 
ERROR
;

611 
ušt32_t
 
synchro¡©us
 = 0x00;

614 
RTC
->
WPR
 = 0xCA;

615 
RTC
->
WPR
 = 0x53;

618 
RTC
->
ISR
 &ğ(
ušt32_t
)
RTC_RSF_MASK
;

623 
synchro¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

624 
synchrocouÁ”
++;

625 } (
synchrocouÁ”
 !ğ
SYNCHRO_TIMEOUT
è&& (
synchro¡©us
 == 0x00));

627 ià((
RTC
->
ISR
 & 
RTC_ISR_RSF
è!ğ
RESET
)

629 
¡©us
 = 
SUCCESS
;

633 
¡©us
 = 
ERROR
;

637 
RTC
->
WPR
 = 0xFF;

639  (
¡©us
);

640 
	}
}

650 
E¼ÜStus
 
	$RTC_RefClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

652 
E¼ÜStus
 
¡©us
 = 
ERROR
;

655 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

658 
RTC
->
WPR
 = 0xCA;

659 
RTC
->
WPR
 = 0x53;

662 ià(
	`RTC_EÁ”In™Mode
(è=ğ
ERROR
)

664 
¡©us
 = 
ERROR
;

668 ià(
NewS‹
 !ğ
DISABLE
)

671 
RTC
->
CR
 |ğ
RTC_CR_REFCKON
;

676 
RTC
->
CR
 &ğ~
RTC_CR_REFCKON
;

679 
	`RTC_Ex™In™Mode
();

681 
¡©us
 = 
SUCCESS
;

685 
RTC
->
WPR
 = 0xFF;

687  
¡©us
;

688 
	}
}

698 
	$RTC_By·ssShadowCmd
(
FunùiÚ®S‹
 
NewS‹
)

701 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

704 
RTC
->
WPR
 = 0xCA;

705 
RTC
->
WPR
 = 0x53;

707 ià(
NewS‹
 !ğ
DISABLE
)

710 
RTC
->
CR
 |ğ(
ušt8_t
)
RTC_CR_BYPSHAD
;

715 
RTC
->
CR
 &ğ(
ušt8_t
)~
RTC_CR_BYPSHAD
;

719 
RTC
->
WPR
 = 0xFF;

720 
	}
}

753 
E¼ÜStus
 
	$RTC_S‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

755 
ušt32_t
 
tm´eg
 = 0;

756 
E¼ÜStus
 
¡©us
 = 
ERROR
;

759 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

761 ià(
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
)

763 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ğ(
ušt32_t
)
RESET
)

765 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
RTC_TimeSŒuù
->
RTC_Hours
));

766 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_TimeSŒuù
->
RTC_H12
));

770 
RTC_TimeSŒuù
->
RTC_H12
 = 0x00;

771 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
RTC_TimeSŒuù
->
RTC_Hours
));

773 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
));

774 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
RTC_TimeSŒuù
->
RTC_SecÚds
));

778 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ğ(
ušt32_t
)
RESET
)

780 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Hours
);

781 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

782 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_TimeSŒuù
->
RTC_H12
));

786 
RTC_TimeSŒuù
->
RTC_H12
 = 0x00;

787 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Hours
)));

789 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
)));

790 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
RTC_TimeSŒuù
->
RTC_SecÚds
)));

794 ià(
RTC_FÜm©
 !ğ
RTC_FÜm©_BIN
)

796 
tm´eg
 = (((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_Hours
) << 16) | \

797 ((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_Mšu‹s
) << 8) | \

798 ((
ušt32_t
)
RTC_TimeSŒuù
->
RTC_SecÚds
) | \

799 ((
ušt32_t
)(
RTC_TimeSŒuù
->
RTC_H12
) << 16));

803 
tm´eg
 = (
ušt32_t
)(((ušt32_t)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_Hours
) << 16) | \

804 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_Mšu‹s
) << 8) | \

805 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_TimeSŒuù
->
RTC_SecÚds
)) | \

806 (((
ušt32_t
)
RTC_TimeSŒuù
->
RTC_H12
) << 16));

810 
RTC
->
WPR
 = 0xCA;

811 
RTC
->
WPR
 = 0x53;

814 ià(
	`RTC_EÁ”In™Mode
(è=ğ
ERROR
)

816 
¡©us
 = 
ERROR
;

821 
RTC
->
TR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_TR_RESERVED_MASK
);

824 
	`RTC_Ex™In™Mode
();

826 if(
	`RTC_Wa™FÜSynchro
(è=ğ
ERROR
)

828 
¡©us
 = 
ERROR
;

832 
¡©us
 = 
SUCCESS
;

837 
RTC
->
WPR
 = 0xFF;

839  
¡©us
;

840 
	}
}

849 
	$RTC_TimeSŒuùIn™
(
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

852 
RTC_TimeSŒuù
->
RTC_H12
 = 
RTC_H12_AM
;

853 
RTC_TimeSŒuù
->
RTC_Hours
 = 0;

854 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = 0;

855 
RTC_TimeSŒuù
->
RTC_SecÚds
 = 0;

856 
	}
}

868 
	$RTC_G‘Time
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_TimeSŒuù
)

870 
ušt32_t
 
tm´eg
 = 0;

873 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

876 
tm´eg
 = (
ušt32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

879 
RTC_TimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

880 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

881 
RTC_TimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)(
tm´eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

882 
RTC_TimeSŒuù
->
RTC_H12
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_PM
)) >> 16);

885 ià(
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
)

888 
RTC_TimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Hours);

889 
RTC_TimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Minutes);

890 
RTC_TimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_TimeStruct->RTC_Seconds);

892 
	}
}

901 
ušt32_t
 
	$RTC_G‘SubSecÚd
()

903 
ušt32_t
 
tm´eg
 = 0;

906 
tm´eg
 = (
ušt32_t
)(
RTC
->
SSR
);

909 (è(
RTC
->
DR
);

911  (
tm´eg
);

912 
	}
}

926 
E¼ÜStus
 
	$RTC_S‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

928 
ušt32_t
 
tm´eg
 = 0;

929 
E¼ÜStus
 
¡©us
 = 
ERROR
;

932 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

934 ià((
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
è&& ((
RTC_D©eSŒuù
->
RTC_MÚth
 & 0x10) == 0x10))

936 
RTC_D©eSŒuù
->
RTC_MÚth
 = (RTC_D©eSŒuù->RTC_MÚth & (
ušt32_t
)~(0x10)) + 0x0A;

938 ià(
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
)

940 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
RTC_D©eSŒuù
->
RTC_Y—r
));

941 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
RTC_D©eSŒuù
->
RTC_MÚth
));

942 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
RTC_D©eSŒuù
->
RTC_D©e
));

946 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_Y—r
)));

947 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_MÚth
);

948 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
tm´eg
));

949 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_D©eSŒuù
->
RTC_D©e
);

950 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
tm´eg
));

952 
	`as£¹_·¿m
(
	`IS_RTC_WEEKDAY
(
RTC_D©eSŒuù
->
RTC_W“kDay
));

955 ià(
RTC_FÜm©
 !ğ
RTC_FÜm©_BIN
)

957 
tm´eg
 = ((((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_Y—r
) << 16) | \

958 (((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_MÚth
) << 8) | \

959 ((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_D©e
) | \

960 (((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_W“kDay
) << 13));

964 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_Y—r
) << 16) | \

965 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_MÚth
) << 8) | \

966 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_D©eSŒuù
->
RTC_D©e
)) | \

967 ((
ušt32_t
)
RTC_D©eSŒuù
->
RTC_W“kDay
 << 13));

971 
RTC
->
WPR
 = 0xCA;

972 
RTC
->
WPR
 = 0x53;

975 ià(
	`RTC_EÁ”In™Mode
(è=ğ
ERROR
)

977 
¡©us
 = 
ERROR
;

982 
RTC
->
DR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_DR_RESERVED_MASK
);

985 
	`RTC_Ex™In™Mode
();

987 if(
	`RTC_Wa™FÜSynchro
(è=ğ
ERROR
)

989 
¡©us
 = 
ERROR
;

993 
¡©us
 = 
SUCCESS
;

997 
RTC
->
WPR
 = 0xFF;

999  
¡©us
;

1000 
	}
}

1009 
	$RTC_D©eSŒuùIn™
(
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

1012 
RTC_D©eSŒuù
->
RTC_W“kDay
 = 
RTC_W“kday_MÚday
;

1013 
RTC_D©eSŒuù
->
RTC_D©e
 = 1;

1014 
RTC_D©eSŒuù
->
RTC_MÚth
 = 
RTC_MÚth_Jªu¬y
;

1015 
RTC_D©eSŒuù
->
RTC_Y—r
 = 0;

1016 
	}
}

1028 
	$RTC_G‘D©e
(
ušt32_t
 
RTC_FÜm©
, 
RTC_D©eTy³Def
* 
RTC_D©eSŒuù
)

1030 
ušt32_t
 
tm´eg
 = 0;

1033 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1036 
tm´eg
 = (
ušt32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1039 
RTC_D©eSŒuù
->
RTC_Y—r
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1040 
RTC_D©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1041 
RTC_D©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)(
tm´eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1042 
RTC_D©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)((
tm´eg
 & (
RTC_DR_WDU
)) >> 13);

1045 ià(
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
)

1048 
RTC_D©eSŒuù
->
RTC_Y—r
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Year);

1049 
RTC_D©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Month);

1050 
RTC_D©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_DateStruct->RTC_Date);

1051 
RTC_D©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)(RTC_DateStruct->RTC_WeekDay);

1053 
	}
}

1089 
	$RTC_S‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1091 
ušt32_t
 
tm´eg
 = 0;

1094 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1095 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1096 
	`as£¹_·¿m
(
	`IS_ALARM_MASK
(
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1097 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
));

1099 ià(
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
)

1101 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ğ(
ušt32_t
)
RESET
)

1103 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
));

1104 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
));

1108 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 0x00;

1109 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
));

1111 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
));

1112 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
));

1114 if(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 =ğ
RTC_AÏrmD©eW“kDayS–_D©e
)

1116 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
));

1120 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
));

1125 ià((
RTC
->
CR
 & 
RTC_CR_FMT
è!ğ(
ušt32_t
)
RESET
)

1127 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
);

1128 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

1129 
	`as£¹_·¿m
(
	`IS_RTC_H12
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
));

1133 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 0x00;

1134 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
)));

1137 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
)));

1138 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
)));

1140 if(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 =ğ
RTC_AÏrmD©eW“kDayS–_D©e
)

1142 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
);

1143 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm´eg
));

1147 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
);

1148 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm´eg
));

1153 ià(
RTC_FÜm©
 !ğ
RTC_FÜm©_BIN
)

1155 
tm´eg
 = (((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
) << 16) | \

1156 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
) << 8) | \

1157 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
) | \

1158 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
) << 16) | \

1159 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
) << 24) | \

1160 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
) | \

1161 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1165 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
) << 16) | \

1166 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
) << 8) | \

1167 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
)) | \

1168 ((
ušt32_t
)(
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
) << 16) | \

1169 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
) << 24) | \

1170 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
) | \

1171 ((
ušt32_t
)
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
));

1175 
RTC
->
WPR
 = 0xCA;

1176 
RTC
->
WPR
 = 0x53;

1179 ià(
RTC_AÏrm
 =ğ
RTC_AÏrm_A
)

1181 
RTC
->
ALRMAR
 = (
ušt32_t
)
tm´eg
;

1185 
RTC
->
ALRMBR
 = (
ušt32_t
)
tm´eg
;

1189 
RTC
->
WPR
 = 0xFF;

1190 
	}
}

1200 
	$RTC_AÏrmSŒuùIn™
(
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1203 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1204 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = 0;

1205 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = 0;

1206 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = 0;

1209 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 = 
RTC_AÏrmD©eW“kDayS–_D©e
;

1210 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = 1;

1213 
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
 = 
RTC_AÏrmMask_NÚe
;

1214 
	}
}

1230 
	$RTC_G‘AÏrm
(
ušt32_t
 
RTC_FÜm©
, ušt32_ˆ
RTC_AÏrm
, 
RTC_AÏrmTy³Def
* 
RTC_AÏrmSŒuù
)

1232 
ušt32_t
 
tm´eg
 = 0;

1235 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

1236 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1239 ià(
RTC_AÏrm
 =ğ
RTC_AÏrm_A
)

1241 
tm´eg
 = (
ušt32_t
)(
RTC
->
ALRMAR
);

1245 
tm´eg
 = (
ušt32_t
)(
RTC
->
ALRMBR
);

1249 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_HT
 | \

1250 
RTC_ALRMAR_HU
)) >> 16);

1251 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_MNT
 | \

1252 
RTC_ALRMAR_MNU
)) >> 8);

1253 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = (
ušt32_t
)(
tm´eg
 & (
RTC_ALRMAR_ST
 | \

1254 
RTC_ALRMAR_SU
));

1255 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_H12
 = (
ušt32_t
)((
tm´eg
 & 
RTC_ALRMAR_PM
) >> 16);

1256 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1257 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDayS–
 = (
ušt32_t
)(
tm´eg
 & 
RTC_ALRMAR_WDSEL
);

1258 
RTC_AÏrmSŒuù
->
RTC_AÏrmMask
 = (
ušt32_t
)(
tm´eg
 & 
RTC_AÏrmMask_AÎ
);

1260 ià(
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
)

1262 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1263 
RTC_AÏrmTime
.
RTC_Hours
);

1264 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_Mšu‹s
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1265 
RTC_AÏrmTime
.
RTC_Mšu‹s
);

1266 
RTC_AÏrmSŒuù
->
RTC_AÏrmTime
.
RTC_SecÚds
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct-> \

1267 
RTC_AÏrmTime
.
RTC_SecÚds
);

1268 
RTC_AÏrmSŒuù
->
RTC_AÏrmD©eW“kDay
 = 
	`RTC_Bcd2ToBy‹
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1270 
	}
}

1284 
E¼ÜStus
 
	$RTC_AÏrmCmd
(
ušt32_t
 
RTC_AÏrm
, 
FunùiÚ®S‹
 
NewS‹
)

1286 
__IO
 
ušt32_t
 
®¬mcouÁ”
 = 0x00;

1287 
ušt32_t
 
®¬m¡©us
 = 0x00;

1288 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1291 
	`as£¹_·¿m
(
	`IS_RTC_CMD_ALARM
(
RTC_AÏrm
));

1292 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1295 
RTC
->
WPR
 = 0xCA;

1296 
RTC
->
WPR
 = 0x53;

1299 ià(
NewS‹
 !ğ
DISABLE
)

1301 
RTC
->
CR
 |ğ(
ušt32_t
)
RTC_AÏrm
;

1303 
¡©us
 = 
SUCCESS
;

1308 
RTC
->
CR
 &ğ(
ušt32_t
)~
RTC_AÏrm
;

1313 
®¬m¡©us
 = 
RTC
->
ISR
 & (
RTC_AÏrm
 >> 8);

1314 
®¬mcouÁ”
++;

1315 } (
®¬mcouÁ”
 !ğ
INITMODE_TIMEOUT
è&& (
®¬m¡©us
 == 0x00));

1317 ià((
RTC
->
ISR
 & (
RTC_AÏrm
 >> 8)è=ğ
RESET
)

1319 
¡©us
 = 
ERROR
;

1323 
¡©us
 = 
SUCCESS
;

1328 
RTC
->
WPR
 = 0xFF;

1330  
¡©us
;

1331 
	}
}

1378 
	$RTC_AÏrmSubSecÚdCÚfig
(
ušt32_t
 
RTC_AÏrm
, ušt32_ˆ
RTC_AÏrmSubSecÚdV®ue
, ušt32_ˆ
RTC_AÏrmSubSecÚdMask
)

1380 
ušt32_t
 
tm´eg
 = 0;

1383 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
RTC_AÏrm
));

1384 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_AÏrmSubSecÚdV®ue
));

1385 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_AÏrmSubSecÚdMask
));

1388 
RTC
->
WPR
 = 0xCA;

1389 
RTC
->
WPR
 = 0x53;

1392 
tm´eg
 = (
ušt32_t
è(ušt32_t)(
RTC_AÏrmSubSecÚdV®ue
è| (ušt32_t)(
RTC_AÏrmSubSecÚdMask
);

1394 ià(
RTC_AÏrm
 =ğ
RTC_AÏrm_A
)

1397 
RTC
->
ALRMASSR
 = 
tm´eg
;

1402 
RTC
->
ALRMBSSR
 = 
tm´eg
;

1406 
RTC
->
WPR
 = 0xFF;

1408 
	}
}

1419 
ušt32_t
 
	$RTC_G‘AÏrmSubSecÚd
(
ušt32_t
 
RTC_AÏrm
)

1421 
ušt32_t
 
tm´eg
 = 0;

1424 ià(
RTC_AÏrm
 =ğ
RTC_AÏrm_A
)

1426 
tm´eg
 = (
ušt32_t
)((
RTC
->
ALRMASSR
è& 
RTC_ALRMASSR_SS
);

1430 
tm´eg
 = (
ušt32_t
)((
RTC
->
ALRMBSSR
è& 
RTC_ALRMBSSR_SS
);

1433  (
tm´eg
);

1434 
	}
}

1468 
	$RTC_WakeUpClockCÚfig
(
ušt32_t
 
RTC_WakeUpClock
)

1471 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1474 
RTC
->
WPR
 = 0xCA;

1475 
RTC
->
WPR
 = 0x53;

1478 
RTC
->
CR
 &ğ(
ušt32_t
)~
RTC_CR_WUCKSEL
;

1481 
RTC
->
CR
 |ğ(
ušt32_t
)
RTC_WakeUpClock
;

1484 
RTC
->
WPR
 = 0xFF;

1485 
	}
}

1495 
	$RTC_S‘WakeUpCouÁ”
(
ušt32_t
 
RTC_WakeUpCouÁ”
)

1498 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCouÁ”
));

1501 
RTC
->
WPR
 = 0xCA;

1502 
RTC
->
WPR
 = 0x53;

1505 
RTC
->
WUTR
 = (
ušt32_t
)
RTC_WakeUpCouÁ”
;

1508 
RTC
->
WPR
 = 0xFF;

1509 
	}
}

1516 
ušt32_t
 
	$RTC_G‘WakeUpCouÁ”
()

1519  ((
ušt32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1520 
	}
}

1528 
E¼ÜStus
 
	$RTC_WakeUpCmd
(
FunùiÚ®S‹
 
NewS‹
)

1530 
__IO
 
ušt32_t
 
wutcouÁ”
 = 0x00;

1531 
ušt32_t
 
wutwf¡©us
 = 0x00;

1532 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1535 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1538 
RTC
->
WPR
 = 0xCA;

1539 
RTC
->
WPR
 = 0x53;

1541 ià(
NewS‹
 !ğ
DISABLE
)

1544 
RTC
->
CR
 |ğ(
ušt32_t
)
RTC_CR_WUTE
;

1545 
¡©us
 = 
SUCCESS
;

1550 
RTC
->
CR
 &ğ(
ušt32_t
)~
RTC_CR_WUTE
;

1554 
wutwf¡©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1555 
wutcouÁ”
++;

1556 } (
wutcouÁ”
 !ğ
INITMODE_TIMEOUT
è&& (
wutwf¡©us
 == 0x00));

1558 ià((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
è=ğ
RESET
)

1560 
¡©us
 = 
ERROR
;

1564 
¡©us
 = 
SUCCESS
;

1569 
RTC
->
WPR
 = 0xFF;

1571  
¡©us
;

1572 
	}
}

1605 
	$RTC_DayLightSavšgCÚfig
(
ušt32_t
 
RTC_DayLightSavšg
, ušt32_ˆ
RTC_StÜeO³¿tiÚ
)

1608 
	`as£¹_·¿m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavšg
));

1609 
	`as£¹_·¿m
(
	`IS_RTC_STORE_OPERATION
(
RTC_StÜeO³¿tiÚ
));

1612 
RTC
->
WPR
 = 0xCA;

1613 
RTC
->
WPR
 = 0x53;

1616 
RTC
->
CR
 &ğ(
ušt32_t
)~(
RTC_CR_BCK
);

1619 
RTC
->
CR
 |ğ(
ušt32_t
)(
RTC_DayLightSavšg
 | 
RTC_StÜeO³¿tiÚ
);

1622 
RTC
->
WPR
 = 0xFF;

1623 
	}
}

1632 
ušt32_t
 
	$RTC_G‘StÜeO³¿tiÚ
()

1634  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1635 
	}
}

1671 
	$RTC_OuutCÚfig
(
ušt32_t
 
RTC_Ouut
, ušt32_ˆ
RTC_OuutPŞ¬™y
)

1674 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1675 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPŞ¬™y
));

1678 
RTC
->
WPR
 = 0xCA;

1679 
RTC
->
WPR
 = 0x53;

1682 
RTC
->
CR
 &ğ(
ušt32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1685 
RTC
->
CR
 |ğ(
ušt32_t
)(
RTC_Ouut
 | 
RTC_OuutPŞ¬™y
);

1688 
RTC
->
WPR
 = 0xFF;

1689 
	}
}

1725 
E¼ÜStus
 
	$RTC_Cßr£C®ibCÚfig
(
ušt32_t
 
RTC_C®ibSign
, ušt32_ˆ
V®ue
)

1727 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1730 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_SIGN
(
RTC_C®ibSign
));

1731 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_VALUE
(
V®ue
));

1734 
RTC
->
WPR
 = 0xCA;

1735 
RTC
->
WPR
 = 0x53;

1738 ià(
	`RTC_EÁ”In™Mode
(è=ğ
ERROR
)

1740 
¡©us
 = 
ERROR
;

1745 
RTC
->
CALIBR
 = (
ušt32_t
)(
RTC_C®ibSign
 | 
V®ue
);

1747 
	`RTC_Ex™In™Mode
();

1749 
¡©us
 = 
SUCCESS
;

1753 
RTC
->
WPR
 = 0xFF;

1755  
¡©us
;

1756 
	}
}

1766 
E¼ÜStus
 
	$RTC_Cßr£C®ibCmd
(
FunùiÚ®S‹
 
NewS‹
)

1768 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1771 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1774 
RTC
->
WPR
 = 0xCA;

1775 
RTC
->
WPR
 = 0x53;

1778 ià(
	`RTC_EÁ”In™Mode
(è=ğ
ERROR
)

1780 
¡©us
 = 
ERROR
;

1784 ià(
NewS‹
 !ğ
DISABLE
)

1787 
RTC
->
CR
 |ğ(
ušt32_t
)
RTC_CR_DCE
;

1792 
RTC
->
CR
 &ğ(
ušt32_t
)~
RTC_CR_DCE
;

1795 
	`RTC_Ex™In™Mode
();

1797 
¡©us
 = 
SUCCESS
;

1801 
RTC
->
WPR
 = 0xFF;

1803  
¡©us
;

1804 
	}
}

1812 
	$RTC_C®ibOuutCmd
(
FunùiÚ®S‹
 
NewS‹
)

1815 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1818 
RTC
->
WPR
 = 0xCA;

1819 
RTC
->
WPR
 = 0x53;

1821 ià(
NewS‹
 !ğ
DISABLE
)

1824 
RTC
->
CR
 |ğ(
ušt32_t
)
RTC_CR_COE
;

1829 
RTC
->
CR
 &ğ(
ušt32_t
)~
RTC_CR_COE
;

1833 
RTC
->
WPR
 = 0xFF;

1834 
	}
}

1844 
	$RTC_C®ibOuutCÚfig
(
ušt32_t
 
RTC_C®ibOuut
)

1847 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_C®ibOuut
));

1850 
RTC
->
WPR
 = 0xCA;

1851 
RTC
->
WPR
 = 0x53;

1854 
RTC
->
CR
 &ğ(
ušt32_t
)~(
RTC_CR_COSEL
);

1857 
RTC
->
CR
 |ğ(
ušt32_t
)
RTC_C®ibOuut
;

1860 
RTC
->
WPR
 = 0xFF;

1861 
	}
}

1880 
E¼ÜStus
 
	$RTC_SmoÙhC®ibCÚfig
(
ušt32_t
 
RTC_SmoÙhC®ibP”iod
,

1881 
ušt32_t
 
RTC_SmoÙhC®ibPlusPul£s
,

1882 
ušt32_t
 
RTC_SmouthC®ibMšusPul£sV®ue
)

1884 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1885 
ušt32_t
 
»ÿÍfcouÁ
 = 0;

1888 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmoÙhC®ibP”iod
));

1889 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmoÙhC®ibPlusPul£s
));

1890 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthC®ibMšusPul£sV®ue
));

1893 
RTC
->
WPR
 = 0xCA;

1894 
RTC
->
WPR
 = 0x53;

1897 ià((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è!ğ
RESET
)

1900 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è!ğ
RESET
è&& (
»ÿÍfcouÁ
 !ğ
RECALPF_TIMEOUT
))

1902 
»ÿÍfcouÁ
++;

1907 ià((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
è=ğ
RESET
)

1910 
RTC
->
CALR
 = (
ušt32_t
)((ušt32_t)
RTC_SmoÙhC®ibP”iod
 | (ušt32_t)
RTC_SmoÙhC®ibPlusPul£s
 | (ušt32_t)
RTC_SmouthC®ibMšusPul£sV®ue
);

1912 
¡©us
 = 
SUCCESS
;

1916 
¡©us
 = 
ERROR
;

1920 
RTC
->
WPR
 = 0xFF;

1922  (
E¼ÜStus
)(
¡©us
);

1923 
	}
}

1956 
	$RTC_TimeSmpCmd
(
ušt32_t
 
RTC_TimeSmpEdge
, 
FunùiÚ®S‹
 
NewS‹
)

1958 
ušt32_t
 
tm´eg
 = 0;

1961 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1962 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1965 
tm´eg
 = (
ušt32_t
)(
RTC
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1968 ià(
NewS‹
 !ğ
DISABLE
)

1970 
tm´eg
 |ğ(
ušt32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1974 
tm´eg
 |ğ(
ušt32_t
)(
RTC_TimeSmpEdge
);

1978 
RTC
->
WPR
 = 0xCA;

1979 
RTC
->
WPR
 = 0x53;

1982 
RTC
->
CR
 = (
ušt32_t
)
tm´eg
;

1985 
RTC
->
WPR
 = 0xFF;

1986 
	}
}

2000 
	$RTC_G‘TimeSmp
(
ušt32_t
 
RTC_FÜm©
, 
RTC_TimeTy³Def
* 
RTC_SmpTimeSŒuù
,

2001 
RTC_D©eTy³Def
* 
RTC_SmpD©eSŒuù
)

2003 
ušt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

2006 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
RTC_FÜm©
));

2009 
tm±ime
 = (
ušt32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2010 
tmpd©e
 = (
ušt32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2013 
RTC_SmpTimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2014 
RTC_SmpTimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2015 
RTC_SmpTimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2016 
RTC_SmpTimeSŒuù
->
RTC_H12
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

2019 
RTC_SmpD©eSŒuù
->
RTC_Y—r
 = 0;

2020 
RTC_SmpD©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2021 
RTC_SmpD©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2022 
RTC_SmpD©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

2025 ià(
RTC_FÜm©
 =ğ
RTC_FÜm©_BIN
)

2028 
RTC_SmpTimeSŒuù
->
RTC_Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Hours);

2029 
RTC_SmpTimeSŒuù
->
RTC_Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Minutes);

2030 
RTC_SmpTimeSŒuù
->
RTC_SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampTimeStruct->RTC_Seconds);

2033 
RTC_SmpD©eSŒuù
->
RTC_MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_Month);

2034 
RTC_SmpD©eSŒuù
->
RTC_D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_Date);

2035 
RTC_SmpD©eSŒuù
->
RTC_W“kDay
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(RTC_StampDateStruct->RTC_WeekDay);

2037 
	}
}

2044 
ušt32_t
 
	$RTC_G‘TimeSmpSubSecÚd
()

2047  (
ušt32_t
)(
RTC
->
TSSSR
);

2048 
	}
}

2079 
	$RTC_Tam³rTrigg”CÚfig
(
ušt32_t
 
RTC_Tam³r
, ušt32_ˆ
RTC_Tam³rTrigg”
)

2082 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
RTC_Tam³r
));

2083 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_Tam³rTrigg”
));

2085 ià(
RTC_Tam³rTrigg”
 =ğ
RTC_Tam³rTrigg”_RisšgEdge
)

2088 
RTC
->
TAFCR
 &ğ(
ušt32_t
)((ušt32_t)~(
RTC_Tam³r
 << 1));

2093 
RTC
->
TAFCR
 |ğ(
ušt32_t
)(
RTC_Tam³r
 << 1);

2095 
	}
}

2105 
	$RTC_Tam³rCmd
(
ušt32_t
 
RTC_Tam³r
, 
FunùiÚ®S‹
 
NewS‹
)

2108 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
RTC_Tam³r
));

2109 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2111 ià(
NewS‹
 !ğ
DISABLE
)

2114 
RTC
->
TAFCR
 |ğ(
ušt32_t
)
RTC_Tam³r
;

2119 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~
RTC_Tam³r
;

2121 
	}
}

2136 
	$RTC_Tam³rF‹rCÚfig
(
ušt32_t
 
RTC_Tam³rF‹r
)

2139 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_Tam³rF‹r
));

2142 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~(
RTC_TAFCR_TAMPFLT
);

2145 
RTC
->
TAFCR
 |ğ(
ušt32_t
)
RTC_Tam³rF‹r
;

2146 
	}
}

2170 
	$RTC_Tam³rSam¶šgF»qCÚfig
(
ušt32_t
 
RTC_Tam³rSam¶šgF»q
)

2173 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_Tam³rSam¶šgF»q
));

2176 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2179 
RTC
->
TAFCR
 |ğ(
ušt32_t
)
RTC_Tam³rSam¶šgF»q
;

2180 
	}
}

2193 
	$RTC_Tam³rPšsP»ch¬geDu¿tiÚ
(
ušt32_t
 
RTC_Tam³rP»ch¬geDu¿tiÚ
)

2196 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_Tam³rP»ch¬geDu¿tiÚ
));

2199 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2202 
RTC
->
TAFCR
 |ğ(
ušt32_t
)
RTC_Tam³rP»ch¬geDu¿tiÚ
;

2203 
	}
}

2213 
	$RTC_TimeSmpOnTam³rD‘eùiÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

2216 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2218 ià(
NewS‹
 !ğ
DISABLE
)

2221 
RTC
->
TAFCR
 |ğ(
ušt32_t
)
RTC_TAFCR_TAMPTS
;

2226 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~
RTC_TAFCR_TAMPTS
;

2228 
	}
}

2236 
	$RTC_Tam³rPuÎUpCmd
(
FunùiÚ®S‹
 
NewS‹
)

2239 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2241 ià(
NewS‹
 !ğ
DISABLE
)

2244 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2249 
RTC
->
TAFCR
 |ğ(
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
;

2251 
	}
}

2277 
	$RTC_Wr™eBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
, ušt32_ˆ
D©a
)

2279 
__IO
 
ušt32_t
 
tmp
 = 0;

2282 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2284 
tmp
 = 
RTC_BASE
 + 0x50;

2285 
tmp
 +ğ(
RTC_BKP_DR
 * 4);

2288 *(
__IO
 
ušt32_t
 *)
tmp
 = (ušt32_t)
D©a
;

2289 
	}
}

2298 
ušt32_t
 
	$RTC_R—dBackupRegi¡”
(
ušt32_t
 
RTC_BKP_DR
)

2300 
__IO
 
ušt32_t
 
tmp
 = 0;

2303 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2305 
tmp
 = 
RTC_BASE
 + 0x50;

2306 
tmp
 +ğ(
RTC_BKP_DR
 * 4);

2309  (*(
__IO
 
ušt32_t
 *)
tmp
);

2310 
	}
}

2338 
	$RTC_Tam³rPšS–eùiÚ
(
ušt32_t
 
RTC_Tam³rPš
)

2341 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PIN
(
RTC_Tam³rPš
));

2343 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2344 
RTC
->
TAFCR
 |ğ(
ušt32_t
)(
RTC_Tam³rPš
);

2345 
	}
}

2355 
	$RTC_TimeSmpPšS–eùiÚ
(
ušt32_t
 
RTC_TimeSmpPš
)

2358 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpPš
));

2360 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~(
RTC_TAFCR_TSINSEL
);

2361 
RTC
->
TAFCR
 |ğ(
ušt32_t
)(
RTC_TimeSmpPš
);

2362 
	}
}

2374 
	$RTC_OuutTy³CÚfig
(
ušt32_t
 
RTC_OuutTy³
)

2377 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy³
));

2379 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2380 
RTC
->
TAFCR
 |ğ(
ušt32_t
)(
RTC_OuutTy³
);

2381 
	}
}

2412 
E¼ÜStus
 
	$RTC_SynchroShiáCÚfig
(
ušt32_t
 
RTC_ShiáAdd1S
, ušt32_ˆ
RTC_ShiáSubFS
)

2414 
E¼ÜStus
 
¡©us
 = 
ERROR
;

2415 
ušt32_t
 
shpfcouÁ
 = 0;

2418 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiáAdd1S
));

2419 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiáSubFS
));

2422 
RTC
->
WPR
 = 0xCA;

2423 
RTC
->
WPR
 = 0x53;

2426 ià((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è!ğ
RESET
)

2429 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è!ğ
RESET
è&& (
shpfcouÁ
 !ğ
SHPF_TIMEOUT
))

2431 
shpfcouÁ
++;

2436 ià((
RTC
->
ISR
 & 
RTC_ISR_SHPF
è=ğ
RESET
)

2439 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
è=ğ
RESET
)

2442 
RTC
->
SHIFTR
 = (
ušt32_t
)(ušt32_t)(
RTC_ShiáSubFS
è| (ušt32_t)(
RTC_ShiáAdd1S
);

2444 if(
	`RTC_Wa™FÜSynchro
(è=ğ
ERROR
)

2446 
¡©us
 = 
ERROR
;

2450 
¡©us
 = 
SUCCESS
;

2455 
¡©us
 = 
ERROR
;

2460 
¡©us
 = 
ERROR
;

2464 
RTC
->
WPR
 = 0xFF;

2466  (
E¼ÜStus
)(
¡©us
);

2467 
	}
}

2531 
	$RTC_ITCÚfig
(
ušt32_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2534 
	`as£¹_·¿m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2535 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2538 
RTC
->
WPR
 = 0xCA;

2539 
RTC
->
WPR
 = 0x53;

2541 ià(
NewS‹
 !ğ
DISABLE
)

2544 
RTC
->
CR
 |ğ(
ušt32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2546 
RTC
->
TAFCR
 |ğ(
ušt32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2551 
RTC
->
CR
 &ğ(
ušt32_t
)~(
RTC_IT
 & (ušt32_t)~
RTC_TAFCR_TAMPIE
);

2553 
RTC
->
TAFCR
 &ğ(
ušt32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2556 
RTC
->
WPR
 = 0xFF;

2557 
	}
}

2577 
FÏgStus
 
	$RTC_G‘FÏgStus
(
ušt32_t
 
RTC_FLAG
)

2579 
FÏgStus
 
b™¡©us
 = 
RESET
;

2580 
ušt32_t
 
tm´eg
 = 0;

2583 
	`as£¹_·¿m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2586 
tm´eg
 = (
ušt32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2589 ià((
tm´eg
 & 
RTC_FLAG
è!ğ(
ušt32_t
)
RESET
)

2591 
b™¡©us
 = 
SET
;

2595 
b™¡©us
 = 
RESET
;

2597  
b™¡©us
;

2598 
	}
}

2613 
	$RTC_CË¬FÏg
(
ušt32_t
 
RTC_FLAG
)

2616 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2619 
RTC
->
ISR
 = (
ušt32_t
)((ušt32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2620 
	}
}

2633 
ITStus
 
	$RTC_G‘ITStus
(
ušt32_t
 
RTC_IT
)

2635 
ITStus
 
b™¡©us
 = 
RESET
;

2636 
ušt32_t
 
tm´eg
 = 0, 
’abË¡©us
 = 0;

2639 
	`as£¹_·¿m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2642 
tm´eg
 = (
ušt32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2645 
’abË¡©us
 = (
ušt32_t
)((
RTC
->
CR
 & 
RTC_IT
è| (
tm´eg
 & (RTC_IT >> 15)));

2648 
tm´eg
 = (
ušt32_t
)((
RTC
->
ISR
 & (ušt32_t)(
RTC_IT
 >> 4)));

2651 ià((
’abË¡©us
 !ğ(
ušt32_t
)
RESET
è&& ((
tm´eg
 & 0x0000FFFF) != (uint32_t)RESET))

2653 
b™¡©us
 = 
SET
;

2657 
b™¡©us
 = 
RESET
;

2659  
b™¡©us
;

2660 
	}
}

2673 
	$RTC_CË¬ITP’dšgB™
(
ušt32_t
 
RTC_IT
)

2675 
ušt32_t
 
tm´eg
 = 0;

2678 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2681 
tm´eg
 = (
ušt32_t
)(
RTC_IT
 >> 4);

2684 
RTC
->
ISR
 = (
ušt32_t
)((ušt32_t)(~((
tm´eg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2685 
	}
}

2696 
ušt8_t
 
	$RTC_By‹ToBcd2
(
ušt8_t
 
V®ue
)

2698 
ušt8_t
 
bcdhigh
 = 0;

2700 
V®ue
 >= 10)

2702 
bcdhigh
++;

2703 
V®ue
 -= 10;

2706  ((
ušt8_t
)(
bcdhigh
 << 4è| 
V®ue
);

2707 
	}
}

2714 
ušt8_t
 
	$RTC_Bcd2ToBy‹
(
ušt8_t
 
V®ue
)

2716 
ušt8_t
 
tmp
 = 0;

2717 
tmp
 = ((
ušt8_t
)(
V®ue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2718  (
tmp
 + (
V®ue
 & (
ušt8_t
)0x0F));

2719 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c

149 
	~"¡m32f4xx_sdio.h
"

150 
	~"¡m32f4xx_rcc.h
"

165 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

169 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

170 
	#CLKEN_B™Numb”
 0x08

	)

171 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32è+ (
CLKEN_B™Numb”
 * 4))

	)

175 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

176 
	#SDIOSUSPEND_B™Numb”
 0x0B

	)

177 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
SDIOSUSPEND_B™Numb”
 * 4))

	)

180 
	#ENCMDCOMPL_B™Numb”
 0x0C

	)

181 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ENCMDCOMPL_B™Numb”
 * 4))

	)

184 
	#NIEN_B™Numb”
 0x0D

	)

185 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
NIEN_B™Numb”
 * 4))

	)

188 
	#ATACMD_B™Numb”
 0x0E

	)

189 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ATACMD_B™Numb”
 * 4))

	)

193 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

194 
	#DMAEN_B™Numb”
 0x03

	)

195 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
DMAEN_B™Numb”
 * 4))

	)

198 
	#RWSTART_B™Numb”
 0x08

	)

199 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTART_B™Numb”
 * 4))

	)

202 
	#RWSTOP_B™Numb”
 0x09

	)

203 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTOP_B™Numb”
 * 4))

	)

206 
	#RWMOD_B™Numb”
 0x0A

	)

207 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWMOD_B™Numb”
 * 4))

	)

210 
	#SDIOEN_B™Numb”
 0x0B

	)

211 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
SDIOEN_B™Numb”
 * 4))

	)

216 
	#CLKCR_CLEAR_MASK
 ((
ušt32_t
)0xFFFF8100)

	)

220 
	#PWR_PWRCTRL_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

224 
	#DCTRL_CLEAR_MASK
 ((
ušt32_t
)0xFFFFFF08)

	)

228 
	#CMD_CLEAR_MASK
 ((
ušt32_t
)0xFFFFF800)

	)

231 
	#SDIO_RESP_ADDR
 ((
ušt32_t
)(
SDIO_BASE
 + 0x14))

	)

259 
	$SDIO_DeIn™
()

261 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SDIO
, 
ENABLE
);

262 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SDIO
, 
DISABLE
);

263 
	}
}

272 
	$SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

274 
ušt32_t
 
tm´eg
 = 0;

277 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_In™SŒuù
->
SDIO_ClockEdge
));

278 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
));

279 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
));

280 
	`as£¹_·¿m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_In™SŒuù
->
SDIO_BusWide
));

281 
	`as£¹_·¿m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒŞ
));

285 
tm´eg
 = 
SDIO
->
CLKCR
;

288 
tm´eg
 &ğ
CLKCR_CLEAR_MASK
;

296 
tm´eg
 |ğ(
SDIO_In™SŒuù
->
SDIO_ClockDiv
 | SDIO_In™SŒuù->
SDIO_ClockPow”Save
 |

297 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 | SDIO_In™SŒuù->
SDIO_BusWide
 |

298 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 | SDIO_In™SŒuù->
SDIO_H¬dw¬eFlowCÚŒŞ
);

301 
SDIO
->
CLKCR
 = 
tm´eg
;

302 
	}
}

310 
	$SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

313 
SDIO_In™SŒuù
->
SDIO_ClockDiv
 = 0x00;

314 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risšg
;

315 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 = 
SDIO_ClockBy·ss_Di§bË
;

316 
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
 = 
SDIO_ClockPow”Save_Di§bË
;

317 
SDIO_In™SŒuù
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

318 
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒŞ
 = 
SDIO_H¬dw¬eFlowCÚŒŞ_Di§bË
;

319 
	}
}

327 
	$SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

330 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

332 *(
__IO
 
ušt32_t
 *è
CLKCR_CLKEN_BB
 = (ušt32_t)
NewS‹
;

333 
	}
}

343 
	$SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
)

346 
	`as£¹_·¿m
(
	`IS_SDIO_POWER_STATE
(
SDIO_Pow”S‹
));

348 
SDIO
->
POWER
 = 
SDIO_Pow”S‹
;

349 
	}
}

360 
ušt32_t
 
	$SDIO_G‘Pow”S‹
()

362  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

363 
	}
}

392 
	$SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
)

394 
ušt32_t
 
tm´eg
 = 0;

397 
	`as£¹_·¿m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
));

398 
	`as£¹_·¿m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
));

399 
	`as£¹_·¿m
(
	`IS_SDIO_WAIT
(
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
));

400 
	`as£¹_·¿m
(
	`IS_SDIO_CPSM
(
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
));

404 
SDIO
->
ARG
 = 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
;

408 
tm´eg
 = 
SDIO
->
CMD
;

410 
tm´eg
 &ğ
CMD_CLEAR_MASK
;

415 
tm´eg
 |ğ(
ušt32_t
)
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 | SDIO_CmdIn™SŒuù->
SDIO_Re¥Ú£


416 | 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 | SDIO_CmdIn™SŒuù->
SDIO_CPSM
;

419 
SDIO
->
CMD
 = 
tm´eg
;

420 
	}
}

428 
	$SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
)

431 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
 = 0x00;

432 
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 = 0x00;

433 
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
 = 
SDIO_Re¥Ú£_No
;

434 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 = 
SDIO_Wa™_No
;

435 
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
 = 
SDIO_CPSM_Di§bË
;

436 
	}
}

443 
ušt8_t
 
	$SDIO_G‘CommªdRe¥Ú£
()

445  (
ušt8_t
)(
SDIO
->
RESPCMD
);

446 
	}
}

458 
ušt32_t
 
	$SDIO_G‘Re¥Ú£
(
ušt32_t
 
SDIO_RESP
)

460 
__IO
 
ušt32_t
 
tmp
 = 0;

463 
	`as£¹_·¿m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

465 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

467  (*(
__IO
 
ušt32_t
 *è
tmp
);

468 
	}
}

496 
	$SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

498 
ušt32_t
 
tm´eg
 = 0;

501 
	`as£¹_·¿m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
));

502 
	`as£¹_·¿m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
));

503 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
));

504 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
));

505 
	`as£¹_·¿m
(
	`IS_SDIO_DPSM
(
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
));

509 
SDIO
->
DTIMER
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
;

513 
SDIO
->
DLEN
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
;

517 
tm´eg
 = 
SDIO
->
DCTRL
;

519 
tm´eg
 &ğ
DCTRL_CLEAR_MASK
;

524 
tm´eg
 |ğ(
ušt32_t
)
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 | SDIO_D©aIn™SŒuù->
SDIO_T¿nsãrDœ


525 | 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 | SDIO_D©aIn™SŒuù->
SDIO_DPSM
;

528 
SDIO
->
DCTRL
 = 
tm´eg
;

529 
	}
}

537 
	$SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

540 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

541 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
 = 0x00;

542 
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

543 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
 = 
SDIO_T¿nsãrDœ_ToC¬d
;

544 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 = 
SDIO_T¿nsãrMode_Block
;

545 
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
 = 
SDIO_DPSM_Di§bË
;

546 
	}
}

553 
ušt32_t
 
	$SDIO_G‘D©aCouÁ”
()

555  
SDIO
->
DCOUNT
;

556 
	}
}

563 
ušt32_t
 
	$SDIO_R—dD©a
()

565  
SDIO
->
FIFO
;

566 
	}
}

573 
	$SDIO_Wr™eD©a
(
ušt32_t
 
D©a
)

575 
SDIO
->
FIFO
 = 
D©a
;

576 
	}
}

583 
ušt32_t
 
	$SDIO_G‘FIFOCouÁ
()

585  
SDIO
->
FIFOCNT
;

586 
	}
}

612 
	$SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

615 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

617 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = (ušt32_tè
NewS‹
;

618 
	}
}

626 
	$SDIO_StİSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

629 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

631 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = (ušt32_tè
NewS‹
;

632 
	}
}

642 
	$SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
)

645 
	`as£¹_·¿m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_R—dWa™Mode
));

647 *(
__IO
 
ušt32_t
 *è
DCTRL_RWMOD_BB
 = 
SDIO_R—dWa™Mode
;

648 
	}
}

656 
	$SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
)

659 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

661 *(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = (ušt32_t)
NewS‹
;

662 
	}
}

670 
	$SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
)

673 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

675 *(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = (ušt32_t)
NewS‹
;

676 
	}
}

702 
	$SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

705 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

707 *(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = (ušt32_t)
NewS‹
;

708 
	}
}

716 
	$SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
)

719 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

721 *(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)((~((ušt32_t)
NewS‹
)) & ((uint32_t)0x1));

722 
	}
}

730 
	$SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
)

733 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

735 *(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = (ušt32_t)
NewS‹
;

736 
	}
}

762 
	$SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
)

765 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

767 *(
__IO
 
ušt32_t
 *è
DCTRL_DMAEN_BB
 = (ušt32_t)
NewS‹
;

768 
	}
}

820 
	$SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
)

823 
	`as£¹_·¿m
(
	`IS_SDIO_IT
(
SDIO_IT
));

824 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

826 ià(
NewS‹
 !ğ
DISABLE
)

829 
SDIO
->
MASK
 |ğ
SDIO_IT
;

834 
SDIO
->
MASK
 &ğ~
SDIO_IT
;

836 
	}
}

868 
FÏgStus
 
	$SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
)

870 
FÏgStus
 
b™¡©us
 = 
RESET
;

873 
	`as£¹_·¿m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

875 ià((
SDIO
->
STA
 & 
SDIO_FLAG
è!ğ(
ušt32_t
)
RESET
)

877 
b™¡©us
 = 
SET
;

881 
b™¡©us
 = 
RESET
;

883  
b™¡©us
;

884 
	}
}

905 
	$SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
)

908 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

910 
SDIO
->
ICR
 = 
SDIO_FLAG
;

911 
	}
}

944 
ITStus
 
	$SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
)

946 
ITStus
 
b™¡©us
 = 
RESET
;

949 
	`as£¹_·¿m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

950 ià((
SDIO
->
STA
 & 
SDIO_IT
è!ğ(
ušt32_t
)
RESET
)

952 
b™¡©us
 = 
SET
;

956 
b™¡©us
 = 
RESET
;

958  
b™¡©us
;

959 
	}
}

980 
	$SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
)

983 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

985 
SDIO
->
ICR
 = 
SDIO_IT
;

986 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c

156 
	~"¡m32f4xx_¥i.h
"

157 
	~"¡m32f4xx_rcc.h
"

172 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0x3040)

	)

173 
	#I2SCFGR_CLEAR_MASK
 ((
ušt16_t
)0xF040)

	)

176 
	#PLLCFGR_PPLR_MASK
 ((
ušt32_t
)0x70000000)

	)

177 
	#PLLCFGR_PPLN_MASK
 ((
ušt32_t
)0x00007FC0)

	)

179 
	#SPI_CR2_FRF
 ((
ušt16_t
)0x0010)

	)

180 
	#SPI_SR_TIFRFE
 ((
ušt16_t
)0x0100)

	)

222 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

225 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

227 ià(
SPIx
 =ğ
SPI1
)

230 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

232 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

234 ià(
SPIx
 =ğ
SPI2
)

237 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

239 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

243 ià(
SPIx
 =ğ
SPI3
)

246 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
ENABLE
);

248 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
DISABLE
);

251 
	}
}

261 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

263 
ušt16_t
 
tm´eg
 = 0;

266 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

269 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

270 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

271 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

272 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

273 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

274 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

275 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

276 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

277 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPŞynomŸl
));

281 
tm´eg
 = 
SPIx
->
CR1
;

283 
tm´eg
 &ğ
CR1_CLEAR_MASK
;

292 
tm´eg
 |ğ(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
 |

293 
SPI_In™SŒuù
->
SPI_D©aSize
 | SPI_In™SŒuù->
SPI_CPOL
 |

294 
SPI_In™SŒuù
->
SPI_CPHA
 | SPI_In™SŒuù->
SPI_NSS
 |

295 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 | SPI_In™SŒuù->
SPI_Fœ¡B™
);

297 
SPIx
->
CR1
 = 
tm´eg
;

300 
SPIx
->
I2SCFGR
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SMOD
);

303 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPŞynomŸl
;

304 
	}
}

325 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

327 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

328 
ušt32_t
 
tmp
 = 0, 
i2sşk
 = 0;

329 #iâdeà
I2S_EXTERNAL_CLOCK_VAL


330 
ušt32_t
 
¶lm
 = 0, 
¶Ê
 = 0, 
¶Ì
 = 0;

334 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

335 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

336 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

337 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

338 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

339 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

340 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

344 
SPIx
->
I2SCFGR
 &ğ
I2SCFGR_CLEAR_MASK
;

345 
SPIx
->
I2SPR
 = 0x0002;

348 
tm´eg
 = 
SPIx
->
I2SCFGR
;

351 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ğ
I2S_AudioF»q_DeçuÉ
)

353 
i2sodd
 = (
ušt16_t
)0;

354 
i2sdiv
 = (
ušt16_t
)2;

360 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ğ
I2S_D©aFÜm©_16b
)

363 
·ck‘Ëngth
 = 1;

368 
·ck‘Ëngth
 = 2;

375 #ifdeà
I2S_EXTERNAL_CLOCK_VAL


377 ià((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

379 
RCC
->
CFGR
 |ğ(
ušt32_t
)
RCC_CFGR_I2SSRC
;

383 
i2sşk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

387 ià((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

389 
RCC
->
CFGR
 &ğ~(
ušt32_t
)
RCC_CFGR_I2SSRC
;

393 
¶Ê
 = (
ušt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

394 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

397 
¶Ì
 = (
ušt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

398 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

401 
¶lm
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

404 
i2sşk
 = (
ušt32_t
)(((
HSE_VALUE
 / 
¶lm
è* 
¶Ê
è/ 
¶Ì
);

408 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ğ
I2S_MCLKOuut_EÇbË
)

411 
tmp
 = (
ušt16_t
)(((((
i2sşk
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

416 
tmp
 = (
ušt16_t
)(((((
i2sşk
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

420 
tmp
 =mp / 10;

423 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

426 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

429 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

433 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

436 
i2sdiv
 = 2;

437 
i2sodd
 = 0;

441 
SPIx
->
I2SPR
 = (
ušt16_t
)((ušt16_t)
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

444 
tm´eg
 |ğ(
ušt16_t
)((ušt16_t)
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
I2S_In™SŒuù
->
I2S_Mode
 | \

445 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

446 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

449 
SPIx
->
I2SCFGR
 = 
tm´eg
;

450 
	}
}

457 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

461 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

463 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

465 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

467 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

469 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

471 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

473 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

475 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

477 
SPI_In™SŒuù
->
SPI_CRCPŞynomŸl
 = 7;

478 
	}
}

485 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

489 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

492 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phls
;

495 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

498 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

501 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

504 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

505 
	}
}

514 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

517 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

518 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

519 ià(
NewS‹
 !ğ
DISABLE
)

522 
SPIx
->
CR1
 |ğ
SPI_CR1_SPE
;

527 
SPIx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_CR1_SPE
);

529 
	}
}

539 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

542 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

543 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

545 ià(
NewS‹
 !ğ
DISABLE
)

548 
SPIx
->
I2SCFGR
 |ğ
SPI_I2SCFGR_I2SE
;

553 
SPIx
->
I2SCFGR
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SE
);

555 
	}
}

566 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

569 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

570 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

572 
SPIx
->
CR1
 &ğ(
ušt16_t
)~
SPI_D©aSize_16b
;

574 
SPIx
->
CR1
 |ğ
SPI_D©aSize
;

575 
	}
}

586 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

589 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

590 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

591 ià(
SPI_DœeùiÚ
 =ğ
SPI_DœeùiÚ_Tx
)

594 
SPIx
->
CR1
 |ğ
SPI_DœeùiÚ_Tx
;

599 
SPIx
->
CR1
 &ğ
SPI_DœeùiÚ_Rx
;

601 
	}
}

612 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

615 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

616 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

617 ià(
SPI_NSSIÁ”ÇlSoá
 !ğ
SPI_NSSIÁ”ÇlSoá_Re£t
)

620 
SPIx
->
CR1
 |ğ
SPI_NSSIÁ”ÇlSoá_S‘
;

625 
SPIx
->
CR1
 &ğ
SPI_NSSIÁ”ÇlSoá_Re£t
;

627 
	}
}

636 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

639 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

640 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

641 ià(
NewS‹
 !ğ
DISABLE
)

644 
SPIx
->
CR2
 |ğ(
ušt16_t
)
SPI_CR2_SSOE
;

649 
SPIx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_CR2_SSOE
);

651 
	}
}

667 
	$SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

670 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

671 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

673 ià(
NewS‹
 !ğ
DISABLE
)

676 
SPIx
->
CR2
 |ğ
SPI_CR2_FRF
;

681 
SPIx
->
CR2
 &ğ(
ušt16_t
)~
SPI_CR2_FRF
;

683 
	}
}

704 
	$I2S_FuÎDu¶exCÚfig
(
SPI_Ty³Def
* 
I2Sxext
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

706 
ušt16_t
 
tm´eg
 = 0, 
tmp
 = 0;

709 
	`as£¹_·¿m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

710 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

711 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

712 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

713 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

717 
I2Sxext
->
I2SCFGR
 &ğ
I2SCFGR_CLEAR_MASK
;

718 
I2Sxext
->
I2SPR
 = 0x0002;

721 
tm´eg
 = 
I2Sxext
->
I2SCFGR
;

724 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ğ
I2S_Mode_Ma¡”Tx
è|| (I2S_In™SŒuù->I2S_Mod=ğ
I2S_Mode_SÏveTx
))

726 
tmp
 = 
I2S_Mode_SÏveRx
;

730 ià((
I2S_In™SŒuù
->
I2S_Mode
 =ğ
I2S_Mode_Ma¡”Rx
è|| (I2S_In™SŒuù->I2S_Mod=ğ
I2S_Mode_SÏveRx
))

732 
tmp
 = 
I2S_Mode_SÏveTx
;

738 
tm´eg
 |ğ(
ušt16_t
)((ušt16_t)
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
tmp
 | \

739 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

740 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

743 
I2Sxext
->
I2SCFGR
 = 
tm´eg
;

744 
	}
}

779 
ušt16_t
 
	$SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
)

782 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

785  
SPIx
->
DR
;

786 
	}
}

795 
	$SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

798 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

801 
SPIx
->
DR
 = 
D©a
;

802 
	}
}

884 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

887 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

888 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

889 ià(
NewS‹
 !ğ
DISABLE
)

892 
SPIx
->
CR1
 |ğ
SPI_CR1_CRCEN
;

897 
SPIx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
SPI_CR1_CRCEN
);

899 
	}
}

906 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

909 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

912 
SPIx
->
CR1
 |ğ
SPI_CR1_CRCNEXT
;

913 
	}
}

924 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

926 
ušt16_t
 
üüeg
 = 0;

928 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

929 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

930 ià(
SPI_CRC
 !ğ
SPI_CRC_Rx
)

933 
üüeg
 = 
SPIx
->
TXCRCR
;

938 
üüeg
 = 
SPIx
->
RXCRCR
;

941  
üüeg
;

942 
	}
}

949 
ušt16_t
 
	$SPI_G‘CRCPŞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

952 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

955  
SPIx
->
CRCPR
;

956 
	}
}

986 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

989 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

990 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

991 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

993 ià(
NewS‹
 !ğ
DISABLE
)

996 
SPIx
->
CR2
 |ğ
SPI_I2S_DMAReq
;

1001 
SPIx
->
CR2
 &ğ(
ušt16_t
)~
SPI_I2S_DMAReq
;

1003 
	}
}

1095 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1097 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

1100 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1101 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1102 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1105 
™pos
 = 
SPI_I2S_IT
 >> 4;

1108 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

1110 ià(
NewS‹
 !ğ
DISABLE
)

1113 
SPIx
->
CR2
 |ğ
™mask
;

1118 
SPIx
->
CR2
 &ğ(
ušt16_t
)~
™mask
;

1120 
	}
}

1139 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1141 
FÏgStus
 
b™¡©us
 = 
RESET
;

1143 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1144 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1147 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ğ(
ušt16_t
)
RESET
)

1150 
b™¡©us
 = 
SET
;

1155 
b™¡©us
 = 
RESET
;

1158  
b™¡©us
;

1159 
	}
}

1180 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1183 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1184 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1187 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

1188 
	}
}

1205 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1207 
ITStus
 
b™¡©us
 = 
RESET
;

1208 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

1211 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1212 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1215 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1218 
™mask
 = 
SPI_I2S_IT
 >> 4;

1221 
™mask
 = 0x01 << itmask;

1224 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

1227 ià(((
SPIx
->
SR
 & 
™pos
è!ğ(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

1230 
b™¡©us
 = 
SET
;

1235 
b™¡©us
 = 
RESET
;

1238  
b™¡©us
;

1239 
	}
}

1260 
	$SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1262 
ušt16_t
 
™pos
 = 0;

1264 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1265 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1268 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1271 
SPIx
->
SR
 = (
ušt16_t
)~
™pos
;

1272 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c

43 
	~"¡m32f4xx_syscfg.h
"

44 
	~"¡m32f4xx_rcc.h
"

58 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

61 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

62 
	#MII_RMII_SEL_B™Numb”
 ((
ušt8_t
)0x17)

	)

63 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32è+ (
MII_RMII_SEL_B™Numb”
 * 4))

	)

67 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

68 
	#CMP_PD_B™Numb”
 ((
ušt8_t
)0x00)

	)

69 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32è+ (
CMP_PD_B™Numb”
 * 4))

	)

86 
	$SYSCFG_DeIn™
()

88 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SYSCFG
, 
ENABLE
);

89 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SYSCFG
, 
DISABLE
);

90 
	}
}

109 
	$SYSCFG_MemÜyRem­CÚfig
(
ušt8_t
 
SYSCFG_MemÜyRem­
)

112 
	`as£¹_·¿m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemÜyRem­
));

114 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemÜyRem­
;

115 
	}
}

126 
	$SYSCFG_EXTILšeCÚfig
(
ušt8_t
 
EXTI_PÜtSourûGPIOx
, ušt8_ˆ
EXTI_PšSourûx
)

128 
ušt32_t
 
tmp
 = 0x00;

131 
	`as£¹_·¿m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PÜtSourûGPIOx
));

132 
	`as£¹_·¿m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PšSourûx
));

134 
tmp
 = ((
ušt32_t
)0x0Fè<< (0x04 * (
EXTI_PšSourûx
 & (
ušt8_t
)0x03));

135 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] &ğ~
tmp
;

136 
SYSCFG
->
EXTICR
[
EXTI_PšSourûx
 >> 0x02] |ğ(((
ušt32_t
)
EXTI_PÜtSourûGPIOx
è<< (0x04 * (EXTI_PšSourûx & (
ušt8_t
)0x03)));

137 
	}
}

147 
	$SYSCFG_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
SYSCFG_ETH_MedŸIÁ”çû
)

149 
	`as£¹_·¿m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedŸIÁ”çû
));

151 *(
__IO
 
ušt32_t
 *è
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedŸIÁ”çû
;

152 
	}
}

164 
	$SYSCFG_Com³n§tiÚC–lCmd
(
FunùiÚ®S‹
 
NewS‹
)

167 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

169 *(
__IO
 
ušt32_t
 *è
CMPCR_CMP_PD_BB
 = (ušt32_t)
NewS‹
;

170 
	}
}

177 
FÏgStus
 
	$SYSCFG_G‘Com³n§tiÚC–lStus
()

179 
FÏgStus
 
b™¡©us
 = 
RESET
;

181 ià((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !ğ(
ušt32_t
)
RESET
)

183 
b™¡©us
 = 
SET
;

187 
b™¡©us
 = 
RESET
;

189  
b™¡©us
;

190 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c

114 
	~"¡m32f4xx_tim.h
"

115 
	~"¡m32f4xx_rcc.h
"

130 
	#SMCR_ETR_MASK
 ((
ušt16_t
)0x00FF)

	)

131 
	#CCMR_OFFSET
 ((
ušt16_t
)0x0018)

	)

132 
	#CCER_CCE_SET
 ((
ušt16_t
)0x0001)

	)

133 
	#CCER_CCNE_SET
 ((
ušt16_t
)0x0004)

	)

134 
	#CCMR_OC13M_MASK
 ((
ušt16_t
)0xFF8F)

	)

135 
	#CCMR_OC24M_MASK
 ((
ušt16_t
)0x8FFF)

	)

140 
TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

141 
ušt16_t
 
TIM_ICF‹r
);

142 
TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

143 
ušt16_t
 
TIM_ICF‹r
);

144 
TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

145 
ušt16_t
 
TIM_ICF‹r
);

146 
TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

147 
ušt16_t
 
TIM_ICF‹r
);

194 
	$TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
)

197 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

199 ià(
TIMx
 =ğ
TIM1
)

201 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
ENABLE
);

202 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
DISABLE
);

204 ià(
TIMx
 =ğ
TIM2
)

206 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

207 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
DISABLE
);

209 ià(
TIMx
 =ğ
TIM3
)

211 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
ENABLE
);

212 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
DISABLE
);

214 ià(
TIMx
 =ğ
TIM4
)

216 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
ENABLE
);

217 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
DISABLE
);

219 ià(
TIMx
 =ğ
TIM5
)

221 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
ENABLE
);

222 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
DISABLE
);

224 ià(
TIMx
 =ğ
TIM6
)

226 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
ENABLE
);

227 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
DISABLE
);

229 ià(
TIMx
 =ğ
TIM7
)

231 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
ENABLE
);

232 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
DISABLE
);

234 ià(
TIMx
 =ğ
TIM8
)

236 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
ENABLE
);

237 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
DISABLE
);

239 ià(
TIMx
 =ğ
TIM9
)

241 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
ENABLE
);

242 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
DISABLE
);

244 ià(
TIMx
 =ğ
TIM10
)

246 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
ENABLE
);

247 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
DISABLE
);

249 ià(
TIMx
 =ğ
TIM11
)

251 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
ENABLE
);

252 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
DISABLE
);

254 ià(
TIMx
 =ğ
TIM12
)

256 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
ENABLE
);

257 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
DISABLE
);

259 ià(
TIMx
 =ğ
TIM13
)

261 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
ENABLE
);

262 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
DISABLE
);

266 ià(
TIMx
 =ğ
TIM14
)

268 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
ENABLE
);

269 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
DISABLE
);

272 
	}
}

282 
	$TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

284 
ušt16_t
 
tmpü1
 = 0;

287 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

288 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
));

289 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
));

291 
tmpü1
 = 
TIMx
->
CR1
;

293 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
)||

294 (
TIMx
 =ğ
TIM2
è|| (TIMx =ğ
TIM3
)||

295 (
TIMx
 =ğ
TIM4
è|| (TIMx =ğ
TIM5
))

298 
tmpü1
 &ğ(
ušt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

299 
tmpü1
 |ğ(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
;

302 if((
TIMx
 !ğ
TIM6
è&& (TIMx !ğ
TIM7
))

305 
tmpü1
 &ğ(
ušt16_t
)(~
TIM_CR1_CKD
);

306 
tmpü1
 |ğ(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
;

309 
TIMx
->
CR1
 = 
tmpü1
;

312 
TIMx
->
ARR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 ;

315 
TIMx
->
PSC
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
;

317 ià((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

320 
TIMx
->
RCR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
;

325 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode_ImmedŸ‹
;

326 
	}
}

334 
	$TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

337 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 = 0xFFFFFFFF;

338 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
 = 0x0000;

339 
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

340 
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

341 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
 = 0x0000;

342 
	}
}

354 
	$TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
)

357 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

358 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCR–ßdMode
));

360 
TIMx
->
PSC
 = 
P»sÿËr
;

362 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode
;

363 
	}
}

377 
	$TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
)

379 
ušt16_t
 
tmpü1
 = 0;

382 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

383 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouÁ”Mode
));

385 
tmpü1
 = 
TIMx
->
CR1
;

388 
tmpü1
 &ğ(
ušt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

391 
tmpü1
 |ğ
TIM_CouÁ”Mode
;

394 
TIMx
->
CR1
 = 
tmpü1
;

395 
	}
}

403 
	$TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
CouÁ”
)

406 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

409 
TIMx
->
CNT
 = 
CouÁ”
;

410 
	}
}

418 
	$TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
AutÜ–ßd
)

421 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

424 
TIMx
->
ARR
 = 
AutÜ–ßd
;

425 
	}
}

432 
ušt32_t
 
	$TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
)

435 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

438  
TIMx
->
CNT
;

439 
	}
}

446 
ušt16_t
 
	$TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
)

449 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

452  
TIMx
->
PSC
;

453 
	}
}

462 
	$TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

465 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

466 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

468 ià(
NewS‹
 !ğ
DISABLE
)

471 
TIMx
->
CR1
 |ğ
TIM_CR1_UDIS
;

476 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_UDIS
;

478 
	}
}

491 
	$TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
)

494 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

495 
	`as£¹_·¿m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSourû
));

497 ià(
TIM_Upd©eSourû
 !ğ
TIM_Upd©eSourû_Glob®
)

500 
TIMx
->
CR1
 |ğ
TIM_CR1_URS
;

505 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_URS
;

507 
	}
}

516 
	$TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

519 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

520 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

522 ià(
NewS‹
 !ğ
DISABLE
)

525 
TIMx
->
CR1
 |ğ
TIM_CR1_ARPE
;

530 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_ARPE
;

532 
	}
}

543 
	$TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
)

546 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

547 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

550 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_OPM
;

553 
TIMx
->
CR1
 |ğ
TIM_OPMode
;

554 
	}
}

566 
	$TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
)

569 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

570 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

573 
TIMx
->
CR1
 &ğ(
ušt16_t
)(~
TIM_CR1_CKD
);

576 
TIMx
->
CR1
 |ğ
TIM_CKD
;

577 
	}
}

586 
	$TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

589 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

590 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

592 ià(
NewS‹
 !ğ
DISABLE
)

595 
TIMx
->
CR1
 |ğ
TIM_CR1_CEN
;

600 
TIMx
->
CR1
 &ğ(
ušt16_t
)~
TIM_CR1_CEN
;

602 
	}
}

665 
	$TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

667 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

670 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

671 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

672 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

673 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

676 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC1E
;

679 
tmpcûr
 = 
TIMx
->
CCER
;

681 
tmpü2
 = 
TIMx
->
CR2
;

684 
tmpccmrx
 = 
TIMx
->
CCMR1
;

687 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1M
;

688 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_CC1S
;

690 
tmpccmrx
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCMode
;

693 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1P
;

695 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
;

698 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OuutS‹
;

700 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

702 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

703 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
));

704 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

705 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

708 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1NP
;

710 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
;

712 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1NE
;

715 
tmpcûr
 |ğ
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
;

717 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS1
;

718 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS1N
;

720 
tmpü2
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
;

722 
tmpü2
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
;

725 
TIMx
->
CR2
 = 
tmpü2
;

728 
TIMx
->
CCMR1
 = 
tmpccmrx
;

731 
TIMx
->
CCR1
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

734 
TIMx
->
CCER
 = 
tmpcûr
;

735 
	}
}

746 
	$TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

748 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

751 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

752 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

753 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

754 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

757 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC2E
;

760 
tmpcûr
 = 
TIMx
->
CCER
;

762 
tmpü2
 = 
TIMx
->
CR2
;

765 
tmpccmrx
 = 
TIMx
->
CCMR1
;

768 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC2M
;

769 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR1_CC2S
;

772 
tmpccmrx
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

775 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2P
;

777 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 << 4);

780 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 4);

782 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

784 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

785 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
));

786 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

787 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

790 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2NP
;

792 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
 << 4);

794 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2NE
;

797 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 4);

799 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS2
;

800 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS2N
;

802 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 2);

804 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 2);

807 
TIMx
->
CR2
 = 
tmpü2
;

810 
TIMx
->
CCMR1
 = 
tmpccmrx
;

813 
TIMx
->
CCR2
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

816 
TIMx
->
CCER
 = 
tmpcûr
;

817 
	}
}

827 
	$TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

829 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

832 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

833 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

834 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

835 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

838 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC3E
;

841 
tmpcûr
 = 
TIMx
->
CCER
;

843 
tmpü2
 = 
TIMx
->
CR2
;

846 
tmpccmrx
 = 
TIMx
->
CCMR2
;

849 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3M
;

850 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_CC3S
;

852 
tmpccmrx
 |ğ
TIM_OCIn™SŒuù
->
TIM_OCMode
;

855 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3P
;

857 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 << 8);

860 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 8);

862 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

864 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

865 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
));

866 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

867 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

870 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3NP
;

872 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
 << 8);

874 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3NE
;

877 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 8);

879 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS3
;

880 
tmpü2
 &ğ(
ušt16_t
)~
TIM_CR2_OIS3N
;

882 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 4);

884 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 4);

887 
TIMx
->
CR2
 = 
tmpü2
;

890 
TIMx
->
CCMR2
 = 
tmpccmrx
;

893 
TIMx
->
CCR3
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

896 
TIMx
->
CCER
 = 
tmpcûr
;

897 
	}
}

907 
	$TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

909 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

912 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

913 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

914 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

915 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
));

918 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC4E
;

921 
tmpcûr
 = 
TIMx
->
CCER
;

923 
tmpü2
 = 
TIMx
->
CR2
;

926 
tmpccmrx
 = 
TIMx
->
CCMR2
;

929 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC4M
;

930 
tmpccmrx
 &ğ(
ušt16_t
)~
TIM_CCMR2_CC4S
;

933 
tmpccmrx
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

936 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC4P
;

938 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 << 12);

941 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 12);

943 if((
TIMx
 =ğ
TIM1
è|| (TIMx =ğ
TIM8
))

945 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

947 
tmpü2
 &=(
ušt16_t
è~
TIM_CR2_OIS4
;

949 
tmpü2
 |ğ(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 6);

952 
TIMx
->
CR2
 = 
tmpü2
;

955 
TIMx
->
CCMR2
 = 
tmpccmrx
;

958 
TIMx
->
CCR4
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

961 
TIMx
->
CCER
 = 
tmpcûr
;

962 
	}
}

970 
	$TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

973 
TIM_OCIn™SŒuù
->
TIM_OCMode
 = 
TIM_OCMode_Timšg
;

974 
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 = 
TIM_OuutS‹_Di§bË
;

975 
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 = 
TIM_OuutNS‹_Di§bË
;

976 
TIM_OCIn™SŒuù
->
TIM_Pul£
 = 0x00000000;

977 
TIM_OCIn™SŒuù
->
TIM_OCPŞ¬™y
 = 
TIM_OCPŞ¬™y_High
;

978 
TIM_OCIn™SŒuù
->
TIM_OCNPŞ¬™y
 = 
TIM_OCPŞ¬™y_High
;

979 
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 = 
TIM_OCIdËS‹_Re£t
;

980 
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 = 
TIM_OCNIdËS‹_Re£t
;

981 
	}
}

1006 
	$TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
)

1008 
ušt32_t
 
tmp
 = 0;

1009 
ušt16_t
 
tmp1
 = 0;

1012 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1013 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1014 
	`as£¹_·¿m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1016 
tmp
 = (
ušt32_t
è
TIMx
;

1017 
tmp
 +ğ
CCMR_OFFSET
;

1019 
tmp1
 = 
CCER_CCE_SET
 << (
ušt16_t
)
TIM_ChªÃl
;

1022 
TIMx
->
CCER
 &ğ(
ušt16_t
è~
tmp1
;

1024 if((
TIM_ChªÃl
 =ğ
TIM_ChªÃl_1
è||(TIM_ChªÃÈ=ğ
TIM_ChªÃl_3
))

1026 
tmp
 +ğ(
TIM_ChªÃl
>>1);

1029 *(
__IO
 
ušt32_t
 *è
tmp
 &ğ
CCMR_OC13M_MASK
;

1032 *(
__IO
 
ušt32_t
 *è
tmp
 |ğ
TIM_OCMode
;

1036 
tmp
 +ğ(
ušt16_t
)(
TIM_ChªÃl
 - (uint16_t)4)>> (uint16_t)1;

1039 *(
__IO
 
ušt32_t
 *è
tmp
 &ğ
CCMR_OC24M_MASK
;

1042 *(
__IO
 
ušt32_t
 *è
tmp
 |ğ(
ušt16_t
)(
TIM_OCMode
 << 8);

1044 
	}
}

1052 
	$TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»1
)

1055 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1058 
TIMx
->
CCR1
 = 
Com·»1
;

1059 
	}
}

1068 
	$TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»2
)

1071 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1074 
TIMx
->
CCR2
 = 
Com·»2
;

1075 
	}
}

1083 
	$TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»3
)

1086 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1089 
TIMx
->
CCR3
 = 
Com·»3
;

1090 
	}
}

1098 
	$TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
Com·»4
)

1101 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1104 
TIMx
->
CCR4
 = 
Com·»4
;

1105 
	}
}

1116 
	$TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1118 
ušt16_t
 
tmpccmr1
 = 0;

1121 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1122 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1123 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1126 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1M
;

1129 
tmpccmr1
 |ğ
TIM_FÜûdAùiÚ
;

1132 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1133 
	}
}

1145 
	$TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1147 
ušt16_t
 
tmpccmr1
 = 0;

1150 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1151 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1152 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1155 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC2M
;

1158 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1161 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1162 
	}
}

1173 
	$TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1175 
ušt16_t
 
tmpccmr2
 = 0;

1178 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1179 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1181 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1184 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3M
;

1187 
tmpccmr2
 |ğ
TIM_FÜûdAùiÚ
;

1190 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1191 
	}
}

1202 
	$TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1204 
ušt16_t
 
tmpccmr2
 = 0;

1207 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1208 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1209 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1212 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC4M
;

1215 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1218 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1219 
	}
}

1230 
	$TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1232 
ušt16_t
 
tmpccmr1
 = 0;

1235 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1236 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1238 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1241 
tmpccmr1
 &ğ(
ušt16_t
)(~
TIM_CCMR1_OC1PE
);

1244 
tmpccmr1
 |ğ
TIM_OCP»lßd
;

1247 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1248 
	}
}

1260 
	$TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1262 
ušt16_t
 
tmpccmr1
 = 0;

1265 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1266 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1268 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1271 
tmpccmr1
 &ğ(
ušt16_t
)(~
TIM_CCMR1_OC2PE
);

1274 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1277 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1278 
	}
}

1289 
	$TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1291 
ušt16_t
 
tmpccmr2
 = 0;

1294 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1295 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1297 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1300 
tmpccmr2
 &ğ(
ušt16_t
)(~
TIM_CCMR2_OC3PE
);

1303 
tmpccmr2
 |ğ
TIM_OCP»lßd
;

1306 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1307 
	}
}

1318 
	$TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1320 
ušt16_t
 
tmpccmr2
 = 0;

1323 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1324 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1326 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1329 
tmpccmr2
 &ğ(
ušt16_t
)(~
TIM_CCMR2_OC4PE
);

1332 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1335 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1336 
	}
}

1347 
	$TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1349 
ušt16_t
 
tmpccmr1
 = 0;

1352 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1353 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1356 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1359 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1FE
;

1362 
tmpccmr1
 |ğ
TIM_OCFa¡
;

1365 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1366 
	}
}

1378 
	$TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1380 
ušt16_t
 
tmpccmr1
 = 0;

1383 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1384 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1387 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1390 
tmpccmr1
 &ğ(
ušt16_t
)(~
TIM_CCMR1_OC2FE
);

1393 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1396 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1397 
	}
}

1408 
	$TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1410 
ušt16_t
 
tmpccmr2
 = 0;

1413 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1414 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1417 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1420 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3FE
;

1423 
tmpccmr2
 |ğ
TIM_OCFa¡
;

1426 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1427 
	}
}

1438 
	$TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1440 
ušt16_t
 
tmpccmr2
 = 0;

1443 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1444 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1447 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1450 
tmpccmr2
 &ğ(
ušt16_t
)(~
TIM_CCMR2_OC4FE
);

1453 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1456 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1457 
	}
}

1468 
	$TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1470 
ušt16_t
 
tmpccmr1
 = 0;

1473 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1474 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1476 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1479 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC1CE
;

1482 
tmpccmr1
 |ğ
TIM_OCCË¬
;

1485 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1486 
	}
}

1498 
	$TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1500 
ušt16_t
 
tmpccmr1
 = 0;

1503 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1504 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1506 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1509 
tmpccmr1
 &ğ(
ušt16_t
)~
TIM_CCMR1_OC2CE
;

1512 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1515 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1516 
	}
}

1527 
	$TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1529 
ušt16_t
 
tmpccmr2
 = 0;

1532 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1533 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1535 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1538 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC3CE
;

1541 
tmpccmr2
 |ğ
TIM_OCCË¬
;

1544 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1545 
	}
}

1556 
	$TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1558 
ušt16_t
 
tmpccmr2
 = 0;

1561 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1562 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1567 
tmpccmr2
 &ğ(
ušt16_t
)~
TIM_CCMR2_OC4CE
;

1570 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1573 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1574 
	}
}

1585 
	$TIM_OC1PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1587 
ušt16_t
 
tmpcûr
 = 0;

1590 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1591 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1593 
tmpcûr
 = 
TIMx
->
CCER
;

1596 
tmpcûr
 &ğ(
ušt16_t
)(~
TIM_CCER_CC1P
);

1597 
tmpcûr
 |ğ
TIM_OCPŞ¬™y
;

1600 
TIMx
->
CCER
 = 
tmpcûr
;

1601 
	}
}

1612 
	$TIM_OC1NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
)

1614 
ušt16_t
 
tmpcûr
 = 0;

1616 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1617 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPŞ¬™y
));

1619 
tmpcûr
 = 
TIMx
->
CCER
;

1622 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC1NP
;

1623 
tmpcûr
 |ğ
TIM_OCNPŞ¬™y
;

1626 
TIMx
->
CCER
 = 
tmpcûr
;

1627 
	}
}

1639 
	$TIM_OC2PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1641 
ušt16_t
 
tmpcûr
 = 0;

1644 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1645 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1647 
tmpcûr
 = 
TIMx
->
CCER
;

1650 
tmpcûr
 &ğ(
ušt16_t
)(~
TIM_CCER_CC2P
);

1651 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCPŞ¬™y
 << 4);

1654 
TIMx
->
CCER
 = 
tmpcûr
;

1655 
	}
}

1666 
	$TIM_OC2NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
)

1668 
ušt16_t
 
tmpcûr
 = 0;

1671 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1672 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPŞ¬™y
));

1674 
tmpcûr
 = 
TIMx
->
CCER
;

1677 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC2NP
;

1678 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCNPŞ¬™y
 << 4);

1681 
TIMx
->
CCER
 = 
tmpcûr
;

1682 
	}
}

1693 
	$TIM_OC3PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1695 
ušt16_t
 
tmpcûr
 = 0;

1698 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1699 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1701 
tmpcûr
 = 
TIMx
->
CCER
;

1704 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3P
;

1705 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCPŞ¬™y
 << 8);

1708 
TIMx
->
CCER
 = 
tmpcûr
;

1709 
	}
}

1720 
	$TIM_OC3NPŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPŞ¬™y
)

1722 
ušt16_t
 
tmpcûr
 = 0;

1725 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1726 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPŞ¬™y
));

1728 
tmpcûr
 = 
TIMx
->
CCER
;

1731 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC3NP
;

1732 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCNPŞ¬™y
 << 8);

1735 
TIMx
->
CCER
 = 
tmpcûr
;

1736 
	}
}

1747 
	$TIM_OC4PŞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPŞ¬™y
)

1749 
ušt16_t
 
tmpcûr
 = 0;

1752 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1753 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPŞ¬™y
));

1755 
tmpcûr
 = 
TIMx
->
CCER
;

1758 
tmpcûr
 &ğ(
ušt16_t
)~
TIM_CCER_CC4P
;

1759 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_OCPŞ¬™y
 << 12);

1762 
TIMx
->
CCER
 = 
tmpcûr
;

1763 
	}
}

1778 
	$TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
)

1780 
ušt16_t
 
tmp
 = 0;

1783 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1784 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1785 
	`as£¹_·¿m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1787 
tmp
 = 
CCER_CCE_SET
 << 
TIM_ChªÃl
;

1790 
TIMx
->
CCER
 &ğ(
ušt16_t
)~ 
tmp
;

1793 
TIMx
->
CCER
 |ğ(
ušt16_t
)(
TIM_CCx
 << 
TIM_ChªÃl
);

1794 
	}
}

1808 
	$TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
)

1810 
ušt16_t
 
tmp
 = 0;

1813 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1814 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_ChªÃl
));

1815 
	`as£¹_·¿m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1817 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_ChªÃl
;

1820 
TIMx
->
CCER
 &ğ(
ušt16_t
è~
tmp
;

1823 
TIMx
->
CCER
 |ğ(
ušt16_t
)(
TIM_CCxN
 << 
TIM_ChªÃl
);

1824 
	}
}

1890 
	$TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1893 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1894 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
));

1895 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
));

1896 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
));

1897 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
TIM_ICF‹r
));

1899 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_1
)

1902 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1903 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1904 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1906 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1908 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_2
)

1911 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1912 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1913 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1915 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1917 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_3
)

1920 
	`TI3_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1921 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1922 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1924 
	`TIM_S‘IC3P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1929 
	`TI4_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
,

1930 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

1931 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1933 
	`TIM_S‘IC4P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1935 
	}
}

1943 
	$TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1946 
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 = 
TIM_ChªÃl_1
;

1947 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
 = 
TIM_ICPŞ¬™y_Risšg
;

1948 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1949 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
 = 
TIM_ICPSC_DIV1
;

1950 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
 = 0x00;

1951 
	}
}

1962 
	$TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

1964 
ušt16_t
 
icİpos™•Ş¬™y
 = 
TIM_ICPŞ¬™y_Risšg
;

1965 
ušt16_t
 
icİpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1968 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1971 ià(
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
 =ğ
TIM_ICPŞ¬™y_Risšg
)

1973 
icİpos™•Ş¬™y
 = 
TIM_ICPŞ¬™y_F®lšg
;

1977 
icİpos™•Ş¬™y
 = 
TIM_ICPŞ¬™y_Risšg
;

1980 ià(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 =ğ
TIM_ICS–eùiÚ_DœeùTI
)

1982 
icİpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_IndœeùTI
;

1986 
icİpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

1988 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ğ
TIM_ChªÃl_1
)

1991 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

1992 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1994 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

1996 
	`TI2_CÚfig
(
TIMx
, 
icİpos™•Ş¬™y
, 
icİpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

1998 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2003 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPŞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

2004 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

2006 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2008 
	`TI1_CÚfig
(
TIMx
, 
icİpos™•Ş¬™y
, 
icİpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICF‹r
);

2010 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

2012 
	}
}

2019 
ušt32_t
 
	$TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
)

2022 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2025  
TIMx
->
CCR1
;

2026 
	}
}

2034 
ušt32_t
 
	$TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
)

2037 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2040  
TIMx
->
CCR2
;

2041 
	}
}

2048 
ušt32_t
 
	$TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
)

2051 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2054  
TIMx
->
CCR3
;

2055 
	}
}

2062 
ušt32_t
 
	$TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
)

2065 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2068  
TIMx
->
CCR4
;

2069 
	}
}

2082 
	$TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2085 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2086 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2089 
TIMx
->
CCMR1
 &ğ(
ušt16_t
)~
TIM_CCMR1_IC1PSC
;

2092 
TIMx
->
CCMR1
 |ğ
TIM_ICPSC
;

2093 
	}
}

2107 
	$TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2110 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2111 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2114 
TIMx
->
CCMR1
 &ğ(
ušt16_t
)~
TIM_CCMR1_IC2PSC
;

2117 
TIMx
->
CCMR1
 |ğ(
ušt16_t
)(
TIM_ICPSC
 << 8);

2118 
	}
}

2131 
	$TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2134 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2135 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2138 
TIMx
->
CCMR2
 &ğ(
ušt16_t
)~
TIM_CCMR2_IC3PSC
;

2141 
TIMx
->
CCMR2
 |ğ
TIM_ICPSC
;

2142 
	}
}

2155 
	$TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2158 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2159 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2162 
TIMx
->
CCMR2
 &ğ(
ušt16_t
)~
TIM_CCMR2_IC4PSC
;

2165 
TIMx
->
CCMR2
 |ğ(
ušt16_t
)(
TIM_ICPSC
 << 8);

2166 
	}
}

2208 
	$TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

2211 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2212 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
));

2213 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
));

2214 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
));

2215 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_B»ak
));

2216 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
TIM_B»akPŞ¬™y
));

2217 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
));

2221 
TIMx
->
BDTR
 = (
ušt32_t
)
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 | TIM_BDTRIn™SŒuù->
TIM_OSSIS‹
 |

2222 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 | TIM_BDTRIn™SŒuù->
TIM_D—dTime
 |

2223 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 | TIM_BDTRIn™SŒuù->
TIM_B»akPŞ¬™y
 |

2224 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
;

2225 
	}
}

2233 
	$TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
)

2236 
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 = 
TIM_OSSRS‹_Di§bË
;

2237 
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
 = 
TIM_OSSIS‹_Di§bË
;

2238 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 = 
TIM_LOCKLev–_OFF
;

2239 
TIM_BDTRIn™SŒuù
->
TIM_D—dTime
 = 0x00;

2240 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 = 
TIM_B»ak_Di§bË
;

2241 
TIM_BDTRIn™SŒuù
->
TIM_B»akPŞ¬™y
 = 
TIM_B»akPŞ¬™y_Low
;

2242 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
 = 
TIM_Autom©icOuut_Di§bË
;

2243 
	}
}

2252 
	$TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2255 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2256 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2258 ià(
NewS‹
 !ğ
DISABLE
)

2261 
TIMx
->
BDTR
 |ğ
TIM_BDTR_MOE
;

2266 
TIMx
->
BDTR
 &ğ(
ušt16_t
)~
TIM_BDTR_MOE
;

2268 
	}
}

2277 
	$TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2280 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2281 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2283 ià(
NewS‹
 !ğ
DISABLE
)

2286 
TIMx
->
CR2
 |ğ
TIM_CR2_CCUS
;

2291 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_CCUS
;

2293 
	}
}

2302 
	$TIM_CCP»lßdCÚŒŞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2305 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2306 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2307 ià(
NewS‹
 !ğ
DISABLE
)

2310 
TIMx
->
CR2
 |ğ
TIM_CR2_CCPC
;

2315 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_CCPC
;

2317 
	}
}

2359 
	$TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
)

2362 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2363 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

2364 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2366 ià(
NewS‹
 !ğ
DISABLE
)

2369 
TIMx
->
DIER
 |ğ
TIM_IT
;

2374 
TIMx
->
DIER
 &ğ(
ušt16_t
)~
TIM_IT
;

2376 
	}
}

2397 
	$TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
)

2400 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2401 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_Ev’tSourû
));

2404 
TIMx
->
EGR
 = 
TIM_Ev’tSourû
;

2405 
	}
}

2430 
FÏgStus
 
	$TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2432 
ITStus
 
b™¡©us
 = 
RESET
;

2434 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2435 
	`as£¹_·¿m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2438 ià((
TIMx
->
SR
 & 
TIM_FLAG
è!ğ(
ušt16_t
)
RESET
)

2440 
b™¡©us
 = 
SET
;

2444 
b™¡©us
 = 
RESET
;

2446  
b™¡©us
;

2447 
	}
}

2472 
	$TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2475 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2478 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_FLAG
;

2479 
	}
}

2500 
ITStus
 
	$TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2502 
ITStus
 
b™¡©us
 = 
RESET
;

2503 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

2505 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2506 
	`as£¹_·¿m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2508 
™¡©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2510 
™’abË
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2511 ià((
™¡©us
 !ğ(
ušt16_t
)
RESET
è&& (
™’abË
 != (uint16_t)RESET))

2513 
b™¡©us
 = 
SET
;

2517 
b™¡©us
 = 
RESET
;

2519  
b™¡©us
;

2520 
	}
}

2541 
	$TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2544 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2547 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_IT
;

2548 
	}
}

2578 
	$TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
)

2581 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2582 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2583 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur¡L’gth
));

2586 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur¡L’gth
;

2587 
	}
}

2605 
	$TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
)

2608 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2609 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASourû
));

2610 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2612 ià(
NewS‹
 !ğ
DISABLE
)

2615 
TIMx
->
DIER
 |ğ
TIM_DMASourû
;

2620 
TIMx
->
DIER
 &ğ(
ušt16_t
)~
TIM_DMASourû
;

2622 
	}
}

2631 
	$TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2634 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2635 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2637 ià(
NewS‹
 !ğ
DISABLE
)

2640 
TIMx
->
CR2
 |ğ
TIM_CR2_CCDS
;

2645 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_CCDS
;

2647 
	}
}

2670 
	$TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
)

2673 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2676 
TIMx
->
SMCR
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

2677 
	}
}

2691 
	$TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

2694 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2695 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

2698 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_IÅutTrigg”Sourû
);

2701 
TIMx
->
SMCR
 |ğ
TIM_SÏveMode_Ex‹º®1
;

2702 
	}
}

2721 
	$TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

2722 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
ICF‹r
)

2725 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2726 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPŞ¬™y
));

2727 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
ICF‹r
));

2730 ià(
TIM_TIxEx‹º®CLKSourû
 =ğ
TIM_TIxEx‹º®CLK1Sourû_TI2
)

2732 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICPŞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICF‹r
);

2736 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICPŞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICF‹r
);

2739 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_TIxEx‹º®CLKSourû
);

2741 
TIMx
->
SMCR
 |ğ
TIM_SÏveMode_Ex‹º®1
;

2742 
	}
}

2761 
	$TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

2762 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
)

2764 
ušt16_t
 
tmpsmü
 = 0;

2767 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2768 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

2769 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPŞ¬™y
));

2770 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGF‹r
));

2772 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPŞ¬™y
, 
ExtTRGF‹r
);

2775 
tmpsmü
 = 
TIMx
->
SMCR
;

2778 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

2781 
tmpsmü
 |ğ
TIM_SÏveMode_Ex‹º®1
;

2784 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_TS
;

2785 
tmpsmü
 |ğ
TIM_TS_ETRF
;

2788 
TIMx
->
SMCR
 = 
tmpsmü
;

2789 
	}
}

2808 
	$TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

2809 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
)

2812 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2813 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

2814 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPŞ¬™y
));

2815 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGF‹r
));

2818 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPŞ¬™y
, 
ExtTRGF‹r
);

2821 
TIMx
->
SMCR
 |ğ
TIM_SMCR_ECE
;

2822 
	}
}

2876 
	$TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

2878 
ušt16_t
 
tmpsmü
 = 0;

2881 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2882 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

2885 
tmpsmü
 = 
TIMx
->
SMCR
;

2888 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_TS
;

2891 
tmpsmü
 |ğ
TIM_IÅutTrigg”Sourû
;

2894 
TIMx
->
SMCR
 = 
tmpsmü
;

2895 
	}
}

2919 
	$TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
)

2922 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2923 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSourû
));

2926 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_MMS
;

2928 
TIMx
->
CR2
 |ğ
TIM_TRGOSourû
;

2929 
	}
}

2943 
	$TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
)

2946 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2947 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SÏveMode
));

2950 
TIMx
->
SMCR
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

2953 
TIMx
->
SMCR
 |ğ
TIM_SÏveMode
;

2954 
	}
}

2966 
	$TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
)

2969 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2970 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
TIM_Ma¡”SÏveMode
));

2973 
TIMx
->
SMCR
 &ğ(
ušt16_t
)~
TIM_SMCR_MSM
;

2976 
TIMx
->
SMCR
 |ğ
TIM_Ma¡”SÏveMode
;

2977 
	}
}

2996 
	$TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

2997 
ušt16_t
 
TIM_ExtTRGPŞ¬™y
, ušt16_ˆ
ExtTRGF‹r
)

2999 
ušt16_t
 
tmpsmü
 = 0;

3002 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3003 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

3004 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPŞ¬™y
));

3005 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGF‹r
));

3007 
tmpsmü
 = 
TIMx
->
SMCR
;

3010 
tmpsmü
 &ğ
SMCR_ETR_MASK
;

3013 
tmpsmü
 |ğ(
ušt16_t
)(
TIM_ExtTRGP»sÿËr
 | (ušt16_t)(
TIM_ExtTRGPŞ¬™y
 | (ušt16_t)(
ExtTRGF‹r
 << (uint16_t)8)));

3016 
TIMx
->
SMCR
 = 
tmpsmü
;

3017 
	}
}

3054 
	$TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

3055 
ušt16_t
 
TIM_IC1PŞ¬™y
, ušt16_ˆ
TIM_IC2PŞ¬™y
)

3057 
ušt16_t
 
tmpsmü
 = 0;

3058 
ušt16_t
 
tmpccmr1
 = 0;

3059 
ušt16_t
 
tmpcûr
 = 0;

3062 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3063 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
TIM_Encod”Mode
));

3064 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1PŞ¬™y
));

3065 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2PŞ¬™y
));

3068 
tmpsmü
 = 
TIMx
->
SMCR
;

3071 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3074 
tmpcûr
 = 
TIMx
->
CCER
;

3077 
tmpsmü
 &ğ(
ušt16_t
)~
TIM_SMCR_SMS
;

3078 
tmpsmü
 |ğ
TIM_Encod”Mode
;

3081 
tmpccmr1
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR1_CC2S
);

3082 
tmpccmr1
 |ğ
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3085 
tmpcûr
 &ğ((
ušt16_t
)~
TIM_CCER_CC1P
è& ((ušt16_t)~
TIM_CCER_CC2P
);

3086 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_IC1PŞ¬™y
 | (ušt16_t)(
TIM_IC2PŞ¬™y
 << (uint16_t)4));

3089 
TIMx
->
SMCR
 = 
tmpsmü
;

3092 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3095 
TIMx
->
CCER
 = 
tmpcûr
;

3096 
	}
}

3106 
	$TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

3109 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3110 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

3112 ià(
NewS‹
 !ğ
DISABLE
)

3115 
TIMx
->
CR2
 |ğ
TIM_CR2_TI1S
;

3120 
TIMx
->
CR2
 &ğ(
ušt16_t
)~
TIM_CR2_TI1S
;

3122 
	}
}

3157 
	$TIM_Rem­CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Rem­
)

3160 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3161 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
TIM_Rem­
));

3164 
TIMx
->
OR
 = 
TIM_Rem­
;

3165 
	}
}

3188 
	$TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3189 
ušt16_t
 
TIM_ICF‹r
)

3191 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0;

3194 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC1E
;

3195 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3196 
tmpcûr
 = 
TIMx
->
CCER
;

3199 
tmpccmr1
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR1_IC1F
);

3200 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICF‹r
 << (uint16_t)4));

3203 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3204 
tmpcûr
 |ğ(
ušt16_t
)(
TIM_ICPŞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

3207 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3208 
TIMx
->
CCER
 = 
tmpcûr
;

3209 
	}
}

3229 
	$TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3230 
ušt16_t
 
TIM_ICF‹r
)

3232 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3235 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC2E
;

3236 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3237 
tmpcûr
 = 
TIMx
->
CCER
;

3238 
tmp
 = (
ušt16_t
)(
TIM_ICPŞ¬™y
 << 4);

3241 
tmpccmr1
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC2S
è& ((ušt16_t)~
TIM_CCMR1_IC2F
);

3242 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_ICF‹r
 << 12);

3243 
tmpccmr1
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

3246 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3247 
tmpcûr
 |ğ(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC2E
);

3250 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3251 
TIMx
->
CCER
 = 
tmpcûr
;

3252 
	}
}

3271 
	$TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3272 
ušt16_t
 
TIM_ICF‹r
)

3274 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3277 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC3E
;

3278 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3279 
tmpcûr
 = 
TIMx
->
CCER
;

3280 
tmp
 = (
ušt16_t
)(
TIM_ICPŞ¬™y
 << 8);

3283 
tmpccmr2
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC1S
è& ((ušt16_t)~
TIM_CCMR2_IC3F
);

3284 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICF‹r
 << (uint16_t)4));

3287 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3288 
tmpcûr
 |ğ(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC3E
);

3291 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3292 
TIMx
->
CCER
 = 
tmpcûr
;

3293 
	}
}

3312 
	$TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPŞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

3313 
ušt16_t
 
TIM_ICF‹r
)

3315 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

3318 
TIMx
->
CCER
 &ğ(
ušt16_t
)~
TIM_CCER_CC4E
;

3319 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3320 
tmpcûr
 = 
TIMx
->
CCER
;

3321 
tmp
 = (
ušt16_t
)(
TIM_ICPŞ¬™y
 << 12);

3324 
tmpccmr2
 &ğ((
ušt16_t
)~
TIM_CCMR1_CC2S
è& ((ušt16_t)~
TIM_CCMR1_IC2F
);

3325 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

3326 
tmpccmr2
 |ğ(
ušt16_t
)(
TIM_ICF‹r
 << 12);

3329 
tmpcûr
 &ğ(
ušt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3330 
tmpcûr
 |ğ(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC4E
);

3333 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3334 
TIMx
->
CCER
 = 
tmpcûr
 ;

3335 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c

85 
	~"¡m32f4xx_u§¹.h
"

86 
	~"¡m32f4xx_rcc.h
"

101 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

102 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

103 
USART_CR1_RE
))

	)

106 
	#CR2_CLOCK_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

107 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

110 
	#CR3_CLEAR_MASK
 ((
ušt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

113 
	#IT_MASK
 ((
ušt16_t
)0x001F)

	)

178 
	$USART_DeIn™
(
USART_Ty³Def
* 
USARTx
)

181 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

183 ià(
USARTx
 =ğ
USART1
)

185 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

186 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
DISABLE
);

188 ià(
USARTx
 =ğ
USART2
)

190 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

191 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
DISABLE
);

193 ià(
USARTx
 =ğ
USART3
)

195 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
ENABLE
);

196 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
DISABLE
);

198 ià(
USARTx
 =ğ
UART4
)

200 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
ENABLE
);

201 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
DISABLE
);

203 ià(
USARTx
 =ğ
UART5
)

205 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
ENABLE
);

206 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
DISABLE
);

210 ià(
USARTx
 =ğ
USART6
)

212 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART6
, 
ENABLE
);

213 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART6
, 
DISABLE
);

216 
	}
}

227 
	$USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

229 
ušt32_t
 
tm´eg
 = 0x00, 
­bşock
 = 0x00;

230 
ušt32_t
 
š‹g”divid”
 = 0x00;

231 
ušt32_t
 
äaùiÚ®divid”
 = 0x00;

232 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

235 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

236 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
USART_In™SŒuù
->
USART_BaudR©e
));

237 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
USART_In™SŒuù
->
USART_WÜdL’gth
));

238 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
USART_In™SŒuù
->
USART_StİB™s
));

239 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
USART_In™SŒuù
->
USART_P¬™y
));

240 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_In™SŒuù
->
USART_Mode
));

241 
	`as£¹_·¿m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
));

244 ià(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
 !ğ
USART_H¬dw¬eFlowCÚŒŞ_NÚe
)

246 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

250 
tm´eg
 = 
USARTx
->
CR2
;

253 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

257 
tm´eg
 |ğ(
ušt32_t
)
USART_In™SŒuù
->
USART_StİB™s
;

260 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

263 
tm´eg
 = 
USARTx
->
CR1
;

266 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
CR1_CLEAR_MASK
);

272 
tm´eg
 |ğ(
ušt32_t
)
USART_In™SŒuù
->
USART_WÜdL’gth
 | USART_In™SŒuù->
USART_P¬™y
 |

273 
USART_In™SŒuù
->
USART_Mode
;

276 
USARTx
->
CR1
 = (
ušt16_t
)
tm´eg
;

279 
tm´eg
 = 
USARTx
->
CR3
;

282 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
CR3_CLEAR_MASK
);

286 
tm´eg
 |ğ
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
;

289 
USARTx
->
CR3
 = (
ušt16_t
)
tm´eg
;

293 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

295 ià((
USARTx
 =ğ
USART1
è|| (USARTx =ğ
USART6
))

297 
­bşock
 = 
RCC_ClocksStus
.
PCLK2_F»qu’cy
;

301 
­bşock
 = 
RCC_ClocksStus
.
PCLK1_F»qu’cy
;

305 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

308 
š‹g”divid”
 = ((25 * 
­bşock
è/ (2 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

313 
š‹g”divid”
 = ((25 * 
­bşock
è/ (4 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

315 
tm´eg
 = (
š‹g”divid”
 / 100) << 4;

318 
äaùiÚ®divid”
 = 
š‹g”divid”
 - (100 * (
tm´eg
 >> 4));

321 ià((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

323 
tm´eg
 |ğ((((
äaùiÚ®divid”
 * 8è+ 50è/ 100)è& ((
ušt8_t
)0x07);

327 
tm´eg
 |ğ((((
äaùiÚ®divid”
 * 16è+ 50è/ 100)è& ((
ušt8_t
)0x0F);

331 
USARTx
->
BRR
 = (
ušt16_t
)
tm´eg
;

332 
	}
}

340 
	$USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
)

343 
USART_In™SŒuù
->
USART_BaudR©e
 = 9600;

344 
USART_In™SŒuù
->
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

345 
USART_In™SŒuù
->
USART_StİB™s
 = 
USART_StİB™s_1
;

346 
USART_In™SŒuù
->
USART_P¬™y
 = 
USART_P¬™y_No
 ;

347 
USART_In™SŒuù
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

348 
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒŞ
 = 
USART_H¬dw¬eFlowCÚŒŞ_NÚe
;

349 
	}
}

360 
	$USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

362 
ušt32_t
 
tm´eg
 = 0x00;

364 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

365 
	`as£¹_·¿m
(
	`IS_USART_CLOCK
(
USART_ClockIn™SŒuù
->
USART_Clock
));

366 
	`as£¹_·¿m
(
	`IS_USART_CPOL
(
USART_ClockIn™SŒuù
->
USART_CPOL
));

367 
	`as£¹_·¿m
(
	`IS_USART_CPHA
(
USART_ClockIn™SŒuù
->
USART_CPHA
));

368 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
USART_ClockIn™SŒuù
->
USART_La¡B™
));

371 
tm´eg
 = 
USARTx
->
CR2
;

373 
tm´eg
 &ğ(
ušt32_t
)~((ušt32_t)
CR2_CLOCK_CLEAR_MASK
);

379 
tm´eg
 |ğ(
ušt32_t
)
USART_ClockIn™SŒuù
->
USART_Clock
 | USART_ClockIn™SŒuù->
USART_CPOL
 |

380 
USART_ClockIn™SŒuù
->
USART_CPHA
 | USART_ClockIn™SŒuù->
USART_La¡B™
;

382 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

383 
	}
}

391 
	$USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

394 
USART_ClockIn™SŒuù
->
USART_Clock
 = 
USART_Clock_Di§bË
;

395 
USART_ClockIn™SŒuù
->
USART_CPOL
 = 
USART_CPOL_Low
;

396 
USART_ClockIn™SŒuù
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

397 
USART_ClockIn™SŒuù
->
USART_La¡B™
 = 
USART_La¡B™_Di§bË
;

398 
	}
}

408 
	$USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

411 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

412 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

414 ià(
NewS‹
 !ğ
DISABLE
)

417 
USARTx
->
CR1
 |ğ
USART_CR1_UE
;

422 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_UE
);

424 
	}
}

434 
	$USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
)

437 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

440 
USARTx
->
GTPR
 &ğ
USART_GTPR_GT
;

442 
USARTx
->
GTPR
 |ğ
USART_P»sÿËr
;

443 
	}
}

455 
	$USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

458 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

461 ià(
NewS‹
 !ğ
DISABLE
)

464 
USARTx
->
CR1
 |ğ
USART_CR1_OVER8
;

469 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_OVER8
);

471 
	}
}

481 
	$USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

484 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

485 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

487 ià(
NewS‹
 !ğ
DISABLE
)

490 
USARTx
->
CR3
 |ğ
USART_CR3_ONEBIT
;

495 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
);

497 
	}
}

538 
	$USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
)

541 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

542 
	`as£¹_·¿m
(
	`IS_USART_DATA
(
D©a
));

545 
USARTx
->
DR
 = (
D©a
 & (
ušt16_t
)0x01FF);

546 
	}
}

554 
ušt16_t
 
	$USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
)

557 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

560  (
ušt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

561 
	}
}

605 
	$USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
)

608 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

609 
	`as£¹_·¿m
(
	`IS_USART_ADDRESS
(
USART_Add»ss
));

612 
USARTx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR2_ADD
);

614 
USARTx
->
CR2
 |ğ
USART_Add»ss
;

615 
	}
}

625 
	$USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

628 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

631 ià(
NewS‹
 !ğ
DISABLE
)

634 
USARTx
->
CR1
 |ğ
USART_CR1_RWU
;

639 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_RWU
);

641 
	}
}

652 
	$USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
)

655 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

656 
	`as£¹_·¿m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

658 
USARTx
->
CR1
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR1_WAKE
);

659 
USARTx
->
CR1
 |ğ
USART_WakeUp
;

660 
	}
}

721 
	$USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
)

724 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

725 
	`as£¹_·¿m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINB»akD‘eùL’gth
));

727 
USARTx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR2_LBDL
);

728 
USARTx
->
CR2
 |ğ
USART_LINB»akD‘eùL’gth
;

729 
	}
}

739 
	$USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

742 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

743 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

745 ià(
NewS‹
 !ğ
DISABLE
)

748 
USARTx
->
CR2
 |ğ
USART_CR2_LINEN
;

753 
USARTx
->
CR2
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR2_LINEN
);

755 
	}
}

763 
	$USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
)

766 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

769 
USARTx
->
CR1
 |ğ
USART_CR1_SBK
;

770 
	}
}

816 
	$USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

819 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

820 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

822 ià(
NewS‹
 !ğ
DISABLE
)

825 
USARTx
->
CR3
 |ğ
USART_CR3_HDSEL
;

830 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_HDSEL
);

832 
	}
}

901 
	$USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
)

904 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

907 
USARTx
->
GTPR
 &ğ
USART_GTPR_PSC
;

909 
USARTx
->
GTPR
 |ğ(
ušt16_t
)((ušt16_t)
USART_Gu¬dTime
 << 0x08);

910 
	}
}

920 
	$USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

923 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

924 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

925 ià(
NewS‹
 !ğ
DISABLE
)

928 
USARTx
->
CR3
 |ğ
USART_CR3_SCEN
;

933 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_SCEN
);

935 
	}
}

945 
	$USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

948 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

949 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

950 ià(
NewS‹
 !ğ
DISABLE
)

953 
USARTx
->
CR3
 |ğ
USART_CR3_NACK
;

958 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_NACK
);

960 
	}
}

1016 
	$USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
)

1019 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1020 
	`as£¹_·¿m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1022 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_IRLP
);

1023 
USARTx
->
CR3
 |ğ
USART_IrDAMode
;

1024 
	}
}

1034 
	$USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

1037 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1038 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1040 ià(
NewS‹
 !ğ
DISABLE
)

1043 
USARTx
->
CR3
 |ğ
USART_CR3_IREN
;

1048 
USARTx
->
CR3
 &ğ(
ušt16_t
)~((ušt16_t)
USART_CR3_IREN
);

1050 
	}
}

1080 
	$USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

1083 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1084 
	`as£¹_·¿m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1085 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1087 ià(
NewS‹
 !ğ
DISABLE
)

1091 
USARTx
->
CR3
 |ğ
USART_DMAReq
;

1097 
USARTx
->
CR3
 &ğ(
ušt16_t
)~
USART_DMAReq
;

1099 
	}
}

1208 
	$USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1210 
ušt32_t
 
u§¹»g
 = 0x00, 
™pos
 = 0x00, 
™mask
 = 0x00;

1211 
ušt32_t
 
u§¹xba£
 = 0x00;

1213 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1214 
	`as£¹_·¿m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1215 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1218 ià(
USART_IT
 =ğ
USART_IT_CTS
)

1220 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1223 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

1226 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

1229 
™pos
 = 
USART_IT
 & 
IT_MASK
;

1230 
™mask
 = (((
ušt32_t
)0x01è<< 
™pos
);

1232 ià(
u§¹»g
 == 0x01)

1234 
u§¹xba£
 += 0x0C;

1236 ià(
u§¹»g
 == 0x02)

1238 
u§¹xba£
 += 0x10;

1242 
u§¹xba£
 += 0x14;

1244 ià(
NewS‹
 !ğ
DISABLE
)

1246 *(
__IO
 
ušt32_t
*)
u§¹xba£
 |ğ
™mask
;

1250 *(
__IO
 
ušt32_t
*)
u§¹xba£
 &ğ~
™mask
;

1252 
	}
}

1272 
FÏgStus
 
	$USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

1274 
FÏgStus
 
b™¡©us
 = 
RESET
;

1276 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1277 
	`as£¹_·¿m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1280 ià(
USART_FLAG
 =ğ
USART_FLAG_CTS
)

1282 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1285 ià((
USARTx
->
SR
 & 
USART_FLAG
è!ğ(
ušt16_t
)
RESET
)

1287 
b™¡©us
 = 
SET
;

1291 
b™¡©us
 = 
RESET
;

1293  
b™¡©us
;

1294 
	}
}

1321 
	$USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

1324 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1325 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1328 ià((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1330 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1333 
USARTx
->
SR
 = (
ušt16_t
)~
USART_FLAG
;

1334 
	}
}

1354 
ITStus
 
	$USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1356 
ušt32_t
 
b™pos
 = 0x00, 
™mask
 = 0x00, 
u§¹»g
 = 0x00;

1357 
ITStus
 
b™¡©us
 = 
RESET
;

1359 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1360 
	`as£¹_·¿m
(
	`IS_USART_GET_IT
(
USART_IT
));

1363 ià(
USART_IT
 =ğ
USART_IT_CTS
)

1365 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1369 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

1371 
™mask
 = 
USART_IT
 & 
IT_MASK
;

1372 
™mask
 = (
ušt32_t
)0x01 << itmask;

1374 ià(
u§¹»g
 == 0x01)

1376 
™mask
 &ğ
USARTx
->
CR1
;

1378 ià(
u§¹»g
 == 0x02)

1380 
™mask
 &ğ
USARTx
->
CR2
;

1384 
™mask
 &ğ
USARTx
->
CR3
;

1387 
b™pos
 = 
USART_IT
 >> 0x08;

1388 
b™pos
 = (
ušt32_t
)0x01 << bitpos;

1389 
b™pos
 &ğ
USARTx
->
SR
;

1390 ià((
™mask
 !ğ(
ušt16_t
)
RESET
)&&(
b™pos
 != (uint16_t)RESET))

1392 
b™¡©us
 = 
SET
;

1396 
b™¡©us
 = 
RESET
;

1399  
b™¡©us
;

1400 
	}
}

1428 
	$USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1430 
ušt16_t
 
b™pos
 = 0x00, 
™mask
 = 0x00;

1432 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1433 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1436 ià(
USART_IT
 =ğ
USART_IT_CTS
)

1438 
	`as£¹_·¿m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1441 
b™pos
 = 
USART_IT
 >> 0x08;

1442 
™mask
 = ((
ušt16_t
)0x01 << (ušt16_t)
b™pos
);

1443 
USARTx
->
SR
 = (
ušt16_t
)~
™mask
;

1444 
	}
}

	@libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c

80 
	~"¡m32f4xx_wwdg.h
"

81 
	~"¡m32f4xx_rcc.h
"

96 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

98 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

99 
	#EWI_B™Numb”
 0x09

	)

100 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32è+ (
EWI_B™Numb”
 * 4))

	)

104 
	#CFR_WDGTB_MASK
 ((
ušt32_t
)0xFFFFFE7F)

	)

105 
	#CFR_W_MASK
 ((
ušt32_t
)0xFFFFFF80)

	)

106 
	#BIT_MASK
 ((
ušt8_t
)0x7F)

	)

134 
	$WWDG_DeIn™
()

136 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
ENABLE
);

137 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
DISABLE
);

138 
	}
}

150 
	$WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
)

152 
ušt32_t
 
tm´eg
 = 0;

154 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
WWDG_P»sÿËr
));

156 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

158 
tm´eg
 |ğ
WWDG_P»sÿËr
;

160 
WWDG
->
CFR
 = 
tm´eg
;

161 
	}
}

169 
	$WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
)

171 
__IO
 
ušt32_t
 
tm´eg
 = 0;

174 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW_VALUE
(
WšdowV®ue
));

177 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

180 
tm´eg
 |ğ
WšdowV®ue
 & (
ušt32_t
è
BIT_MASK
;

183 
WWDG
->
CFR
 = 
tm´eg
;

184 
	}
}

192 
	$WWDG_EÇbËIT
()

194 *(
__IO
 
ušt32_t
 *è
CFR_EWI_BB
 = (ušt32_t)
ENABLE
;

195 
	}
}

204 
	$WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
)

207 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

210 
WWDG
->
CR
 = 
CouÁ”
 & 
BIT_MASK
;

211 
	}
}

235 
	$WWDG_EÇbË
(
ušt8_t
 
CouÁ”
)

238 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

239 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
CouÁ”
;

240 
	}
}

262 
FÏgStus
 
	$WWDG_G‘FÏgStus
()

264 
FÏgStus
 
b™¡©us
 = 
RESET
;

266 ià((
WWDG
->
SR
è!ğ(
ušt32_t
)
RESET
)

268 
b™¡©us
 = 
SET
;

272 
b™¡©us
 = 
RESET
;

274  
b™¡©us
;

275 
	}
}

282 
	$WWDG_CË¬FÏg
()

284 
WWDG
->
SR
 = (
ušt32_t
)
RESET
;

285 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_cal.h

15 #iâdeà
__OTG_CORE_H__


16 
	#__OTG_CORE_H__


	)

18 #ifdeà
STM32F10X_CL


20 
	~"¡m32f10x.h
"

21 
	~"usb_ty³.h
"

23 #ià
defšed
 ( 
__CC_ARM
 )

24 
	#__·cked
 
__·cked


	)

25 #–ià
defšed
 ( 
__ICCARM__
 )

26 
	#__·cked
 
__·cked


	)

27 #–ià
defšed
 ( 
__GNUC__
 )

28 
	#__·cked
 
	`__©Œibu‹__
 ((
__·cked__
)è

	)

29 #–ià
defšed
 ( 
__TASKING__
 )

30 
	#__·cked


	)

37 
	#DEVICE_MODE_ENABLED


	)

39 #iâdeà
NULL


40 
	#NULL
 ((*)0)

	)

44 
	#DEV_EP_TX_DIS
 0x0000

	)

45 
	#DEV_EP_TX_STALL
 0x0010

	)

46 
	#DEV_EP_TX_NAK
 0x0020

	)

47 
	#DEV_EP_TX_VALID
 0x0030

	)

49 
	#DEV_EP_RX_DIS
 0x0000

	)

50 
	#DEV_EP_RX_STALL
 0x1000

	)

51 
	#DEV_EP_RX_NAK
 0x2000

	)

52 
	#DEV_EP_RX_VALID
 0x3000

	)

54 
	#USB_OTG_TIMEOUT
 200000

	)

57 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

58 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

60 
	#GAHBCFG_GLBINT_ENABLE
 1

	)

61 
	#GAHBCFG_INT_DMA_BURST_SINGLE
 0

	)

62 
	#GAHBCFG_INT_DMA_BURST_INCR
 1

	)

63 
	#GAHBCFG_INT_DMA_BURST_INCR4
 3

	)

64 
	#GAHBCFG_INT_DMA_BURST_INCR8
 5

	)

65 
	#GAHBCFG_INT_DMA_BURST_INCR16
 7

	)

66 
	#GAHBCFG_DMAENABLE
 1

	)

67 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

68 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

70 
	#GRXSTS_PKTSTS_IN
 2

	)

71 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

72 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

73 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

77 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 0

	)

78 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 1

	)

79 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 2

	)

80 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 3

	)

82 
	#DCFG_FRAME_INTERVAL_80
 0

	)

83 
	#DCFG_FRAME_INTERVAL_85
 1

	)

84 
	#DCFG_FRAME_INTERVAL_90
 2

	)

85 
	#DCFG_FRAME_INTERVAL_95
 3

	)

87 
	#DEP0CTL_MPS_64
 0

	)

88 
	#DEP0CTL_MPS_32
 1

	)

89 
	#DEP0CTL_MPS_16
 2

	)

90 
	#DEP0CTL_MPS_8
 3

	)

92 
	#EP_SPEED_LOW
 0

	)

93 
	#EP_SPEED_FULL
 1

	)

94 
	#EP_SPEED_HIGH
 2

	)

96 
	#EP_TYPE_CTRL
 0

	)

97 
	#EP_TYPE_ISOC
 1

	)

98 
	#EP_TYPE_BULK
 2

	)

99 
	#EP_TYPE_INTR
 3

	)

101 
	#STS_GOUT_NAK
 1

	)

102 
	#STS_DATA_UPDT
 2

	)

103 
	#STS_XFER_COMP
 3

	)

104 
	#STS_SETUP_COMP
 4

	)

105 
	#STS_SETUP_UPDT
 6

	)

112 
	mUSB_OTG_OK
,

113 
	mUSB_OTG_FAIL


116 
	tUSB_OTG_Stus
;

118 
	sUSB_OTG_•


120 
ušt8_t
 
	mnum
;

121 
ušt8_t
 
	mis_š
;

122 
ušt32_t
 
	mtx_fifo_num
;

123 
ušt32_t
 
	mty³
;

124 
ušt8_t
 
	mev’_odd_äame
;

125 
ušt32_t
 
	mmax·ck‘
;

126 
ušt8_t
 *
	mxãr_buff
;

127 
ušt32_t
 
	mxãr_Ën
;

128 
ušt32_t
 
	mxãr_couÁ
;

130 
	tUSB_OTG_EP
 , *
	tPUSB_OTG_EP
;

136 
	#CLEAR_IN_EP_INTR
(
•num
,
šŒ
) \

137 
d›pšt
.
d32
=0; \

138 
d›pšt
.
b
.
šŒ
 = 1; \

139 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[
•num
]->
DIEPINTx
,
d›pšt
.
d32
);

	)

141 
	#CLEAR_OUT_EP_INTR
(
•num
,
šŒ
) \

142 
dÛpšt
.
d32
=0; \

143 
dÛpšt
.
b
.
šŒ
 = 1; \

144 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[
•num
]->
DOEPINTx
,
dÛpšt
.
d32
);

	)

147 
	#USB_OTG_READ_REG32
(
»g
è(*(
__IO
 
ušt32_t
 *ìeg)

	)

149 
	#USB_OTG_WRITE_REG32
(
»g
,
v®ue
è(*(
__IO
 
ušt32_t
 *ìeg = v®ue)

	)

151 
	#USB_OTG_MODIFY_REG32
(
»g
,
ş—r_mask
,
£t_mask
) \

152 
	`USB_OTG_WRITE_REG32
(
»g
, (((
	`USB_OTG_READ_REG32
Ôeg)è& ~
ş—r_mask
è| 
£t_mask
 ) )

	)

155 
	#uDELAY
(
u£c
è
	`USB_OTG_BSP_uD–ay
(u£c)

	)

156 
	#mDELAY
(
m£c
è
	`USB_OTG_BSP_uD–ay
(1000 * m£c)

	)

158 
	#_OTGD_FS_GATE_PHYCLK
 *(
__IO
 
ušt32_t
*)(0x50000E00èğ0x03

	)

159 
	#_OTGD_FS_UNGATE_PHYCLK
 *(
__IO
 
ušt32_t
*)(0x50000E00èğ0x00

	)

164 
USB_OTG_BSP_uD–ay
 (cÚ¡ 
ušt32_t
 
u£c
);

168 
USB_OTG_Stus
 
OTGD_FS_CÜeIn™
();

169 
USB_OTG_Stus
 
OTGD_FS_S‘Add»ss
(
ušt32_t
 
Ba£Add»ss
);

170 
USB_OTG_Stus
 
OTGD_FS_EÇbËGlob®IÁ
();

171 
USB_OTG_Stus
 
OTGD_FS_Di§bËGlob®IÁ
();

172 
USB_OTG_Stus
 
OTGD_FS_FlushTxFifo
 (
ušt32_t
 
num
);

173 
USB_OTG_Stus
 
OTGD_FS_FlushRxFifo
 ();

174 
USB_OTG_Stus
 
OTGD_FS_CÜeIn™Dev
 ();

175 
USB_OTG_Stus
 
OTGD_FS_EÇbËDevIÁ
();

176 
USB_OTG_Stus
 
OTGD_FS_EP0Aùiv©e
();

177 
USB_OTG_Stus
 
OTGD_FS_EPAùiv©e
(
USB_OTG_EP
 *
•
);

178 
USB_OTG_Stus
 
OTGD_FS_EPD—ùiv©e
(
USB_OTG_EP
 *
•
);

179 
USB_OTG_Stus
 
OTGD_FS_EPS¹Xãr
(
USB_OTG_EP
 *
•
);

180 
USB_OTG_Stus
 
OTGD_FS_EP0S¹Xãr
(
USB_OTG_EP
 *
•
);

181 
USB_OTG_Stus
 
OTGD_FS_EPS‘SÎ
(
USB_OTG_EP
 *
•
);

182 
USB_OTG_Stus
 
OTGD_FS_EPCË¬SÎ
(
USB_OTG_EP
 *
•
);

183 
ušt32_t
 
OTGD_FS_R—dDevAÎOutEp_™r
();

184 
ušt32_t
 
OTGD_FS_R—dDevOutEP_™r
(
USB_OTG_EP
 *
•
);

185 
ušt32_t
 
OTGD_FS_R—dDevAÎInEPIŒ
();

186 
ušt32_t
 
OTGD_FS_G‘EPStus
(
USB_OTG_EP
 *
•
);

187 
ušt32_t
 
USBD_FS_IsDeviûMode
();

188 
ušt32_t
 
OTGD_FS_R—dCÜeIŒ
();

189 
USB_OTG_Stus
 
OTGD_FS_Wr™ePack‘
(
ušt8_t
 *
¤c
,

190 
ušt8_t
 
•_num
,

191 
ušt16_t
 
by‹s
);

192 * 
OTGD_FS_R—dPack‘
(
ušt8_t
 *
de¡
,

193 
ušt16_t
 
by‹s
);

195 
OTGD_FS_S‘EPStus
(
USB_OTG_EP
 *
•
, 
ušt32_t
 
Stus
);

196 
OTGD_FS_S‘RemÙeWakeup
();

197 
OTGD_FS_Re£tRemÙeWakeup
();

	@libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_dev.h

17 #iâdeà
__OTG_DEV_H__


18 
	#__OTG_DEV_H__


	)

20 #ifdeà
STM32F10X_CL


23 
	~"¡m32f10x.h
"

24 
	~"usb_ty³.h
"

30 
	#OTG_DEV_EP_TYPE_CONTROL
 0

	)

31 
	#OTG_DEV_EP_TYPE_ISOC
 1

	)

32 
	#OTG_DEV_EP_TYPE_BULK
 2

	)

33 
	#OTG_DEV_EP_TYPE_INT
 3

	)

36 
	#EP0_OUT
 0x00

	)

37 
	#EP0_IN
 0x80

	)

38 
	#EP1_OUT
 0x01

	)

39 
	#EP1_IN
 0x81

	)

40 
	#EP2_OUT
 0x02

	)

41 
	#EP2_IN
 0x82

	)

42 
	#EP3_OUT
 0x03

	)

43 
	#EP3_IN
 0x83

	)

48 
	#ENDP0
 ((
ušt8_t
)0)

	)

49 
	#ENDP1
 ((
ušt8_t
)1)

	)

50 
	#ENDP2
 ((
ušt8_t
)2)

	)

51 
	#ENDP3
 ((
ušt8_t
)3)

	)

52 
	#ENDP4
 ((
ušt8_t
)4)

	)

53 
	#ENDP5
 ((
ušt8_t
)5)

	)

54 
	#ENDP6
 ((
ušt8_t
)6)

	)

55 
	#ENDP7
 ((
ušt8_t
)7)

	)

58 
	#EP_TX_DIS
 
DEV_EP_TX_DIS
è

	)

59 
	#EP_TX_STALL
 
DEV_EP_TX_STALL


	)

60 
	#EP_TX_NAK
 
DEV_EP_TX_NAK


	)

61 
	#EP_TX_VALID
 
DEV_EP_TX_VALID


	)

64 
	#EP_RX_DIS
 
DEV_EP_RX_DIS


	)

65 
	#EP_RX_STALL
 
DEV_EP_RX_STALL


	)

66 
	#EP_RX_NAK
 
DEV_EP_RX_NAK


	)

67 
	#EP_RX_VALID
 
DEV_EP_RX_VALID


	)

71 
	#_G‘EPTxStus
(
bEpNum
è((
ušt16_t
)
	`OTG_DEV_G‘EPTxStus
(bEpNum))

	)

72 
	#_G‘EPRxStus
(
bEpNum
è((
ušt16_t
)
	`OTG_DEV_G‘EPRxStus
(bEpNum))

	)

74 
	#_S‘EPTxStus
(
bEpNum
,
wS‹
è(
	`OTG_DEV_S‘EPTxStus
(bEpNum, wS‹))

	)

75 
	#_S‘EPRxStus
(
bEpNum
,
wS‹
è(
	`OTG_DEV_S‘EPRxStus
(bEpNum, wS‹))

	)

77 
	#_S‘EPTxV®id
(
bEpNum
è(
	`OTG_DEV_S‘EPTxStus
(bEpNum, 
EP_TX_VALID
))

	)

78 
	#_S‘EPRxV®id
(
bEpNum
è(
	`OTG_DEV_S‘EPRxStus
(bEpNum, 
EP_RX_VALID
))

	)

80 
	#_G‘TxSÎStus
(
bEpNum
è(
	`OTG_DEV_G‘EPTxStus
(bEpNumè=ğ
EP_TX_STALL
)

	)

81 
	#_G‘RxSÎStus
(
bEpNum
è(
	`OTG_DEV_G‘EPRxStus
(bEpNumè=ğ
EP_RX_STALL
)

	)

84 
	#OTGD_FS_DEVICE_RESET
 
Deviû_Prİ”ty
.
	`Re£t
()

	)

89 
OTG_DEV_In™
();

90 
OTG_DEV_EP_In™
(
ušt8_t
 
bEpAdd
, ušt8_ˆ
bEpTy³
, 
ušt16_t
 
wEpMaxPackSize
);

92 
OTG_DEV_S‘EPRxStus
(
ušt8_t
 
bE²um
, 
ušt32_t
 
¡©us
);

93 
OTG_DEV_S‘EPTxStus
(
ušt8_t
 
bE²um
, 
ušt32_t
 
¡©us
);

94 
ušt32_t
 
OTG_DEV_G‘EPRxStus
(
ušt8_t
 
bE²um
);

95 
ušt32_t
 
OTG_DEV_G‘EPTxStus
(
ušt8_t
 
bE²um
);

97 
USB_DevDiscÚÃù
();

98 
USB_DevCÚÃù
();

102 
S‘EPTxStus
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wS‹
);

103 
S‘EPRxStus
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wS‹
);

104 
ušt16_t
 
G‘EPTxStus
(
ušt8_t
 
bEpNum
);

105 
ušt16_t
 
G‘EPRxStus
(
ušt8_t
 
bEpNum
);

106 
S‘EPTxV®id
(
ušt8_t
 
bEpNum
);

107 
S‘EPRxV®id
(
ušt8_t
 
bEpNum
);

108 
ušt16_t
 
G‘TxSÎStus
(
ušt8_t
 
bEpNum
);

109 
ušt16_t
 
G‘RxSÎStus
(
ušt8_t
 
bEpNum
);

110 
S‘EPTxCouÁ
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wCouÁ
);

111 
S‘EPRxCouÁ
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wCouÁ
);

113 
ušt16_t
 
ToWÜd
(
ušt8_t
, uint8_t);

114 
ušt16_t
 
By‹Sw­
(uint16_t);

	@libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_int.h

17 #iâdeà
__USB_INT_H


18 
	#__USB_INT_H


	)

26 #ifdeà
STM32F10X_CL


29 
ušt32_t
 
OTGD_FS_HªdË_Sof_ISR
();

30 
ušt32_t
 
OTGD_FS_HªdË_RxStusQueueLev–_ISR
();

31 
ušt32_t
 
OTGD_FS_HªdË_GInNakEff_ISR
();

32 
ušt32_t
 
OTGD_FS_HªdË_GOutNakEff_ISR
();

33 
ušt32_t
 
OTGD_FS_HªdË_E¬lySu¥’d_ISR
();

34 
ušt32_t
 
OTGD_FS_HªdË_USBSu¥’d_ISR
();

35 
ušt32_t
 
OTGD_FS_HªdË_UsbRe£t_ISR
();

36 
ušt32_t
 
OTGD_FS_HªdË_EnumDÚe_ISR
();

37 
ušt32_t
 
OTGD_FS_HªdË_IsoOutDrİ_ISR
();

38 
ušt32_t
 
OTGD_FS_HªdË_EOPF_ISR
();

39 
ušt32_t
 
OTGD_FS_HªdË_EPMism©ch_ISR
();

40 
ušt32_t
 
OTGD_FS_HªdË_InEP_ISR
();

41 
ušt32_t
 
OTGD_FS_HªdË_OutEP_ISR
();

42 
ušt32_t
 
OTGD_FS_HªdË_Incom¶IsoIn_ISR
();

43 
ušt32_t
 
OTGD_FS_HªdË_Incom¶IsoOut_ISR
();

44 
ušt32_t
 
OTGD_FS_HªdË_Wakeup_ISR
();

	@libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_pcd.h

17 #iâdeà
__USB_OTG_PCD_H__


18 
	#__USB_OTG_PCD_H__


	)

20 
	~"Ùgd_fs_»gs.h
"

22 
	#MAX_EP0_SIZE
 0x40

	)

23 
	#MAX_PACKET_SIZE
 0x400

	)

26 
	#USB_ENDPOINT_XFER_CONTROL
 0

	)

27 
	#USB_ENDPOINT_XFER_ISOC
 1

	)

28 
	#USB_ENDPOINT_XFER_BULK
 2

	)

29 
	#USB_ENDPOINT_XFER_INT
 3

	)

30 
	#USB_ENDPOINT_XFERTYPE_MASK
 3

	)

36 
	eusb_deviû_¥“d
 {

37 
	mUSB_SPEED_UNKNOWN
 = 0,

38 
	mUSB_SPEED_LOW
, 
	mUSB_SPEED_FULL
,

39 
	mUSB_SPEED_HIGH


44 
	susb_•_desütÜ


46 
ušt8_t
 
	mbL’gth
;

47 
ušt8_t
 
	mbDesütÜTy³
;

48 
ušt8_t
 
	mbEndpoštAdd»ss
;

49 
ušt8_t
 
	mbmA‰ribu‹s
;

50 
ušt16_t
 
	mwMaxPack‘Size
;

51 
ušt8_t
 
	mbIÁ”v®
;

53 
	tEP_DESCRIPTOR
 , *
	tPEP_DESCRIPTOR
;

57 
	sUSB_OTG_USBF


60 
USB_OTG_EP
 
	m•0
;

61 
USB_OTG_EP
 
	mš_•
[ 
NUM_TX_FIFOS
 - 1];

62 
USB_OTG_EP
 
	mout_•
[ 
NUM_TX_FIFOS
 - 1];

64 
	tUSB_OTG_PCD_DEV
 , *
	tUSB_OTG_PCD_PDEV
;

68 
PCD_In™
();

69 
PCD_DevCÚÃù
 ();

70 
PCD_DevDiscÚÃù
 ();

71 
PCD_EP_S‘Add»ss
 (
ušt8_t
 
add»ss
);

72 
ušt32_t
 
PCD_EP_O³n
(
EP_DESCRIPTOR
 *
•desc
);

73 
ušt32_t
 
PCD_EP_Clo£
 ( 
ušt8_t
 
•_addr
);

74 
ušt32_t
 
PCD_EP_R—d
 ( 
ušt8_t
 
•_addr
,

75 
ušt8_t
 *
pbuf
,

76 
ušt32_t
 
buf_Ën
);

77 
ušt32_t
 
PCD_EP_Wr™e
 ( 
ušt8_t
 
•_addr
,

78 
ušt8_t
 *
pbuf
,

79 
ušt32_t
 
buf_Ën
);

80 
ušt32_t
 
PCD_EP_SÎ
 (
ušt8_t
 
•num
);

81 
ušt32_t
 
PCD_EP_CÌSÎ
 (
ušt8_t
 
•num
);

82 
ušt32_t
 
PCD_EP_Flush
 (
ušt8_t
 
•num
);

83 
ušt32_t
 
PCD_HªdË_ISR
();

85 
USB_OTG_EP
* 
PCD_G‘OutEP
(
ušt32_t
 
•_num
) ;

86 
USB_OTG_EP
* 
PCD_G‘InEP
(
ušt32_t
 
•_num
);

87 
PCD_EP0_OutS¹
();

	@libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_regs.h

16 #iâdeà
__USB_OTG_REGS_H__


17 
	#__USB_OTG_REGS_H__


	)

19 #ifdeà
STM32F10X_CL


21 
	~"¡m32f10x.h
"

22 
	~"usb_ty³.h
"

24 
	#USB_OTG_FS_BASE_ADDR
 0x50000000

	)

26 
	#USB_OTG_CORE_GLOBAL_REGS_OFFSET
 0x0000

	)

27 
	#USB_OTG_DEV_GLOBAL_REG_OFFSET
 0x0800

	)

28 
	#USB_OTG_DEV_IN_EP_REG_OFFSET
 0x0900

	)

29 
	#USB_OTG_EP_REG_OFFSET
 0x0020

	)

30 
	#USB_OTG_DEV_OUT_EP_REG_OFFSET
 0x0B00

	)

31 
	#USB_OTG_PCGCCTL_OFFSET
 0x0E00

	)

32 
	#USB_OTG_DATA_FIFO_OFFSET
 0x1000

	)

33 
	#USB_OTG_DATA_FIFO_SIZE
 0x1000

	)

35 
	#NUM_TX_FIFOS
 4

	)

41 
	s_USB_OTG_GREGS


44 
__IO
 
ušt32_t
 
	mGOTGCTL
;

45 
__IO
 
ušt32_t
 
	mGOTGINT
;

46 
__IO
 
ušt32_t
 
	mGAHBCFG
;

47 
__IO
 
ušt32_t
 
	mGUSBCFG
;

48 
__IO
 
ušt32_t
 
	mGRSTCTL
;

49 
__IO
 
ušt32_t
 
	mGINTSTS
;

50 
__IO
 
ušt32_t
 
	mGINTMSK
;

51 
__IO
 
ušt32_t
 
	mGRXSTSR
;

52 
__IO
 
ušt32_t
 
	mGRXSTSP
;

53 
__IO
 
ušt32_t
 
	mGRXFSIZ
;

54 
__IO
 
ušt32_t
 
	mDIEPTXF0
;

55 
__IO
 
ušt32_t
 
	mHNPTXSTS
;

56 
ušt32_t
 
	mRe£rved30
[2];

57 
__IO
 
ušt32_t
 
	mGCCFG
;

58 
__IO
 
ušt32_t
 
	mCID
;

59 
ušt32_t
 
	m»£rved
[48];

60 
__IO
 
ušt32_t
 
	mHPTXFSIZ
;

61 
__IO
 
ušt32_t
 
	mDIEPTXFx
[
NUM_TX_FIFOS
 - 1];

64 
	tUSB_OTG_GREGS
;

74 
	s_USB_OTG_DEV


77 
__IO
 
ušt32_t
 
	mDCFG
;

78 
__IO
 
ušt32_t
 
	mDCTL
;

79 
__IO
 
ušt32_t
 
	mDSTS
;

80 
ušt32_t
 
	m»£rvedC
;

81 
__IO
 
ušt32_t
 
	mDIEPMSK
;

82 
__IO
 
ušt32_t
 
	mDOEPMSK
;

83 
__IO
 
ušt32_t
 
	mDAINT
;

84 
__IO
 
ušt32_t
 
	mDAINTMSK
;

85 
ušt32_t
 
	mRe£rved20
[2];

86 
__IO
 
ušt32_t
 
	mDVBUSDIS
;

87 
__IO
 
ušt32_t
 
	mDVBUSPULSE
;

88 
__IO
 
ušt32_t
 
	mRe£rved30
;

89 
__IO
 
ušt32_t
 
	mDIEPEMPMSK
;

92 
	tUSB_OTG_DEV
;

99 
	s_USB_OTG_DINEPS


101 
__IO
 
ušt32_t
 
	mDIEPCTLx
;

102 
ušt32_t
 
	m»£rved04
;

103 
__IO
 
ušt32_t
 
	mDIEPINTx
;

104 
ušt32_t
 
	m»£rved0C
;

105 
__IO
 
ušt32_t
 
	mDIEPTSIZx
;

106 
ušt32_t
 
	m»£rved14
;

107 
__IO
 
ušt32_t
 
	mDTXFSTSx
;

108 
ušt32_t
 
	m»£rved18
;

111 
	tUSB_OTG_DINEPS
;

120 
	s_USB_OTG_DOUTEPS


122 
__IO
 
ušt32_t
 
	mDOEPCTLx
;

123 
ušt32_t
 
	m»£rved04
;

124 
__IO
 
ušt32_t
 
	mDOEPINTx
;

125 
ušt32_t
 
	m»£rved0C
;

126 
__IO
 
ušt32_t
 
	mDOEPTSIZx
;

127 
__IO
 
ušt32_t
 
	mRe£rved14
[3];

129 
	tUSB_OTG_DOUTEPS
;

138 
	sUSB_OTG_USB_OTG_FS_REGS


140 
USB_OTG_GREGS
 *
	mGREGS
;

141 
USB_OTG_DEV
 *
	mDEV
;

142 
USB_OTG_DINEPS
 *
	mDINEPS
[
NUM_TX_FIFOS
];

143 
USB_OTG_DOUTEPS
 *
	mDOUTEPS
[
NUM_TX_FIFOS
];

144 
__IO
 
ušt32_t
 *
	mFIFO
[
NUM_TX_FIFOS
];

145 
__IO
 
ušt32_t
 *
	mPCGCCTL
;

148 
	tUSB_OTG_CORE_REGS
 , *
	tpUSB_OTG_CORE_REGS
;

150 
	u_USB_OTG_GAHBCFG_Ty³Def


152 
ušt32_t
 
	md32
;

155 
ušt32_t
 
	mgštmsk
 :

157 
ušt32_t
 
	m»£rved1
 :

159 
ušt32_t
 
	mtxãm¶vl
 :

161 
ušt32_t
 
	m»£rved8_31
 :

164 
	mb
;

166 
	tUSB_OTG_GAHBCFG_Ty³Def
;

169 
	u_USB_OTG_GUSBCFG_Ty³Def


171 
ušt32_t
 
	md32
;

174 
ušt32_t
 
	mtoutÿl
 :

176 
ušt32_t
 
	mRe£rved3_5
 :

178 
ušt32_t
 
	mphy£l
 :

180 
ušt32_t
 
	mRe£rved7
 :

182 
ušt32_t
 
	m¤pÿp
 :

184 
ušt32_t
 
	mhÅÿp
 :

186 
ušt32_t
 
	musbŒdtim
 :

188 
ušt32_t
 
	m»£rved15_30
 :

190 
ušt32_t
 
	mfÜû_ho¡
 :

192 
ušt32_t
 
	mfÜû_dev
 :

194 
ušt32_t
 
	mcÜru±_tx
 :

197 
	mb
;

198 } 
	tUSB_OTG_GUSBCFG_Ty³Def
;

201 
	u_USB_OTG_GRSTCTL_Ty³Def


203 
ušt32_t
 
	md32
;

206 
ušt32_t
 
	mcsár¡
 :

208 
ušt32_t
 
	mhsár¡
 :

210 
ušt32_t
 
	mh¡äm
 :

212 
ušt32_t
 
	m»£rved3
 :

214 
ušt32_t
 
	mrxfæsh
 :

216 
ušt32_t
 
	mtxfæsh
 :

218 
ušt32_t
 
	mtxâum
 :

220 
ušt32_t
 
	m»£rved11_30
 :

222 
ušt32_t
 
	mahbidË
 :

225 
	mb
;

226 } 
	tUSB_OTG_GRSTCTL_Ty³Def
;

229 
	u_USB_OTG_GINTMSK_Ty³Def


231 
ušt32_t
 
	md32
;

234 
ušt32_t
 
	m»£rved0
 :

236 
ušt32_t
 
	mmodemism©ch
 :

238 
ušt32_t
 
	mÙgšŒ
 :

240 
ušt32_t
 
	msofšŒ
 :

242 
ušt32_t
 
	mrx¡sqlvl
 :

244 
ušt32_t
 
	m»£rved5
 :

246 
ušt32_t
 
	mgšÇkeff
 :

248 
ušt32_t
 
	mgouŠakeff
 :

250 
ušt32_t
 
	m»£rved8_9
 :

252 
ušt32_t
 
	m”lysu¥’d
 :

254 
ušt32_t
 
	musbsu¥’d
 :

256 
ušt32_t
 
	musb»£t
 :

258 
ušt32_t
 
	m’umdÚe
 :

260 
ušt32_t
 
	misooutdrİ
 :

262 
ušt32_t
 
	meİäame
 :

264 
ušt32_t
 
	m»£rved16
 :

266 
ušt32_t
 
	m•mism©ch
 :

268 
ušt32_t
 
	mš•šŒ
 :

270 
ušt32_t
 
	mou‹pšŒ
 :

272 
ušt32_t
 
	mšcom¶isoš
 :

274 
ušt32_t
 
	mšcom¶isoout
 :

276 
ušt32_t
 
	m»£rved22_23
 :

278 
ušt32_t
 
	mpÜtšŒ
 :

280 
ušt32_t
 
	mhcšŒ
 :

282 
ušt32_t
 
	m±xãm±y
 :

284 
ušt32_t
 
	m»£rved27
 :

286 
ušt32_t
 
	mcÚid¡schng
 :

288 
ušt32_t
 
	mdiscÚÃù
 :

290 
ušt32_t
 
	m£s¤eqšŒ
 :

292 
ušt32_t
 
	mwkupšŒ
 :

295 
	mb
;

296 } 
	tUSB_OTG_GINTMSK_Ty³Def
;

301 
	u_USB_OTG_GINTSTS_Ty³Def


303 
ušt32_t
 
	md32
;

306 
ušt32_t
 
	mcurmode
 :

308 
ušt32_t
 
	mmodemism©ch
 :

310 
ušt32_t
 
	mÙgšŒ
 :

312 
ušt32_t
 
	msofšŒ
 :

314 
ušt32_t
 
	mrx¡sqlvl
 :

316 
ušt32_t
 
	m»£rved5
 :

318 
ušt32_t
 
	mgšÇkeff
 :

320 
ušt32_t
 
	mgouŠakeff
 :

322 
ušt32_t
 
	m»£rved8_9
 :

324 
ušt32_t
 
	m”lysu¥’d
 :

326 
ušt32_t
 
	musbsu¥’d
 :

328 
ušt32_t
 
	musb»£t
 :

330 
ušt32_t
 
	m’umdÚe
 :

332 
ušt32_t
 
	misooutdrİ
 :

334 
ušt32_t
 
	meİäame
 :

336 
ušt32_t
 
	mRe£rved16_17
 :

338 
ušt32_t
 
	mš•št
:

340 
ušt32_t
 
	mou‹pšŒ
 :

342 
ušt32_t
 
	mšcom¶isoš
 :

344 
ušt32_t
 
	mšcom¶isoout
 :

346 
ušt32_t
 
	m»£rved22_23
 :

348 
ušt32_t
 
	mpÜtšŒ
 :

350 
ušt32_t
 
	mhcšŒ
 :

352 
ušt32_t
 
	m±xãm±y
 :

354 
ušt32_t
 
	m»£rved27
 :

356 
ušt32_t
 
	mcÚid¡schng
 :

358 
ušt32_t
 
	mdiscÚÃù
 :

360 
ušt32_t
 
	m£s¤eqšŒ
 :

362 
ušt32_t
 
	mwkupšŒ
 :

365 
	mb
;

366 } 
	tUSB_OTG_GINTSTS_Ty³Def
;

369 
	u_USB_OTG_GRXSTSP_Ty³Def


372 
ušt32_t
 
	md32
;

375 
ušt32_t
 
	m•num
 :

377 
ušt32_t
 
	mbút
 :

379 
ušt32_t
 
	mdpid
 :

381 
ušt32_t
 
	mpkt¡s
 :

383 
ušt32_t
 
	mämnum
 :

385 
ušt32_t
 
	m»£rved
 :

388 
	mb
;

389 } 
	tUSB_OTG_GRXSTSP_Ty³Def
;

393 
	u_USB_OTG_FIFOSIZ_Ty³Def


395 
ušt32_t
 
	md32
;

398 
ušt32_t
 
	m¡¬ddr
 :

400 
ušt32_t
 
	md•th
 :

403 
	mb
;

404 } 
	tUSB_OTG_FIFOSIZ_Ty³Def
;

408 
	u_USB_OTG_DTXFSTS_Ty³Def


410 
ušt32_t
 
	md32
;

413 
ušt32_t
 
	mtxf¥ÿva
 :

415 
ušt32_t
 
	m»£rved
 :

418 
	mb
;

419 } 
	tUSB_OTG_DTXFSTS_Ty³Def
;

423 
	u_USB_OTG_GCCFG_Ty³Def


426 
ušt32_t
 
	md32
;

430 
ušt32_t
 
	m»£rved0
 :

432 
ušt32_t
 
	mpwdn
 :

434 
ušt32_t
 
	m»£rved17
 :

436 
ušt32_t
 
	mvbus£nsšgA
 :

438 
ušt32_t
 
	mvbus£nsšgB
 :

440 
ušt32_t
 
	mSOFou‹n
 :

442 
ušt32_t
 
	m»£rved21
 :

445 
	mb
;

446 } 
	tUSB_OTG_GCCFG_Ty³Def
;

450 
	u_USB_OTG_DCFG_Ty³Def


453 
ušt32_t
 
	md32
;

456 
ušt32_t
 
	mdev¥d
 :

458 
ušt32_t
 
	mnz¡southshk
 :

460 
ušt32_t
 
	m»£rved3
 :

462 
ušt32_t
 
	mdevaddr
 :

464 
ušt32_t
 
	m³räšt
 :

466 
ušt32_t
 
	m»£rved13_31
 :

469 
	mb
;

470 } 
	tUSB_OTG_DCFG_Ty³Def
;

474 
	u_USB_OTG_DCTL_Ty³Def


477 
ušt32_t
 
	md32
;

480 
ušt32_t
 
	mrmtwkupsig
 :

482 
ušt32_t
 
	msádiscÚ
 :

484 
ušt32_t
 
	mgÅšÇk¡s
 :

486 
ušt32_t
 
	mgouŠak¡s
 :

488 
ušt32_t
 
	mt¡ùl
 :

490 
ušt32_t
 
	msgÅšÇk
 :

492 
ušt32_t
 
	mcgÅšÇk
 :

494 
ušt32_t
 
	msgouŠak
 :

496 
ušt32_t
 
	mcgouŠak
 :

498 
ušt32_t
 
	mpwrÚ´gdÚe
 :

500 
ušt32_t
 
	m»£rved
 :

503 
	mb
;

504 } 
	tUSB_OTG_DCTL_Ty³Def
;

507 
	u_USB_OTG_DSTS_Ty³Def


510 
ušt32_t
 
	md32
;

513 
ušt32_t
 
	msu¥¡s
 :

515 
ušt32_t
 
	m’um¥d
 :

517 
ušt32_t
 
	m”¹iû¼
 :

519 
ušt32_t
 
	m»£rved4_7
:

521 
ušt32_t
 
	msofâ
 :

523 
ušt32_t
 
	m»£rved22_31
 :

526 
	mb
;

527 } 
	tUSB_OTG_DSTS_Ty³Def
;

531 
	u_USB_OTG_DIEPINTx_Ty³Def


534 
ušt32_t
 
	md32
;

537 
ušt32_t
 
	mxãrcom¶
 :

539 
ušt32_t
 
	m•dis
 :

541 
ušt32_t
 
	mRe£rved2
 :

543 
ušt32_t
 
	mtimeout
 :

545 
ušt32_t
 
	mštktxãmp
 :

547 
ušt32_t
 
	m»£rved5
 :

549 
ušt32_t
 
	mš•Çkeff
 :

551 
ušt32_t
 
	mtxãm±y
 :

553 
ušt32_t
 
	m»£rved08_31
 :

556 
	mb
;

557 } 
	tUSB_OTG_DIEPINTx_Ty³Def
;

560 
_USB_OTG_DIEPINTx_Ty³Def
 
	tUSB_OTG_DIEPMSKx_Ty³Def
;

563 
	u_USB_OTG_DOEPINTx_Ty³Def


566 
ušt32_t
 
	md32
;

569 
ušt32_t
 
	mxãrcom¶
 :

571 
ušt32_t
 
	m•dis
 :

573 
ušt32_t
 
	m»£rved2
 :

575 
ušt32_t
 
	m£tup
 :

577 
ušt32_t
 
	mou‰ok’•dis
 :

579 
ušt32_t
 
	m»£rved5
 :

581 
ušt32_t
 
	mb2b£tup
 :

583 
ušt32_t
 
	m»£rved07_31
 :

586 
	mb
;

587 } 
	tUSB_OTG_DOEPINTx_Ty³Def
;

590 
_USB_OTG_DOEPINTx_Ty³Def
 
	tUSB_OTG_DOEPMSKx_Ty³Def
;

593 
	u_USB_OTG_DAINT_Ty³Def


596 
ušt32_t
 
	md32
;

599 
ušt32_t
 
	mš
 :

601 
ušt32_t
 
	mout
 :

604 
	m•
;

605 } 
	tUSB_OTG_DAINT_Ty³Def
;

608 
	u_USB_OTG_DEPCTLx_Ty³Def


611 
ušt32_t
 
	md32
;

614 
ušt32_t
 
	mmps
 :

616 
ušt32_t
 
	mRe£rved11_14
 :

618 
ušt32_t
 
	musbaù•
 :

620 
ušt32_t
 
	mdpid
 :

622 
ušt32_t
 
	mÇk¡s
 :

624 
ušt32_t
 
	m•ty³
 :

626 
ušt32_t
 
	mRe£rved20
 :

628 
ušt32_t
 
	m¡®l
 :

630 
ušt32_t
 
	mtxâum
 :

632 
ušt32_t
 
	múak
 :

634 
ušt32_t
 
	m¢ak
 :

636 
ušt32_t
 
	m£td0pid
 :

638 
ušt32_t
 
	m£toddäm
 :

640 
ušt32_t
 
	m•dis
 :

642 
ušt32_t
 
	m•’a
 :

645 
	mb
;

646 } 
	tUSB_OTG_DEPCTLx_Ty³Def
;

650 
	u_OTG_FS_DEPTSIZx_Ty³Def


653 
ušt32_t
 
	md32
;

656 
ušt32_t
 
	mxãrsize
 :

658 
ušt32_t
 
	mpktút
 :

660 
ušt32_t
 
	mmcouÁ
 :

662 
ušt32_t
 
	m»£rved
 :

665 
	mb
;

667 
	tOTG_FS_DEPTSIZx_Ty³Def
;

671 
	u_USB_OTG_DOEPTSIZ0_Ty³Def


674 
ušt32_t
 
	md32
;

677 
ušt32_t
 
	mxãrsize
 :

679 
ušt32_t
 
	m»£rved7_18
 :

681 
ušt32_t
 
	mpktút
 :

683 
ušt32_t
 
	m»£rved20_28
 :

685 
ušt32_t
 
	msupút
 :

687 
ušt32_t
 
	m»£rved31
;

689 
	mb
;

690 } 
	tUSB_OTG_DOEPTSIZ0_Ty³Def
;

694 
	u_OTG_FS_PCGCCTL_Ty³Def


696 
ušt32_t
 
	md32
;

699 
ušt32_t
 
	m¡İpşk
 :

701 
ušt32_t
 
	mg©ehşk
 :

703 
ušt32_t
 
	m»£rved3
 :

706 
	mb
;

707 } 
	tOTG_FS_PCGCCTL_Ty³Def
;

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_core.h

17 #iâdeà
__USB_CORE_H


18 
	#__USB_CORE_H


	)

22 
	e_CONTROL_STATE


24 
	mWAIT_SETUP
,

25 
	mSETTING_UP
,

26 
	mIN_DATA
,

27 
	mOUT_DATA
,

28 
	mLAST_IN_DATA
,

29 
	mLAST_OUT_DATA
,

30 
	mWAIT_STATUS_IN
,

31 
	mWAIT_STATUS_OUT
,

32 
	mSTALLED
,

33 
	mPAUSE


34 } 
	tCONTROL_STATE
;

36 
	sOÃDesütÜ


38 
ušt8_t
 *
	mDesütÜ
;

39 
ušt16_t
 
	mDesütÜ_Size
;

41 
	tONE_DESCRIPTOR
, *
	tPONE_DESCRIPTOR
;

45 
	e_RESULT


47 
	mUSB_SUCCESS
 = 0,

48 
	mUSB_ERROR
,

49 
	mUSB_UNSUPPORT
,

50 
	mUSB_NOT_READY


52 } 
	tRESULT
;

56 
	s_ENDPOINT_INFO


80 
ušt16_t
 
	mUsb_wL’gth
;

81 
ušt16_t
 
	mUsb_wOff£t
;

82 
ušt16_t
 
	mPack‘Size
;

83 
	mušt8_t
 *(*
	mCİyD©a
)(
ušt16_t
 
	mL’gth
);

84 }
	tENDPOINT_INFO
;

88 
	s_DEVICE


90 
ušt8_t
 
	mTÙ®_Endpošt
;

91 
ušt8_t
 
	mTÙ®_CÚfigu¿tiÚ
;

93 
	tDEVICE
;

97 
ušt16_t
 
	mw
;

98 
	sBW


100 
ušt8_t
 
	mbb1
;

101 
ušt8_t
 
	mbb0
;

103 
	mbw
;

104 } 
	tušt16_t_ušt8_t
;

106 
	s_DEVICE_INFO


108 
ušt8_t
 
	mUSBbmReque¡Ty³
;

109 
ušt8_t
 
	mUSBbReque¡
;

110 
ušt16_t_ušt8_t
 
	mUSBwV®ues
;

111 
ušt16_t_ušt8_t
 
	mUSBwIndexs
;

112 
ušt16_t_ušt8_t
 
	mUSBwL’gths
;

114 
ušt8_t
 
	mCÚŒŞS‹
;

115 
ušt8_t
 
	mCu¼’t_F—tu»
;

116 
ušt8_t
 
	mCu¼’t_CÚfigu¿tiÚ
;

117 
ušt8_t
 
	mCu¼’t_IÁ”çû
;

118 
ušt8_t
 
	mCu¼’t_AÉ”Ç‹S‘tšg
;

121 
ENDPOINT_INFO
 
	mCŒl_Info
;

122 }
	tDEVICE_INFO
;

124 
	s_DEVICE_PROP


126 (*
	mIn™
)();

127 (*
	mRe£t
)();

130 (*
	mProûss_Stus_IN
)();

131 (*
	mProûss_Stus_OUT
)();

149 
RESULT
 (*
CÏss_D©a_S‘up
)(
ušt8_t
 
	mReque¡No
);

160 
RESULT
 (*
CÏss_NoD©a_S‘up
)(
ušt8_t
 
	mReque¡No
);

170 
RESULT
 (*
CÏss_G‘_IÁ”çû_S‘tšg
)(
ušt8_t
 
	mIÁ”çû
, ušt8_ˆ
	mAÉ”Ç‹S‘tšg
);

172 
	mušt8_t
* (*
	mG‘DeviûDesütÜ
)(
ušt16_t
 
	mL’gth
);

173 
	mušt8_t
* (*
	mG‘CÚfigDesütÜ
)(
ušt16_t
 
	mL’gth
);

174 
	mušt8_t
* (*
	mG‘SŒšgDesütÜ
)(
ušt16_t
 
	mL’gth
);

178 * 
	mRxEP_bufãr
;

180 
ušt8_t
 
	mMaxPack‘Size
;

182 }
	tDEVICE_PROP
;

184 
	s_USER_STANDARD_REQUESTS


186 (*
	mU£r_G‘CÚfigu¿tiÚ
)();

187 (*
	mU£r_S‘CÚfigu¿tiÚ
)();

188 (*
	mU£r_G‘IÁ”çû
)();

189 (*
	mU£r_S‘IÁ”çû
)();

190 (*
	mU£r_G‘Stus
)();

191 (*
	mU£r_CË¬F—tu»
)();

192 (*
	mU£r_S‘EndPoštF—tu»
)();

193 (*
	mU£r_S‘DeviûF—tu»
)();

194 (*
	mU£r_S‘DeviûAdd»ss
)();

196 
	tUSER_STANDARD_REQUESTS
;

199 
	#Ty³_Rec›Á
 (
pInfÜm©iÚ
->
USBbmReque¡Ty³
 & (
REQUEST_TYPE
 | 
RECIPIENT
))

	)

201 
	#Usb_rL’gth
 
Usb_wL’gth


	)

202 
	#Usb_rOff£t
 
Usb_wOff£t


	)

204 
	#USBwV®ue
 
USBwV®ues
.
w


	)

205 
	#USBwV®ue0
 
USBwV®ues
.
bw
.
bb0


	)

206 
	#USBwV®ue1
 
USBwV®ues
.
bw
.
bb1


	)

207 
	#USBwIndex
 
USBwIndexs
.
w


	)

208 
	#USBwIndex0
 
USBwIndexs
.
bw
.
bb0


	)

209 
	#USBwIndex1
 
USBwIndexs
.
bw
.
bb1


	)

210 
	#USBwL’gth
 
USBwL’gths
.
w


	)

211 
	#USBwL’gth0
 
USBwL’gths
.
bw
.
bb0


	)

212 
	#USBwL’gth1
 
USBwL’gths
.
bw
.
bb1


	)

216 
ušt8_t
 
S‘up0_Proûss
();

217 
ušt8_t
 
Po¡0_Proûss
();

218 
ušt8_t
 
Out0_Proûss
();

219 
ušt8_t
 
In0_Proûss
();

221 
RESULT
 
Snd¬d_S‘EndPoštF—tu»
();

222 
RESULT
 
Snd¬d_S‘DeviûF—tu»
();

224 
ušt8_t
 *
Snd¬d_G‘CÚfigu¿tiÚ
(
ušt16_t
 
L’gth
);

225 
RESULT
 
Snd¬d_S‘CÚfigu¿tiÚ
();

226 
ušt8_t
 *
Snd¬d_G‘IÁ”çû
(
ušt16_t
 
L’gth
);

227 
RESULT
 
Snd¬d_S‘IÁ”çû
();

228 
ušt8_t
 *
Snd¬d_G‘DesütÜD©a
(
ušt16_t
 
L’gth
, 
PONE_DESCRIPTOR
 
pDesc
);

230 
ušt8_t
 *
Snd¬d_G‘Stus
(
ušt16_t
 
L’gth
);

231 
RESULT
 
Snd¬d_CË¬F—tu»
();

232 
S‘DeviûAdd»ss
(
ušt8_t
);

233 
NOP_Proûss
();

235 
DEVICE_PROP
 
Deviû_Prİ”ty
;

236 
USER_STANDARD_REQUESTS
 
U£r_Snd¬d_Reque¡s
;

237 
DEVICE
 
Deviû_TabË
;

238 
DEVICE_INFO
 
Deviû_Info
;

241 
__IO
 
ušt16_t
 
SaveRS‹
;

242 
__IO
 
ušt16_t
 
SaveTS‹
;

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_def.h

17 #iâdeà
__USB_DEF_H


18 
	#__USB_DEF_H


	)

22 
	e_RECIPIENT_TYPE


24 
	mDEVICE_RECIPIENT
,

25 
	mINTERFACE_RECIPIENT
,

26 
	mENDPOINT_RECIPIENT
,

27 
	mOTHER_RECIPIENT


28 } 
	tRECIPIENT_TYPE
;

31 
	e_STANDARD_REQUESTS


33 
	mGET_STATUS
 = 0,

34 
	mCLEAR_FEATURE
,

35 
	mRESERVED1
,

36 
	mSET_FEATURE
,

37 
	mRESERVED2
,

38 
	mSET_ADDRESS
,

39 
	mGET_DESCRIPTOR
,

40 
	mSET_DESCRIPTOR
,

41 
	mGET_CONFIGURATION
,

42 
	mSET_CONFIGURATION
,

43 
	mGET_INTERFACE
,

44 
	mSET_INTERFACE
,

45 
	mTOTAL_sREQUEST
,

46 
	mSYNCH_FRAME
 = 12

47 } 
	tSTANDARD_REQUESTS
;

50 
	e_DESCRIPTOR_TYPE


52 
	mDEVICE_DESCRIPTOR
 = 1,

53 
	mCONFIG_DESCRIPTOR
,

54 
	mSTRING_DESCRIPTOR
,

55 
	mINTERFACE_DESCRIPTOR
,

56 
	mENDPOINT_DESCRIPTOR


57 } 
	tDESCRIPTOR_TYPE
;

60 
	e_FEATURE_SELECTOR


62 
	mENDPOINT_STALL
,

63 
	mDEVICE_REMOTE_WAKEUP


64 } 
	tFEATURE_SELECTOR
;

68 
	#REQUEST_TYPE
 0x60

	)

69 
	#STANDARD_REQUEST
 0x00

	)

70 
	#CLASS_REQUEST
 0x20

	)

71 
	#VENDOR_REQUEST
 0x40

	)

73 
	#RECIPIENT
 0x1F

	)

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_init.h

17 #iâdeà
__USB_INIT_H


18 
	#__USB_INIT_H


	)

25 
USB_In™
();

29 
ušt8_t
 
EPšdex
;

34 
DEVICE_INFO
* 
pInfÜm©iÚ
;

37 
DEVICE_PROP
* 
pPrİ”ty
;

42 
USER_STANDARD_REQUESTS
 *
pU£r_Snd¬d_Reque¡s
;

44 
ušt16_t
 
SaveS‹
 ;

45 
ušt16_t
 
wIÁ”ru±_Mask
;

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_int.h

18 #iâdeà
__USB_INT_H


19 
	#__USB_INT_H


	)

26 
CTR_LP
();

27 
CTR_HP
();

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_lib.h

17 #iâdeà
__USB_LIB_H


18 
	#__USB_LIB_H


	)

21 
	~"¡m32f4xx.h
"

23 
	~"usb_ty³.h
"

24 
	~"usb_»gs.h
"

25 
	~"usb_def.h
"

26 
	~"usb_cÜe.h
"

27 
	~"usb_š™.h
"

28 #iâdeà
STM32F10X_CL


29 
	~"usb_mem.h
"

30 
	~"usb_št.h
"

33 
	~"usb_s.h
"

35 #ifdeà
STM32F10X_CL


36 
	~"Ùgd_fs_ÿl.h
"

37 
	~"Ùgd_fs_pcd.h
"

38 
	~"Ùgd_fs_dev.h
"

39 
	~"Ùgd_fs_št.h
"

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_mem.h

17 #iâdeà
__USB_MEM_H


18 
	#__USB_MEM_H


	)

25 
U£rToPMABufãrCİy
(
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
);

26 
PMAToU£rBufãrCİy
(
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
);

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_regs.h

17 #iâdeà
__USB_REGS_H


18 
	#__USB_REGS_H


	)

20 #iâdeà
STM32F10X_CL


24 
	e_EP_DBUF_DIR


27 
	mEP_DBUF_ERR
,

28 
	mEP_DBUF_OUT
,

29 
	mEP_DBUF_IN


30 }
	tEP_DBUF_DIR
;

33 
	eEP_BUF_NUM


35 
	mEP_NOBUF
,

36 
	mEP_BUF0
,

37 
	mEP_BUF1


41 
	#RegBa£
 (0x40005C00Lè

	)

42 
	#PMAAddr
 (0x40006000Lè

	)

49 
	#CNTR
 ((
__IO
 *)(
RegBa£
 + 0x40))

	)

51 
	#ISTR
 ((
__IO
 *)(
RegBa£
 + 0x44))

	)

53 
	#FNR
 ((
__IO
 *)(
RegBa£
 + 0x48))

	)

55 
	#DADDR
 ((
__IO
 *)(
RegBa£
 + 0x4C))

	)

57 
	#BTABLE
 ((
__IO
 *)(
RegBa£
 + 0x50))

	)

61 
	#EP0REG
 ((
__IO
 *)(
RegBa£
)è

	)

64 
	#EP0_OUT
 ((
ušt8_t
)0x00)

	)

65 
	#EP0_IN
 ((
ušt8_t
)0x80)

	)

66 
	#EP1_OUT
 ((
ušt8_t
)0x01)

	)

67 
	#EP1_IN
 ((
ušt8_t
)0x81)

	)

68 
	#EP2_OUT
 ((
ušt8_t
)0x02)

	)

69 
	#EP2_IN
 ((
ušt8_t
)0x82)

	)

70 
	#EP3_OUT
 ((
ušt8_t
)0x03)

	)

71 
	#EP3_IN
 ((
ušt8_t
)0x83)

	)

72 
	#EP4_OUT
 ((
ušt8_t
)0x04)

	)

73 
	#EP4_IN
 ((
ušt8_t
)0x84)

	)

74 
	#EP5_OUT
 ((
ušt8_t
)0x05)

	)

75 
	#EP5_IN
 ((
ušt8_t
)0x85)

	)

76 
	#EP6_OUT
 ((
ušt8_t
)0x06)

	)

77 
	#EP6_IN
 ((
ušt8_t
)0x86)

	)

78 
	#EP7_OUT
 ((
ušt8_t
)0x07)

	)

79 
	#EP7_IN
 ((
ušt8_t
)0x87)

	)

82 
	#ENDP0
 ((
ušt8_t
)0)

	)

83 
	#ENDP1
 ((
ušt8_t
)1)

	)

84 
	#ENDP2
 ((
ušt8_t
)2)

	)

85 
	#ENDP3
 ((
ušt8_t
)3)

	)

86 
	#ENDP4
 ((
ušt8_t
)4)

	)

87 
	#ENDP5
 ((
ušt8_t
)5)

	)

88 
	#ENDP6
 ((
ušt8_t
)6)

	)

89 
	#ENDP7
 ((
ušt8_t
)7)

	)

94 
	#ISTR_CTR
 (0x8000è

	)

95 
	#ISTR_DOVR
 (0x4000è

	)

96 
	#ISTR_ERR
 (0x2000è

	)

97 
	#ISTR_WKUP
 (0x1000è

	)

98 
	#ISTR_SUSP
 (0x0800è

	)

99 
	#ISTR_RESET
 (0x0400è

	)

100 
	#ISTR_SOF
 (0x0200è

	)

101 
	#ISTR_ESOF
 (0x0100è

	)

104 
	#ISTR_DIR
 (0x0010è

	)

105 
	#ISTR_EP_ID
 (0x000Fè

	)

107 
	#CLR_CTR
 (~
ISTR_CTR
è

	)

108 
	#CLR_DOVR
 (~
ISTR_DOVR
è

	)

109 
	#CLR_ERR
 (~
ISTR_ERR
è

	)

110 
	#CLR_WKUP
 (~
ISTR_WKUP
è

	)

111 
	#CLR_SUSP
 (~
ISTR_SUSP
è

	)

112 
	#CLR_RESET
 (~
ISTR_RESET
è

	)

113 
	#CLR_SOF
 (~
ISTR_SOF
è

	)

114 
	#CLR_ESOF
 (~
ISTR_ESOF
è

	)

119 
	#CNTR_CTRM
 (0x8000è

	)

120 
	#CNTR_DOVRM
 (0x4000è

	)

121 
	#CNTR_ERRM
 (0x2000è

	)

122 
	#CNTR_WKUPM
 (0x1000è

	)

123 
	#CNTR_SUSPM
 (0x0800è

	)

124 
	#CNTR_RESETM
 (0x0400è

	)

125 
	#CNTR_SOFM
 (0x0200è

	)

126 
	#CNTR_ESOFM
 (0x0100è

	)

129 
	#CNTR_RESUME
 (0x0010è

	)

130 
	#CNTR_FSUSP
 (0x0008è

	)

131 
	#CNTR_LPMODE
 (0x0004è

	)

132 
	#CNTR_PDWN
 (0x0002è

	)

133 
	#CNTR_FRES
 (0x0001è

	)

138 
	#FNR_RXDP
 (0x8000è

	)

139 
	#FNR_RXDM
 (0x4000è

	)

140 
	#FNR_LCK
 (0x2000è

	)

141 
	#FNR_LSOF
 (0x1800è

	)

142 
	#FNR_FN
 (0x07FFè

	)

146 
	#DADDR_EF
 (0x80)

	)

147 
	#DADDR_ADD
 (0x7F)

	)

152 
	#EP_CTR_RX
 (0x8000è

	)

153 
	#EP_DTOG_RX
 (0x4000è

	)

154 
	#EPRX_STAT
 (0x3000è

	)

155 
	#EP_SETUP
 (0x0800è

	)

156 
	#EP_T_FIELD
 (0x0600è

	)

157 
	#EP_KIND
 (0x0100è

	)

158 
	#EP_CTR_TX
 (0x0080è

	)

159 
	#EP_DTOG_TX
 (0x0040è

	)

160 
	#EPTX_STAT
 (0x0030è

	)

161 
	#EPADDR_FIELD
 (0x000Fè

	)

164 
	#EPREG_MASK
 (
EP_CTR_RX
|
EP_SETUP
|
EP_T_FIELD
|
EP_KIND
|
EP_CTR_TX
|
EPADDR_FIELD
)

	)

167 
	#EP_TYPE_MASK
 (0x0600è

	)

168 
	#EP_BULK
 (0x0000è

	)

169 
	#EP_CONTROL
 (0x0200è

	)

170 
	#EP_ISOCHRONOUS
 (0x0400è

	)

171 
	#EP_INTERRUPT
 (0x0600è

	)

172 
	#EP_T_MASK
 (~
EP_T_FIELD
 & 
EPREG_MASK
)

	)

176 
	#EPKIND_MASK
 (~
EP_KIND
 & 
EPREG_MASK
)

	)

179 
	#EP_TX_DIS
 (0x0000è

	)

180 
	#EP_TX_STALL
 (0x0010è

	)

181 
	#EP_TX_NAK
 (0x0020è

	)

182 
	#EP_TX_VALID
 (0x0030è

	)

183 
	#EPTX_DTOG1
 (0x0010è

	)

184 
	#EPTX_DTOG2
 (0x0020è

	)

185 
	#EPTX_DTOGMASK
 (
EPTX_STAT
|
EPREG_MASK
)

	)

188 
	#EP_RX_DIS
 (0x0000è

	)

189 
	#EP_RX_STALL
 (0x1000è

	)

190 
	#EP_RX_NAK
 (0x2000è

	)

191 
	#EP_RX_VALID
 (0x3000è

	)

192 
	#EPRX_DTOG1
 (0x1000è

	)

193 
	#EPRX_DTOG2
 (0x2000è

	)

194 
	#EPRX_DTOGMASK
 (
EPRX_STAT
|
EPREG_MASK
)

	)

197 
	#_S‘CNTR
(
wRegV®ue
è(*
CNTR
 = (
ušt16_t
)wRegV®ue)

	)

200 
	#_S‘ISTR
(
wRegV®ue
è(*
ISTR
 = (
ušt16_t
)wRegV®ue)

	)

203 
	#_S‘DADDR
(
wRegV®ue
è(*
DADDR
 = (
ušt16_t
)wRegV®ue)

	)

206 
	#_S‘BTABLE
(
wRegV®ue
)(*
BTABLE
 = (
ušt16_t
)(wRegV®u& 0xFFF8))

	)

209 
	#_G‘CNTR
(è((
ušt16_t
è*
CNTR
)

	)

212 
	#_G‘ISTR
(è((
ušt16_t
è*
ISTR
)

	)

215 
	#_G‘FNR
(è((
ušt16_t
è*
FNR
)

	)

218 
	#_G‘DADDR
(è((
ušt16_t
è*
DADDR
)

	)

221 
	#_G‘BTABLE
(è((
ušt16_t
è*
BTABLE
)

	)

224 
	#_S‘ENDPOINT
(
bEpNum
,
wRegV®ue
è(*(
EP0REG
 + bEpNum)= \

225 (
ušt16_t
)
wRegV®ue
)

	)

228 
	#_G‘ENDPOINT
(
bEpNum
è((
ušt16_t
)(*(
EP0REG
 + bEpNum)))

	)

238 
	#_S‘EPTy³
(
bEpNum
,
wTy³
è(
	`_S‘ENDPOINT
(bEpNum,\

239 ((
	`_G‘ENDPOINT
(
bEpNum
è& 
EP_T_MASK
è| 
wTy³
 )))

	)

248 
	#_G‘EPTy³
(
bEpNum
è(
	`_G‘ENDPOINT
(bEpNumè& 
EP_T_FIELD
)

	)

258 
	#_S‘EPTxStus
(
bEpNum
,
wS‹
) {\

259 
ušt16_t
 
_wRegV®
; \

260 
_wRegV®
 = 
	`_G‘ENDPOINT
(
bEpNum
è& 
EPTX_DTOGMASK
;\

262 if((
EPTX_DTOG1
 & 
wS‹
)!= 0) \

263 
_wRegV®
 ^ğ
EPTX_DTOG1
; \

265 if((
EPTX_DTOG2
 & 
wS‹
)!= 0) \

266 
_wRegV®
 ^ğ
EPTX_DTOG2
; \

267 
	`_S‘ENDPOINT
(
bEpNum
, (
_wRegV®
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

268 }

	)

278 
	#_S‘EPRxStus
(
bEpNum
,
wS‹
) {\

279 
ušt16_t
 
_wRegV®
; \

281 
_wRegV®
 = 
	`_G‘ENDPOINT
(
bEpNum
è& 
EPRX_DTOGMASK
;\

283 if((
EPRX_DTOG1
 & 
wS‹
)!= 0) \

284 
_wRegV®
 ^ğ
EPRX_DTOG1
; \

286 if((
EPRX_DTOG2
 & 
wS‹
)!= 0) \

287 
_wRegV®
 ^ğ
EPRX_DTOG2
; \

288 
	`_S‘ENDPOINT
(
bEpNum
, (
_wRegV®
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

289 }

	)

300 
	#_S‘EPRxTxStus
(
bEpNum
,
wS‹rx
,
wS‹tx
) {\

301 
ušt32_t
 
_wRegV®
; \

303 
_wRegV®
 = 
	`_G‘ENDPOINT
(
bEpNum
è& (
EPRX_DTOGMASK
 |
EPTX_STAT
) ;\

305 if((
EPRX_DTOG1
 & 
wS‹rx
)!= 0) \

306 
_wRegV®
 ^ğ
EPRX_DTOG1
; \

308 if((
EPRX_DTOG2
 & 
wS‹rx
)!= 0) \

309 
_wRegV®
 ^ğ
EPRX_DTOG2
; \

311 if((
EPTX_DTOG1
 & 
wS‹tx
)!= 0) \

312 
_wRegV®
 ^ğ
EPTX_DTOG1
; \

314 if((
EPTX_DTOG2
 & 
wS‹tx
)!= 0) \

315 
_wRegV®
 ^ğ
EPTX_DTOG2
; \

316 
	`_S‘ENDPOINT
(
bEpNum
, 
_wRegV®
 | 
EP_CTR_RX
|
EP_CTR_TX
); \

317 }

	)

326 
	#_G‘EPTxStus
(
bEpNum
è((
ušt16_t
)
	`_G‘ENDPOINT
(bEpNumè& 
EPTX_STAT
)

	)

328 
	#_G‘EPRxStus
(
bEpNum
è((
ušt16_t
)
	`_G‘ENDPOINT
(bEpNumè& 
EPRX_STAT
)

	)

337 
	#_S‘EPTxV®id
(
bEpNum
è(
	`_S‘EPTxStus
(bEpNum, 
EP_TX_VALID
))

	)

339 
	#_S‘EPRxV®id
(
bEpNum
è(
	`_S‘EPRxStus
(bEpNum, 
EP_RX_VALID
))

	)

348 
	#_G‘TxSÎStus
(
bEpNum
è(
	`_G‘EPTxStus
(bEpNum) \

349 =ğ
EP_TX_STALL
)

	)

350 
	#_G‘RxSÎStus
(
bEpNum
è(
	`_G‘EPRxStus
(bEpNum) \

351 =ğ
EP_RX_STALL
)

	)

360 
	#_S‘EP_KIND
(
bEpNum
è(
	`_S‘ENDPOINT
(bEpNum, \

361 (
EP_CTR_RX
|
EP_CTR_TX
|((
	`_G‘ENDPOINT
(
bEpNum
è| 
EP_KIND
è& 
EPREG_MASK
))))

	)

362 
	#_CË¬EP_KIND
(
bEpNum
è(
	`_S‘ENDPOINT
(bEpNum, \

363 (
EP_CTR_RX
|
EP_CTR_TX
|(
	`_G‘ENDPOINT
(
bEpNum
è& 
EPKIND_MASK
))))

	)

372 
	#_S‘_Stus_Out
(
bEpNum
è
	`_S‘EP_KIND
(bEpNum)

	)

373 
	#_CË¬_Stus_Out
(
bEpNum
è
	`_CË¬EP_KIND
(bEpNum)

	)

382 
	#_S‘EPDoubËBuff
(
bEpNum
è
	`_S‘EP_KIND
(bEpNum)

	)

383 
	#_CË¬EPDoubËBuff
(
bEpNum
è
	`_CË¬EP_KIND
(bEpNum)

	)

392 
	#_CË¬EP_CTR_RX
(
bEpNum
è(
	`_S‘ENDPOINT
(bEpNum,\

393 
	`_G‘ENDPOINT
(
bEpNum
è& 0x7FFF & 
EPREG_MASK
))

	)

394 
	#_CË¬EP_CTR_TX
(
bEpNum
è(
	`_S‘ENDPOINT
(bEpNum,\

395 
	`_G‘ENDPOINT
(
bEpNum
è& 0xFF7F & 
EPREG_MASK
))

	)

404 
	#_ToggËDTOG_RX
(
bEpNum
è(
	`_S‘ENDPOINT
(bEpNum, \

405 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_RX
 | (
	`_G‘ENDPOINT
(
bEpNum
è& 
EPREG_MASK
)))

	)

406 
	#_ToggËDTOG_TX
(
bEpNum
è(
	`_S‘ENDPOINT
(bEpNum, \

407 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_TX
 | (
	`_G‘ENDPOINT
(
bEpNum
è& 
EPREG_MASK
)))

	)

416 
	#_CË¬DTOG_RX
(
bEpNum
èif((
	`_G‘ENDPOINT
(bEpNumè& 
EP_DTOG_RX
) != 0)\

417 
	`_ToggËDTOG_RX
(
bEpNum
)

	)

418 
	#_CË¬DTOG_TX
(
bEpNum
èif((
	`_G‘ENDPOINT
(bEpNumè& 
EP_DTOG_TX
) != 0)\

419 
	`_ToggËDTOG_TX
(
bEpNum
)

	)

428 
	#_S‘EPAdd»ss
(
bEpNum
,
bAddr
è
	`_S‘ENDPOINT
(bEpNum,\

429 
EP_CTR_RX
|
EP_CTR_TX
|(
	`_G‘ENDPOINT
(
bEpNum
è& 
EPREG_MASK
è| 
bAddr
)

	)

438 
	#_G‘EPAdd»ss
(
bEpNum
è((
ušt8_t
)(
	`_G‘ENDPOINT
(bEpNumè& 
EPADDR_FIELD
))

	)

440 
	#_pEPTxAddr
(
bEpNum
è((
ušt32_t
 *)((
	`_G‘BTABLE
()+bEpNum*8 )*2 + 
PMAAddr
))

	)

441 
	#_pEPTxCouÁ
(
bEpNum
è((
ušt32_t
 *)((
	`_G‘BTABLE
()+bEpNum*8+2)*2 + 
PMAAddr
))

	)

442 
	#_pEPRxAddr
(
bEpNum
è((
ušt32_t
 *)((
	`_G‘BTABLE
()+bEpNum*8+4)*2 + 
PMAAddr
))

	)

443 
	#_pEPRxCouÁ
(
bEpNum
è((
ušt32_t
 *)((
	`_G‘BTABLE
()+bEpNum*8+6)*2 + 
PMAAddr
))

	)

453 
	#_S‘EPTxAddr
(
bEpNum
,
wAddr
è(*
	`_pEPTxAddr
(bEpNumèğ((wAdd¸>> 1è<< 1))

	)

454 
	#_S‘EPRxAddr
(
bEpNum
,
wAddr
è(*
	`_pEPRxAddr
(bEpNumèğ((wAdd¸>> 1è<< 1))

	)

463 
	#_G‘EPTxAddr
(
bEpNum
è((
ušt16_t
)*
	`_pEPTxAddr
(bEpNum))

	)

464 
	#_G‘EPRxAddr
(
bEpNum
è((
ušt16_t
)*
	`_pEPRxAddr
(bEpNum))

	)

474 
	#_BlocksOf32
(
dwReg
,
wCouÁ
,
wNBlocks
) {\

475 
wNBlocks
 = 
wCouÁ
 >> 5;\

476 if((
wCouÁ
 & 0x1f) == 0)\

477 
wNBlocks
--;\

478 *
pdwReg
 = (
ušt32_t
)((
wNBlocks
 << 10) | 0x8000);\

479 }

	)

481 
	#_BlocksOf2
(
dwReg
,
wCouÁ
,
wNBlocks
) {\

482 
wNBlocks
 = 
wCouÁ
 >> 1;\

483 if((
wCouÁ
 & 0x1) != 0)\

484 
wNBlocks
++;\

485 *
pdwReg
 = (
ušt32_t
)(
wNBlocks
 << 10);\

486 }

	)

488 
	#_S‘EPCouÁRxReg
(
dwReg
,
wCouÁ
) {\

489 
ušt16_t
 
wNBlocks
;\

490 if(
wCouÁ
 > 62){
	`_BlocksOf32
(
dwReg
,wCouÁ,
wNBlocks
);}\

491 {
	`_BlocksOf2
(
dwReg
,
wCouÁ
,
wNBlocks
);}\

492 }

	)

496 
	#_S‘EPRxDblBuf0CouÁ
(
bEpNum
,
wCouÁ
) {\

497 
ušt32_t
 *
pdwReg
 = 
	`_pEPTxCouÁ
(
bEpNum
); \

498 
	`_S‘EPCouÁRxReg
(
pdwReg
, 
wCouÁ
);\

499 }

	)

508 
	#_S‘EPTxCouÁ
(
bEpNum
,
wCouÁ
è(*
	`_pEPTxCouÁ
(bEpNumèğwCouÁ)

	)

509 
	#_S‘EPRxCouÁ
(
bEpNum
,
wCouÁ
) {\

510 
ušt32_t
 *
pdwReg
 = 
	`_pEPRxCouÁ
(
bEpNum
); \

511 
	`_S‘EPCouÁRxReg
(
pdwReg
, 
wCouÁ
);\

512 }

	)

520 
	#_G‘EPTxCouÁ
(
bEpNum
)((
ušt16_t
)(*
	`_pEPTxCouÁ
(bEpNum)è& 0x3ff)

	)

521 
	#_G‘EPRxCouÁ
(
bEpNum
)((
ušt16_t
)(*
	`_pEPRxCouÁ
(bEpNum)è& 0x3ff)

	)

531 
	#_S‘EPDblBuf0Addr
(
bEpNum
,
wBuf0Addr
è{
	`_S‘EPTxAddr
(bEpNum, wBuf0Addr);}

	)

532 
	#_S‘EPDblBuf1Addr
(
bEpNum
,
wBuf1Addr
è{
	`_S‘EPRxAddr
(bEpNum, wBuf1Addr);}

	)

543 
	#_S‘EPDblBuffAddr
(
bEpNum
,
wBuf0Addr
,
wBuf1Addr
) { \

544 
	`_S‘EPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);\

545 
	`_S‘EPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);\

546 }

	)

555 
	#_G‘EPDblBuf0Addr
(
bEpNum
è(
	`_G‘EPTxAddr
(bEpNum))

	)

556 
	#_G‘EPDblBuf1Addr
(
bEpNum
è(
	`_G‘EPRxAddr
(bEpNum))

	)

568 
	#_S‘EPDblBuf0CouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
) { \

569 if(
bDœ
 =ğ
EP_DBUF_OUT
)\

571 {
	`_S‘EPRxDblBuf0CouÁ
(
bEpNum
,
wCouÁ
);} \

572 if(
bDœ
 =ğ
EP_DBUF_IN
)\

574 *
	`_pEPTxCouÁ
(
bEpNum
èğ(
ušt32_t
)
wCouÁ
; \

575 }

	)

577 
	#_S‘EPDblBuf1CouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
) { \

578 if(
bDœ
 =ğ
EP_DBUF_OUT
)\

580 {
	`_S‘EPRxCouÁ
(
bEpNum
,
wCouÁ
);}\

581 if(
bDœ
 =ğ
EP_DBUF_IN
)\

583 *
	`_pEPRxCouÁ
(
bEpNum
èğ(
ušt32_t
)
wCouÁ
; \

584 }

	)

586 
	#_S‘EPDblBuffCouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
) {\

587 
	`_S‘EPDblBuf0CouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
); \

588 
	`_S‘EPDblBuf1CouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
); \

589 }

	)

598 
	#_G‘EPDblBuf0CouÁ
(
bEpNum
è(
	`_G‘EPTxCouÁ
(bEpNum))

	)

599 
	#_G‘EPDblBuf1CouÁ
(
bEpNum
è(
	`_G‘EPRxCouÁ
(bEpNum))

	)

603 
__IO
 
ušt16_t
 
wI¡r
;

606 
S‘CNTR
(
ušt16_t
 );

607 
S‘ISTR
(
ušt16_t
 );

608 
S‘DADDR
(
ušt16_t
 );

609 
S‘BTABLE
(
ušt16_t
 );

610 
S‘BTABLE
(
ušt16_t
 );

611 
ušt16_t
 
G‘CNTR
();

612 
ušt16_t
 
G‘ISTR
();

613 
ušt16_t
 
G‘FNR
();

614 
ušt16_t
 
G‘DADDR
();

615 
ušt16_t
 
G‘BTABLE
();

616 
S‘ENDPOINT
(
ušt8_t
 , 
ušt16_t
 );

617 
ušt16_t
 
G‘ENDPOINT
(
ušt8_t
 );

618 
S‘EPTy³
(
ušt8_t
 , 
ušt16_t
 );

619 
ušt16_t
 
G‘EPTy³
(
ušt8_t
 );

620 
S‘EPTxStus
(
ušt8_t
 , 
ušt16_t
 );

621 
S‘EPRxStus
(
ušt8_t
 , 
ušt16_t
 );

622 
S‘DouBËBuffEPSÎ
(
ušt8_t
 , ušt8_ˆ
bDœ
);

623 
ušt16_t
 
G‘EPTxStus
(
ušt8_t
 );

624 
ušt16_t
 
G‘EPRxStus
(
ušt8_t
 );

625 
S‘EPTxV®id
(
ušt8_t
 );

626 
S‘EPRxV®id
(
ušt8_t
 );

627 
ušt16_t
 
G‘TxSÎStus
(
ušt8_t
 );

628 
ušt16_t
 
G‘RxSÎStus
(
ušt8_t
 );

629 
S‘EP_KIND
(
ušt8_t
 );

630 
CË¬EP_KIND
(
ušt8_t
 );

631 
S‘_Stus_Out
(
ušt8_t
 );

632 
CË¬_Stus_Out
(
ušt8_t
 );

633 
S‘EPDoubËBuff
(
ušt8_t
 );

634 
CË¬EPDoubËBuff
(
ušt8_t
 );

635 
CË¬EP_CTR_RX
(
ušt8_t
 );

636 
CË¬EP_CTR_TX
(
ušt8_t
 );

637 
ToggËDTOG_RX
(
ušt8_t
 );

638 
ToggËDTOG_TX
(
ušt8_t
 );

639 
CË¬DTOG_RX
(
ušt8_t
 );

640 
CË¬DTOG_TX
(
ušt8_t
 );

641 
S‘EPAdd»ss
(
ušt8_t
 , uint8_t );

642 
ušt8_t
 
G‘EPAdd»ss
(uint8_t );

643 
S‘EPTxAddr
(
ušt8_t
 , 
ušt16_t
 );

644 
S‘EPRxAddr
(
ušt8_t
 , 
ušt16_t
 );

645 
ušt16_t
 
G‘EPTxAddr
(
ušt8_t
 );

646 
ušt16_t
 
G‘EPRxAddr
(
ušt8_t
 );

647 
S‘EPCouÁRxReg
(
ušt32_t
 * , 
ušt16_t
 );

648 
S‘EPTxCouÁ
(
ušt8_t
 , 
ušt16_t
 );

649 
S‘EPRxCouÁ
(
ušt8_t
 , 
ušt16_t
 );

650 
ušt16_t
 
G‘EPTxCouÁ
(
ušt8_t
 );

651 
ušt16_t
 
G‘EPRxCouÁ
(
ušt8_t
 );

652 
S‘EPDblBuf0Addr
(
ušt8_t
 , 
ušt16_t
 );

653 
S‘EPDblBuf1Addr
(
ušt8_t
 , 
ušt16_t
 );

654 
S‘EPDblBuffAddr
(
ušt8_t
 , 
ušt16_t
 , uint16_t );

655 
ušt16_t
 
G‘EPDblBuf0Addr
(
ušt8_t
 );

656 
ušt16_t
 
G‘EPDblBuf1Addr
(
ušt8_t
 );

657 
S‘EPDblBuffCouÁ
(
ušt8_t
 , ušt8_ˆ , 
ušt16_t
 );

658 
S‘EPDblBuf0CouÁ
(
ušt8_t
 , ušt8_ˆ , 
ušt16_t
 );

659 
S‘EPDblBuf1CouÁ
(
ušt8_t
 , ušt8_ˆ , 
ušt16_t
 );

660 
ušt16_t
 
G‘EPDblBuf0CouÁ
(
ušt8_t
 );

661 
ušt16_t
 
G‘EPDblBuf1CouÁ
(
ušt8_t
 );

662 
EP_DBUF_DIR
 
G‘EPDblBufDœ
(
ušt8_t
 );

663 
F»eU£rBufãr
(
ušt8_t
 
bEpNum
 , ušt8_ˆ
bDœ
);

664 
ušt16_t
 
ToWÜd
(
ušt8_t
, uint8_t);

665 
ušt16_t
 
By‹Sw­
(uint16_t);

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_sil.h

17 #iâdeà
__USB_SIL_H


18 
	#__USB_SIL_H


	)

26 
ušt32_t
 
USB_SIL_In™
();

27 
ušt32_t
 
USB_SIL_Wr™e
(
ušt8_t
 
bEpAddr
, ušt8_t* 
pBufãrPoš‹r
, ušt32_ˆ
wBufãrSize
);

28 
ušt32_t
 
USB_SIL_R—d
(
ušt8_t
 
bEpAddr
, ušt8_t* 
pBufãrPoš‹r
);

	@libstm/STM32_USB-FS-Device_Lib/inc/usb_type.h

17 #iâdeà
__USB_TYPE_H


18 
	#__USB_TYPE_H


	)

21 
	~"usb_cÚf.h
"

25 #iâdeà
NULL


26 
	#NULL
 ((*)0)

	)

31 sigÃd 
	ts32
;

32 sigÃd 
	ts16
;

33 sigÃd 
	ts8
;

35 vŞ©sigÃd 
	tvs32
;

36 vŞ©sigÃd 
	tvs16
;

37 vŞ©sigÃd 
	tvs8
;

39 
	tu32
;

40 
	tu16
;

41 
	tu8
;

43 cÚ¡ 
	tuc32
;

44 cÚ¡ 
	tuc16
;

45 cÚ¡ 
	tuc8
;

47 vŞ©
	tvu32
;

48 vŞ©
	tvu16
;

49 vŞ©
	tvu8
;

51 vŞ©cÚ¡ 
	tvuc32
;

52 vŞ©cÚ¡ 
	tvuc16
;

53 vŞ©cÚ¡ 
	tvuc8
;

55 ’um { 
	mRESET
 = 0, 
	mSET
 = !
RESET
 } 
	tFÏgStus
, 
	tITStus
;

57 ’um { 
	mDISABLE
 = 0, 
	mENABLE
 = !
DISABLE
} 
	tFunùiÚ®S‹
;

59 ’um { 
	mERROR
 = 0, 
	mSUCCESS
 = !
ERROR
} 
	tE¼ÜStus
;

64 
	mFALSE
 = 0, 
	mTRUE
 = !
FALSE


66 
	tboŞ
;

	@libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_cal.c

16 #ifdeà
STM32F10X_CL


19 
	~"Ùgd_fs_ÿl.h
"

20 
	~"usb_cÚf.h
"

21 
	~"Ùgd_fs_»gs.h
"

28 
USB_OTG_CORE_REGS
 
	gUSB_OTG_FS_»gs
;

31 
USB_OTG_Stus
 
OTGD_FS_S‘DeviûMode
();

32 
USB_OTG_Stus
 
OTGD_FS_CÜeRe£t
();

34 
ušt32_t
 
STM32_PCD_OTG_ISR_HªdËr
 ();

47 
USB_OTG_Stus
 
	$OTGD_FS_Wr™ePack‘
(
ušt8_t
 *
¤c
, ušt8_ˆ
•_num
, 
ušt16_t
 
by‹s
)

49 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

50 
ušt32_t
 
dwÜd_couÁ
 = 0 , 
i
 = 0;

51 
__IO
 
ušt32_t
 *
fifo
;

55 
dwÜd_couÁ
 = (
by‹s
 + 3) / 4;

57 
fifo
 = 
USB_OTG_FS_»gs
.
FIFO
[
•_num
];

59 
i
 = 0; i < 
dwÜd_couÁ
; i++, 
¤c
 += 4)

61 
	`USB_OTG_WRITE_REG32
Ğ
fifo
, *((
__·cked
 
ušt32_t
 *)
¤c
) );

64  
¡©us
;

65 
	}
}

73 * 
	$OTGD_FS_R—dPack‘
(
ušt8_t
 *
de¡
, 
ušt16_t
 
by‹s
)

75 
ušt32_t
 
i
 = 0;

76 
ušt32_t
 
wÜd_couÁ
 = (
by‹s
 + 3) / 4;

78 
__IO
 
ušt32_t
 *
fifo
 = 
USB_OTG_FS_»gs
.
FIFO
[0];

79 
ušt32_t
 *
d©a_buff
 = (ušt32_ˆ*)
de¡
;

81 
i
 = 0; i < 
wÜd_couÁ
; i++, 
d©a_buff
++)

83 *
d©a_buff
 = 
	`USB_OTG_READ_REG32
(
fifo
);

88  ((*)
d©a_buff
);

89 
	}
}

98 
USB_OTG_Stus
 
	$OTGD_FS_S‘Add»ss
(
ušt32_t
 
Ba£Add»ss
)

100 
ušt32_t
 
i
 = 0;

101 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

102 
USB_OTG_FS_»gs
.
GREGS
 = (
USB_OTG_GREGS
 *)(
Ba£Add»ss
 +\

103 
USB_OTG_CORE_GLOBAL_REGS_OFFSET
);

105 
USB_OTG_FS_»gs
.
DEV
 = (
USB_OTG_DEV
 *è(
Ba£Add»ss
 +\

106 
USB_OTG_DEV_GLOBAL_REG_OFFSET
);

108 
i
 = 0; i < 
NUM_TX_FIFOS
; i++)

110 
USB_OTG_FS_»gs
.
DINEPS
[
i
] = (
USB_OTG_DINEPS
 *è(
Ba£Add»ss
 + \

111 
USB_OTG_DEV_IN_EP_REG_OFFSET
 + (
i
 * 
USB_OTG_EP_REG_OFFSET
));

113 
USB_OTG_FS_»gs
.
DOUTEPS
[
i
] = (
USB_OTG_DOUTEPS
 *è(
Ba£Add»ss
 + \

114 
USB_OTG_DEV_OUT_EP_REG_OFFSET
 + (
i
 * 
USB_OTG_EP_REG_OFFSET
));

117 
i
 = 0; i < 
NUM_TX_FIFOS
; i++)

119 
USB_OTG_FS_»gs
.
FIFO
[
i
] = (
ušt32_t
 *)(
Ba£Add»ss
 + \

120 
USB_OTG_DATA_FIFO_OFFSET
 + (
i
 * 
USB_OTG_DATA_FIFO_SIZE
));

123 
USB_OTG_FS_»gs
.
PCGCCTL
 = (
ušt32_t
 *)(
Ba£Add»ss
 + 
USB_OTG_PCGCCTL_OFFSET
);

125  
¡©us
;

126 
	}
}

135 
USB_OTG_Stus
 
	$OTGD_FS_CÜeIn™
()

137 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

138 
USB_OTG_GUSBCFG_Ty³Def
 
usbcfg
;

139 
USB_OTG_GCCFG_Ty³Def
 
gccfg
;

141 
usbcfg
.
d32
 = 0;

142 
gccfg
.
d32
 = 0;

144 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GUSBCFG
);

145 
usbcfg
.
b
.
phy£l
 = 1;

146 
	`USB_OTG_WRITE_REG32
 (&
USB_OTG_FS_»gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

149 
gccfg
.
d32
 = 0;

150 
gccfg
.
b
.
vbus£nsšgB
 = 1;

151 
gccfg
.
b
.
pwdn
 = 1;

152 
	`USB_OTG_WRITE_REG32
 (&
USB_OTG_FS_»gs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

153 
	`mDELAY
(50);

156 
	`OTGD_FS_CÜeRe£t
();

159 
	`OTGD_FS_S‘DeviûMode
();

161  
¡©us
;

162 
	}
}

171 
USB_OTG_Stus
 
	$OTGD_FS_CÜeRe£t
()

173 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

174 
__IO
 
USB_OTG_GRSTCTL_Ty³Def
 
g»£t
;

175 
ušt32_t
 
timeout
 = 0;

177 
g»£t
.
d32
 = 0;

182 
	`uDELAY
(5);

183 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GRSTCTL
);

184 ià(++
timeout
 > 
USB_OTG_TIMEOUT
)

186  
USB_OTG_OK
;

189 
g»£t
.
b
.
ahbidË
 == 0);

192 
timeout
 = 0;

193 
g»£t
.
b
.
csár¡
 = 1;

194 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GRSTCTL
, 
g»£t
.
d32
 );

198 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GRSTCTL
);

199 ià(++
timeout
 > 
USB_OTG_TIMEOUT
)

204 
g»£t
.
b
.
csár¡
 == 1);

207 
	`uDELAY
(5);

208  
¡©us
;

209 
	}
}

218 
USB_OTG_Stus
 
	$OTGD_FS_EÇbËGlob®IÁ
()

220 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

221 
USB_OTG_GAHBCFG_Ty³Def
 
ahbcfg
;

223 
ahbcfg
.
d32
 = 0;

225 
ahbcfg
.
b
.
gštmsk
 = 1;

226 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GAHBCFG
, 0, 
ahbcfg
.
d32
);

227  
¡©us
;

228 
	}
}

237 
USB_OTG_Stus
 
	$OTGD_FS_Di§bËGlob®IÁ
()

239 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

240 
USB_OTG_GAHBCFG_Ty³Def
 
ahbcfg
;

242 
ahbcfg
.
d32
 = 0;

243 
ahbcfg
.
b
.
gštmsk
 = 1;

244 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
, 0);

245  
¡©us
;

246 
	}
}

255 
USB_OTG_Stus
 
	$OTGD_FS_FlushTxFifo
 (
ušt32_t
 
num
 )

258 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

259 
__IO
 
USB_OTG_GRSTCTL_Ty³Def
 
g»£t
;

260 
ušt32_t
 
timeout
 = 0;

262 
g»£t
.
d32
 = 0;

264 
g»£t
.
b
.
txfæsh
 = 1;

265 
g»£t
.
b
.
txâum
 = 
num
;

266 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GRSTCTL
, 
g»£t
.
d32
 );

270 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GRSTCTL
);

271 ià(++
timeout
 > 
USB_OTG_TIMEOUT
)

276 
g»£t
.
b
.
txfæsh
 == 1);

279 
	`uDELAY
(5);

281  
¡©us
;

282 
	}
}

291 
USB_OTG_Stus
 
	$OTGD_FS_FlushRxFifo
( )

293 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

294 
__IO
 
USB_OTG_GRSTCTL_Ty³Def
 
g»£t
;

295 
ušt32_t
 
timeout
 = 0;

297 
g»£t
.
d32
 = 0;

299 
g»£t
.
b
.
rxfæsh
 = 1;

300 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GRSTCTL
, 
g»£t
.
d32
 );

304 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GRSTCTL
);

305 ià(++
timeout
 > 
USB_OTG_TIMEOUT
)

310 
g»£t
.
b
.
rxfæsh
 == 1);

313 
	`uDELAY
(5);

315  
¡©us
;

316 
	}
}

325 
USB_OTG_Stus
 
	$OTGD_FS_S‘DeviûMode
()

328 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

329 
USB_OTG_GUSBCFG_Ty³Def
 
usbcfg
 ;

331 
usbcfg
.
d32
 = 0;

333 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GUSBCFG
);

335 
usbcfg
.
b
.
fÜû_dev
 = 1;

337 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

339 
	`mDELAY
(50);

341  
¡©us
;

342 
	}
}

350 
ušt32_t
 
	$USBD_FS_IsDeviûMode
()

352  ((
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
 ) & 0x1) == 0 );

353 
	}
}

362 
ušt32_t
 
	$OTGD_FS_R—dCÜeIŒ
()

364 
ušt32_t
 
v
 = 0;

366 
v
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
);

367 
v
 &ğ
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTMSK
);

369  
v
;

370 
	}
}

379 
ušt32_t
 
	$OTGD_FS_R—dOtgIŒ
 ()

381  (
	`USB_OTG_READ_REG32
 (&
USB_OTG_FS_»gs
.
GREGS
->
GOTGINT
));

382 
	}
}

396 
	$In™DevS³ed
()

398 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

400 
dcfg
.
d32
 = 0;

402 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCFG
);

403 
dcfg
.
b
.
dev¥d
 = 0x3;

404 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCFG
, 
dcfg
.
d32
);

405 
	}
}

413 
USB_OTG_Stus
 
	$OTGD_FS_CÜeIn™Dev
 ()

415 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

416 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

417 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

418 
USB_OTG_FIFOSIZ_Ty³Def
 
txfifosize0
;

419 
USB_OTG_FIFOSIZ_Ty³Def
 
txfifosize
;

420 
ušt32_t
 
i
 = 0;

422 
d•ùl
.
d32
 = 0;

423 
dcfg
.
d32
 = 0;

424 
txfifosize0
.
d32
 = 0;

425 
txfifosize
.
d32
 = 0;

428 
	`In™DevS³ed
 ();

431 
	`USB_OTG_WRITE_REG32
(
USB_OTG_FS_»gs
.
PCGCCTL
, 0);

434 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DCFG
);

435 
dcfg
.
b
.
³räšt
 = 
DCFG_FRAME_INTERVAL_80
;

436 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DCFG
, 
dcfg
.
d32
 );

439 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_SIZE
);

442 
txfifosize0
.
b
.
d•th
 = 
TX0_FIFO_SIZE
;

443 
txfifosize0
.
b
.
¡¬ddr
 = 
RX_FIFO_SIZE
;

444 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
DIEPTXF0
, 
txfifosize0
.
d32
 );

448 
txfifosize
.
b
.
¡¬ddr
 = 
txfifosize0
.b.¡¬dd¸+xfifosize0.b.
d•th
;

449 
txfifosize
.
b
.
d•th
 = 
TX1_FIFO_SIZE
;

450 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
DIEPTXFx
[0], 
txfifosize
.
d32
 );

454 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

455 
txfifosize
.
b
.
d•th
 = 
TX2_FIFO_SIZE
;

456 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
DIEPTXFx
[1], 
txfifosize
.
d32
 );

460 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

461 
txfifosize
.
b
.
d•th
 = 
TX3_FIFO_SIZE
;

462 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
DIEPTXFx
[2], 
txfifosize
.
d32
 );

466 
	`OTGD_FS_FlushTxFifo
(0x10);

467 
	`OTGD_FS_FlushRxFifo
();

470 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DIEPMSK
, 0 );

471 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DOEPMSK
, 0 );

472 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DAINT
, 0xFFFFFFFF );

473 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DAINTMSK
, 0 );

475 
i
 = 0; i < 
NUM_TX_FIFOS
; i++)

477 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[
i
]->
DIEPCTLx
);

478 ià(
d•ùl
.
b
.
•’a
)

480 
d•ùl
.
d32
 = 0;

481 
d•ùl
.
b
.
•dis
 = 1;

482 
d•ùl
.
b
.
¢ak
 = 1;

486 
d•ùl
.
d32
 = 0;

489 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DINEPS
[
i
]->
DIEPCTLx
, 
d•ùl
.
d32
);

492 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DINEPS
[
i
]->
DIEPTSIZx
, 0);

493 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DINEPS
[
i
]->
DIEPINTx
, 0xFF);

496 
i
 = 0; i < 1 ; i++)

498 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[
i
]->
DOEPCTLx
);

499 ià(
d•ùl
.
b
.
•’a
)

501 
d•ùl
.
d32
 = 0;

502 
d•ùl
.
b
.
•dis
 = 1;

503 
d•ùl
.
b
.
¢ak
 = 1;

507 
d•ùl
.
d32
 = 0;

510 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DOUTEPS
[
i
]->
DOEPCTLx
, 
d•ùl
.
d32
);

512 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DOUTEPS
[
i
]->
DOEPTSIZx
, 0);

513 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DOUTEPS
[
i
]->
DOEPINTx
, 0xFF);

516 
	`OTGD_FS_EÇbËDevIÁ
();

518  
¡©us
;

519 
	}
}

527 
USB_OTG_Stus
 
	$OTGD_FS_EÇbËDevIÁ
()

530 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

531 
USB_OTG_GINTMSK_Ty³Def
 
šŒ_mask
;

533 
šŒ_mask
.
d32
 = 0;

536 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GINTMSK
, 0);

539 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

542 #ifdeà
INTR_SOFINTR


543 
šŒ_mask
.
b
.
sofšŒ
 = 1;

545 #ifdeà
INTR_RXSTSQLVL


546 
šŒ_mask
.
b
.
rx¡sqlvl
 = 1;

548 #ifdeà
INTR_GINNAKEFF


549 
šŒ_mask
.
b
.
gšÇkeff
 = 1;

551 #ifdeà
INTR_GOUTNAKEFF


552 
šŒ_mask
.
b
.
gouŠakeff
 = 1;

554 #ifdeà
INTR_ERLYSUSPEND


555 
šŒ_mask
.
b
.
”lysu¥’d
 = 1;

557 #ifdeà
INTR_USBSUSPEND


558 
šŒ_mask
.
b
.
usbsu¥’d
 = 1;

560 #ifdeà
INTR_USBRESET


561 
šŒ_mask
.
b
.
usb»£t
 = 1;

563 #ifdeà
INTR_ENUMDONE


564 
šŒ_mask
.
b
.
’umdÚe
 = 1;

566 #ifdeà
INTR_ISOOUTDROP


567 
šŒ_mask
.
b
.
isooutdrİ
 = 1;

569 #ifdeà
INTR_EOPFRAME


570 
šŒ_mask
.
b
.
eİäame
 = 1;

572 #ifdeà
INTR_INEPINTR


573 
šŒ_mask
.
b
.
š•šŒ
 = 1;

575 #ifdeà
INTR_OUTEPINTR


576 
šŒ_mask
.
b
.
ou‹pšŒ
 = 1;

578 #ifdeà
INTR_INCOMPLISOIN


579 
šŒ_mask
.
b
.
šcom¶isoš
 = 1;

581 #ifdeà
INTR_INCOMPLISOOUT


582 
šŒ_mask
.
b
.
šcom¶isoout
 = 1;

584 #ifdeà
INTR_DISCONNECT


585 
šŒ_mask
.
b
.
discÚÃù
 = 1;

587 #ifdeà
INTR_WKUPINTR


588 
šŒ_mask
.
b
.
wkupšŒ
 = 1;

591 
	`USB_OTG_MODIFY_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GINTMSK
, 
šŒ_mask
.
d32
, intr_mask.d32);

592  
¡©us
;

594 
	}
}

603 
USB_OTG_Stus
 
	$OTGD_FS_EP0Aùiv©e
()

605 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

606 
USB_OTG_DEPCTLx_Ty³Def
 
d›pùl
;

607 
USB_OTG_DCTL_Ty³Def
 
dùl
;

609 
d›pùl
.
d32
 = 0;

610 
dùl
.
d32
 = 0;

612 
d›pùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[0]->
DIEPCTLx
);

613 
d›pùl
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

614 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[0]->
DIEPCTLx
, 
d›pùl
.
d32
);

616 
dùl
.
b
.
cgÅšÇk
 = 1;

617 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
, 
dùl
.
d32
, dctl.d32);

619  
¡©us
;

620 
	}
}

628 
USB_OTG_Stus
 
	$OTGD_FS_EPAùiv©e
(
USB_OTG_EP
 *
•
)

631 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

632 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

633 
USB_OTG_DAINT_Ty³Def
 
daštmsk
;

634 
__IO
 
ušt32_t
 *
addr
;

637 
d•ùl
.
d32
 = 0;

638 
daštmsk
.
d32
 = 0;

641 ià(
•
->
is_š
 == 1)

643 
addr
 = &
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
;

644 
daštmsk
.
•
.
š
 = 1 <<ƒp->
num
;

648 
addr
 = &
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
;

649 
daštmsk
.
•
.
out
 = 1 <<ƒp->
num
;

654 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
addr
);

655 ià(!
d•ùl
.
b
.
usbaù•
)

657 
d•ùl
.
b
.
mps
 = 
•
->
max·ck‘
;

658 
d•ùl
.
b
.
•ty³
 = 
•
->
ty³
;

659 
d•ùl
.
b
.
txâum
 = 
•
->
tx_fifo_num
;

660 
d•ùl
.
b
.
£td0pid
 = 1;

661 
d•ùl
.
b
.
usbaù•
 = 1;

662 
	`USB_OTG_WRITE_REG32
(
addr
, 
d•ùl
.
d32
);

666 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DAINTMSK
, 0, 
daštmsk
.
d32
);

667  
¡©us
;

668 
	}
}

677 
USB_OTG_Stus
 
	$OTGD_FS_EPD—ùiv©e
(
USB_OTG_EP
 *
•
)

680 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

681 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

682 
__IO
 
ušt32_t
 *
addr
;

683 
USB_OTG_DAINT_Ty³Def
 
daštmsk
;

685 
d•ùl
.
d32
 = 0;

686 
daštmsk
.
d32
 = 0;

689 ià(
•
->
is_š
 == 1)

691 
addr
 = &
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
;

692 
daštmsk
.
•
.
š
 = 1 <<ƒp->
num
;

696 
addr
 = &
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
;

697 
daštmsk
.
•
.
out
 = 1 <<ƒp->
num
;

700 
d•ùl
.
b
.
usbaù•
 = 0;

701 
	`USB_OTG_WRITE_REG32
(
addr
, 
d•ùl
.
d32
);

704 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DAINTMSK
, 
daštmsk
.
d32
, 0);

705  
¡©us
;

706 
	}
}

715 
USB_OTG_Stus
 
	$OTGD_FS_EPS¹Xãr
(
USB_OTG_EP
 *
•
)

717 
USB_OTG_DSTS_Ty³Def
 
d¡s
;

718 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

719 
__IO
 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

720 
OTG_FS_DEPTSIZx_Ty³Def
 
d•tsiz
;

722 
d•ùl
.
d32
 = 0;

723 
d•tsiz
.
d32
 = 0;

726 ià(
•
->
is_š
 == 1)

729 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
));

730 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPTSIZx
));

733 ià(
•
->
xãr_Ën
 == 0)

735 
d•tsiz
.
b
.
xãrsize
 = 0;

736 
d•tsiz
.
b
.
pktút
 = 1;

746 
d•tsiz
.
b
.
xãrsize
 = 
•
->
xãr_Ën
;

747 
d•tsiz
.
b
.
pktút
 = (
•
->
xãr_Ën
 - 1 +ƒp->
max·ck‘
) /ƒp->maxpacket;

749 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

751 
d•tsiz
.
b
.
mcouÁ
 = 1;

754 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPTSIZx
, 
d•tsiz
.
d32
);

756 ià(
•
->
ty³
 !ğ
EP_TYPE_ISOC
)

759 
ušt32_t
 
fifÛm±ymsk
 = 0;

760 
fifÛm±ymsk
 = 1 << 
•
->
num
;

761 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DIEPEMPMSK
, 0, 
fifÛm±ymsk
);

765 
d•ùl
.
b
.
úak
 = 1;

766 
d•ùl
.
b
.
•’a
 = 1;

768 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

770 
d¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DSTS
);

772 ià(((
d¡s
.
b
.
sofâ
)&0x1)==0)

774 
d•ùl
.
b
.
£toddäm
=1;

778 
d•ùl
.
b
.
£td0pid
=1;

782 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
, 
d•ùl
.
d32
);

784 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

788 
	`OTGD_FS_Wr™ePack‘
(
•
->
xãr_buff
,ƒp->
num
,ƒp->
xãr_Ën
);

794 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
));

795 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPTSIZx
));

801 ià(
•
->
xãr_Ën
 == 0)

803 
d•tsiz
.
b
.
xãrsize
 = 
•
->
max·ck‘
;

804 
d•tsiz
.
b
.
pktút
 = 1;

808 
d•tsiz
.
b
.
pktút
 = (
•
->
xãr_Ën
 + (•->
max·ck‘
 - 1)) /ƒp->maxpacket;

809 
d•tsiz
.
b
.
xãrsize
 = d•tsiz.b.
pktút
 * 
•
->
max·ck‘
;

811 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPTSIZx
, 
d•tsiz
.
d32
);

813 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

816 ià(
•
->
ev’_odd_äame
)

818 
d•ùl
.
b
.
£toddäm
 = 1;

822 
d•ùl
.
b
.
£td0pid
 = 1;

827 
d•ùl
.
b
.
úak
 = 1;

828 
d•ùl
.
b
.
•’a
 = 1;

830 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
, 
d•ùl
.
d32
);

833  
¡©us
;

834 
	}
}

843 
USB_OTG_Stus
 
	$OTGD_FS_EP0S¹Xãr
(
USB_OTG_EP
 *
•
)

846 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

847 
ušt32_t
 
fifÛm±ymsk
 = 0;

848 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

849 
OTG_FS_DEPTSIZx_Ty³Def
 
d•tsiz
;

850 
USB_OTG_DINEPS
 *
š_»gs
 ;

852 
d•ùl
.
d32
 = 0;

853 
d•tsiz
.
d32
 = 0;

856 ià(
•
->
is_š
 == 1)

858 
š_»gs
 = 
USB_OTG_FS_»gs
.
DINEPS
[0];

859 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
š_»gs
->
DIEPCTLx
);

860 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
š_»gs
->
DIEPTSIZx
);

863 ià(
•
->
xãr_Ën
 == 0)

865 
d•tsiz
.
b
.
xãrsize
 = 0;

866 
d•tsiz
.
b
.
pktút
 = 1;

870 ià(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

872 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

873 
d•tsiz
.
b
.
xãrsize
 = 
•
->
max·ck‘
;

877 
d•tsiz
.
b
.
xãrsize
 = 
•
->
xãr_Ën
;

879 
d•tsiz
.
b
.
pktút
 = 1;

882 
	`USB_OTG_WRITE_REG32
(&
š_»gs
->
DIEPTSIZx
, 
d•tsiz
.
d32
);

885 
d•ùl
.
b
.
úak
 = 1;

886 
d•ùl
.
b
.
•’a
 = 1;

887 
	`USB_OTG_WRITE_REG32
(&
š_»gs
->
DIEPCTLx
, 
d•ùl
.
d32
);

890 ià(
•
->
xãr_Ën
 > 0)

892 
fifÛm±ymsk
 |ğ1 << 
•
->
num
;

893 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DIEPEMPMSK
, 0, 
fifÛm±ymsk
);

899 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[0]->
DOEPCTLx
);

900 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[0]->
DOEPTSIZx
);

905 ià(
•
->
xãr_Ën
 == 0)

907 
d•tsiz
.
b
.
xãrsize
 = 
•
->
max·ck‘
;

908 
d•tsiz
.
b
.
pktút
 = 1;

912 
d•tsiz
.
b
.
pktút
 = (
•
->
xãr_Ën
 + (•->
max·ck‘
 - 1)) /ƒp->maxpacket;

913 
d•tsiz
.
b
.
xãrsize
 = d•tsiz.b.
pktút
 * 
•
->
max·ck‘
;

916 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[0]->
DOEPTSIZx
, 
d•tsiz
.
d32
);

919 
d•ùl
.
b
.
úak
 = 1;

920 
d•ùl
.
b
.
•’a
 = 1;

921 
	`USB_OTG_WRITE_REG32
 (&(
USB_OTG_FS_»gs
.
DOUTEPS
[0]->
DOEPCTLx
), 
d•ùl
.
d32
);

923  
¡©us
;

924 
	}
}

932 
USB_OTG_Stus
 
	$OTGD_FS_EPS‘SÎ
(
USB_OTG_EP
 *
•
)

934 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

935 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

936 
__IO
 
ušt32_t
 *
d•ùl_addr
;

938 
d•ùl
.
d32
 = 0;

941 ià(
•
->
is_š
 == 1)

943 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
);

944 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

947 ià(
d•ùl
.
b
.
•’a
)

949 
d•ùl
.
b
.
•dis
 = 1;

951 
d•ùl
.
b
.
¡®l
 = 1;

952 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

956 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
);

957 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

960 
d•ùl
.
b
.
¡®l
 = 1;

961 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

963  
¡©us
;

964 
	}
}

973 
USB_OTG_Stus
 
	$OTGD_FS_EPCË¬SÎ
(
USB_OTG_EP
 *
•
)

975 
USB_OTG_Stus
 
¡©us
 = 
USB_OTG_OK
;

976 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

977 
__IO
 
ušt32_t
 *
d•ùl_addr
;

980 
d•ùl
.
d32
 = 0;

982 ià(
•
->
is_š
 == 1)

984 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
);

988 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
);

992 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

995 
d•ùl
.
b
.
¡®l
 = 0;

997 ià(
•
->
ty³
 =ğ
EP_TYPE_INTR
 ||ƒp->ty³ =ğ
EP_TYPE_BULK
)

999 
d•ùl
.
b
.
£td0pid
 = 1;

1002 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

1003  
¡©us
;

1004 
	}
}

1013 
ušt32_t
 
	$OTGD_FS_R—dDevAÎOutEp_™r
()

1015 
ušt32_t
 
v
 = 0;

1017 
v
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DAINT
);

1018 
v
 &ğ
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DAINTMSK
);

1019  ((
v
 & 0xffff0000) >> 16);

1020 
	}
}

1029 
ušt32_t
 
	$OTGD_FS_R—dDevOutEP_™r
(
USB_OTG_EP
 *
•
)

1031 
ušt32_t
 
v
 = 0;

1033 
v
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPINTx
);

1034 
v
 &ğ
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DOEPMSK
);

1035  
v
;

1036 
	}
}

1044 
ušt32_t
 
	$OTGD_FS_R—dDevAÎInEPIŒ
()

1046 
ušt32_t
 
v
 = 0;

1048 
v
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DAINT
);

1049 
v
 &ğ
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DAINTMSK
);

1050  (
v
 & 0xffff);

1051 
	}
}

1061 
ušt32_t
 
	$OTGD_FS_G‘EPStus
(
USB_OTG_EP
 *
•
)

1063 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

1064 
__IO
 
ušt32_t
 *
d•ùl_addr
;

1065 
ušt32_t
 
Stus
 = 0;

1067 
d•ùl
.
d32
 = 0;

1069 ià(
•
->
is_š
 == 1)

1071 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
);

1075 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
);

1078 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

1081 ià(
•
->
is_š
 == 1)

1083 ià(
d•ùl
.
b
.
¡®l
 == 1)

1084 
Stus
 = 
DEV_EP_TX_STALL
;

1085 ià(
d•ùl
.
b
.
Çk¡s
 == 1)

1086 
Stus
 = 
DEV_EP_TX_NAK
;

1088 
Stus
 = 
DEV_EP_TX_VALID
;

1093 ià(
d•ùl
.
b
.
¡®l
 == 1)

1094 
Stus
 = 
DEV_EP_RX_STALL
;

1095 ià(
d•ùl
.
b
.
Çk¡s
 == 1)

1096 
Stus
 = 
DEV_EP_RX_NAK
;

1098 
Stus
 = 
DEV_EP_RX_VALID
;

1102  
Stus
;

1103 
	}
}

1113 
	$OTGD_FS_S‘EPStus
(
USB_OTG_EP
 *
•
, 
ušt32_t
 
Stus
)

1115 
USB_OTG_DEPCTLx_Ty³Def
 
d•ùl
;

1116 
__IO
 
ušt32_t
 *
d•ùl_addr
;

1118 
d•ùl
.
d32
 = 0;

1121 ià(
•
->
is_š
 == 1)

1123 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPCTLx
);

1127 
d•ùl_addr
 = &(
USB_OTG_FS_»gs
.
DOUTEPS
[
•
->
num
]->
DOEPCTLx
);

1130 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

1133 ià(
•
->
is_š
 == 1)

1135 ià(
Stus
 =ğ
DEV_EP_TX_STALL
)

1137 
	`OTGD_FS_EPS‘SÎ
(
•
); ;

1139 ià(
Stus
 =ğ
DEV_EP_TX_NAK
)

1140 
d•ùl
.
b
.
¢ak
 = 1;

1141 ià(
Stus
 =ğ
DEV_EP_TX_VALID
)

1143 ià(
d•ùl
.
b
.
¡®l
 == 1)

1145 
•
->
ev’_odd_äame
 = 0;

1146 
	`OTGD_FS_EPCË¬SÎ
(
•
);

1149 
d•ùl
.
b
.
úak
 = 1;

1150 
d•ùl
.
b
.
usbaù•
 = 1;

1151 
d•ùl
.
b
.
•’a
 = 1;

1153 ià(
Stus
 =ğ
DEV_EP_TX_DIS
)

1154 
d•ùl
.
b
.
usbaù•
 = 0;

1158 ià(
Stus
 =ğ
DEV_EP_RX_STALL
) {

1159 
d•ùl
.
b
.
¡®l
 = 1;

1161 ià(
Stus
 =ğ
DEV_EP_RX_NAK
)

1162 
d•ùl
.
b
.
¢ak
 = 1;

1163 ià(
Stus
 =ğ
DEV_EP_RX_VALID
)

1165 ià(
d•ùl
.
b
.
¡®l
 == 1)

1167 
•
->
ev’_odd_äame
 = 0;

1168 
	`OTGD_FS_EPCË¬SÎ
(
•
);

1171 
d•ùl
.
b
.
úak
 = 1;

1172 
d•ùl
.
b
.
usbaù•
 = 1;

1173 
d•ùl
.
b
.
•’a
 = 1;

1175 ià(
Stus
 =ğ
DEV_EP_RX_DIS
)

1177 
d•ùl
.
b
.
usbaù•
 = 0;

1181 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

1182 
	}
}

1191 
	$OTGD_FS_S‘RemÙeWakeup
()

1193 
USB_OTG_DCTL_Ty³Def
 
devùl
;

1195 
devùl
.
d32
 = 0;

1197 
devùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
);

1200 
devùl
.
b
.
rmtwkupsig
 = 1;

1202 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
, 
devùl
.
d32
);

1203 
	}
}

1212 
	$OTGD_FS_Re£tRemÙeWakeup
()

1214 
USB_OTG_DCTL_Ty³Def
 
devùl
;

1217 
devùl
.
d32
 = 0;

1219 
devùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
);

1222 
devùl
.
b
.
rmtwkupsig
 = 0;

1224 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
, 
devùl
.
d32
);

1225 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_dev.c

16 #ifdeà
STM32F10X_CL


19 
	~"Ùgd_fs_dev.h
"

20 
	~"usb_»gs.h
"

21 
	~"Ùgd_fs_ÿl.h
"

22 
	~"Ùgd_fs_pcd.h
"

40 
	$OTG_DEV_In™
()

42 
EP_DESCRIPTOR
 
•_desütÜ
;

45 
	`PCD_In™
();

48 
•_desütÜ
.
bEndpoštAdd»ss
 = 0x80;

49 
•_desütÜ
.
wMaxPack‘Size
 = 64;

50 
•_desütÜ
.
bmA‰ribu‹s
 = 
USB_ENDPOINT_XFER_CONTROL
;

51 
	`PCD_EP_O³n
(&
•_desütÜ
);

54 
•_desütÜ
.
bEndpoštAdd»ss
 = 0x00;

55 
	`PCD_EP_O³n
(&
•_desütÜ
);

57 
	`OTGD_FS_EPS¹Xãr
(
	`PCD_G‘OutEP
(0));

60 
	`PCD_EP0_OutS¹
();

63 
	`OTGD_FS_EÇbËGlob®IÁ
();

64 
	}
}

78 
	$OTG_DEV_EP_In™
(
ušt8_t
 
bEpAdd
, ušt8_ˆ
bEpTy³
, 
ušt16_t
 
wEpMaxPackSize
)

80 
EP_DESCRIPTOR
 
•_desütÜ
;

81 
USB_OTG_EP
 *
•
;

84 
•_desütÜ
.
bEndpoštAdd»ss
 = 
bEpAdd
;

85 
•_desütÜ
.
bmA‰ribu‹s
 = 
bEpTy³
;

86 
•_desütÜ
.
wMaxPack‘Size
 = 
wEpMaxPackSize
;

88 
	`PCD_EP_Flush
(
bEpAdd
);

91 
	`PCD_EP_O³n
(&
•_desütÜ
);

94 ià((
bEpAdd
 & 0x80) == 0)

96 
•
 = 
	`PCD_G‘OutEP
(
bEpAdd
 & 0x7F);

97 
	`OTGD_FS_EPS¹Xãr
(
•
);

101 
•
 = 
	`PCD_G‘InEP
(
bEpAdd
 & 0x7F);

102 
•
->
ev’_odd_äame
 = 0;

103 
	`OTG_DEV_S‘EPTxStus
(
bEpAdd
, 
DEV_EP_TX_NAK
);

106 
	}
}

115 
ušt32_t
 
	$OTG_DEV_G‘EPTxStus
(
ušt8_t
 
bE²um
)

117 
USB_OTG_EP
 *
•
;

118 
ušt32_t
 
¡©us
 = 0;

120 
•
 = 
	`PCD_G‘InEP
(
bE²um
 & 0x7F);

122 
¡©us
 = 
	`OTGD_FS_G‘EPStus
(
•
);

124  
¡©us
;

125 
	}
}

134 
ušt32_t
 
	$OTG_DEV_G‘EPRxStus
(
ušt8_t
 
bE²um
)

136 
USB_OTG_EP
 *
•
;

137 
ušt32_t
 
¡©us
 = 0;

139 
•
 = 
	`PCD_G‘OutEP
(
bE²um
 & 0x7F);

141 
¡©us
 = 
	`OTGD_FS_G‘EPStus
(
•
);

143  
¡©us
;

144 
	}
}

156 
	$OTG_DEV_S‘EPTxStus
(
ušt8_t
 
bE²um
, 
ušt32_t
 
Stus
)

158 
USB_OTG_EP
 *
•
;

160 
•
 = 
	`PCD_G‘InEP
(
bE²um
 & 0x7F);

162 ià((
bE²um
 =ğ0x80è&& (
Stus
 =ğ
DEV_EP_TX_STALL
))

164 
•
->
is_š
 = 1;

167 
	`OTGD_FS_S‘EPStus
(
•
, 
Stus
);

168 
	}
}

180 
	$OTG_DEV_S‘EPRxStus
(
ušt8_t
 
bE²um
, 
ušt32_t
 
Stus
)

182 
USB_OTG_EP
 *
•
;

184 
•
 = 
	`PCD_G‘OutEP
(
bE²um
 & 0x7F);

186 
	`OTGD_FS_S‘EPStus
(
•
, 
Stus
);

187 
	}
}

197 
	$USB_DevDiscÚÃù
()

199 
	`PCD_DevDiscÚÃù
();

200 
	}
}

210 
	$USB_DevCÚÃù
()

212 
	`PCD_DevCÚÃù
();

213 
	}
}

225 
	$S‘EPTxStus
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wS‹
)

227 
	`_S‘EPTxStus
(
bEpNum
, 
wS‹
);

228 
	}
}

238 
	$S‘EPRxStus
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wS‹
)

240 
	`_S‘EPRxStus
(
bEpNum
, 
wS‹
);

241 
	}
}

250 
ušt16_t
 
	$G‘EPTxStus
(
ušt8_t
 
bEpNum
)

252 (
	`_G‘EPTxStus
(
bEpNum
));

253 
	}
}

262 
ušt16_t
 
	$G‘EPRxStus
(
ušt8_t
 
bEpNum
)

264 (
	`_G‘EPRxStus
(
bEpNum
));

265 
	}
}

274 
	$S‘EPTxV®id
(
ušt8_t
 
bEpNum
)

276 
	`_S‘EPTxStus
(
bEpNum
, 
EP_TX_VALID
);

277 
	}
}

286 
	$S‘EPRxV®id
(
ušt8_t
 
bEpNum
)

288 
	`_S‘EPRxStus
(
bEpNum
, 
EP_RX_VALID
);

289 
	}
}

298 
ušt16_t
 
	$G‘TxSÎStus
(
ušt8_t
 
bEpNum
)

300 (
	`_G‘TxSÎStus
(
bEpNum
));

301 
	}
}

310 
ušt16_t
 
	$G‘RxSÎStus
(
ušt8_t
 
bEpNum
)

312 (
	`_G‘RxSÎStus
(
bEpNum
));

313 
	}
}

323 
	$S‘EPTxCouÁ
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wCouÁ
)

325 
	}
}

335 
	$S‘EPRxCouÁ
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wCouÁ
)

337 
	}
}

346 
ušt16_t
 
	$ToWÜd
(
ušt8_t
 
bh
, ušt8_ˆ
bl
)

348 
ušt16_t
 
wR‘
 = 0;

349 
wR‘
 = (
ušt16_t
)
bl
 | ((ušt16_t)
bh
 << 8);

350 (
wR‘
);

351 
	}
}

360 
ušt16_t
 
	$By‹Sw­
(
ušt16_t
 
wSwW
)

362 
ušt8_t
 
bTemp
 = 0;

363 
ušt16_t
 
wR‘
 = 0;

365 
bTemp
 = (
ušt8_t
)(
wSwW
 & 0xff);

366 
wR‘
 = (
wSwW
 >> 8è| ((
ušt16_t
)
bTemp
 << 8);

367 (
wR‘
);

368 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_int.c

16 #ifdeà
STM32F10X_CL


19 #ifdeà
STM32L1XX_MD


20 
	~"¡m32l15x.h
"

22 
	~"¡m32f10x.h
"

25 
	~"usb_ty³.h
"

26 
	~"Ùgd_fs_št.h
"

27 
	~"usb_lib.h
"

28 
	~"usb_i¡r.h
"

35 
ušt8_t
 
	gUSBD_D©a_Bufãr
 [
RX_FIFO_SIZE
];

36 
__IO
 
ušt8_t
 
	gIsocBuff
 [(
ISOC_BUFFER_SZE
 * 
NUM_SUB_BUFFERS
)];

37 
__IO
 
ušt32_t
 
	gIsocBufãrIdx
 = 0;

39 
USB_OTG_CORE_REGS
 
USB_OTG_FS_»gs
;

41 
__IO
 
ušt16_t
 
	gSaveRS‹
;

42 
__IO
 
ušt16_t
 
	gSaveTS‹
;

45 (*
pEpIÁ_IN
[7])();

46 (*
pEpIÁ_OUT
[7])();

49 
ušt32_t
 
	`PCD_R—dDevInEP
Ğ
USB_OTG_EP
 *
•
);

50 
ušt32_t
 
	`PCD_Wr™eEm±yTxFifo
(ušt32_ˆ
•num
);

61 
ušt32_t
 
	$OTGD_FS_HªdË_Sof_ISR
()

63 
USB_OTG_GINTSTS_Ty³Def
 
GINTSTS
 ;

64 
GINTSTS
.
d32
 = 0;

67 
	`INTR_SOFINTR_C®lback
();

70 
GINTSTS
.
b
.
sofšŒ
 = 1;

71 
	`USB_OTG_WRITE_REG32
 (&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, GINTSTS.
d32
);

74 
	}
}

83 
ušt32_t
 
	$OTGD_FS_HªdË_RxStusQueueLev–_ISR
()

85 
USB_OTG_GINTMSK_Ty³Def
 
št_mask
;

86 
USB_OTG_GRXSTSP_Ty³Def
 
¡©us
;

87 
USB_OTG_EP
 *
•
;

89 
št_mask
.
d32
 = 0;

90 
¡©us
.
d32
 = 0;

93 
št_mask
.
b
.
rx¡sqlvl
 = 1;

94 
	`USB_OTG_MODIFY_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GINTMSK
, 
št_mask
.
d32
, 0);

97 
¡©us
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GRXSTSP
 );

100 
•
 = 
	`PCD_G‘OutEP
(
¡©us
.
b
.
•num
);

102 
¡©us
.
b
.
pkt¡s
)

104 
STS_GOUT_NAK
:

106 
STS_DATA_UPDT
:

107 ià(
¡©us
.
b
.
bút
)

109 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

112 
	`INTR_RXSTSQLVL_ISODU_C®lback
();

115 
	`OTGD_FS_R—dPack‘
((
ušt8_t
*)(
IsocBuff
 + (
ISOC_BUFFER_SZE
 * 
IsocBufãrIdx
)), 
¡©us
.
b
.
bút
);

116 
•
->
xãr_buff
 = (
ušt8_t
*)(
IsocBuff
 + (
ISOC_BUFFER_SZE
 * 
IsocBufãrIdx
));

119 ià(
IsocBufãrIdx
 =ğ(
NUM_SUB_BUFFERS
 - 1))

122 
IsocBufãrIdx
 = 0;

127 
IsocBufãrIdx
 ++;

133 
	`OTGD_FS_R—dPack‘
(
USBD_D©a_Bufãr
, 
¡©us
.
b
.
bút
);

134 
•
->
xãr_buff
 = 
USBD_D©a_Bufãr
;

138 
•
->
xãr_Ën
 = 
¡©us
.
b
.
bút
;

139 
•
->
xãr_couÁ
 +ğ
¡©us
.
b
.
bút
;

143 
•
->
xãr_Ën
 = 
¡©us
.
b
.
bút
;

146 
STS_XFER_COMP
:

148 
STS_SETUP_COMP
:

150 
STS_SETUP_UPDT
:

152 
	`OTGD_FS_R—dPack‘
(
USBD_D©a_Bufãr
, 8);

153 
•
->
xãr_buff
 = 
USBD_D©a_Bufãr
;

154 
•
->
xãr_couÁ
 +ğ
¡©us
.
b
.
bút
;

155 
•
->
xãr_Ën
 = 
¡©us
.
b
.
bút
;

162 
	`INTR_RXSTSQLVL_C®lback
();

165 
	`USB_OTG_MODIFY_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GINTMSK
, 0, 
št_mask
.
d32
);

171 
	}
}

179 
ušt32_t
 
	$OTGD_FS_HªdË_GInNakEff_ISR
()

183 
	`INTR_GINNAKEFF_C®lback
();

189 
	}
}

198 
ušt32_t
 
	$OTGD_FS_HªdË_GOutNakEff_ISR
()

201 
	`INTR_GOUTNAKEFF_C®lback
();

207 
	}
}

216 
ušt32_t
 
	$OTGD_FS_HªdË_E¬lySu¥’d_ISR
()

218 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

219 
USB_OTG_GINTMSK_Ty³Def
 
gštmsk
;

221 
gšt¡s
.
d32
 = 0;

222 
gštmsk
.
d32
 = 0;

226 
	`INTR_ERLYSUSPEND_C®lback
();

228 
gštmsk
.
b
.
”lysu¥’d
 = 1;

229 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTMSK
, 
gštmsk
.
d32
, 0 );

232 
gšt¡s
.
b
.
”lysu¥’d
 = 1;

233 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

235 
	}
}

244 
ušt32_t
 
	$OTGD_FS_HªdË_USBSu¥’d_ISR
()

246 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

248 
gšt¡s
.
d32
 = 0;

250 
	`INTR_USBSUSPEND_C®lback
();

253 
gšt¡s
.
b
.
usbsu¥’d
 = 1;

254 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

257 
	}
}

266 
ušt32_t
 
	$OTGD_FS_HªdË_UsbRe£t_ISR
()

268 
USB_OTG_DAINT_Ty³Def
 
daštmsk
;

269 
USB_OTG_DOEPMSKx_Ty³Def
 
dÛpmsk
;

270 
USB_OTG_DIEPMSKx_Ty³Def
 
d›pmsk
;

271 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

272 
USB_OTG_DCTL_Ty³Def
 
dùl
;

273 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

274 
ušt32_t
 
i
 = 0;

276 
daštmsk
.
d32
 = 0;

277 
dÛpmsk
.
d32
 = 0;

278 
d›pmsk
.
d32
 = 0;

279 
dcfg
.
d32
 =0;

280 
dùl
.
d32
 = 0;

281 
gšt¡s
.
d32
 = 0;

284 
dùl
.
b
.
rmtwkupsig
 = 1;

285 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
, 
dùl
.
d32
, 0 );

288 
	`OTGD_FS_FlushTxFifo
( 0 );

291 
i
 = 0; i < 
NUM_TX_FIFOS
 ; i++)

293 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[
i
]->
DIEPINTx
, 0xFF);

294 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DOUTEPS
[
i
]->
DOEPINTx
, 0xFF);

296 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DAINT
, 0xFFFFFFFF );

298 
daštmsk
.
•
.
š
 = 1;

299 
daštmsk
.
•
.
out
 = 1;

300 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DAINTMSK
, 
daštmsk
.
d32
 );

302 
dÛpmsk
.
b
.
£tup
 = 1;

303 
dÛpmsk
.
b
.
b2b£tup
 = 1;

304 
dÛpmsk
.
b
.
xãrcom¶
 = 1;

305 
dÛpmsk
.
b
.
•dis
 = 1;

306 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DOEPMSK
, 
dÛpmsk
.
d32
 );

308 
d›pmsk
.
b
.
xãrcom¶
 = 1;

309 
d›pmsk
.
b
.
timeout
 = 1;

310 
d›pmsk
.
b
.
•dis
 = 1;

311 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DIEPMSK
, 
d›pmsk
.
d32
 );

314 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DCFG
);

315 
dcfg
.
b
.
devaddr
 = 0;

316 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DCFG
, 
dcfg
.
d32
);

319 
	`PCD_EP0_OutS¹
();

322 
gšt¡s
.
d32
 = 0;

323 
gšt¡s
.
b
.
usb»£t
 = 1;

324 
	`USB_OTG_WRITE_REG32
 (&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

327 
OTGD_FS_DEVICE_RESET
;

330 
	`INTR_USBRESET_C®lback
();

333 
	}
}

342 
ušt32_t
 
	$OTGD_FS_HªdË_EnumDÚe_ISR
()

344 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

345 
USB_OTG_GUSBCFG_Ty³Def
 
gusbcfg
;

347 
gšt¡s
.
d32
 = 0;

348 
gusbcfg
.
d32
 = 0;

350 
	`OTGD_FS_EP0Aùiv©e
();

353 
gusbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GUSBCFG
);

354 
gusbcfg
.
b
.
usbŒdtim
 = 9;

355 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

358 
	`INTR_ENUMDONE_C®lback
();

361 
gšt¡s
.
b
.
’umdÚe
 = 1;

362 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
 );

364 
	}
}

373 
ušt32_t
 
	$OTGD_FS_HªdË_IsoOutDrİ_ISR
()

375 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

377 
gšt¡s
.
d32
 = 0;

379 
	`INTR_ISOOUTDROP_C®lback
();

382 
gšt¡s
.
b
.
isooutdrİ
 = 1;

383 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

386 
	}
}

395 
ušt32_t
 
	$OTGD_FS_HªdË_EOPF_ISR
()

397 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

398 
USB_OTG_GINTMSK_Ty³Def
 
gštmsk
;

400 
gšt¡s
.
d32
 = 0;

401 
gštmsk
.
d32
 = 0;

403 
gštmsk
.
b
.
eİäame
 = 1;

404 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTMSK
, 
gštmsk
.
d32
, 0 );

407 
	`INTR_EOPFRAME_C®lback
();

410 
gšt¡s
.
b
.
eİäame
 = 1;

411 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

413 
	}
}

420 
ušt32_t
 
	$OTGD_FS_HªdË_InEP_ISR
()

422 
USB_OTG_DIEPINTx_Ty³Def
 
d›pšt
;

424 
ušt32_t
 
•_šŒ
 = 0;

425 
ušt32_t
 
•num
 = 0;

426 
USB_OTG_EP
 *
•
;

427 
ušt32_t
 
fifÛm±ymsk
 = 0;

429 
d›pšt
.
d32
 = 0;

430 
•_šŒ
 = 
	`OTGD_FS_R—dDevAÎInEPIŒ
();

431  
•_šŒ
 )

433 ià(
•_šŒ
&0x1)

435 
•
 = 
	`PCD_G‘InEP
(
•num
);

436 
d›pšt
.
d32
 = 
	`PCD_R—dDevInEP
(
•
);

437 iàĞ
d›pšt
.
b
.
xãrcom¶
 )

439 
fifÛm±ymsk
 = 0x1 << 
•
->
num
;

440 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DIEPEMPMSK
, 
fifÛm±ymsk
, 0);

443 
	`CLEAR_IN_EP_INTR
(
•num
, 
xãrcom¶
);

445 ià(
•num
 == 0)

448 
	`In0_Proûss
();

451 
	`OTG_DEV_S‘EPRxStus
(
•num
, 
SaveRS‹
);

452 
	`OTG_DEV_S‘EPTxStus
(
•num
, 
SaveTS‹
);

457 (*
pEpIÁ_IN
[
•num
 -1])();

460 iàĞ
d›pšt
.
b
.
timeout
 )

462 
	`CLEAR_IN_EP_INTR
(
•num
, 
timeout
);

464 ià(
d›pšt
.
b
.
štktxãmp
)

466 
	`CLEAR_IN_EP_INTR
(
•num
, 
štktxãmp
);

468 ià(
d›pšt
.
b
.
š•Çkeff
)

470 
	`CLEAR_IN_EP_INTR
(
•num
, 
š•Çkeff
);

472 ià(
d›pšt
.
b
.
txãm±y
)

474 ià((
•num
 =ğ0è|| (
	`OTG_DEV_G‘EPTxStus
Ó²umè=ğ
DEV_EP_TX_VALID
))

476 
	`PCD_Wr™eEm±yTxFifo
(
•num
);

479 
	`CLEAR_IN_EP_INTR
(
•num
, 
txãm±y
);

481 iàĞ
d›pšt
.
b
.
•dis
)

484 
•
->
ev’_odd_äame
 = 0;

486 
	`CLEAR_IN_EP_INTR
(
•num
, 
•dis
);

489 
•num
++;

490 
•_šŒ
 >>= 1;

494 
	`INTR_INEPINTR_C®lback
();

497 
	}
}

507 
ušt32_t
 
	$OTGD_FS_HªdË_OutEP_ISR
()

509 
ušt32_t
 
•_šŒ
 = 0;

510 
USB_OTG_DOEPINTx_Ty³Def
 
dÛpšt
;

511 
ušt32_t
 
•num
 = 0;

512 
USB_OTG_EP
 *
•
;

514 
dÛpšt
.
d32
 = 0;

517 
•_šŒ
 = 
	`OTGD_FS_R—dDevAÎOutEp_™r
();

519  
•_šŒ
 )

521 ià(
•_šŒ
&0x1)

524 
•
 = 
	`PCD_G‘OutEP
(
•num
);

525 
dÛpšt
.
d32
 = 
	`OTGD_FS_R—dDevOutEP_™r
(
•
);

528 iàĞ
dÛpšt
.
b
.
xãrcom¶
 )

531 
	`CLEAR_OUT_EP_INTR
(
•num
, 
xãrcom¶
);

533 ià(
•num
 == 0)

536 
	`Out0_Proûss
();

540 (*
pEpIÁ_OUT
[
•num
-1])();

544 iàĞ
dÛpšt
.
b
.
•dis
)

547 
	`CLEAR_OUT_EP_INTR
(
•num
, 
•dis
);

550 iàĞ
dÛpšt
.
b
.
£tup
 )

552 ià(
•num
 == 0)

555 
	`S‘up0_Proûss
();

558 
	`OTG_DEV_S‘EPTxStus
(0x80, 
SaveTS‹
);

566 
	`CLEAR_OUT_EP_INTR
(
•num
, 
£tup
);

569 iàĞ
dÛpšt
.
b
.
b2b£tup
 )

571 ià(
•num
 == 0)

574 
	`S‘up0_Proûss
();

577 
	`OTG_DEV_S‘EPTxStus
(0x80, 
SaveTS‹
);

581 
•num
++;

582 
•_šŒ
 >>= 1;

586 
	`INTR_OUTEPINTR_C®lback
();

589 
	}
}

598 
ušt32_t
 
	$OTGD_FS_HªdË_Incom¶IsoIn_ISR
()

600 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

602 
gšt¡s
.
d32
 = 0;

605 
	`INTR_INCOMPLISOIN_C®lback
();

608 
gšt¡s
.
b
.
šcom¶isoš
 = 1;

609 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

612 
	}
}

621 
ušt32_t
 
	$OTGD_FS_HªdË_Incom¶IsoOut_ISR
()

623 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

625 
gšt¡s
.
d32
 = 0;

628 
	`INTR_INCOMPLISOOUT_C®lback
();

631 
gšt¡s
.
b
.
ou‹pšŒ
 = 1;

632 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

635 
	}
}

644 
ušt32_t
 
	$OTGD_FS_HªdË_Wakeup_ISR
()

646 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

648 
gšt¡s
.
d32
 = 0;

650 
	`INTR_WKUPINTR_C®lback
();

653 
gšt¡s
.
b
.
wkupšŒ
 = 1;

654 
	`USB_OTG_WRITE_REG32
 (&
USB_OTG_FS_»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

657 
	}
}

665 
ušt32_t
 
	$PCD_R—dDevInEP
Ğ
USB_OTG_EP
 *
•
)

667 
ušt32_t
 
v
 = 0, 
msk
 = 0, 
emp
=0;

669 
msk
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DIEPMSK
);

670 
emp
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DIEPEMPMSK
);

671 
msk
 |ğ((
emp
 >> 
•
->
num
) & 0x1) << 7;

672 
v
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[
•
->
num
]->
DIEPINTx
è& 
msk
;

674  
v
;

675 
	}
}

684 
ušt32_t
 
	$PCD_Wr™eEm±yTxFifo
(
ušt32_t
 
•num
)

686 
USB_OTG_DTXFSTS_Ty³Def
 
tx¡©us
;

687 
USB_OTG_EP
 *
•
;

688 
ušt32_t
 
Ën
 = 0;

689 
ušt32_t
 
dwÜds
 = 0;

690 
ušt32_t
 
fifÛm±ymsk
 = 0;

692 
tx¡©us
.
d32
 = 0;

694 
•
 = 
	`PCD_G‘InEP
(
•num
);

696 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

698 ià(
Ën
 > 
•
->
max·ck‘
)

700 
Ën
 = 
•
->
max·ck‘
;

703 
dwÜds
 = (
Ën
 + 3) / 4;

704 
tx¡©us
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
USB_OTG_FS_»gs
.
DINEPS
[
•num
]->
DTXFSTSx
);

707 (
tx¡©us
.
b
.
txf¥ÿva
 > 
dwÜds
) &&

708 (
•
->
xãr_couÁ
 <ƒp->
xãr_Ën
) &&

709 (
•
->
xãr_Ën
) != 0)

711 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

713 ià(
Ën
 > 
•
->
max·ck‘
)

715 
Ën
 = 
•
->
max·ck‘
;

717 
dwÜds
 = (
Ën
 + 3) / 4;

719 
	`OTGD_FS_Wr™ePack‘
(
•
->
xãr_buff
, 
•num
, 
Ën
);

721 
•
->
xãr_couÁ
 +ğ
Ën
;

722 
•
->
xãr_buff
 +ğ
Ën
;

724 
tx¡©us
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DINEPS
[
•num
]->
DTXFSTSx
);

727 ià(
•
->
xãr_Ën
 =ğ•->
xãr_couÁ
)

729 
fifÛm±ymsk
 = 0x1 << 
•
->
num
;

730 
	`USB_OTG_MODIFY_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DIEPEMPMSK
, 
fifÛm±ymsk
, 0);

735 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_pcd.c

16 #ifdeà
STM32F10X_CL


18 
	~"usb_lib.h
"

19 
	~"Ùgd_fs_ÿl.h
"

20 
	~"Ùgd_fs_pcd.h
"

22 
USB_OTG_PCD_DEV
 
	gUSB_OTG_PCD_dev
;

24 
USB_OTG_CORE_REGS
 
USB_OTG_FS_»gs
;

32 
	$PCD_In™
()

34 
ušt32_t
 
i
 = 0;

35 
USB_OTG_EP
 *
•
;

39 
•
 = &
USB_OTG_PCD_dev
.
•0
;

42 
•
->
num
 = 0;

43 
•
->
tx_fifo_num
 = 0;

46 
•
->
ty³
 = 
EP_TYPE_CTRL
;

47 
•
->
max·ck‘
 = 
MAX_PACKET_SIZE
;

49 
•
->
xãr_buff
 = 0;

50 
•
->
xãr_Ën
 = 0;

52 
i
 = 1; i < 
NUM_TX_FIFOS
 ; i++)

54 
•
 = &
USB_OTG_PCD_dev
.
š_•
[
i
-1];

57 
•
->
is_š
 = 1;

58 
•
->
num
 = 
i
;

59 
•
->
tx_fifo_num
 = 
i
;

62 
•
->
ty³
 = 
EP_TYPE_CTRL
;

63 
•
->
max·ck‘
 = 
MAX_PACKET_SIZE
;

64 
•
->
xãr_buff
 = 0;

65 
•
->
xãr_Ën
 = 0;

68 
i
 = 1; i < 
NUM_TX_FIFOS
; i++)

70 
•
 = &
USB_OTG_PCD_dev
.
out_•
[
i
-1];

73 
•
->
is_š
 = 0;

74 
•
->
num
 = 
i
;

75 
•
->
tx_fifo_num
 = 
i
;

78 
•
->
ty³
 = 
EP_TYPE_CTRL
;

79 
•
->
max·ck‘
 = 
MAX_PACKET_SIZE
;

80 
•
->
xãr_buff
 = 0;

81 
•
->
xãr_Ën
 = 0;

84 
USB_OTG_PCD_dev
.
•0
.
max·ck‘
 = 
MAX_EP0_SIZE
;

85 
USB_OTG_PCD_dev
.
•0
.
ty³
 = 
EP_TYPE_CTRL
;

90 
	`OTGD_FS_S‘Add»ss
(
USB_OTG_FS_BASE_ADDR
);

93 
	`OTGD_FS_Di§bËGlob®IÁ
();

96 
	`OTGD_FS_CÜeIn™
();

99 
	`OTGD_FS_CÜeIn™Dev
();

100 
	}
}

109 
ušt32_t
 
	$PCD_EP_O³n
(
EP_DESCRIPTOR
 *
•desc
)

111 
USB_OTG_EP
 *
•
;

114 ià((0x80 & 
•desc
->
bEndpoštAdd»ss
) != 0)

116 
•
 = 
	`PCD_G‘InEP
(
•desc
->
bEndpoštAdd»ss
 & 0x7F);

117 
•
->
is_š
 = 1;

121 
•
 = 
	`PCD_G‘OutEP
(
•desc
->
bEndpoštAdd»ss
 & 0x7F);

122 
•
->
is_š
 = 0;

125 
•
->
num
 = 
•desc
->
bEndpoštAdd»ss
 & 0x7F;

126 
•
->
max·ck‘
 = 
•desc
->
wMaxPack‘Size
;

127 
•
->
ty³
 = 
•desc
->
bmA‰ribu‹s
 & 
USB_ENDPOINT_XFERTYPE_MASK
;

129 ià(
•
->
is_š
)

132 
•
->
tx_fifo_num
 =ƒp->
num
;

135 
	`OTGD_FS_EPAùiv©e
(
•
 );

138 
	}
}

147 
ušt32_t
 
	$PCD_EP_Clo£
(
ušt8_t
 
•_addr
)

150 
USB_OTG_EP
 *
•
;

152 ià((0x80 & 
•_addr
) != 0)

154 
•
 = 
	`PCD_G‘InEP
(
•_addr
 & 0x7F);

158 
•
 = 
	`PCD_G‘OutEP
(
•_addr
 & 0x7F);

161 
•
->
num
 = 
•_addr
 & 0x7F;

162 
•
->
is_š
 = (0x80 & 
•_addr
) != 0;

164 
	`OTGD_FS_EPD—ùiv©e
(
•
 );

166 
	}
}

175 
ušt32_t
 
	$PCD_EP_R—d
 (
ušt8_t
 
•_addr
, ušt8_ˆ*
pbuf
, 
ušt32_t
 
buf_Ën
)

177 
USB_OTG_EP
 *
•
;

178 
ušt32_t
 
i
 = 0;

180 
•
 = 
	`PCD_G‘OutEP
(
•_addr
 & 0x7F);

183 
i
 = 0 ; i < 
buf_Ën
 ; i++)

185 
pbuf
[
i
] = 
•
->
xãr_buff
[i];

189 
•
->
xãr_buff
 = 
pbuf
;

190 
•
->
xãr_Ën
 = 
buf_Ën
;

191 
•
->
xãr_couÁ
 = 0;

192 
•
->
is_š
 = 0;

193 
•
->
num
 = 
•_addr
 & 0x7F;

195 iàĞ
•
->
num
 == 0 )

197 
	`OTGD_FS_EP0S¹Xãr
(
•
);

201 
	`OTGD_FS_EPS¹Xãr
Ğ
•
 );

205 
	}
}

214 
ušt32_t
 
	$PCD_EP_Wr™e
 (
ušt8_t
 
•_addr
, ušt8_ˆ*
pbuf
, 
ušt32_t
 
buf_Ën
)

216 
USB_OTG_EP
 *
•
;

218 
•
 = 
	`PCD_G‘InEP
(
•_addr
 & 0x7f);

221 
•
->
xãr_buff
 = 
pbuf
;

224 
•
->
xãr_couÁ
 = 0;

225 
•
->
xãr_Ën
 = 
buf_Ën
;

226 
•
->
is_š
 = 1;

227 
•
->
num
 = 
•_addr
 & 0x7F;

229 iàĞ
•
->
num
 == 0 )

231 
	`OTGD_FS_EP0S¹Xãr
(
•
);

235 
	`OTGD_FS_EPS¹Xãr
Ğ
•
 );

239 
	}
}

248 
ušt32_t
 
	$PCD_EP_SÎ
 (
ušt8_t
 
•_addr
)

250 
USB_OTG_EP
 *
•
;

252 ià((0x80 & 
•_addr
) != 0)

254 
•
 = 
	`PCD_G‘InEP
(
•_addr
 & 0x7F);

258 
•
 = 
	`PCD_G‘OutEP
(
•_addr
 & 0x7F);

261 
•
->
num
 = 
•_addr
 & 0x7F;

262 
•
->
is_š
 = ((
•_addr
 & 0x80) == 0x80) ? 1 : 0;

264 
	`OTGD_FS_EPS‘SÎ
(
•
);

266 
	}
}

274 
ušt32_t
 
	$PCD_EP_CÌSÎ
 (
ušt8_t
 
•_addr
)

277 
USB_OTG_EP
 *
•
;

279 ià((0x80 & 
•_addr
) != 0)

281 
•
 = 
	`PCD_G‘InEP
(
•_addr
 & 0x7F);

285 
•
 = 
	`PCD_G‘OutEP
(
•_addr
 & 0x7F);

288 
•
->
num
 = 
•_addr
 & 0x7F;

289 
•
->
is_š
 = ((
•_addr
 & 0x80) == 0x80) ? 1 : 0;

291 
	`OTGD_FS_EPCË¬SÎ
(
•
);

294 
	}
}

303 
ušt32_t
 
	$PCD_EP_Flush
 (
ušt8_t
 
•_addr
)

306 
ušt8_t
 
is_out
 = 0;

307 
ušt8_t
 
•_nbr
 = 0;

309 
•_nbr
 = 
•_addr
 & 0x7F;

310 
is_out
 = ((
•_addr
 & 0x80) == 0x80) ? 0 : 1;

312 ià(
is_out
 == 0)

314 
	`OTGD_FS_FlushTxFifo
(
•_nbr
);

318 
	`OTGD_FS_FlushRxFifo
();

320 
	`PCD_EP_CÌSÎ
(
•_addr
);

322 
	}
}

331 
	$PCD_EP_S‘Add»ss
 (
ušt8_t
 
add»ss
)

334 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

336 
dcfg
.
d32
 = 0;

338 
dcfg
.
b
.
devaddr
 = 
add»ss
;

339 
	`USB_OTG_MODIFY_REG32
Ğ&
USB_OTG_FS_»gs
.
DEV
->
DCFG
, 0, 
dcfg
.
d32
);

340 
	}
}

350 
USB_OTG_EP
* 
	$PCD_G‘InEP
(
ušt32_t
 
•_num
)

352 ià(
•_num
 == 0)

354  &
USB_OTG_PCD_dev
.
•0
;

358  &
USB_OTG_PCD_dev
.
š_•
[
•_num
 - 1];

360 
	}
}

368 
USB_OTG_EP
* 
	$PCD_G‘OutEP
(
ušt32_t
 
•_num
)

370 ià(
•_num
 == 0)

372  &
USB_OTG_PCD_dev
.
•0
;

376  &
USB_OTG_PCD_dev
.
out_•
[
•_num
 - 1];

378 
	}
}

387 
	$PCD_DevCÚÃù
()

390 
USB_OTG_DCTL_Ty³Def
 
dùl
;

392 
dùl
.
d32
 = 0;

394 
dùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
);

397 
dùl
.
b
.
sádiscÚ
 = 0;

398 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
, 
dùl
.
d32
);

399 
	`mDELAY
(25);

400 
	}
}

409 
	$PCD_DevDiscÚÃù
 ()

412 
USB_OTG_DCTL_Ty³Def
 
dùl
;

414 
dùl
.
d32
 = 0;

416 
dùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
);

419 
dùl
.
b
.
sádiscÚ
 = 1;

420 
	`USB_OTG_WRITE_REG32
(&
USB_OTG_FS_»gs
.
DEV
->
DCTL
, 
dùl
.
d32
);

421 
	`mDELAY
(25);

422 
	}
}

431 
	$PCD_EP0_OutS¹
()

434 
USB_OTG_DOEPTSIZ0_Ty³Def
 
dÛ±size0
;

435 
dÛ±size0
.
d32
 = 0;

438 
dÛ±size0
.
b
.
supút
 = 3;

439 
dÛ±size0
.
b
.
pktút
 = 1;

440 
dÛ±size0
.
b
.
xãrsize
 = 8 * 3;

442 
	`USB_OTG_WRITE_REG32
Ğ&
USB_OTG_FS_»gs
.
DOUTEPS
[0]->
DOEPTSIZx
, 
dÛ±size0
.
d32
 );

444 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/usb_core.c

17 
	~"usb_lib.h
"

20 
	#V®B™
(
VAR
,
PÏû
è(VAR & (1 << PÏû))

	)

21 
	#S‘B™
(
VAR
,
PÏû
è(VAR |ğ(1 << PÏû))

	)

22 
	#CÌB™
(
VAR
,
PÏû
è(VAR &ğ((1 << PÏûè^ 255))

	)

24 #ifdeà
STM32F10X_CL


25 
	#S’d0L’gthD©a
(è{
	`PCD_EP_Wr™e
 (0, 0, 0è; 
	`vS‘EPTxStus
(
EP_TX_VALID
);}

	)

27 
	#S’d0L’gthD©a
(è{ 
	`_S‘EPTxCouÁ
(
ENDP0
, 0); \

28 
	`vS‘EPTxStus
(
EP_TX_VALID
); \

29 }

	)

32 
	#vS‘EPRxStus
(
¡
è(
SaveRS‹
 = st)

	)

33 
	#vS‘EPTxStus
(
¡
è(
SaveTS‹
 = st)

	)

35 
	#USB_StusIn
(è
	`S’d0L’gthD©a
()

	)

36 
	#USB_StusOut
(è
	`vS‘EPRxStus
(
EP_RX_VALID
)

	)

38 
	#StusInfo0
 
StusInfo
.
bw
.
bb1


	)

39 
	#StusInfo1
 
StusInfo
.
bw
.
bb0


	)

43 
ušt16_t_ušt8_t
 
	gStusInfo
;

45 
boŞ
 
	gD©a_Mul_MaxPack‘Size
 = 
FALSE
;

47 
D©aSgeOut
();

48 
D©aSgeIn
();

49 
NoD©a_S‘up0
();

50 
D©a_S‘up0
();

61 
ušt8_t
 *
	$Snd¬d_G‘CÚfigu¿tiÚ
(
ušt16_t
 
L’gth
)

63 ià(
L’gth
 == 0)

65 
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 =

66 (
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
);

69 
pU£r_Snd¬d_Reque¡s
->
	`U£r_G‘CÚfigu¿tiÚ
();

70  (
ušt8_t
 *)&
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
;

71 
	}
}

82 
RESULT
 
	$Snd¬d_S‘CÚfigu¿tiÚ
()

85 ià((
pInfÜm©iÚ
->
USBwV®ue0
 <=

86 
Deviû_TabË
.
TÙ®_CÚfigu¿tiÚ
è&& (
pInfÜm©iÚ
->
USBwV®ue1
 == 0)

87 && (
pInfÜm©iÚ
->
USBwIndex
 == 0))

89 
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
 =…InfÜm©iÚ->
USBwV®ue0
;

90 
pU£r_Snd¬d_Reque¡s
->
	`U£r_S‘CÚfigu¿tiÚ
();

91  
USB_SUCCESS
;

95  
USB_UNSUPPORT
;

97 
	}
}

107 
ušt8_t
 *
	$Snd¬d_G‘IÁ”çû
(
ušt16_t
 
L’gth
)

109 ià(
L’gth
 == 0)

111 
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 =

112 (
pInfÜm©iÚ
->
Cu¼’t_AÉ”Ç‹S‘tšg
);

115 
pU£r_Snd¬d_Reque¡s
->
	`U£r_G‘IÁ”çû
();

116  (
ušt8_t
 *)&
pInfÜm©iÚ
->
Cu¼’t_AÉ”Ç‹S‘tšg
;

117 
	}
}

128 
RESULT
 
	$Snd¬d_S‘IÁ”çû
()

130 
RESULT
 
Re
;

133 
Re
 = (*
pPrİ”ty
->
CÏss_G‘_IÁ”çû_S‘tšg
)(
pInfÜm©iÚ
->
USBwIndex0
,…InfÜm©iÚ->
USBwV®ue0
);

135 ià(
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
 != 0)

137 ià((
Re
 !ğ
USB_SUCCESS
è|| (
pInfÜm©iÚ
->
USBwIndex1
 != 0)

138 || (
pInfÜm©iÚ
->
USBwV®ue1
 != 0))

140  
USB_UNSUPPORT
;

142 ià(
Re
 =ğ
USB_SUCCESS
)

144 
pU£r_Snd¬d_Reque¡s
->
	`U£r_S‘IÁ”çû
();

145 
pInfÜm©iÚ
->
Cu¼’t_IÁ”çû
 =…InfÜm©iÚ->
USBwIndex0
;

146 
pInfÜm©iÚ
->
Cu¼’t_AÉ”Ç‹S‘tšg
 =…InfÜm©iÚ->
USBwV®ue0
;

147  
USB_SUCCESS
;

152  
USB_UNSUPPORT
;

153 
	}
}

163 
ušt8_t
 *
	$Snd¬d_G‘Stus
(
ušt16_t
 
L’gth
)

165 ià(
L’gth
 == 0)

167 
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 = 2;

172 
StusInfo
.
w
 = 0;

174 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

177 
ušt8_t
 
F—tu»
 = 
pInfÜm©iÚ
->
Cu¼’t_F—tu»
;

180 ià(
	`V®B™
(
F—tu»
, 5))

182 
	`S‘B™
(
StusInfo0
, 1);

186 
	`CÌB™
(
StusInfo0
, 1);

190 ià(
	`V®B™
(
F—tu»
, 6))

192 
	`S‘B™
(
StusInfo0
, 0);

196 
	`CÌB™
(
StusInfo0
, 0);

200 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

202  (
ušt8_t
 *)&
StusInfo
;

205 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

207 
ušt8_t
 
R–©ed_Endpošt
;

208 
ušt8_t
 
wIndex0
 = 
pInfÜm©iÚ
->
USBwIndex0
;

210 
R–©ed_Endpošt
 = (
wIndex0
 & 0x0f);

211 ià(
	`V®B™
(
wIndex0
, 7))

214 ià(
	`_G‘TxSÎStus
(
R–©ed_Endpošt
))

216 
	`S‘B™
(
StusInfo0
, 0);

222 ià(
	`_G‘RxSÎStus
(
R–©ed_Endpošt
))

224 
	`S‘B™
(
StusInfo0
, 0);

231  
NULL
;

233 
pU£r_Snd¬d_Reque¡s
->
	`U£r_G‘Stus
();

234  (
ušt8_t
 *)&
StusInfo
;

235 
	}
}

245 
RESULT
 
	$Snd¬d_CË¬F—tu»
()

247 
ušt32_t
 
Ty³_Rec
 = 
Ty³_Rec›Á
;

248 
ušt32_t
 
Stus
;

251 ià(
Ty³_Rec
 =ğ(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

253 
	`CÌB™
(
pInfÜm©iÚ
->
Cu¼’t_F—tu»
, 5);

254  
USB_SUCCESS
;

256 ià(
Ty³_Rec
 =ğ(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

258 
DEVICE
* 
pDev
;

259 
ušt32_t
 
R–©ed_Endpošt
;

260 
ušt32_t
 
wIndex0
;

261 
ušt32_t
 
rEP
;

263 ià((
pInfÜm©iÚ
->
USBwV®ue
 !ğ
ENDPOINT_STALL
)

264 || (
pInfÜm©iÚ
->
USBwIndex1
 != 0))

266  
USB_UNSUPPORT
;

269 
pDev
 = &
Deviû_TabË
;

270 
wIndex0
 = 
pInfÜm©iÚ
->
USBwIndex0
;

271 
rEP
 = 
wIndex0
 & ~0x80;

272 
R–©ed_Endpošt
 = 
ENDP0
 + 
rEP
;

274 ià(
	`V®B™
(
pInfÜm©iÚ
->
USBwIndex0
, 7))

278 
Stus
 = 
	`_G‘EPTxStus
(
R–©ed_Endpošt
);

282 
Stus
 = 
	`_G‘EPRxStus
(
R–©ed_Endpošt
);

285 ià((
rEP
 >ğ
pDev
->
TÙ®_Endpošt
è|| (
Stus
 == 0)

286 || (
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
 == 0))

288  
USB_UNSUPPORT
;

292 ià(
wIndex0
 & 0x80)

295 ià(
	`_G‘TxSÎStus
(
R–©ed_Endpošt
 ))

297 #iâdeà
STM32F10X_CL


298 
	`CË¬DTOG_TX
(
R–©ed_Endpošt
);

300 
	`S‘EPTxStus
(
R–©ed_Endpošt
, 
EP_TX_VALID
);

306 ià(
	`_G‘RxSÎStus
(
R–©ed_Endpošt
))

308 ià(
R–©ed_Endpošt
 =ğ
ENDP0
)

311 
	`S‘EPRxCouÁ
(
R–©ed_Endpošt
, 
Deviû_Prİ”ty
.
MaxPack‘Size
);

312 
	`_S‘EPRxStus
(
R–©ed_Endpošt
, 
EP_RX_VALID
);

316 #iâdeà
STM32F10X_CL


317 
	`CË¬DTOG_RX
(
R–©ed_Endpošt
);

319 
	`_S‘EPRxStus
(
R–©ed_Endpošt
, 
EP_RX_VALID
);

323 
pU£r_Snd¬d_Reque¡s
->
	`U£r_CË¬F—tu»
();

324  
USB_SUCCESS
;

327  
USB_UNSUPPORT
;

328 
	}
}

338 
RESULT
 
	$Snd¬d_S‘EndPoštF—tu»
()

340 
ušt32_t
 
wIndex0
;

341 
ušt32_t
 
R–©ed_Endpošt
;

342 
ušt32_t
 
rEP
;

343 
ušt32_t
 
Stus
;

345 
wIndex0
 = 
pInfÜm©iÚ
->
USBwIndex0
;

346 
rEP
 = 
wIndex0
 & ~0x80;

347 
R–©ed_Endpošt
 = 
ENDP0
 + 
rEP
;

349 ià(
	`V®B™
(
pInfÜm©iÚ
->
USBwIndex0
, 7))

353 
Stus
 = 
	`_G‘EPTxStus
(
R–©ed_Endpošt
);

357 
Stus
 = 
	`_G‘EPRxStus
(
R–©ed_Endpošt
);

360 ià(
R–©ed_Endpošt
 >ğ
Deviû_TabË
.
TÙ®_Endpošt


361 || 
pInfÜm©iÚ
->
USBwV®ue
 !ğ0 || 
Stus
 == 0

362 || 
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
 == 0)

364  
USB_UNSUPPORT
;

368 ià(
wIndex0
 & 0x80)

371 
	`_S‘EPTxStus
(
R–©ed_Endpošt
, 
EP_TX_STALL
);

377 
	`_S‘EPRxStus
(
R–©ed_Endpošt
, 
EP_RX_STALL
);

380 
pU£r_Snd¬d_Reque¡s
->
	`U£r_S‘EndPoštF—tu»
();

381  
USB_SUCCESS
;

382 
	}
}

392 
RESULT
 
	$Snd¬d_S‘DeviûF—tu»
()

394 
	`S‘B™
(
pInfÜm©iÚ
->
Cu¼’t_F—tu»
, 5);

395 
pU£r_Snd¬d_Reque¡s
->
	`U£r_S‘DeviûF—tu»
();

396  
USB_SUCCESS
;

397 
	}
}

418 
ušt8_t
 *
	$Snd¬d_G‘DesütÜD©a
(
ušt16_t
 
L’gth
, 
ONE_DESCRIPTOR
 *
pDesc
)

420 
ušt32_t
 
wOff£t
;

422 
wOff£t
 = 
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wOff£t
;

423 ià(
L’gth
 == 0)

425 
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 = 
pDesc
->
DesütÜ_Size
 - 
wOff£t
;

429  
pDesc
->
DesütÜ
 + 
wOff£t
;

430 
	}
}

439 
	$D©aSgeOut
()

441 
ENDPOINT_INFO
 *
pEPšfo
 = &
pInfÜm©iÚ
->
CŒl_Info
;

442 
ušt32_t
 
§ve_rL’gth
;

444 
§ve_rL’gth
 = 
pEPšfo
->
Usb_rL’gth
;

446 ià(
pEPšfo
->
CİyD©a
 && 
§ve_rL’gth
)

448 
ušt8_t
 *
Bufãr
;

449 
ušt32_t
 
L’gth
;

451 
L’gth
 = 
pEPšfo
->
Pack‘Size
;

452 ià(
L’gth
 > 
§ve_rL’gth
)

454 
L’gth
 = 
§ve_rL’gth
;

457 
Bufãr
 = (*
pEPšfo
->
CİyD©a
)(
L’gth
);

458 
pEPšfo
->
Usb_rL’gth
 -ğ
L’gth
;

459 
pEPšfo
->
Usb_rOff£t
 +ğ
L’gth
;

461 #ifdeà
STM32F10X_CL


462 
	`PCD_EP_R—d
(
ENDP0
, 
Bufãr
, 
L’gth
);

464 
	`PMAToU£rBufãrCİy
(
Bufãr
, 
	`G‘EPRxAddr
(
ENDP0
), 
L’gth
);

468 ià(
pEPšfo
->
Usb_rL’gth
 != 0)

470 
	`vS‘EPRxStus
(
EP_RX_VALID
);

471 
	`S‘EPTxCouÁ
(
ENDP0
, 0);

472 
	`vS‘EPTxStus
(
EP_TX_VALID
);

475 ià(
pEPšfo
->
Usb_rL’gth
 >ğpEPšfo->
Pack‘Size
)

477 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
OUT_DATA
;

481 ià(
pEPšfo
->
Usb_rL’gth
 > 0)

483 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
LAST_OUT_DATA
;

485 ià(
pEPšfo
->
Usb_rL’gth
 == 0)

487 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
WAIT_STATUS_IN
;

488 
	`USB_StusIn
();

491 
	}
}

500 
	$D©aSgeIn
()

502 
ENDPOINT_INFO
 *
pEPšfo
 = &
pInfÜm©iÚ
->
CŒl_Info
;

503 
ušt32_t
 
§ve_wL’gth
 = 
pEPšfo
->
Usb_wL’gth
;

504 
ušt32_t
 
CÚŒŞS‹
 = 
pInfÜm©iÚ
->ControlState;

506 
ušt8_t
 *
D©aBufãr
;

507 
ušt32_t
 
L’gth
;

509 ià((
§ve_wL’gth
 =ğ0è&& (
CÚŒŞS‹
 =ğ
LAST_IN_DATA
))

511 if(
D©a_Mul_MaxPack‘Size
 =ğ
TRUE
)

514 
	`S’d0L’gthD©a
();

515 
CÚŒŞS‹
 = 
LAST_IN_DATA
;

516 
D©a_Mul_MaxPack‘Size
 = 
FALSE
;

521 
CÚŒŞS‹
 = 
WAIT_STATUS_OUT
;

523 #ifdeà
STM32F10X_CL


524 
	`PCD_EP_R—d
 (
ENDP0
, 0, 0);

527 #iâdeà
STM32F10X_CL


528 
	`vS‘EPTxStus
(
EP_TX_STALL
);

532 
Ex³ù_Stus_Out
;

535 
L’gth
 = 
pEPšfo
->
Pack‘Size
;

536 
CÚŒŞS‹
 = (
§ve_wL’gth
 <ğ
L’gth
è? 
LAST_IN_DATA
 : 
IN_DATA
;

538 ià(
L’gth
 > 
§ve_wL’gth
)

540 
L’gth
 = 
§ve_wL’gth
;

543 
D©aBufãr
 = (*
pEPšfo
->
CİyD©a
)(
L’gth
);

545 #ifdeà
STM32F10X_CL


546 
	`PCD_EP_Wr™e
 (
ENDP0
, 
D©aBufãr
, 
L’gth
);

548 
	`U£rToPMABufãrCİy
(
D©aBufãr
, 
	`G‘EPTxAddr
(
ENDP0
), 
L’gth
);

551 
	`S‘EPTxCouÁ
(
ENDP0
, 
L’gth
);

553 
pEPšfo
->
Usb_wL’gth
 -ğ
L’gth
;

554 
pEPšfo
->
Usb_wOff£t
 +ğ
L’gth
;

555 
	`vS‘EPTxStus
(
EP_TX_VALID
);

557 
	`USB_StusOut
();

559 
Ex³ù_Stus_Out
:

560 
pInfÜm©iÚ
->
CÚŒŞS‹
 = ControlState;

561 
	}
}

570 
	$NoD©a_S‘up0
()

572 
RESULT
 
ResuÉ
 = 
USB_UNSUPPORT
;

573 
ušt32_t
 
Reque¡No
 = 
pInfÜm©iÚ
->
USBbReque¡
;

574 
ušt32_t
 
CÚŒŞS‹
;

576 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

580 ià(
Reque¡No
 =ğ
SET_CONFIGURATION
)

582 
ResuÉ
 = 
	`Snd¬d_S‘CÚfigu¿tiÚ
();

586 ià(
Reque¡No
 =ğ
SET_ADDRESS
)

588 ià((
pInfÜm©iÚ
->
USBwV®ue0
 > 127è|| (pInfÜm©iÚ->
USBwV®ue1
 != 0)

589 || (
pInfÜm©iÚ
->
USBwIndex
 != 0)

590 || (
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
 != 0))

593 
CÚŒŞS‹
 = 
STALLED
;

594 
ex™_NoD©a_S‘up0
;

598 
ResuÉ
 = 
USB_SUCCESS
;

600 #ifdeà
STM32F10X_CL


601 
	`S‘DeviûAdd»ss
(
pInfÜm©iÚ
->
USBwV®ue0
);

606 ià(
Reque¡No
 =ğ
SET_FEATURE
)

608 ià((
pInfÜm©iÚ
->
USBwV®ue0
 =ğ
DEVICE_REMOTE_WAKEUP
) \

609 && (
pInfÜm©iÚ
->
USBwIndex
 == 0))

611 
ResuÉ
 = 
	`Snd¬d_S‘DeviûF—tu»
();

615 
ResuÉ
 = 
USB_UNSUPPORT
;

619 ià(
Reque¡No
 =ğ
CLEAR_FEATURE
)

621 ià(
pInfÜm©iÚ
->
USBwV®ue0
 =ğ
DEVICE_REMOTE_WAKEUP


622 && 
pInfÜm©iÚ
->
USBwIndex
 == 0

623 && 
	`V®B™
(
pInfÜm©iÚ
->
Cu¼’t_F—tu»
, 5))

625 
ResuÉ
 = 
	`Snd¬d_CË¬F—tu»
();

629 
ResuÉ
 = 
USB_UNSUPPORT
;

636 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

639 ià(
Reque¡No
 =ğ
SET_INTERFACE
)

641 
ResuÉ
 = 
	`Snd¬d_S‘IÁ”çû
();

646 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

649 ià(
Reque¡No
 =ğ
CLEAR_FEATURE
)

651 
ResuÉ
 = 
	`Snd¬d_CË¬F—tu»
();

654 ià(
Reque¡No
 =ğ
SET_FEATURE
)

656 
ResuÉ
 = 
	`Snd¬d_S‘EndPoštF—tu»
();

661 
ResuÉ
 = 
USB_UNSUPPORT
;

665 ià(
ResuÉ
 !ğ
USB_SUCCESS
)

667 
ResuÉ
 = (*
pPrİ”ty
->
CÏss_NoD©a_S‘up
)(
Reque¡No
);

668 ià(
ResuÉ
 =ğ
USB_NOT_READY
)

670 
CÚŒŞS‹
 = 
PAUSE
;

671 
ex™_NoD©a_S‘up0
;

675 ià(
ResuÉ
 !ğ
USB_SUCCESS
)

677 
CÚŒŞS‹
 = 
STALLED
;

678 
ex™_NoD©a_S‘up0
;

681 
CÚŒŞS‹
 = 
WAIT_STATUS_IN
;

683 
	`USB_StusIn
();

685 
ex™_NoD©a_S‘up0
:

686 
pInfÜm©iÚ
->
CÚŒŞS‹
 = ControlState;

688 
	}
}

697 
	$D©a_S‘up0
()

699 
ušt8_t
 *(*
CİyRoutše
)(
ušt16_t
);

700 
RESULT
 
ResuÉ
;

701 
ušt32_t
 
Reque¡_No
 = 
pInfÜm©iÚ
->
USBbReque¡
;

703 
ušt32_t
 
R–©ed_Endpošt
, 
Re£rved
;

704 
ušt32_t
 
wOff£t
, 
Stus
;

708 
CİyRoutše
 = 
NULL
;

709 
wOff£t
 = 0;

712 ià(
Reque¡_No
 =ğ
GET_DESCRIPTOR
)

714 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

716 
ušt8_t
 
wV®ue1
 = 
pInfÜm©iÚ
->
USBwV®ue1
;

717 ià(
wV®ue1
 =ğ
DEVICE_DESCRIPTOR
)

719 
CİyRoutše
 = 
pPrİ”ty
->
G‘DeviûDesütÜ
;

721 ià(
wV®ue1
 =ğ
CONFIG_DESCRIPTOR
)

723 
CİyRoutše
 = 
pPrİ”ty
->
G‘CÚfigDesütÜ
;

725 ià(
wV®ue1
 =ğ
STRING_DESCRIPTOR
)

727 
CİyRoutše
 = 
pPrİ”ty
->
G‘SŒšgDesütÜ
;

733 ià((
Reque¡_No
 =ğ
GET_STATUS
è&& (
pInfÜm©iÚ
->
USBwV®ue
 == 0)

734 && (
pInfÜm©iÚ
->
USBwL’gth
 == 0x0002)

735 && (
pInfÜm©iÚ
->
USBwIndex1
 == 0))

738 ià((
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

739 && (
pInfÜm©iÚ
->
USBwIndex
 == 0))

741 
CİyRoutše
 = 
Snd¬d_G‘Stus
;

745 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

747 ià(((*
pPrİ”ty
->
CÏss_G‘_IÁ”çû_S‘tšg
)(
pInfÜm©iÚ
->
USBwIndex0
, 0è=ğ
USB_SUCCESS
)

748 && (
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
 != 0))

750 
CİyRoutše
 = 
Snd¬d_G‘Stus
;

755 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

757 
R–©ed_Endpošt
 = (
pInfÜm©iÚ
->
USBwIndex0
 & 0x0f);

758 
Re£rved
 = 
pInfÜm©iÚ
->
USBwIndex0
 & 0x70;

760 ià(
	`V®B™
(
pInfÜm©iÚ
->
USBwIndex0
, 7))

764 
Stus
 = 
	`_G‘EPTxStus
(
R–©ed_Endpošt
);

768 
Stus
 = 
	`_G‘EPRxStus
(
R–©ed_Endpošt
);

771 ià((
R–©ed_Endpošt
 < 
Deviû_TabË
.
TÙ®_Endpošt
è&& (
Re£rved
 == 0)

772 && (
Stus
 != 0))

774 
CİyRoutše
 = 
Snd¬d_G‘Stus
;

781 ià(
Reque¡_No
 =ğ
GET_CONFIGURATION
)

783 ià(
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

785 
CİyRoutše
 = 
Snd¬d_G‘CÚfigu¿tiÚ
;

789 ià(
Reque¡_No
 =ğ
GET_INTERFACE
)

791 ià((
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

792 && (
pInfÜm©iÚ
->
Cu¼’t_CÚfigu¿tiÚ
 !ğ0è&& (pInfÜm©iÚ->
USBwV®ue
 == 0)

793 && (
pInfÜm©iÚ
->
USBwIndex1
 =ğ0è&& (pInfÜm©iÚ->
USBwL’gth
 == 0x0001)

794 && ((*
pPrİ”ty
->
CÏss_G‘_IÁ”çû_S‘tšg
)(
pInfÜm©iÚ
->
USBwIndex0
, 0è=ğ
USB_SUCCESS
))

796 
CİyRoutše
 = 
Snd¬d_G‘IÁ”çû
;

801 ià(
CİyRoutše
)

803 
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wOff£t
 = 
wOff£t
;

804 
pInfÜm©iÚ
->
CŒl_Info
.
CİyD©a
 = 
CİyRoutše
;

807 (*
CİyRoutše
)(0);

808 
ResuÉ
 = 
USB_SUCCESS
;

812 
ResuÉ
 = (*
pPrİ”ty
->
CÏss_D©a_S‘up
)(
pInfÜm©iÚ
->
USBbReque¡
);

813 ià(
ResuÉ
 =ğ
USB_NOT_READY
)

815 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
PAUSE
;

820 ià(
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 == 0xFFFF)

823 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
PAUSE
;

826 ià((
ResuÉ
 =ğ
USB_UNSUPPORT
è|| (
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 == 0))

829 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
STALLED
;

834 ià(
	`V®B™
(
pInfÜm©iÚ
->
USBbmReque¡Ty³
, 7))

837 
__IO
 
ušt32_t
 
wL’gth
 = 
pInfÜm©iÚ
->
USBwL’gth
;

840 ià(
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 > 
wL’gth
)

842 
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 = 
wL’gth
;

845 ià(
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 <…InfÜm©iÚ->
USBwL’gth
)

847 ià(
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 < 
pPrİ”ty
->
MaxPack‘Size
)

849 
D©a_Mul_MaxPack‘Size
 = 
FALSE
;

851 ià((
pInfÜm©iÚ
->
CŒl_Info
.
Usb_wL’gth
 % 
pPrİ”ty
->
MaxPack‘Size
) == 0)

853 
D©a_Mul_MaxPack‘Size
 = 
TRUE
;

857 
pInfÜm©iÚ
->
CŒl_Info
.
Pack‘Size
 = 
pPrİ”ty
->
MaxPack‘Size
;

858 
	`D©aSgeIn
();

862 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
OUT_DATA
;

863 
	`vS‘EPRxStus
(
EP_RX_VALID
);

867 
	}
}

876 
ušt8_t
 
	$S‘up0_Proûss
()

881 
ušt8_t
* 
b
;

882 
ušt16_t
* 
w
;

883 } 
pBuf
;

885 #ifdeà
STM32F10X_CL


886 
USB_OTG_EP
 *
•
;

887 
ušt16_t
 
off£t
 = 0;

889 
•
 = 
	`PCD_G‘OutEP
(
ENDP0
);

890 
pBuf
.
b
 = 
•
->
xãr_buff
;

892 
ušt16_t
 
off£t
 = 1;

894 
pBuf
.
b
 = 
PMAAddr
 + (
ušt8_t
 *)(
	`_G‘EPRxAddr
(
ENDP0
) * 2);

897 ià(
pInfÜm©iÚ
->
CÚŒŞS‹
 !ğ
PAUSE
)

899 
pInfÜm©iÚ
->
USBbmReque¡Ty³
 = *
pBuf
.
b
++;

900 
pInfÜm©iÚ
->
USBbReque¡
 = *
pBuf
.
b
++;

901 
pBuf
.
w
 +ğ
off£t
;

902 
pInfÜm©iÚ
->
USBwV®ue
 = 
	`By‹Sw­
(*
pBuf
.
w
++);

903 
pBuf
.
w
 +ğ
off£t
;

904 
pInfÜm©iÚ
->
USBwIndex
 = 
	`By‹Sw­
(*
pBuf
.
w
++);

905 
pBuf
.
w
 +ğ
off£t
;

906 
pInfÜm©iÚ
->
USBwL’gth
 = *
pBuf
.
w
;

909 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 
SETTING_UP
;

910 ià(
pInfÜm©iÚ
->
USBwL’gth
 == 0)

913 
	`NoD©a_S‘up0
();

918 
	`D©a_S‘up0
();

920  
	`Po¡0_Proûss
();

921 
	}
}

930 
ušt8_t
 
	$In0_Proûss
()

932 
ušt32_t
 
CÚŒŞS‹
 = 
pInfÜm©iÚ
->ControlState;

934 ià((
CÚŒŞS‹
 =ğ
IN_DATA
è|| (CÚŒŞS‹ =ğ
LAST_IN_DATA
))

936 
	`D©aSgeIn
();

938 
CÚŒŞS‹
 = 
pInfÜm©iÚ
->ControlState;

941 ià(
CÚŒŞS‹
 =ğ
WAIT_STATUS_IN
)

943 ià((
pInfÜm©iÚ
->
USBbReque¡
 =ğ
SET_ADDRESS
) &&

944 (
Ty³_Rec›Á
 =ğ(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
)))

946 
	`S‘DeviûAdd»ss
(
pInfÜm©iÚ
->
USBwV®ue0
);

947 
pU£r_Snd¬d_Reque¡s
->
	`U£r_S‘DeviûAdd»ss
();

949 (*
pPrİ”ty
->
Proûss_Stus_IN
)();

950 
CÚŒŞS‹
 = 
STALLED
;

955 
CÚŒŞS‹
 = 
STALLED
;

958 
pInfÜm©iÚ
->
CÚŒŞS‹
 = ControlState;

960  
	`Po¡0_Proûss
();

961 
	}
}

970 
ušt8_t
 
	$Out0_Proûss
()

972 
ušt32_t
 
CÚŒŞS‹
 = 
pInfÜm©iÚ
->ControlState;

974 ià((
CÚŒŞS‹
 =ğ
IN_DATA
è|| (CÚŒŞS‹ =ğ
LAST_IN_DATA
))

977 
CÚŒŞS‹
 = 
STALLED
;

979 ià((
CÚŒŞS‹
 =ğ
OUT_DATA
è|| (CÚŒŞS‹ =ğ
LAST_OUT_DATA
))

981 
	`D©aSgeOut
();

982 
CÚŒŞS‹
 = 
pInfÜm©iÚ
->ControlState;

985 ià(
CÚŒŞS‹
 =ğ
WAIT_STATUS_OUT
)

987 (*
pPrİ”ty
->
Proûss_Stus_OUT
)();

988 #iâdeà
STM32F10X_CL


989 
CÚŒŞS‹
 = 
STALLED
;

997 
CÚŒŞS‹
 = 
STALLED
;

1000 
pInfÜm©iÚ
->
CÚŒŞS‹
 = ControlState;

1002  
	`Po¡0_Proûss
();

1003 
	}
}

1013 
ušt8_t
 
	$Po¡0_Proûss
()

1015 #ifdeà
STM32F10X_CL


1016 
USB_OTG_EP
 *
•
;

1019 
	`S‘EPRxCouÁ
(
ENDP0
, 
Deviû_Prİ”ty
.
MaxPack‘Size
);

1021 ià(
pInfÜm©iÚ
->
CÚŒŞS‹
 =ğ
STALLED
)

1023 
	`vS‘EPRxStus
(
EP_RX_STALL
);

1024 
	`vS‘EPTxStus
(
EP_TX_STALL
);

1027 #ifdeà
STM32F10X_CL


1028 ià((
pInfÜm©iÚ
->
CÚŒŞS‹
 =ğ
OUT_DATA
) ||

1029 (
pInfÜm©iÚ
->
CÚŒŞS‹
 =ğ
WAIT_STATUS_OUT
))

1031 
•
 = 
	`PCD_G‘InEP
(0);

1032 
•
->
is_š
 = 0;

1033 
	`OTGD_FS_EP0S¹Xãr
(
•
);

1035 
	`vS‘EPTxStus
(
EP_TX_VALID
);

1038 ià((
pInfÜm©iÚ
->
CÚŒŞS‹
 =ğ
IN_DATA
) ||

1039 (
pInfÜm©iÚ
->
CÚŒŞS‹
 =ğ
WAIT_STATUS_IN
))

1041 
•
 = 
	`PCD_G‘InEP
(0);

1042 
•
->
is_š
 = 1;

1043 
	`OTGD_FS_EP0S¹Xãr
(
•
);

1047  (
pInfÜm©iÚ
->
CÚŒŞS‹
 =ğ
PAUSE
);

1048 
	}
}

1057 
	$S‘DeviûAdd»ss
(
ušt8_t
 
V®
)

1059 #ifdeà
STM32F10X_CL


1060 
	`PCD_EP_S‘Add»ss
 ((
ušt8_t
)
V®
);

1062 
ušt32_t
 
i
;

1063 
ušt32_t
 
nEP
 = 
Deviû_TabË
.
TÙ®_Endpošt
;

1066 
i
 = 0; i < 
nEP
; i++)

1068 
	`_S‘EPAdd»ss
((
ušt8_t
)
i
, (uint8_t)i);

1070 
	`_S‘DADDR
(
V®
 | 
DADDR_EF
);

1072 
	}
}

1081 
	$NOP_Proûss
()

1083 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/usb_init.c

17 
	~"usb_lib.h
"

24 
ušt8_t
 
	gEPšdex
;

29 
DEVICE_INFO
 *
	gpInfÜm©iÚ
;

32 
DEVICE_PROP
 *
	gpPrİ”ty
;

37 
ušt16_t
 
	gSaveS‹
 ;

38 
ušt16_t
 
	gwIÁ”ru±_Mask
;

39 
DEVICE_INFO
 
	gDeviû_Info
;

40 
USER_STANDARD_REQUESTS
 *
	gpU£r_Snd¬d_Reque¡s
;

53 
	$USB_In™
()

55 
pInfÜm©iÚ
 = &
Deviû_Info
;

56 
pInfÜm©iÚ
->
CÚŒŞS‹
 = 2;

57 
pPrİ”ty
 = &
Deviû_Prİ”ty
;

58 
pU£r_Snd¬d_Reque¡s
 = &
U£r_Snd¬d_Reque¡s
;

60 
pPrİ”ty
->
	`In™
();

61 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/usb_int.c

15 #iâdeà
STM32F10X_CL


18 
	~"usb_lib.h
"

24 
__IO
 
ušt16_t
 
	gSaveRS‹
;

25 
__IO
 
ušt16_t
 
	gSaveTS‹
;

28 (*
pEpIÁ_IN
[7])();

29 (*
pEpIÁ_OUT
[7])();

42 
	$CTR_LP
()

44 
__IO
 
ušt16_t
 
wEPV®
 = 0;

46 ((
wI¡r
 = 
	`_G‘ISTR
()è& 
ISTR_CTR
) != 0)

49 
EPšdex
 = (
ušt8_t
)(
wI¡r
 & 
ISTR_EP_ID
);

50 ià(
EPšdex
 == 0)

60 
SaveRS‹
 = 
	`_G‘ENDPOINT
(
ENDP0
);

61 
SaveTS‹
 = 
SaveRS‹
 & 
EPTX_STAT
;

62 
SaveRS‹
 &ğ
EPRX_STAT
;

64 
	`_S‘EPRxTxStus
(
ENDP0
,
EP_RX_NAK
,
EP_TX_NAK
);

68 ià((
wI¡r
 & 
ISTR_DIR
) == 0)

76 
	`_CË¬EP_CTR_TX
(
ENDP0
);

77 
	`In0_Proûss
();

81 
	`_S‘EPRxTxStus
(
ENDP0
,
SaveRS‹
,
SaveTS‹
);

91 
wEPV®
 = 
	`_G‘ENDPOINT
(
ENDP0
);

93 ià((
wEPV®
 &
EP_SETUP
) != 0)

95 
	`_CË¬EP_CTR_RX
(
ENDP0
);

96 
	`S‘up0_Proûss
();

99 
	`_S‘EPRxTxStus
(
ENDP0
,
SaveRS‹
,
SaveTS‹
);

103 ià((
wEPV®
 & 
EP_CTR_RX
) != 0)

105 
	`_CË¬EP_CTR_RX
(
ENDP0
);

106 
	`Out0_Proûss
();

109 
	`_S‘EPRxTxStus
(
ENDP0
,
SaveRS‹
,
SaveTS‹
);

119 
wEPV®
 = 
	`_G‘ENDPOINT
(
EPšdex
);

120 ià((
wEPV®
 & 
EP_CTR_RX
) != 0)

123 
	`_CË¬EP_CTR_RX
(
EPšdex
);

126 (*
pEpIÁ_OUT
[
EPšdex
-1])();

130 ià((
wEPV®
 & 
EP_CTR_TX
) != 0)

133 
	`_CË¬EP_CTR_TX
(
EPšdex
);

136 (*
pEpIÁ_IN
[
EPšdex
-1])();

142 
	}
}

152 
	$CTR_HP
()

154 
ušt32_t
 
wEPV®
 = 0;

156 ((
wI¡r
 = 
	`_G‘ISTR
()è& 
ISTR_CTR
) != 0)

158 
	`_S‘ISTR
((
ušt16_t
)
CLR_CTR
);

160 
EPšdex
 = (
ušt8_t
)(
wI¡r
 & 
ISTR_EP_ID
);

162 
wEPV®
 = 
	`_G‘ENDPOINT
(
EPšdex
);

163 ià((
wEPV®
 & 
EP_CTR_RX
) != 0)

166 
	`_CË¬EP_CTR_RX
(
EPšdex
);

169 (*
pEpIÁ_OUT
[
EPšdex
-1])();

172 ià((
wEPV®
 & 
EP_CTR_TX
) != 0)

175 
	`_CË¬EP_CTR_TX
(
EPšdex
);

178 (*
pEpIÁ_IN
[
EPšdex
-1])();

184 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/usb_mem.c

15 #iâdeà
STM32F10X_CL


18 
	~"usb_lib.h
"

36 
	$U£rToPMABufãrCİy
(
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
)

38 
ušt32_t
 
n
 = (
wNBy‹s
 + 1) >> 1;

39 
ušt32_t
 
i
, 
‹mp1
, 
‹mp2
;

40 
ušt16_t
 *
pdwV®
;

41 
pdwV®
 = (
ušt16_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

42 
i
 = 
n
; i != 0; i--)

44 
‹mp1
 = (
ušt16_t
è* 
pbU¤Buf
;

45 
pbU¤Buf
++;

46 
‹mp2
 = 
‹mp1
 | (
ušt16_t
è* 
pbU¤Buf
 << 8;

47 *
pdwV®
++ = 
‹mp2
;

48 
pdwV®
++;

49 
pbU¤Buf
++;

51 
	}
}

61 
	$PMAToU£rBufãrCİy
(
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
)

63 
ušt32_t
 
n
 = (
wNBy‹s
 + 1) >> 1;

64 
ušt32_t
 
i
;

65 
ušt32_t
 *
pdwV®
;

66 
pdwV®
 = (
ušt32_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

67 
i
 = 
n
; i != 0; i--)

69 *(
ušt16_t
*)
pbU¤Buf
++ = *
pdwV®
++;

70 
pbU¤Buf
++;

72 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/usb_regs.c

15 #iâdeà
STM32F10X_CL


18 
	~"usb_lib.h
"

35 
	$S‘CNTR
(
ušt16_t
 
wRegV®ue
)

37 
	`_S‘CNTR
(
wRegV®ue
);

38 
	}
}

47 
ušt16_t
 
	$G‘CNTR
()

49 (
	`_G‘CNTR
());

50 
	}
}

59 
	$S‘ISTR
(
ušt16_t
 
wRegV®ue
)

61 
	`_S‘ISTR
(
wRegV®ue
);

62 
	}
}

71 
ušt16_t
 
	$G‘ISTR
()

73 (
	`_G‘ISTR
());

74 
	}
}

83 
ušt16_t
 
	$G‘FNR
()

85 (
	`_G‘FNR
());

86 
	}
}

95 
	$S‘DADDR
(
ušt16_t
 
wRegV®ue
)

97 
	`_S‘DADDR
(
wRegV®ue
);

98 
	}
}

107 
ušt16_t
 
	$G‘DADDR
()

109 (
	`_G‘DADDR
());

110 
	}
}

119 
	$S‘BTABLE
(
ušt16_t
 
wRegV®ue
)

121 
	`_S‘BTABLE
(
wRegV®ue
);

122 
	}
}

131 
ušt16_t
 
	$G‘BTABLE
()

133 (
	`_G‘BTABLE
());

134 
	}
}

144 
	$S‘ENDPOINT
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wRegV®ue
)

146 
	`_S‘ENDPOINT
(
bEpNum
, 
wRegV®ue
);

147 
	}
}

156 
ušt16_t
 
	$G‘ENDPOINT
(
ušt8_t
 
bEpNum
)

158 (
	`_G‘ENDPOINT
(
bEpNum
));

159 
	}
}

169 
	$S‘EPTy³
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wTy³
)

171 
	`_S‘EPTy³
(
bEpNum
, 
wTy³
);

172 
	}
}

181 
ušt16_t
 
	$G‘EPTy³
(
ušt8_t
 
bEpNum
)

183 (
	`_G‘EPTy³
(
bEpNum
));

184 
	}
}

194 
	$S‘EPTxStus
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wS‹
)

196 
	`_S‘EPTxStus
(
bEpNum
, 
wS‹
);

197 
	}
}

207 
	$S‘EPRxStus
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wS‹
)

209 
	`_S‘EPRxStus
(
bEpNum
, 
wS‹
);

210 
	}
}

220 
	$S‘DouBËBuffEPSÎ
(
ušt8_t
 
bEpNum
, ušt8_ˆ
bDœ
)

222 
ušt16_t
 
Endpošt_DTOG_Stus
;

223 
Endpošt_DTOG_Stus
 = 
	`G‘ENDPOINT
(
bEpNum
);

224 ià(
bDœ
 =ğ
EP_DBUF_OUT
)

226 
	`_S‘ENDPOINT
(
bEpNum
, 
Endpošt_DTOG_Stus
 & ~
EPRX_DTOG1
);

228 ià(
bDœ
 =ğ
EP_DBUF_IN
)

230 
	`_S‘ENDPOINT
(
bEpNum
, 
Endpošt_DTOG_Stus
 & ~
EPTX_DTOG1
);

232 
	}
}

241 
ušt16_t
 
	$G‘EPTxStus
(
ušt8_t
 
bEpNum
)

243 (
	`_G‘EPTxStus
(
bEpNum
));

244 
	}
}

253 
ušt16_t
 
	$G‘EPRxStus
(
ušt8_t
 
bEpNum
)

255 (
	`_G‘EPRxStus
(
bEpNum
));

256 
	}
}

265 
	$S‘EPTxV®id
(
ušt8_t
 
bEpNum
)

267 
	`_S‘EPTxStus
(
bEpNum
, 
EP_TX_VALID
);

268 
	}
}

277 
	$S‘EPRxV®id
(
ušt8_t
 
bEpNum
)

279 
	`_S‘EPRxStus
(
bEpNum
, 
EP_RX_VALID
);

280 
	}
}

289 
	$S‘EP_KIND
(
ušt8_t
 
bEpNum
)

291 
	`_S‘EP_KIND
(
bEpNum
);

292 
	}
}

301 
	$CË¬EP_KIND
(
ušt8_t
 
bEpNum
)

303 
	`_CË¬EP_KIND
(
bEpNum
);

304 
	}
}

312 
	$CË¬_Stus_Out
(
ušt8_t
 
bEpNum
)

314 
	`_CË¬EP_KIND
(
bEpNum
);

315 
	}
}

323 
	$S‘_Stus_Out
(
ušt8_t
 
bEpNum
)

325 
	`_S‘EP_KIND
(
bEpNum
);

326 
	}
}

334 
	$S‘EPDoubËBuff
(
ušt8_t
 
bEpNum
)

336 
	`_S‘EP_KIND
(
bEpNum
);

337 
	}
}

345 
	$CË¬EPDoubËBuff
(
ušt8_t
 
bEpNum
)

347 
	`_CË¬EP_KIND
(
bEpNum
);

348 
	}
}

356 
ušt16_t
 
	$G‘TxSÎStus
(
ušt8_t
 
bEpNum
)

358 (
	`_G‘TxSÎStus
(
bEpNum
));

359 
	}
}

367 
ušt16_t
 
	$G‘RxSÎStus
(
ušt8_t
 
bEpNum
)

369 (
	`_G‘RxSÎStus
(
bEpNum
));

370 
	}
}

378 
	$CË¬EP_CTR_RX
(
ušt8_t
 
bEpNum
)

380 
	`_CË¬EP_CTR_RX
(
bEpNum
);

381 
	}
}

389 
	$CË¬EP_CTR_TX
(
ušt8_t
 
bEpNum
)

391 
	`_CË¬EP_CTR_TX
(
bEpNum
);

392 
	}
}

400 
	$ToggËDTOG_RX
(
ušt8_t
 
bEpNum
)

402 
	`_ToggËDTOG_RX
(
bEpNum
);

403 
	}
}

411 
	$ToggËDTOG_TX
(
ušt8_t
 
bEpNum
)

413 
	`_ToggËDTOG_TX
(
bEpNum
);

414 
	}
}

422 
	$CË¬DTOG_RX
(
ušt8_t
 
bEpNum
)

424 
	`_CË¬DTOG_RX
(
bEpNum
);

425 
	}
}

433 
	$CË¬DTOG_TX
(
ušt8_t
 
bEpNum
)

435 
	`_CË¬DTOG_TX
(
bEpNum
);

436 
	}
}

445 
	$S‘EPAdd»ss
(
ušt8_t
 
bEpNum
, ušt8_ˆ
bAddr
)

447 
	`_S‘EPAdd»ss
(
bEpNum
, 
bAddr
);

448 
	}
}

456 
ušt8_t
 
	$G‘EPAdd»ss
(
ušt8_t
 
bEpNum
)

458 (
	`_G‘EPAdd»ss
(
bEpNum
));

459 
	}
}

468 
	$S‘EPTxAddr
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wAddr
)

470 
	`_S‘EPTxAddr
(
bEpNum
, 
wAddr
);

471 
	}
}

480 
	$S‘EPRxAddr
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wAddr
)

482 
	`_S‘EPRxAddr
(
bEpNum
, 
wAddr
);

483 
	}
}

491 
ušt16_t
 
	$G‘EPTxAddr
(
ušt8_t
 
bEpNum
)

493 (
	`_G‘EPTxAddr
(
bEpNum
));

494 
	}
}

502 
ušt16_t
 
	$G‘EPRxAddr
(
ušt8_t
 
bEpNum
)

504 (
	`_G‘EPRxAddr
(
bEpNum
));

505 
	}
}

514 
	$S‘EPTxCouÁ
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wCouÁ
)

516 
	`_S‘EPTxCouÁ
(
bEpNum
, 
wCouÁ
);

517 
	}
}

526 
	$S‘EPCouÁRxReg
(
ušt32_t
 *
pdwReg
, 
ušt16_t
 
wCouÁ
)

528 
	`_S‘EPCouÁRxReg
(
dwReg
, 
wCouÁ
);

529 
	}
}

538 
	$S‘EPRxCouÁ
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wCouÁ
)

540 
	`_S‘EPRxCouÁ
(
bEpNum
, 
wCouÁ
);

541 
	}
}

549 
ušt16_t
 
	$G‘EPTxCouÁ
(
ušt8_t
 
bEpNum
)

551 (
	`_G‘EPTxCouÁ
(
bEpNum
));

552 
	}
}

560 
ušt16_t
 
	$G‘EPRxCouÁ
(
ušt8_t
 
bEpNum
)

562 (
	`_G‘EPRxCouÁ
(
bEpNum
));

563 
	}
}

573 
	$S‘EPDblBuffAddr
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wBuf0Addr
, ušt16_ˆ
wBuf1Addr
)

575 
	`_S‘EPDblBuffAddr
(
bEpNum
, 
wBuf0Addr
, 
wBuf1Addr
);

576 
	}
}

585 
	$S‘EPDblBuf0Addr
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wBuf0Addr
)

587 
	`_S‘EPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);

588 
	}
}

597 
	$S‘EPDblBuf1Addr
(
ušt8_t
 
bEpNum
, 
ušt16_t
 
wBuf1Addr
)

599 
	`_S‘EPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);

600 
	}
}

608 
ušt16_t
 
	$G‘EPDblBuf0Addr
(
ušt8_t
 
bEpNum
)

610 (
	`_G‘EPDblBuf0Addr
(
bEpNum
));

611 
	}
}

619 
ušt16_t
 
	$G‘EPDblBuf1Addr
(
ušt8_t
 
bEpNum
)

621 (
	`_G‘EPDblBuf1Addr
(
bEpNum
));

622 
	}
}

631 
	$S‘EPDblBuffCouÁ
(
ušt8_t
 
bEpNum
, ušt8_ˆ
bDœ
, 
ušt16_t
 
wCouÁ
)

633 
	`_S‘EPDblBuffCouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
);

634 
	}
}

643 
	$S‘EPDblBuf0CouÁ
(
ušt8_t
 
bEpNum
, ušt8_ˆ
bDœ
, 
ušt16_t
 
wCouÁ
)

645 
	`_S‘EPDblBuf0CouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
);

646 
	}
}

655 
	$S‘EPDblBuf1CouÁ
(
ušt8_t
 
bEpNum
, ušt8_ˆ
bDœ
, 
ušt16_t
 
wCouÁ
)

657 
	`_S‘EPDblBuf1CouÁ
(
bEpNum
, 
bDœ
, 
wCouÁ
);

658 
	}
}

667 
ušt16_t
 
	$G‘EPDblBuf0CouÁ
(
ušt8_t
 
bEpNum
)

669 (
	`_G‘EPDblBuf0CouÁ
(
bEpNum
));

670 
	}
}

679 
ušt16_t
 
	$G‘EPDblBuf1CouÁ
(
ušt8_t
 
bEpNum
)

681 (
	`_G‘EPDblBuf1CouÁ
(
bEpNum
));

682 
	}
}

691 
EP_DBUF_DIR
 
	$G‘EPDblBufDœ
(
ušt8_t
 
bEpNum
)

693 ià((
ušt16_t
)(*
	`_pEPRxCouÁ
(
bEpNum
) & 0xFC00) != 0)

694 (
EP_DBUF_OUT
);

695 ià(((
ušt16_t
)(*
	`_pEPTxCouÁ
(
bEpNum
)) & 0x03FF) != 0)

696 (
EP_DBUF_IN
);

698 (
EP_DBUF_ERR
);

699 
	}
}

708 
	$F»eU£rBufãr
(
ušt8_t
 
bEpNum
, ušt8_ˆ
bDœ
)

710 ià(
bDœ
 =ğ
EP_DBUF_OUT
)

712 
	`_ToggËDTOG_TX
(
bEpNum
);

714 ià(
bDœ
 =ğ
EP_DBUF_IN
)

716 
	`_ToggËDTOG_RX
(
bEpNum
);

718 
	}
}

727 
ušt16_t
 
	$ToWÜd
(
ušt8_t
 
bh
, ušt8_ˆ
bl
)

729 
ušt16_t
 
wR‘
;

730 
wR‘
 = (
ušt16_t
)
bl
 | ((ušt16_t)
bh
 << 8);

731 (
wR‘
);

732 
	}
}

740 
ušt16_t
 
	$By‹Sw­
(
ušt16_t
 
wSwW
)

742 
ušt8_t
 
bTemp
;

743 
ušt16_t
 
wR‘
;

744 
bTemp
 = (
ušt8_t
)(
wSwW
 & 0xff);

745 
wR‘
 = (
wSwW
 >> 8è| ((
ušt16_t
)
bTemp
 << 8);

746 (
wR‘
);

747 
	}
}

	@libstm/STM32_USB-FS-Device_Lib/src/usb_sil.c

18 
	~"usb_lib.h
"

35 
ušt32_t
 
	$USB_SIL_In™
()

37 #iâdeà
STM32F10X_CL


41 
	`_S‘ISTR
(0);

42 
wIÁ”ru±_Mask
 = 
IMR_MSK
;

44 
	`_S‘CNTR
(
wIÁ”ru±_Mask
);

49 
	`OTG_DEV_In™
();

54 
	}
}

66 
ušt32_t
 
	$USB_SIL_Wr™e
(
ušt8_t
 
bEpAddr
, ušt8_t* 
pBufãrPoš‹r
, 
ušt32_t
 
wBufãrSize
)

68 #iâdeà
STM32F10X_CL


71 
	`U£rToPMABufãrCİy
(
pBufãrPoš‹r
, 
	`G‘EPTxAddr
(
bEpAddr
 & 0x7F), 
wBufãrSize
);

74 
	`S‘EPTxCouÁ
((
bEpAddr
 & 0x7F), 
wBufãrSize
);

79 
	`PCD_EP_Wr™e
 (
bEpAddr
, 
pBufãrPoš‹r
, 
wBufãrSize
);

84 
	}
}

95 
ušt32_t
 
	$USB_SIL_R—d
(
ušt8_t
 
bEpAddr
, ušt8_t* 
pBufãrPoš‹r
)

97 
ušt32_t
 
D©aL’gth
 = 0;

99 #iâdeà
STM32F10X_CL


102 
D©aL’gth
 = 
	`G‘EPRxCouÁ
(
bEpAddr
 & 0x7F);

105 
	`PMAToU£rBufãrCİy
(
pBufãrPoš‹r
, 
	`G‘EPRxAddr
(
bEpAddr
 & 0x7F), 
D©aL’gth
);

109 
USB_OTG_EP
 *
•
;

112 
•
 = 
	`PCD_G‘OutEP
(
bEpAddr
);

115 
D©aL’gth
 = 
•
->
xãr_Ën
;

118 
	`PCD_EP_R—d
 (
bEpAddr
, 
pBufãrPoš‹r
, 
D©aL’gth
);

123  
D©aL’gth
;

124 
	}
}

	@libstm/STM32_USB_Device_Library/Class/audio/inc/usbd_audio_core.h

24 #iâdeà
__USB_AUDIO_CORE_H_


25 
	#__USB_AUDIO_CORE_H_


	)

27 
	~"usbd_iÜeq.h
"

28 
	~"usbd_»q.h
"

29 
	~"usbd_desc.h
"

49 
	#AUDIO_OUT_PACKET
 (
ušt32_t
)(((
USBD_AUDIO_FREQ
 * 2 * 2è/1000))

	)

53 
	#OUT_PACKET_NUM
 4

	)

55 
	#TOTAL_OUT_BUF_SIZE
 ((
ušt32_t
)(
AUDIO_OUT_PACKET
 * 
OUT_PACKET_NUM
))

	)

57 
	#AUDIO_CONFIG_DESC_SIZE
 109

	)

58 
	#AUDIO_INTERFACE_DESC_SIZE
 9

	)

59 
	#USB_AUDIO_DESC_SIZ
 0x09

	)

60 
	#AUDIO_STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

61 
	#AUDIO_STREAMING_ENDPOINT_DESC_SIZE
 0x07

	)

63 
	#AUDIO_DESCRIPTOR_TYPE
 0x21

	)

64 
	#USB_DEVICE_CLASS_AUDIO
 0x01

	)

65 
	#AUDIO_SUBCLASS_AUDIOCONTROL
 0x01

	)

66 
	#AUDIO_SUBCLASS_AUDIOSTREAMING
 0x02

	)

67 
	#AUDIO_PROTOCOL_UNDEFINED
 0x00

	)

68 
	#AUDIO_STREAMING_GENERAL
 0x01

	)

69 
	#AUDIO_STREAMING_FORMAT_TYPE
 0x02

	)

72 
	#AUDIO_INTERFACE_DESCRIPTOR_TYPE
 0x24

	)

73 
	#AUDIO_ENDPOINT_DESCRIPTOR_TYPE
 0x25

	)

76 
	#AUDIO_CONTROL_HEADER
 0x01

	)

77 
	#AUDIO_CONTROL_INPUT_TERMINAL
 0x02

	)

78 
	#AUDIO_CONTROL_OUTPUT_TERMINAL
 0x03

	)

79 
	#AUDIO_CONTROL_FEATURE_UNIT
 0x06

	)

81 
	#AUDIO_INPUT_TERMINAL_DESC_SIZE
 0x0C

	)

82 
	#AUDIO_OUTPUT_TERMINAL_DESC_SIZE
 0x09

	)

83 
	#AUDIO_STREAMING_INTERFACE_DESC_SIZE
 0x07

	)

85 
	#AUDIO_CONTROL_MUTE
 0x0001

	)

87 
	#AUDIO_FORMAT_TYPE_I
 0x01

	)

88 
	#AUDIO_FORMAT_TYPE_III
 0x03

	)

90 
	#USB_ENDPOINT_TYPE_ISOCHRONOUS
 0x01

	)

91 
	#AUDIO_ENDPOINT_GENERAL
 0x01

	)

93 
	#AUDIO_REQ_GET_CUR
 0x81

	)

94 
	#AUDIO_REQ_SET_CUR
 0x01

	)

96 
	#AUDIO_OUT_STREAMING_CTRL
 0x02

	)

106 
	s_Audio_Fİs


108 
ušt8_t
 (*
In™
è(
ušt32_t
 
	mAudioF»q
, ušt32_ˆ
	mVŞume
, ušt32_ˆ
	mİtiÚs
);

109 
ušt8_t
 (*
DeIn™
è(
ušt32_t
 
	mİtiÚs
);

110 
ušt8_t
 (*
AudioCmd
è(ušt8_t* 
	mpbuf
, 
ušt32_t
 
	msize
, ušt8_ˆ
	mcmd
);

111 
ušt8_t
 (*
VŞumeC
è(ušt8_ˆ
	mvŞ
);

112 
ušt8_t
 (*
Mu‹C
è(ušt8_ˆ
	mcmd
);

113 
ušt8_t
 (*
P”iodicTC
è(ušt8_ˆ
	mcmd
);

114 
ušt8_t
 (*
G‘S‹
) ();

115 }
	tAUDIO_FOPS_Ty³Def
;

125 
	#AUDIO_PACKET_SZE
(
äq
è(
ušt8_t
)(((frq * 2 * 2)/1000) & 0xFF), \

126 (
ušt8_t
)((((
äq
 * 2 * 2)/1000è>> 8è& 0xFF)

	)

127 
	#SAMPLE_FREQ
(
äq
è(
ušt8_t
)(äq), (ušt8_t)((äq >> 8)), (ušt8_t)((äq >> 16))

	)

136 
USBD_CÏss_cb_Ty³Def
 
AUDIO_cb
;

	@libstm/STM32_USB_Device_Library/Class/audio/inc/usbd_audio_out_if.h

24 #iâdeà
__USB_AUDIO_OUT_IF_H_


25 
	#__USB_AUDIO_OUT_IF_H_


	)

27 #ifdeà
STM32F2XX


28 
	~"¡m322xg_usb_audio_codec.h
"

29 #–ià
defšed
(
STM32F10X_CL
)

30 
	~"¡m3210c_usb_audio_codec.h
"

49 
	mAUDIO_CMD_PLAY
 = 1,

50 
	mAUDIO_CMD_PAUSE
,

51 
	mAUDIO_CMD_STOP
,

52 }
	tAUDIO_CMD_Ty³Def
;

55 
	#AUDIO_MUTE
 0x01

	)

56 
	#AUDIO_UNMUTE
 0x00

	)

59 
	#AUDIO_OK
 0x00

	)

60 
	#AUDIO_FAIL
 0xFF

	)

63 
	#AUDIO_STATE_INACTIVE
 0x00

	)

64 
	#AUDIO_STATE_ACTIVE
 0x01

	)

65 
	#AUDIO_STATE_PLAYING
 0x02

	)

66 
	#AUDIO_STATE_PAUSED
 0x03

	)

67 
	#AUDIO_STATE_STOPPED
 0x04

	)

68 
	#AUDIO_STATE_ERROR
 0x05

	)

95 
AUDIO_FOPS_Ty³Def
 
AUDIO_OUT_fİs
;

	@libstm/STM32_USB_Device_Library/Class/audio/src/usbd_audio_core.c

75 
	~"usbd_audio_cÜe.h
"

76 
	~"usbd_audio_out_if.h
"

119 
ušt8_t
 
usbd_audio_In™
 (*
pdev
, ušt8_ˆ
cfgidx
);

120 
ušt8_t
 
usbd_audio_DeIn™
 (*
pdev
, ušt8_ˆ
cfgidx
);

121 
ušt8_t
 
usbd_audio_S‘up
 (*
pdev
, 
USB_SETUP_REQ
 *
»q
);

122 
ušt8_t
 
usbd_audio_EP0_RxR—dy
(*
pdev
);

123 
ušt8_t
 
usbd_audio_D©aIn
 (*
pdev
, ušt8_ˆ
•num
);

124 
ušt8_t
 
usbd_audio_D©aOut
 (*
pdev
, ušt8_ˆ
•num
);

125 
ušt8_t
 
usbd_audio_SOF
 (*
pdev
);

126 
ušt8_t
 
usbd_audio_OUT_InıÉ
 (*
pdev
);

131 
AUDIO_Req_G‘Cu¼’t
(*
pdev
, 
USB_SETUP_REQ
 *
»q
);

132 
AUDIO_Req_S‘Cu¼’t
(*
pdev
, 
USB_SETUP_REQ
 *
»q
);

133 
ušt8_t
 *
USBD_audio_G‘CfgDesc
 (ušt8_ˆ
¥“d
, 
ušt16_t
 *
Ëngth
);

142 
ušt8_t
 
	gIsocOutBuff
 [
TOTAL_OUT_BUF_SIZE
 * 2];

143 
ušt8_t
* 
	gIsocOutWrPŒ
 = 
IsocOutBuff
;

144 
ušt8_t
* 
	gIsocOutRdPŒ
 = 
IsocOutBuff
;

147 
ušt8_t
 
	gAudioC
[64];

148 
ušt8_t
 
	gAudioCCmd
 = 0;

149 
ušt32_t
 
	gAudioCL’
 = 0;

150 
ušt8_t
 
	gAudioCUn™
 = 0;

152 
ušt32_t
 
	gPÏyFÏg
 = 0;

154 
__IO
 
ušt32_t
 
	gusbd_audio_AÉS‘
 = 0;

155 
ušt8_t
 
	gusbd_audio_CfgDesc
[
AUDIO_CONFIG_DESC_SIZE
];

158 
USBD_CÏss_cb_Ty³Def
 
	gAUDIO_cb
 =

160 
usbd_audio_In™
,

161 
usbd_audio_DeIn™
,

162 
usbd_audio_S‘up
,

163 
NULL
,

164 
usbd_audio_EP0_RxR—dy
,

165 
usbd_audio_D©aIn
,

166 
usbd_audio_D©aOut
,

167 
usbd_audio_SOF
,

168 
NULL
,

169 
usbd_audio_OUT_InıÉ
,

170 
USBD_audio_G‘CfgDesc
,

171 #ifdeà
USB_OTG_HS_CORE


172 
USBD_audio_G‘CfgDesc
,

177 
ušt8_t
 
	gusbd_audio_CfgDesc
[
AUDIO_CONFIG_DESC_SIZE
] =

181 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

182 
LOBYTE
(
AUDIO_CONFIG_DESC_SIZE
),

183 
HIBYTE
(
AUDIO_CONFIG_DESC_SIZE
),

192 
AUDIO_INTERFACE_DESC_SIZE
,

193 
USB_INTERFACE_DESCRIPTOR_TYPE
,

197 
USB_DEVICE_CLASS_AUDIO
,

198 
AUDIO_SUBCLASS_AUDIOCONTROL
,

199 
AUDIO_PROTOCOL_UNDEFINED
,

204 
AUDIO_INTERFACE_DESC_SIZE
,

205 
AUDIO_INTERFACE_DESCRIPTOR_TYPE
,

206 
AUDIO_CONTROL_HEADER
,

216 
AUDIO_INPUT_TERMINAL_DESC_SIZE
,

217 
AUDIO_INTERFACE_DESCRIPTOR_TYPE
,

218 
AUDIO_CONTROL_INPUT_TERMINAL
,

232 
AUDIO_INTERFACE_DESCRIPTOR_TYPE
,

233 
AUDIO_CONTROL_FEATURE_UNIT
,

234 
AUDIO_OUT_STREAMING_CTRL
,

237 
AUDIO_CONTROL_MUTE
,

244 
AUDIO_INTERFACE_DESCRIPTOR_TYPE
,

245 
AUDIO_CONTROL_OUTPUT_TERMINAL
,

256 
AUDIO_INTERFACE_DESC_SIZE
,

257 
USB_INTERFACE_DESCRIPTOR_TYPE
,

261 
USB_DEVICE_CLASS_AUDIO
,

262 
AUDIO_SUBCLASS_AUDIOSTREAMING
,

263 
AUDIO_PROTOCOL_UNDEFINED
,

269 
AUDIO_INTERFACE_DESC_SIZE
,

270 
USB_INTERFACE_DESCRIPTOR_TYPE
,

274 
USB_DEVICE_CLASS_AUDIO
,

275 
AUDIO_SUBCLASS_AUDIOSTREAMING
,

276 
AUDIO_PROTOCOL_UNDEFINED
,

281 
AUDIO_STREAMING_INTERFACE_DESC_SIZE
,

282 
AUDIO_INTERFACE_DESCRIPTOR_TYPE
,

283 
AUDIO_STREAMING_GENERAL
,

292 
AUDIO_INTERFACE_DESCRIPTOR_TYPE
,

293 
AUDIO_STREAMING_FORMAT_TYPE
,

294 
AUDIO_FORMAT_TYPE_III
,

299 
SAMPLE_FREQ
(
USBD_AUDIO_FREQ
),

303 
AUDIO_STANDARD_ENDPOINT_DESC_SIZE
,

304 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

305 
AUDIO_OUT_EP
,

306 
USB_ENDPOINT_TYPE_ISOCHRONOUS
,

307 
AUDIO_PACKET_SZE
(
USBD_AUDIO_FREQ
),

314 
AUDIO_STREAMING_ENDPOINT_DESC_SIZE
,

315 
AUDIO_ENDPOINT_DESCRIPTOR_TYPE
,

316 
AUDIO_ENDPOINT_GENERAL
,

339 
ušt8_t
 
	$usbd_audio_In™
 (*
pdev
,

340 
ušt8_t
 
cfgidx
)

343 
	`DCD_EP_O³n
(
pdev
,

344 
AUDIO_OUT_EP
,

345 
AUDIO_OUT_PACKET
,

346 
USB_OTG_EP_ISOC
);

349 ià(
AUDIO_OUT_fİs
.
	`In™
(
USBD_AUDIO_FREQ
, 
DEFAULT_VOLUME
, 0è!ğ
USBD_OK
)

351  
USBD_FAIL
;

355 
	`DCD_EP_P»·»Rx
(
pdev
,

356 
AUDIO_OUT_EP
,

357 (
ušt8_t
*)
IsocOutBuff
,

358 
AUDIO_OUT_PACKET
);

360  
USBD_OK
;

361 
	}
}

370 
ušt8_t
 
	$usbd_audio_DeIn™
 (*
pdev
,

371 
ušt8_t
 
cfgidx
)

373 
	`DCD_EP_Clo£
 (
pdev
 , 
AUDIO_OUT_EP
);

376 ià(
AUDIO_OUT_fİs
.
	`DeIn™
(0è!ğ
USBD_OK
)

378  
USBD_FAIL
;

381  
USBD_OK
;

382 
	}
}

391 
ušt8_t
 
	$usbd_audio_S‘up
 (*
pdev
,

392 
USB_SETUP_REQ
 *
»q
)

394 
ušt16_t
 
Ën
;

395 
ušt8_t
 *
pbuf
;

397 
»q
->
bmReque¡
 & 
USB_REQ_TYPE_MASK
)

400 
USB_REQ_TYPE_CLASS
 :

401 
»q
->
bReque¡
)

403 
AUDIO_REQ_GET_CUR
:

404 
	`AUDIO_Req_G‘Cu¼’t
(
pdev
, 
»q
);

407 
AUDIO_REQ_SET_CUR
:

408 
	`AUDIO_Req_S‘Cu¼’t
(
pdev
, 
»q
);

412 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

413  
USBD_FAIL
;

418 
USB_REQ_TYPE_STANDARD
:

419 
»q
->
bReque¡
)

421 
USB_REQ_GET_DESCRIPTOR
:

422 ifĞ(
»q
->
wV®ue
 >> 8è=ğ
AUDIO_DESCRIPTOR_TYPE
)

424 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


425 
pbuf
 = 
usbd_audio_Desc
;

427 
pbuf
 = 
usbd_audio_CfgDesc
 + 18;

429 
Ën
 = 
	`MIN
(
USB_AUDIO_DESC_SIZ
 , 
»q
->
wL’gth
);

432 
	`USBD_CS’dD©a
 (
pdev
,

433 
pbuf
,

434 
Ën
);

437 
USB_REQ_GET_INTERFACE
 :

438 
	`USBD_CS’dD©a
 (
pdev
,

439 (
ušt8_t
 *)&
usbd_audio_AÉS‘
,

443 
USB_REQ_SET_INTERFACE
 :

444 ià((
ušt8_t
)(
»q
->
wV®ue
è< 
AUDIO_TOTAL_IF_NUM
)

446 
usbd_audio_AÉS‘
 = (
ušt8_t
)(
»q
->
wV®ue
);

451 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

456  
USBD_OK
;

457 
	}
}

465 
ušt8_t
 
	$usbd_audio_EP0_RxR—dy
 (*
pdev
)

468 ià(
AudioCCmd
 =ğ
AUDIO_REQ_SET_CUR
)

471 ià(
AudioCUn™
 =ğ
AUDIO_OUT_STREAMING_CTRL
)

474 
AUDIO_OUT_fİs
.
	`Mu‹C
(
AudioC
[0]);

477 
AudioCCmd
 = 0;

478 
AudioCL’
 = 0;

482  
USBD_OK
;

483 
	}
}

492 
ušt8_t
 
	$usbd_audio_D©aIn
 (*
pdev
, 
ušt8_t
 
•num
)

494  
USBD_OK
;

495 
	}
}

504 
ušt8_t
 
	$usbd_audio_D©aOut
 (*
pdev
, 
ušt8_t
 
•num
)

506 ià(
•num
 =ğ
AUDIO_OUT_EP
)

509 ià(
IsocOutWrPŒ
 >ğ(
IsocOutBuff
 + (
AUDIO_OUT_PACKET
 * 
OUT_PACKET_NUM
)))

511 
IsocOutWrPŒ
 = 
IsocOutBuff
;

515 
IsocOutWrPŒ
 +ğ
AUDIO_OUT_PACKET
;

519 ((
USB_OTG_CORE_HANDLE
*)
pdev
)->
dev
.
out_•
[
•num
].
ev’_odd_äame
 =

520 (((
USB_OTG_CORE_HANDLE
*)
pdev
)->
dev
.
out_•
[
•num
].
ev’_odd_äame
)? 0:1;

523 
	`DCD_EP_P»·»Rx
(
pdev
,

524 
AUDIO_OUT_EP
,

525 (
ušt8_t
*)(
IsocOutWrPŒ
),

526 
AUDIO_OUT_PACKET
);

529 ià((
PÏyFÏg
 =ğ0è&& (
IsocOutWrPŒ
 >ğ(
IsocOutBuff
 + ((
AUDIO_OUT_PACKET
 * 
OUT_PACKET_NUM
) / 2))))

532 
PÏyFÏg
 = 1;

536  
USBD_OK
;

537 
	}
}

546 
ušt8_t
 
	$usbd_audio_SOF
 (*
pdev
)

551 ià(
PÏyFÏg
)

554 
AUDIO_OUT_fİs
.
	`AudioCmd
((
ušt8_t
*)(
IsocOutRdPŒ
),

555 
AUDIO_OUT_PACKET
,

556 
AUDIO_CMD_PLAY
);

559 ià(
IsocOutRdPŒ
 >ğ(
IsocOutBuff
 + (
AUDIO_OUT_PACKET
 * 
OUT_PACKET_NUM
)))

561 
IsocOutRdPŒ
 = 
IsocOutBuff
;

565 
IsocOutRdPŒ
 +ğ
AUDIO_OUT_PACKET
;

569 ià(
IsocOutRdPŒ
 =ğ
IsocOutWrPŒ
)

572 
AUDIO_OUT_fİs
.
	`AudioCmd
((
ušt8_t
*)(
IsocOutBuff
),

573 
AUDIO_OUT_PACKET
,

574 
AUDIO_CMD_PAUSE
);

577 
PÏyFÏg
 = 0;

580 
IsocOutRdPŒ
 = 
IsocOutBuff
;

581 
IsocOutWrPŒ
 = 
IsocOutBuff
;

585  
USBD_OK
;

586 
	}
}

594 
ušt8_t
 
	$usbd_audio_OUT_InıÉ
 (*
pdev
)

596  
USBD_OK
;

597 
	}
}

609 
	$AUDIO_Req_G‘Cu¼’t
(*
pdev
, 
USB_SETUP_REQ
 *
»q
)

612 
	`USBD_CS’dD©a
 (
pdev
,

613 
AudioC
,

614 
»q
->
wL’gth
);

615 
	}
}

624 
	$AUDIO_Req_S‘Cu¼’t
(*
pdev
, 
USB_SETUP_REQ
 *
»q
)

626 ià(
»q
->
wL’gth
)

629 
	`USBD_CP»·»Rx
 (
pdev
,

630 
AudioC
,

631 
»q
->
wL’gth
);

635 
AudioCCmd
 = 
AUDIO_REQ_SET_CUR
;

636 
AudioCL’
 = 
»q
->
wL’gth
;

637 
AudioCUn™
 = 
	`HIBYTE
(
»q
->
wIndex
);

639 
	}
}

648 
ušt8_t
 *
	$USBD_audio_G‘CfgDesc
 (
ušt8_t
 
¥“d
, 
ušt16_t
 *
Ëngth
)

650 *
Ëngth
 =  (
usbd_audio_CfgDesc
);

651  
usbd_audio_CfgDesc
;

652 
	}
}

	@libstm/STM32_USB_Device_Library/Class/audio/src/usbd_audio_out_if.c

23 
	~"usbd_audio_cÜe.h
"

24 
	~"usbd_audio_out_if.h
"

66 
ušt8_t
 
In™
 (
ušt32_t
 
AudioF»q
, ušt32_ˆ
VŞume
, ušt32_ˆ
İtiÚs
);

67 
ušt8_t
 
DeIn™
 (
ušt32_t
 
İtiÚs
);

68 
ušt8_t
 
AudioCmd
 (ušt8_t* 
pbuf
, 
ušt32_t
 
size
, ušt8_ˆ
cmd
);

69 
ušt8_t
 
VŞumeC
 (ušt8_ˆ
vŞ
);

70 
ušt8_t
 
Mu‹C
 (ušt8_ˆ
cmd
);

71 
ušt8_t
 
P”iodicTC
 (ušt8_ˆ
cmd
);

72 
ušt8_t
 
G‘S‹
 ();

81 
AUDIO_FOPS_Ty³Def
 
	gAUDIO_OUT_fİs
 =

83 
In™
,

84 
DeIn™
,

85 
AudioCmd
,

86 
VŞumeC
,

87 
Mu‹C
,

88 
P”iodicTC
,

89 
G‘S‹


92 
ušt8_t
 
	gAudioS‹
 = 
AUDIO_STATE_INACTIVE
;

110 
ušt8_t
 
	$In™
 (
ušt32_t
 
AudioF»q
,

111 
ušt32_t
 
VŞume
,

112 
ušt32_t
 
İtiÚs
)

114 
ušt32_t
 
In™Ÿlized
 = 0;

117 ià(
In™Ÿlized
 == 0)

120 ià(
	`EVAL_AUDIO_In™
(
OUTPUT_DEVICE_AUTO
, 
VŞume
, 
AudioF»q
) != 0)

122 
AudioS‹
 = 
AUDIO_STATE_ERROR
;

123  
AUDIO_FAIL
;

127 
In™Ÿlized
 = 1;

131 
AudioS‹
 = 
AUDIO_STATE_ACTIVE
;

133  
AUDIO_OK
;

134 
	}
}

142 
ušt8_t
 
	$DeIn™
 (
ušt32_t
 
İtiÚs
)

145 
AudioS‹
 = 
AUDIO_STATE_INACTIVE
;

147  
AUDIO_OK
;

148 
	}
}

159 
ušt8_t
 
	$AudioCmd
(
ušt8_t
* 
pbuf
,

160 
ušt32_t
 
size
,

161 
ušt8_t
 
cmd
)

164 ià((
AudioS‹
 =ğ
AUDIO_STATE_INACTIVE
è|| (AudioS‹ =ğ
AUDIO_STATE_ERROR
))

166 
AudioS‹
 = 
AUDIO_STATE_ERROR
;

167  
AUDIO_FAIL
;

170 
cmd
)

173 
AUDIO_CMD_PLAY
:

175 ià((
AudioS‹
 =ğ
AUDIO_STATE_ACTIVE
) || \

176 (
AudioS‹
 =ğ
AUDIO_STATE_STOPPED
) || \

177 (
AudioS‹
 =ğ
AUDIO_STATE_PLAYING
))

179 
	`Audio_MAL_PÏy
((
ušt32_t
)
pbuf
, (
size
/2));

180 
AudioS‹
 = 
AUDIO_STATE_PLAYING
;

181  
AUDIO_OK
;

184 ià(
AudioS‹
 =ğ
AUDIO_STATE_PAUSED
)

186 ià(
	`EVAL_AUDIO_Pau£Resume
(
AUDIO_RESUME
, (
ušt32_t
)
pbuf
, (
size
/2)) != 0)

188 
AudioS‹
 = 
AUDIO_STATE_ERROR
;

189  
AUDIO_FAIL
;

193 
AudioS‹
 = 
AUDIO_STATE_PLAYING
;

194  
AUDIO_OK
;

199  
AUDIO_FAIL
;

203 
AUDIO_CMD_STOP
:

204 ià(
AudioS‹
 !ğ
AUDIO_STATE_PLAYING
)

207  
AUDIO_FAIL
;

209 ià(
	`EVAL_AUDIO_Stİ
(
CODEC_PDWN_SW
) != 0)

211 
AudioS‹
 = 
AUDIO_STATE_ERROR
;

212  
AUDIO_FAIL
;

216 
AudioS‹
 = 
AUDIO_STATE_STOPPED
;

217  
AUDIO_OK
;

221 
AUDIO_CMD_PAUSE
:

222 ià(
AudioS‹
 !ğ
AUDIO_STATE_PLAYING
)

225  
AUDIO_FAIL
;

227 ià(
	`EVAL_AUDIO_Pau£Resume
(
AUDIO_PAUSE
, (
ušt32_t
)
pbuf
, (
size
/2)) != 0)

229 
AudioS‹
 = 
AUDIO_STATE_ERROR
;

230  
AUDIO_FAIL
;

234 
AudioS‹
 = 
AUDIO_STATE_PAUSED
;

235  
AUDIO_OK
;

240  
AUDIO_FAIL
;

242 
	}
}

250 
ušt8_t
 
	$VŞumeC
 (
ušt8_t
 
vŞ
)

253 ià(
	`EVAL_AUDIO_VŞumeC
(
vŞ
) != 0)

255 
AudioS‹
 = 
AUDIO_STATE_ERROR
;

256  
AUDIO_FAIL
;

259  
AUDIO_OK
;

260 
	}
}

268 
ušt8_t
 
	$Mu‹C
 (
ušt8_t
 
cmd
)

271 ià(
	`EVAL_AUDIO_Mu‹
(
cmd
) != 0)

273 
AudioS‹
 = 
AUDIO_STATE_ERROR
;

274  
AUDIO_FAIL
;

277  
AUDIO_OK
;

278 
	}
}

287 
ušt8_t
 
	$P”iodicTC
 (
ušt8_t
 
cmd
)

291  
AUDIO_OK
;

292 
	}
}

301 
ušt8_t
 
	$G‘S‹
 ()

303  
AudioS‹
;

304 
	}
}

	@libstm/STM32_USB_Device_Library/Class/cdc/inc/usbd_cdc_core.h

24 #iâdeà
__USB_CDC_CORE_H_


25 
	#__USB_CDC_CORE_H_


	)

27 
	~"usbd_iÜeq.h
"

42 
	#USB_CDC_CONFIG_DESC_SIZ
 (67)

	)

43 
	#USB_CDC_DESC_SIZ
 (67-9)

	)

45 
	#CDC_DESCRIPTOR_TYPE
 0x21

	)

47 
	#DEVICE_CLASS_CDC
 0x02

	)

48 
	#DEVICE_SUBCLASS_CDC
 0x00

	)

51 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

52 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

53 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

54 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

55 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

57 
	#STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

59 
	#CDC_DATA_IN_PACKET_SIZE
 *(
ušt16_t
 *)(((
USB_OTG_CORE_HANDLE
 *)
pdev
)->
dev
.
pCÚfig_desütÜ
 + 57)

	)

61 
	#CDC_DATA_OUT_PACKET_SIZE
 *(
ušt16_t
 *)(((
USB_OTG_CORE_HANDLE
 *)
pdev
)->
dev
.
pCÚfig_desütÜ
 + 64)

	)

70 
	#SEND_ENCAPSULATED_COMMAND
 0x00

	)

71 
	#GET_ENCAPSULATED_RESPONSE
 0x01

	)

72 
	#SET_COMM_FEATURE
 0x02

	)

73 
	#GET_COMM_FEATURE
 0x03

	)

74 
	#CLEAR_COMM_FEATURE
 0x04

	)

75 
	#SET_LINE_CODING
 0x20

	)

76 
	#GET_LINE_CODING
 0x21

	)

77 
	#SET_CONTROL_LINE_STATE
 0x22

	)

78 
	#SEND_BREAK
 0x23

	)

79 
	#NO_CMD
 0xFF

	)

89 
	s_CDC_IF_PROP


91 
ušt16_t
 (*
pIf_In™
) ();

92 
ušt16_t
 (*
pIf_DeIn™
) ();

93 
ušt16_t
 (*
pIf_CŒl
è(
ušt32_t
 
	mCmd
, 
ušt8_t
* 
	mBuf
, ušt32_ˆ
	mL’
);

94 
ušt16_t
 (*
pIf_D©aTx
è(
ušt8_t
* 
	mBuf
, 
ušt32_t
 
	mL’
);

95 
ušt16_t
 (*
pIf_D©aRx
è(
ušt8_t
* 
	mBuf
, 
ušt32_t
 
	mL’
);

97 
	tCDC_IF_Prİ_Ty³Def
;

116 
USBD_CÏss_cb_Ty³Def
 
USBD_CDC_cb
;

	@libstm/STM32_USB_Device_Library/Class/cdc/inc/usbd_cdc_if_template.h

23 #iâdeà
__USBD_CDC_IF_TEMPLATE_H


24 
	#__USBD_CDC_IF_TEMPLATE_H


	)

27 #ifdeà
STM32F2XX


28 
	~"¡m32f2xx.h
"

29 #–ià
defšed
(
STM32F10X_CL
)

30 
	~"¡m32f10x.h
"

33 
	~"usbd_cÚf.h
"

34 
	~"usbd_cdc_cÜe.h
"

39 
CDC_IF_Prİ_Ty³Def
 
TEMPLATE_fİs
;

	@libstm/STM32_USB_Device_Library/Class/cdc/src/usbd_cdc_core.c

61 
	~"usbd_cdc_cÜe.h
"

62 
	~"usbd_desc.h
"

63 
	~"usbd_»q.h
"

107 
ušt8_t
 
usbd_cdc_In™
 (*
pdev
, ušt8_ˆ
cfgidx
);

108 
ušt8_t
 
usbd_cdc_DeIn™
 (*
pdev
, ušt8_ˆ
cfgidx
);

109 
ušt8_t
 
usbd_cdc_S‘up
 (*
pdev
, 
USB_SETUP_REQ
 *
»q
);

110 
ušt8_t
 
usbd_cdc_EP0_RxR—dy
 (*
pdev
);

111 
ušt8_t
 
usbd_cdc_D©aIn
 (*
pdev
, ušt8_ˆ
•num
);

112 
ušt8_t
 
usbd_cdc_D©aOut
 (*
pdev
, ušt8_ˆ
•num
);

113 
ušt8_t
 
usbd_cdc_SOF
 (*
pdev
);

118 
HªdË_USBAsynchXãr
 (*
pdev
);

119 
ušt8_t
 *
USBD_cdc_G‘CfgDesc
 (ušt8_ˆ
¥“d
, 
ušt16_t
 *
Ëngth
);

120 #ifdeà
USE_USB_OTG_HS


121 
ušt8_t
 *
USBD_cdc_G‘Oth”CfgDesc
 (ušt8_ˆ
¥“d
, 
ušt16_t
 *
Ëngth
);

130 
CDC_IF_Prİ_Ty³Def
 
APP_FOPS
;

131 
ušt8_t
 
USBD_DeviûDesc
 [
USB_SIZ_DEVICE_DESC
];

133 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


134 #ià
defšed
 ( 
__ICCARM__
 )

135 #´agm¨
d©a_®ignm’t
=4

138 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_cdc_CfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

140 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


141 #ià
defšed
 ( 
__ICCARM__
 )

142 #´agm¨
d©a_®ignm’t
=4

145 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_cdc_Oth”CfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

147 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


148 #ià
defšed
 ( 
__ICCARM__
 )

149 #´agm¨
d©a_®ignm’t
=4

152 
__ALIGN_BEGIN
 
__IO
 
ušt32_t
 
usbd_cdc_AÉS‘
 
	g__ALIGN_END
 = 0;

154 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


155 #ià
defšed
 ( 
__ICCARM__
 )

156 #´agm¨
d©a_®ignm’t
=4

159 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSB_Rx_Bufãr
 [
CDC_DATA_MAX_PACKET_SIZE
] 
	g__ALIGN_END
 ;

161 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


162 #ià
defšed
 ( 
__ICCARM__
 )

163 #´agm¨
d©a_®ignm’t
=4

166 
__ALIGN_BEGIN
 
ušt8_t
 
	gAPP_Rx_Bufãr
 [
APP_RX_DATA_SIZE
] 
	g__ALIGN_END
 ;

169 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


170 #ià
defšed
 ( 
__ICCARM__
 )

171 #´agm¨
d©a_®ignm’t
=4

174 
__ALIGN_BEGIN
 
ušt8_t
 
	gCmdBuff
[
CDC_CMD_PACKET_SZE
] 
	g__ALIGN_END
 ;

176 
ušt32_t
 
	gAPP_Rx_±r_š
 = 0;

177 
ušt32_t
 
	gAPP_Rx_±r_out
 = 0;

178 
ušt32_t
 
	gAPP_Rx_Ëngth
 = 0;

180 
ušt8_t
 
	gUSB_Tx_S‹
 = 0;

182 
ušt32_t
 
	gcdcCmd
 = 0xFF;

183 
ušt32_t
 
	gcdcL’
 = 0;

186 
USBD_CÏss_cb_Ty³Def
 
	gUSBD_CDC_cb
 =

188 
usbd_cdc_In™
,

189 
usbd_cdc_DeIn™
,

190 
usbd_cdc_S‘up
,

191 
NULL
,

192 
usbd_cdc_EP0_RxR—dy
,

193 
usbd_cdc_D©aIn
,

194 
usbd_cdc_D©aOut
,

195 
usbd_cdc_SOF
,

196 
NULL
,

197 
NULL
,

198 
USBD_cdc_G‘CfgDesc
,

199 #ifdeà
USE_USB_OTG_HS


200 
USBD_cdc_G‘Oth”CfgDesc
,

204 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


205 #ià
defšed
 ( 
__ICCARM__
 )

206 #´agm¨
d©a_®ignm’t
=4

210 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_cdc_CfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

214 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

215 
USB_CDC_CONFIG_DESC_SIZ
,

227 
USB_INTERFACE_DESCRIPTOR_TYPE
,

266 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

267 
CDC_CMD_EP
,

269 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

270 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

271 #ifdeà
USE_USB_OTG_HS


281 
USB_INTERFACE_DESCRIPTOR_TYPE
,

292 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

293 
CDC_OUT_EP
,

295 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

296 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

301 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

302 
CDC_IN_EP
,

304 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

305 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

309 #ifdeà
USE_USB_OTG_HS


310 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


311 #ià
defšed
 ( 
__ICCARM__
 )

312 #´agm¨
d©a_®ignm’t
=4

315 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_cdc_Oth”CfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

318 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

319 
USB_CDC_CONFIG_DESC_SIZ
,

329 
USB_INTERFACE_DESCRIPTOR_TYPE
,

368 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

369 
CDC_CMD_EP
,

371 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

372 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

379 
USB_INTERFACE_DESCRIPTOR_TYPE
,

390 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

391 
CDC_OUT_EP
,

399 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

400 
CDC_IN_EP
,

423 
ušt8_t
 
	$usbd_cdc_In™
 (*
pdev
,

424 
ušt8_t
 
cfgidx
)

426 
ušt8_t
 *
pbuf
;

428 
	`DCD_EP_O³n
(
pdev
,

429 
CDC_IN_EP
,

430 
CDC_DATA_IN_PACKET_SIZE
,

431 
USB_OTG_EP_BULK
);

434 
	`DCD_EP_O³n
(
pdev
,

435 
CDC_OUT_EP
,

436 
CDC_DATA_OUT_PACKET_SIZE
,

437 
USB_OTG_EP_BULK
);

440 
	`DCD_EP_O³n
(
pdev
,

441 
CDC_CMD_EP
,

442 
CDC_CMD_PACKET_SZE
,

443 
USB_OTG_EP_INT
);

445 
pbuf
 = (
ušt8_t
 *)
USBD_DeviûDesc
;

446 
pbuf
[4] = 
DEVICE_CLASS_CDC
;

447 
pbuf
[5] = 
DEVICE_SUBCLASS_CDC
;

451 
APP_FOPS
.
	`pIf_In™
();

455 
	`DCD_EP_P»·»Rx
(
pdev
,

456 
CDC_OUT_EP
,

457 (
ušt8_t
*)(
USB_Rx_Bufãr
),

458 
CDC_DATA_OUT_PACKET_SIZE
);

460  
USBD_OK
;

461 
	}
}

470 
ušt8_t
 
	$usbd_cdc_DeIn™
 (*
pdev
,

471 
ušt8_t
 
cfgidx
)

474 
	`DCD_EP_Clo£
(
pdev
,

475 
CDC_IN_EP
);

478 
	`DCD_EP_Clo£
(
pdev
,

479 
CDC_OUT_EP
);

482 
	`DCD_EP_Clo£
(
pdev
,

483 
CDC_CMD_EP
);

486 
APP_FOPS
.
	`pIf_DeIn™
();

488  
USBD_OK
;

489 
	}
}

498 
ušt8_t
 
	$usbd_cdc_S‘up
 (*
pdev
,

499 
USB_SETUP_REQ
 *
»q
)

501 
ušt16_t
 
Ën
;

502 
ušt8_t
 *
pbuf
;

504 
»q
->
bmReque¡
 & 
USB_REQ_TYPE_MASK
)

507 
USB_REQ_TYPE_CLASS
 :

509 ià(
»q
->
wL’gth
)

512 ià(
»q
->
bmReque¡
 & 0x80)

515 
APP_FOPS
.
	`pIf_CŒl
(
»q
->
bReque¡
, 
CmdBuff
,„eq->
wL’gth
);

518 
	`USBD_CS’dD©a
 (
pdev
,

519 
CmdBuff
,

520 
»q
->
wL’gth
);

525 
cdcCmd
 = 
»q
->
bReque¡
;

526 
cdcL’
 = 
»q
->
wL’gth
;

531 
	`USBD_CP»·»Rx
 (
pdev
,

532 
CmdBuff
,

533 
»q
->
wL’gth
);

539 
APP_FOPS
.
	`pIf_CŒl
(
»q
->
bReque¡
, 
NULL
, 0);

542  
USBD_OK
;

545 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

546  
USBD_FAIL
;

551 
USB_REQ_TYPE_STANDARD
:

552 
»q
->
bReque¡
)

554 
USB_REQ_GET_DESCRIPTOR
:

555 ifĞ(
»q
->
wV®ue
 >> 8è=ğ
CDC_DESCRIPTOR_TYPE
)

557 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


558 
pbuf
 = 
usbd_cdc_Desc
;

560 
pbuf
 = 
usbd_cdc_CfgDesc
 + 9 + (9 * 
USBD_ITF_MAX_NUM
);

562 
Ën
 = 
	`MIN
(
USB_CDC_DESC_SIZ
 , 
»q
->
wL’gth
);

565 
	`USBD_CS’dD©a
 (
pdev
,

566 
pbuf
,

567 
Ën
);

570 
USB_REQ_GET_INTERFACE
 :

571 
	`USBD_CS’dD©a
 (
pdev
,

572 (
ušt8_t
 *)&
usbd_cdc_AÉS‘
,

576 
USB_REQ_SET_INTERFACE
 :

577 ià((
ušt8_t
)(
»q
->
wV®ue
è< 
USBD_ITF_MAX_NUM
)

579 
usbd_cdc_AÉS‘
 = (
ušt8_t
)(
»q
->
wV®ue
);

584 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

589  
USBD_OK
;

590 
	}
}

598 
ušt8_t
 
	$usbd_cdc_EP0_RxR—dy
 (*
pdev
)

600 ià(
cdcCmd
 !ğ
NO_CMD
)

603 
APP_FOPS
.
	`pIf_CŒl
(
cdcCmd
, 
CmdBuff
, 
cdcL’
);

606 
cdcCmd
 = 
NO_CMD
;

609  
USBD_OK
;

610 
	}
}

619 
ušt8_t
 
	$usbd_cdc_D©aIn
 (*
pdev
, 
ušt8_t
 
•num
)

621 
ušt16_t
 
USB_Tx_±r
;

622 
ušt16_t
 
USB_Tx_Ëngth
;

624 ià(
USB_Tx_S‹
 == 1)

626 ià(
APP_Rx_Ëngth
 == 0)

628 
USB_Tx_S‹
 = 0;

632 ià(
APP_Rx_Ëngth
 > 
CDC_DATA_IN_PACKET_SIZE
){

633 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

634 
USB_Tx_Ëngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

636 
APP_Rx_±r_out
 +ğ
CDC_DATA_IN_PACKET_SIZE
;

637 
APP_Rx_Ëngth
 -ğ
CDC_DATA_IN_PACKET_SIZE
;

641 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

642 
USB_Tx_Ëngth
 = 
APP_Rx_Ëngth
;

644 
APP_Rx_±r_out
 +ğ
APP_Rx_Ëngth
;

645 
APP_Rx_Ëngth
 = 0;

649 
	`DCD_EP_Tx
 (
pdev
,

650 
CDC_IN_EP
,

651 (
ušt8_t
*)&
APP_Rx_Bufãr
[
USB_Tx_±r
],

652 
USB_Tx_Ëngth
);

656  
USBD_OK
;

657 
	}
}

666 
ušt8_t
 
	$usbd_cdc_D©aOut
 (*
pdev
, 
ušt8_t
 
•num
)

668 
ušt16_t
 
USB_Rx_CÁ
;

671 
USB_Rx_CÁ
 = ((
USB_OTG_CORE_HANDLE
*)
pdev
)->
dev
.
out_•
[
•num
].
xãr_couÁ
;

675 
APP_FOPS
.
	`pIf_D©aRx
(
USB_Rx_Bufãr
, 
USB_Rx_CÁ
);

678 
	`DCD_EP_P»·»Rx
(
pdev
,

679 
CDC_OUT_EP
,

680 (
ušt8_t
*)(
USB_Rx_Bufãr
),

681 
CDC_DATA_OUT_PACKET_SIZE
);

683  
USBD_OK
;

684 
	}
}

693 
ušt8_t
 
	$usbd_cdc_SOF
 (*
pdev
)

695 
ušt32_t
 
F¿meCouÁ
 = 0;

697 ià(
F¿meCouÁ
++ =ğ
CDC_IN_FRAME_INTERVAL
)

700 
F¿meCouÁ
 = 0;

703 
	`HªdË_USBAsynchXãr
(
pdev
);

706  
USBD_OK
;

707 
	}
}

715 
	$HªdË_USBAsynchXãr
 (*
pdev
)

717 
ušt16_t
 
USB_Tx_±r
;

718 
ušt16_t
 
USB_Tx_Ëngth
;

720 if(
USB_Tx_S‹
 != 1)

722 ià(
APP_Rx_±r_out
 =ğ
APP_RX_DATA_SIZE
)

724 
APP_Rx_±r_out
 = 0;

727 if(
APP_Rx_±r_out
 =ğ
APP_Rx_±r_š
)

729 
USB_Tx_S‹
 = 0;

733 if(
APP_Rx_±r_out
 > 
APP_Rx_±r_š
)

735 
APP_Rx_Ëngth
 = 
APP_RX_DATA_SIZE
 - 
APP_Rx_±r_out
;

740 
APP_Rx_Ëngth
 = 
APP_Rx_±r_š
 - 
APP_Rx_±r_out
;

743 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


744 
APP_Rx_Ëngth
 &= ~0x03;

747 ià(
APP_Rx_Ëngth
 > 
CDC_DATA_IN_PACKET_SIZE
)

749 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

750 
USB_Tx_Ëngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

752 
APP_Rx_±r_out
 +ğ
CDC_DATA_IN_PACKET_SIZE
;

753 
APP_Rx_Ëngth
 -ğ
CDC_DATA_IN_PACKET_SIZE
;

757 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

758 
USB_Tx_Ëngth
 = 
APP_Rx_Ëngth
;

760 
APP_Rx_±r_out
 +ğ
APP_Rx_Ëngth
;

761 
APP_Rx_Ëngth
 = 0;

763 
USB_Tx_S‹
 = 1;

765 
	`DCD_EP_Tx
 (
pdev
,

766 
CDC_IN_EP
,

767 (
ušt8_t
*)&
APP_Rx_Bufãr
[
USB_Tx_±r
],

768 
USB_Tx_Ëngth
);

771 
	}
}

780 
ušt8_t
 *
	$USBD_cdc_G‘CfgDesc
 (
ušt8_t
 
¥“d
, 
ušt16_t
 *
Ëngth
)

782 *
Ëngth
 =  (
usbd_cdc_CfgDesc
);

783  
usbd_cdc_CfgDesc
;

784 
	}
}

793 #ifdeà
USE_USB_OTG_HS


794 
ušt8_t
 *
	$USBD_cdc_G‘Oth”CfgDesc
 (
ušt8_t
 
¥“d
, 
ušt16_t
 *
Ëngth
)

796 *
Ëngth
 =  (
usbd_cdc_Oth”CfgDesc
);

797  
usbd_cdc_Oth”CfgDesc
;

798 
	}
}

	@libstm/STM32_USB_Device_Library/Class/cdc/src/usbd_cdc_if_template.c

22 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


23 #´agm¨
d©a_®ignm’t
 = 4

27 
	~"usbd_cdc_if_‹m¶©e.h
"

28 
	~"¡m32_ev®.h
"

36 
ušt8_t
 
APP_Rx_Bufãr
 [];

39 
ušt32_t
 
APP_Rx_±r_š
;

44 
ušt16_t
 
TEMPLATE_In™
 ();

45 
ušt16_t
 
TEMPLATE_DeIn™
 ();

46 
ušt16_t
 
TEMPLATE_CŒl
 (
ušt32_t
 
Cmd
, 
ušt8_t
* 
Buf
, ušt32_ˆ
L’
);

47 
ušt16_t
 
TEMPLATE_D©aTx
 (
ušt8_t
* 
Buf
, 
ušt32_t
 
L’
);

48 
ušt16_t
 
TEMPLATE_D©aRx
 (
ušt8_t
* 
Buf
, 
ušt32_t
 
L’
);

50 
CDC_IF_Prİ_Ty³Def
 
	gTEMPLATE_fİs
 =

52 
TEMPLATE_In™
,

53 
TEMPLATE_DeIn™
,

54 
TEMPLATE_CŒl
,

55 
TEMPLATE_D©aTx
,

56 
TEMPLATE_D©aRx


67 
ušt16_t
 
	$TEMPLATE_In™
()

72  
USBD_OK
;

73 
	}
}

81 
ušt16_t
 
	$TEMPLATE_DeIn™
()

86  
USBD_OK
;

87 
	}
}

98 
ušt16_t
 
	$TEMPLATE_CŒl
 (
ušt32_t
 
Cmd
, 
ušt8_t
* 
Buf
, ušt32_ˆ
L’
)

100 
Cmd
)

102 
SEND_ENCAPSULATED_COMMAND
:

106 
GET_ENCAPSULATED_RESPONSE
:

110 
SET_COMM_FEATURE
:

114 
GET_COMM_FEATURE
:

118 
CLEAR_COMM_FEATURE
:

122 
SET_LINE_CODING
:

126 
GET_LINE_CODING
:

130 
SET_CONTROL_LINE_STATE
:

134 
SEND_BREAK
:

142  
USBD_OK
;

143 
	}
}

153 
ušt16_t
 
	$TEMPLATE_D©aTx
 (
ušt8_t
* 
Buf
, 
ušt32_t
 
L’
)

157 
i
 = 0; i < 
L’
; i++)

163 
APP_Rx_±r_š
++;

166 if(
APP_Rx_±r_š
 =ğ
APP_RX_DATA_SIZE
)

168 
APP_Rx_±r_š
 = 0;

171  
USBD_OK
;

172 
	}
}

189 
ušt16_t
 
	$TEMPLATE_D©aRx
 (
ušt8_t
* 
Buf
, 
ušt32_t
 
L’
)

191 
ušt32_t
 
i
;

194 
i
 = 0; i < 
L’
; i++)

199  
USBD_OK
;

200 
	}
}

	@libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_dfu_core.h

24 #iâdeà
__USB_DFU_CORE_H_


25 
	#__USB_DFU_CORE_H_


	)

27 
	~"usbd_iÜeq.h
"

28 
	~"usbd_dfu_m®.h
"

43 
	#USB_DFU_CONFIG_DESC_SIZ
 (18 + (9 * 
USBD_ITF_MAX_NUM
))

	)

44 
	#USB_DFU_DESC_SIZ
 9

	)

46 
	#DFU_DESCRIPTOR_TYPE
 0x21

	)

60 
	#STATE_­pIDLE
 0

	)

61 
	#STATE_­pDETACH
 1

	)

62 
	#STATE_dfuIDLE
 2

	)

63 
	#STATE_dfuDNLOAD_SYNC
 3

	)

64 
	#STATE_dfuDNBUSY
 4

	)

65 
	#STATE_dfuDNLOAD_IDLE
 5

	)

66 
	#STATE_dfuMANIFEST_SYNC
 6

	)

67 
	#STATE_dfuMANIFEST
 7

	)

68 
	#STATE_dfuMANIFEST_WAIT_RESET
 8

	)

69 
	#STATE_dfuUPLOAD_IDLE
 9

	)

70 
	#STATE_dfuERROR
 10

	)

76 
	#STATUS_OK
 0x00

	)

77 
	#STATUS_ERRTARGET
 0x01

	)

78 
	#STATUS_ERRFILE
 0x02

	)

79 
	#STATUS_ERRWRITE
 0x03

	)

80 
	#STATUS_ERRERASE
 0x04

	)

81 
	#STATUS_ERRCHECK_ERASED
 0x05

	)

82 
	#STATUS_ERRPROG
 0x06

	)

83 
	#STATUS_ERRVERIFY
 0x07

	)

84 
	#STATUS_ERRADDRESS
 0x08

	)

85 
	#STATUS_ERRNOTDONE
 0x09

	)

86 
	#STATUS_ERRFIRMWARE
 0x0A

	)

87 
	#STATUS_ERRVENDOR
 0x0B

	)

88 
	#STATUS_ERRUSBR
 0x0C

	)

89 
	#STATUS_ERRPOR
 0x0D

	)

90 
	#STATUS_ERRUNKNOWN
 0x0E

	)

91 
	#STATUS_ERRSTALLEDPKT
 0x0F

	)

97 
	#Mªiã¡_com¶‘e
 0x00

	)

98 
	#Mªiã¡_In_Prog»ss
 0x01

	)

105 
	#CMD_GETCOMMANDS
 0x00

	)

106 
	#CMD_SETADDRESSPOINTER
 0x21

	)

107 
	#CMD_ERASE
 0x41

	)

113 
	#DFU_DETACH_MASK
 (
ušt8_t
)(1 << 4)

	)

126 
	e_DFU_REQUESTS
 {

127 
	mDFU_DETACH
 = 0,

128 
	mDFU_DNLOAD
 = 1,

129 
	mDFU_UPLOAD
,

130 
	mDFU_GETSTATUS
,

131 
	mDFU_CLRSTATUS
,

132 
	mDFU_GETSTATE
,

133 
	mDFU_ABORT


134 } 
	tDFU_REQUESTS
;

136 (*
	tpFunùiÚ
)();

147 
	#USBD_DFU_IF_DESC
(
n
) 0x09, \

148 
USB_INTERFACE_DESCRIPTOR_TYPE
, \

150 (
n
), \

155 
USBD_IDX_INTERFACE_STR
 + (
n
) + 1 \

156 

	)

166 
USBD_CÏss_cb_Ty³Def
 
DFU_cb
;

	@libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_dfu_mal.h

23 #iâdeà
__DFU_MAL_H


24 
	#__DFU_MAL_H


	)

27 #ifdeà
STM32F2XX


28 
	~"¡m32f2xx.h
"

29 #–ià
defšed
(
STM32F10X_CL
)

30 
	~"¡m32f10x.h
"

33 
	~"usbd_cÚf.h
"

34 
	~"usbd_dfu_cÜe.h
"

37 
	s_DFU_MAL_PROP


39 cÚ¡ 
ušt8_t
* 
	mpSŒDesc
;

40 
ušt16_t
 (*
pMAL_In™
) ();

41 
ušt16_t
 (*
pMAL_DeIn™
) ();

42 
ušt16_t
 (*
pMAL_E¿£
è(
ušt32_t
 
	mAdd
);

43 
ušt16_t
 (*
pMAL_Wr™e
è(
ušt32_t
 
	mAdd
, ušt32_ˆ
	mL’
);

44 
	mušt8_t
 *(*
	mpMAL_R—d
è(
ušt32_t
 
	mAdd
, ušt32_ˆ
	mL’
);

45 
ušt16_t
 (*
pMAL_CheckAdd
è(
ušt32_t
 
	mAdd
);

46 cÚ¡ 
ušt32_t
 
	mE¿£Timšg
;

47 cÚ¡ 
ušt32_t
 
	mWr™eTimšg
;

49 
	tDFU_MAL_Prİ_Ty³Def
;

53 
	#MAL_OK
 0

	)

54 
	#MAL_FAIL
 1

	)

57 
	#_1¡_BYTE
(
x
è(
ušt8_t
)((x)&0xFFè

	)

58 
	#_2nd_BYTE
(
x
è(
ušt8_t
)(((x)&0xFF00)>>8è

	)

59 
	#_3rd_BYTE
(
x
è(
ušt8_t
)(((x)&0xFF0000)>>16è

	)

60 
	#_4th_BYTE
(
x
è(
ušt8_t
)(((x)&0xFF000000)>>24è

	)

63 
	#SET_POLLING_TIMING
(
x
è
bufãr
[1] = 
	`_1¡_BYTE
(x);\

64 
bufãr
[2] = 
	`_2nd_BYTE
(
x
);\

65 
bufãr
[3] = 
	`_3rd_BYTE
(
x
);

	)

69 
ušt16_t
 
MAL_In™
 ();

70 
ušt16_t
 
MAL_DeIn™
 ();

71 
ušt16_t
 
MAL_E¿£
 (
ušt32_t
 
SeùÜAdd»ss
);

72 
ušt16_t
 
MAL_Wr™e
 (
ušt32_t
 
SeùÜAdd»ss
, ušt32_ˆ
D©aL’gth
);

73 
ušt8_t
 *
MAL_R—d
 (
ušt32_t
 
SeùÜAdd»ss
, ušt32_ˆ
D©aL’gth
);

74 
ušt16_t
 
MAL_G‘Stus
(
ušt32_t
 
SeùÜAdd»ss
 ,
ušt8_t
 
Cmd
, ušt8_ˆ*
bufãr
);

76 
ušt8_t
 
MAL_Bufãr
[
XFERSIZE
];

	@libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_flash_if.h

23 #iâdeà
__FLASH_IF_MAL_H


24 
	#__FLASH_IF_MAL_H


	)

27 
	~"usbd_dfu_m®.h
"

31 
	#FLASH_START_ADD
 0x08000000

	)

33 #ifdeà
STM32F2XX


34 
	#FLASH_END_ADD
 0x08100000

	)

35 
	#FLASH_IF_STRING
 "@IÁ”ÇÈFÏsh /0x08000000/03*016Ka,01*016Kg,01*064Kg,07*128Kg"

	)

36 #–ià
defšed
(
STM32F10X_CL
)

37 
	#FLASH_END_ADD
 0x08040000

	)

38 
	#FLASH_IF_STRING
 "@IÁ”ÇÈFÏsh /0x08000000/06*002Ka,122*002Kg"

	)

42 
DFU_MAL_Prİ_Ty³Def
 
DFU_FÏsh_cb
;

	@libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_mem_if_template.h

23 #iâdeà
__MEM_IF_MAL_H


24 
	#__MEM_IF_MAL_H


	)

27 #ifdeà
STM32F2XX


28 
	~"¡m32f2xx.h
"

30 
	~"usbd_dfu_m®.h
"

34 
	#MEM_START_ADD
 0x00000000

	)

35 
	#MEM_END_ADD
 (
ušt32_t
)(
MEM_START_ADD
 + (5 * 1024)è

	)

37 
	#MEM_IF_STRING
 "@Dummy MemÜy /0x00000000/01*002Kg,03*001Kg"

	)

39 
DFU_MAL_Prİ_Ty³Def
 
DFU_Mem_cb
;

	@libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_otp_if.h

23 #iâdeà
__OTP_IF_MAL_H


24 
	#__OTP_IF_MAL_H


	)

27 
	~"usbd_dfu_m®.h
"

31 
	#OTP_START_ADD
 0x1FFF7800

	)

32 
	#OTP_END_ADD
 (
ušt32_t
)(
OTP_START_ADD
 + 528)

	)

34 
	#OTP_IF_STRING
 "@OTP A»¨ /0x1FFF7800/01*512 g,01*016 g"

	)

36 
DFU_MAL_Prİ_Ty³Def
 
DFU_O_cb
;

	@libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_dfu_core.c

59 
	~"usbd_dfu_cÜe.h
"

60 
	~"usbd_desc.h
"

61 
	~"usbd_»q.h
"

62 
	~"usb_b¥.h
"

106 
ušt8_t
 
usbd_dfu_In™
 (*
pdev
,

107 
ušt8_t
 
cfgidx
);

109 
ušt8_t
 
usbd_dfu_DeIn™
 (*
pdev
,

110 
ušt8_t
 
cfgidx
);

112 
ušt8_t
 
usbd_dfu_S‘up
 (*
pdev
,

113 
USB_SETUP_REQ
 *
»q
);

115 
ušt8_t
 
EP0_TxS’t
 (*
pdev
);

117 
ušt8_t
 
EP0_RxR—dy
 (*
pdev
);

120 
ušt8_t
 *
USBD_DFU_G‘CfgDesc
 (ušt8_ˆ
¥“d
,

121 
ušt16_t
 *
Ëngth
);

124 #ifdeà
USB_OTG_HS_CORE


125 
ušt8_t
 *
USBD_DFU_G‘Oth”CfgDesc
 (ušt8_ˆ
¥“d
,

126 
ušt16_t
 *
Ëngth
);

129 
ušt8_t
* 
USBD_DFU_G‘U¤SŒšgDesc
 (ušt8_ˆ
¥“d
,

130 
ušt8_t
 
šdex
 ,

131 
ušt16_t
 *
Ëngth
);

136 
DFU_Req_DETACH
 (*
pdev
,

137 
USB_SETUP_REQ
 *
»q
);

139 
DFU_Req_DNLOAD
 (*
pdev
,

140 
USB_SETUP_REQ
 *
»q
);

142 
DFU_Req_UPLOAD
 (*
pdev
,

143 
USB_SETUP_REQ
 *
»q
);

145 
DFU_Req_GETSTATUS
 (*
pdev
);

147 
DFU_Req_CLRSTATUS
 (*
pdev
);

149 
DFU_Req_GETSTATE
 (*
pdev
);

151 
DFU_Req_ABORT
 (*
pdev
);

153 
DFU_L—veDFUMode
 (*
pdev
);

162 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


163 #ià
defšed
 ( 
__ICCARM__
 )

164 #´agm¨
d©a_®ignm’t
=4

167 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_dfu_CfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

170 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


171 #ià
defšed
 ( 
__ICCARM__
 )

172 #´agm¨
d©a_®ignm’t
=4

175 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_dfu_Oth”CfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

179 cÚ¡ 
ušt8_t
* 
usbd_dfu_SŒšgDesc
[];

182 
ušt8_t
 
	gDeviûS‹
;

183 
ušt8_t
 
	gDeviûStus
[6];

184 
ušt32_t
 
	gMªiã¡_S‹
 = 
Mªiã¡_com¶‘e
;

186 
ušt32_t
 
	gwBlockNum
 = 0, 
	gwËngth
 = 0;

187 
ušt32_t
 
	gPoš‹r
 = 
APP_DEFAULT_ADD
;

188 
__IO
 
ušt32_t
 
	gusbd_dfu_AÉS‘
 = 0;

190 
ušt8_t
 
MAL_Bufãr
[];

193 
USBD_CÏss_cb_Ty³Def
 
	gDFU_cb
 =

195 
usbd_dfu_In™
,

196 
usbd_dfu_DeIn™
,

197 
usbd_dfu_S‘up
,

198 
EP0_TxS’t
,

199 
EP0_RxR—dy
,

200 
NULL
,

201 
NULL
,

202 
NULL
,

203 
NULL
,

204 
NULL
,

205 
USBD_DFU_G‘CfgDesc
,

206 #ifdeà
USB_OTG_HS_CORE


207 
USBD_DFU_G‘Oth”CfgDesc
,

209 
USBD_DFU_G‘U¤SŒšgDesc
,

212 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


213 #ià
defšed
 ( 
__ICCARM__
 )

214 #´agm¨
d©a_®ignm’t
=4

218 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_dfu_CfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

221 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

222 
USB_DFU_CONFIG_DESC_SIZ
,

233 
USBD_DFU_IF_DESC
(0),

235 #ià(
USBD_ITF_MAX_NUM
 > 1)

237 
USBD_DFU_IF_DESC
(1),

240 #ià(
USBD_ITF_MAX_NUM
 > 2)

242 
USBD_DFU_IF_DESC
(2),

245 #ià(
USBD_ITF_MAX_NUM
 > 3)

247 
USBD_DFU_IF_DESC
(3),

250 #ià(
USBD_ITF_MAX_NUM
 > 4)

252 
USBD_DFU_IF_DESC
(4),

255 #ià(
USBD_ITF_MAX_NUM
 > 5)

257 
USBD_DFU_IF_DESC
(5),

260 #ià(
USBD_ITF_MAX_NUM
 > 6)

266 
DFU_DESCRIPTOR_TYPE
,

278 
TRANSFER_SIZE_BYTES
(
XFERSIZE
),

285 #ifdeà
USE_USB_OTG_HS


286 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


287 #ià
defšed
 ( 
__ICCARM__
 )

288 #´agm¨
d©a_®ignm’t
=4

292 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_dfu_Oth”CfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

295 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

296 
USB_DFU_CONFIG_DESC_SIZ
,

307 
USBD_DFU_IF_DESC
(0),

309 #ià(
USBD_ITF_MAX_NUM
 > 1)

311 
USBD_DFU_IF_DESC
(1),

314 #ià(
USBD_ITF_MAX_NUM
 > 2)

316 
USBD_DFU_IF_DESC
(2),

319 #ià(
USBD_ITF_MAX_NUM
 > 3)

321 
USBD_DFU_IF_DESC
(3),

324 #ià(
USBD_ITF_MAX_NUM
 > 4)

326 
USBD_DFU_IF_DESC
(4),

329 #ià(
USBD_ITF_MAX_NUM
 > 5)

331 
USBD_DFU_IF_DESC
(5),

334 #ià(
USBD_ITF_MAX_NUM
 > 6)

340 
DFU_DESCRIPTOR_TYPE
,

352 
TRANSFER_SIZE_BYTES
(
XFERSIZE
),

360 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


361 #ià
defšed
 ( 
__ICCARM__
 )

362 #´agm¨
d©a_®ignm’t
=4

365 
__ALIGN_BEGIN
 
ušt8_t
 
	gusbd_dfu_Desc
[
USB_DFU_DESC_SIZ
] 
	g__ALIGN_END
 =

368 
DFU_DESCRIPTOR_TYPE
,

380 
TRANSFER_SIZE_BYTES
(
XFERSIZE
),

401 
ušt8_t
 
	$usbd_dfu_In™
 (*
pdev
,

402 
ušt8_t
 
cfgidx
)

405 
	`MAL_In™
();

408 
DeviûS‹
 = 
STATE_dfuIDLE
;

409 
DeviûStus
[0] = 
STATUS_OK
;

410 
DeviûStus
[4] = 
DeviûS‹
;

412  
USBD_OK
;

413 
	}
}

422 
ušt8_t
 
	$usbd_dfu_DeIn™
 (*
pdev
,

423 
ušt8_t
 
cfgidx
)

426 
DeviûS‹
 = 
STATE_dfuIDLE
;

427 
DeviûStus
[0] = 
STATUS_OK
;

428 
DeviûStus
[4] = 
DeviûS‹
;

429 
wBlockNum
 = 0;

430 
wËngth
 = 0;

433 
	`MAL_DeIn™
();

435  
USBD_OK
;

436 
	}
}

445 
ušt8_t
 
	$usbd_dfu_S‘up
 (*
pdev
,

446 
USB_SETUP_REQ
 *
»q
)

448 
ušt16_t
 
Ën
 = 0;

449 
ušt8_t
 *
pbuf
 = 
NULL
;

451 
»q
->
bmReque¡
 & 
USB_REQ_TYPE_MASK
)

454 
USB_REQ_TYPE_CLASS
 :

455 
»q
->
bReque¡
)

457 
DFU_DNLOAD
:

458 
	`DFU_Req_DNLOAD
(
pdev
, 
»q
);

461 
DFU_UPLOAD
:

462 
	`DFU_Req_UPLOAD
(
pdev
, 
»q
);

465 
DFU_GETSTATUS
:

466 
	`DFU_Req_GETSTATUS
(
pdev
);

469 
DFU_CLRSTATUS
:

470 
	`DFU_Req_CLRSTATUS
(
pdev
);

473 
DFU_GETSTATE
:

474 
	`DFU_Req_GETSTATE
(
pdev
);

477 
DFU_ABORT
:

478 
	`DFU_Req_ABORT
(
pdev
);

481 
DFU_DETACH
:

482 
	`DFU_Req_DETACH
(
pdev
, 
»q
);

486 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

487  
USBD_FAIL
;

492 
USB_REQ_TYPE_STANDARD
:

493 
»q
->
bReque¡
)

495 
USB_REQ_GET_DESCRIPTOR
:

496 ifĞ(
»q
->
wV®ue
 >> 8è=ğ
DFU_DESCRIPTOR_TYPE
)

498 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


499 
pbuf
 = 
usbd_dfu_Desc
;

501 
pbuf
 = 
usbd_dfu_CfgDesc
 + 9 + (9 * 
USBD_ITF_MAX_NUM
);

503 
Ën
 = 
	`MIN
(
USB_DFU_DESC_SIZ
 , 
»q
->
wL’gth
);

506 
	`USBD_CS’dD©a
 (
pdev
,

507 
pbuf
,

508 
Ën
);

511 
USB_REQ_GET_INTERFACE
 :

512 
	`USBD_CS’dD©a
 (
pdev
,

513 (
ušt8_t
 *)&
usbd_dfu_AÉS‘
,

517 
USB_REQ_SET_INTERFACE
 :

518 ià((
ušt8_t
)(
»q
->
wV®ue
è< 
USBD_ITF_MAX_NUM
)

520 
usbd_dfu_AÉS‘
 = (
ušt8_t
)(
»q
->
wV®ue
);

525 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

530  
USBD_OK
;

531 
	}
}

539 
ušt8_t
 
	$EP0_TxS’t
 (*
pdev
)

541 
ušt32_t
 
Addr
;

542 
USB_SETUP_REQ
 
»q
;

544 ià(
DeviûS‹
 =ğ
STATE_dfuDNBUSY
)

547 ià(
wBlockNum
 == 0)

549 ià((
MAL_Bufãr
[0] =ğ
CMD_GETCOMMANDS
è&& (
wËngth
 == 1))

551 ià(Ğ
MAL_Bufãr
[0] =ğ
CMD_SETADDRESSPOINTER
 ) && (
wËngth
 == 5))

553 
Poš‹r
 = 
MAL_Bufãr
[1];

554 
Poš‹r
 +ğ
MAL_Bufãr
[2] << 8;

555 
Poš‹r
 +ğ
MAL_Bufãr
[3] << 16;

556 
Poš‹r
 +ğ
MAL_Bufãr
[4] << 24;

558 ià(Ğ
MAL_Bufãr
[0] =ğ
CMD_ERASE
 ) && (
wËngth
 == 5))

560 
Poš‹r
 = 
MAL_Bufãr
[1];

561 
Poš‹r
 +ğ
MAL_Bufãr
[2] << 8;

562 
Poš‹r
 +ğ
MAL_Bufãr
[3] << 16;

563 
Poš‹r
 +ğ
MAL_Bufãr
[4] << 24;

564 
	`MAL_E¿£
(
Poš‹r
);

569 
wËngth
 = 0;

570 
wBlockNum
 = 0;

572 
»q
.
bmReque¡
 = 0;

573 
»q
.
wL’gth
 = 1;

574 
	`USBD_CE¼Ü
 (
pdev
, &
»q
);

578 ià(
wBlockNum
 > 1)

581 
Addr
 = ((
wBlockNum
 - 2è* 
XFERSIZE
è+ 
Poš‹r
;

584 
	`MAL_Wr™e
(
Addr
, 
wËngth
);

587 
wËngth
 = 0;

588 
wBlockNum
 = 0;

591 
DeviûS‹
 = 
STATE_dfuDNLOAD_SYNC
;

592 
DeviûStus
[4] = 
DeviûS‹
;

593 
DeviûStus
[1] = 0;

594 
DeviûStus
[2] = 0;

595 
DeviûStus
[3] = 0;

596  
USBD_OK
;

598 ià(
DeviûS‹
 =ğ
STATE_dfuMANIFEST
)

601 
	`DFU_L—veDFUMode
(
pdev
);

604  
USBD_OK
;

605 
	}
}

613 
ušt8_t
 
	$EP0_RxR—dy
 (*
pdev
)

615  
USBD_OK
;

616 
	}
}

629 
	$DFU_Req_DETACH
(*
pdev
, 
USB_SETUP_REQ
 *
»q
)

631 ià(
DeviûS‹
 =ğ
STATE_dfuIDLE
 || DeviûS‹ =ğ
STATE_dfuDNLOAD_SYNC


632 || 
DeviûS‹
 =ğ
STATE_dfuDNLOAD_IDLE
 || DeviûS‹ =ğ
STATE_dfuMANIFEST_SYNC


633 || 
DeviûS‹
 =ğ
STATE_dfuUPLOAD_IDLE
 )

636 
DeviûS‹
 = 
STATE_dfuIDLE
;

637 
DeviûStus
[0] = 
STATUS_OK
;

638 
DeviûStus
[1] = 0;

639 
DeviûStus
[2] = 0;

640 
DeviûStus
[3] = 0;

641 
DeviûStus
[4] = 
DeviûS‹
;

642 
DeviûStus
[5] = 0;

643 
wBlockNum
 = 0;

644 
wËngth
 = 0;

648 ià((
usbd_dfu_CfgDesc
[12 + (9 * 
USBD_ITF_MAX_NUM
)]è& 
DFU_DETACH_MASK
)

651 
	`DCD_DevDiscÚÃù
 (
pdev
);

652 
	`DCD_DevCÚÃù
 (
pdev
);

657 
	`USB_OTG_BSP_mD–ay
 (
»q
->
wV®ue
);

659 
	}
}

668 
	$DFU_Req_DNLOAD
(*
pdev
, 
USB_SETUP_REQ
 *
»q
)

671 ià(
»q
->
wL’gth
 > 0)

673 ià((
DeviûS‹
 =ğ
STATE_dfuIDLE
è|| (DeviûS‹ =ğ
STATE_dfuDNLOAD_IDLE
))

676 
wBlockNum
 = 
»q
->
wV®ue
;

677 
wËngth
 = 
»q
->
wL’gth
;

680 
DeviûS‹
 = 
STATE_dfuDNLOAD_SYNC
;

681 
DeviûStus
[4] = 
DeviûS‹
;

684 
	`USBD_CP»·»Rx
 (
pdev
,

685 (
ušt8_t
*)
MAL_Bufãr
,

686 
wËngth
);

692 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

699 ià(
DeviûS‹
 =ğ
STATE_dfuDNLOAD_IDLE
 || DeviûS‹ =ğ
STATE_dfuIDLE
 )

701 
Mªiã¡_S‹
 = 
Mªiã¡_In_Prog»ss
;

702 
DeviûS‹
 = 
STATE_dfuMANIFEST_SYNC
;

703 
DeviûStus
[1] = 0;

704 
DeviûStus
[2] = 0;

705 
DeviûStus
[3] = 0;

706 
DeviûStus
[4] = 
DeviûS‹
;

711 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

714 
	}
}

723 
	$DFU_Req_UPLOAD
(*
pdev
, 
USB_SETUP_REQ
 *
»q
)

725 
ušt8_t
 *
Phy_Addr
 = 
NULL
;

726 
ušt32_t
 
Addr
 = 0;

729 ià(
»q
->
wL’gth
 > 0)

731 ià((
DeviûS‹
 =ğ
STATE_dfuIDLE
è|| (DeviûS‹ =ğ
STATE_dfuUPLOAD_IDLE
))

734 
wBlockNum
 = 
»q
->
wV®ue
;

735 
wËngth
 = 
»q
->
wL’gth
;

738 ià(
wBlockNum
 == 0)

741 
DeviûS‹
 = (
wËngth
 > 3)? 
STATE_dfuIDLE
:
STATE_dfuUPLOAD_IDLE
;

742 
DeviûStus
[4] = 
DeviûS‹
;

743 
DeviûStus
[1] = 0;

744 
DeviûStus
[2] = 0;

745 
DeviûStus
[3] = 0;

748 
MAL_Bufãr
[0] = 
CMD_GETCOMMANDS
;

749 
MAL_Bufãr
[1] = 
CMD_SETADDRESSPOINTER
;

750 
MAL_Bufãr
[2] = 
CMD_ERASE
;

753 
	`USBD_CS’dD©a
 (
pdev
,

754 (
ušt8_t
 *)(&(
MAL_Bufãr
[0])),

757 ià(
wBlockNum
 > 1)

759 
DeviûS‹
 = 
STATE_dfuUPLOAD_IDLE
 ;

760 
DeviûStus
[4] = 
DeviûS‹
;

761 
DeviûStus
[1] = 0;

762 
DeviûStus
[2] = 0;

763 
DeviûStus
[3] = 0;

764 
Addr
 = ((
wBlockNum
 - 2è* 
XFERSIZE
è+ 
Poš‹r
;

767 
Phy_Addr
 = 
	`MAL_R—d
(
Addr
, 
wËngth
);

770 
	`USBD_CS’dD©a
 (
pdev
,

771 
Phy_Addr
,

772 
wËngth
);

776 
DeviûS‹
 = 
STATUS_ERRSTALLEDPKT
;

777 
DeviûStus
[4] = 
DeviûS‹
;

778 
DeviûStus
[1] = 0;

779 
DeviûStus
[2] = 0;

780 
DeviûStus
[3] = 0;

783 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

789 
wËngth
 = 0;

790 
wBlockNum
 = 0;

792 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

798 
DeviûS‹
 = 
STATE_dfuIDLE
;

799 
DeviûStus
[1] = 0;

800 
DeviûStus
[2] = 0;

801 
DeviûStus
[3] = 0;

802 
DeviûStus
[4] = 
DeviûS‹
;

804 
	}
}

812 
	$DFU_Req_GETSTATUS
(*
pdev
)

814 
DeviûS‹
)

816 
STATE_dfuDNLOAD_SYNC
:

817 ià(
wËngth
 != 0)

819 
DeviûS‹
 = 
STATE_dfuDNBUSY
;

820 
DeviûStus
[4] = 
DeviûS‹
;

821 ià((
wBlockNum
 =ğ0è&& (
MAL_Bufãr
[0] =ğ
CMD_ERASE
))

823 
	`MAL_G‘Stus
(
Poš‹r
, 0, 
DeviûStus
);

827 
	`MAL_G‘Stus
(
Poš‹r
, 1, 
DeviûStus
);

832 
DeviûS‹
 = 
STATE_dfuDNLOAD_IDLE
;

833 
DeviûStus
[4] = 
DeviûS‹
;

834 
DeviûStus
[1] = 0;

835 
DeviûStus
[2] = 0;

836 
DeviûStus
[3] = 0;

840 
STATE_dfuMANIFEST_SYNC
 :

841 ià(
Mªiã¡_S‹
 =ğ
Mªiã¡_In_Prog»ss
)

843 
DeviûS‹
 = 
STATE_dfuMANIFEST
;

844 
DeviûStus
[4] = 
DeviûS‹
;

845 
DeviûStus
[1] = 1;

846 
DeviûStus
[2] = 0;

847 
DeviûStus
[3] = 0;

850 ià((
Mªiã¡_S‹
 =ğ
Mªiã¡_com¶‘e
) && \

851 ((
usbd_dfu_CfgDesc
[(11 + (9 * 
USBD_ITF_MAX_NUM
))]) & 0x04))

853 
DeviûS‹
 = 
STATE_dfuIDLE
;

854 
DeviûStus
[4] = 
DeviûS‹
;

855 
DeviûStus
[1] = 0;

856 
DeviûStus
[2] = 0;

857 
DeviûStus
[3] = 0;

867 
	`USBD_CS’dD©a
 (
pdev
,

868 (
ušt8_t
 *)(&(
DeviûStus
[0])),

870 
	}
}

878 
	$DFU_Req_CLRSTATUS
(*
pdev
)

880 ià(
DeviûS‹
 =ğ
STATE_dfuERROR
)

882 
DeviûS‹
 = 
STATE_dfuIDLE
;

883 
DeviûStus
[0] = 
STATUS_OK
;

884 
DeviûStus
[1] = 0;

885 
DeviûStus
[2] = 0;

886 
DeviûStus
[3] = 0;

887 
DeviûStus
[4] = 
DeviûS‹
;

888 
DeviûStus
[5] = 0;

892 
DeviûS‹
 = 
STATE_dfuERROR
;

893 
DeviûStus
[0] = 
STATUS_ERRUNKNOWN
;

894 
DeviûStus
[1] = 0;

895 
DeviûStus
[2] = 0;

896 
DeviûStus
[3] = 0;

897 
DeviûStus
[4] = 
DeviûS‹
;

898 
DeviûStus
[5] = 0;

900 
	}
}

908 
	$DFU_Req_GETSTATE
(*
pdev
)

911 
	`USBD_CS’dD©a
 (
pdev
,

912 &
DeviûS‹
,

914 
	}
}

922 
	$DFU_Req_ABORT
(*
pdev
)

924 ià(
DeviûS‹
 =ğ
STATE_dfuIDLE
 || DeviûS‹ =ğ
STATE_dfuDNLOAD_SYNC


925 || 
DeviûS‹
 =ğ
STATE_dfuDNLOAD_IDLE
 || DeviûS‹ =ğ
STATE_dfuMANIFEST_SYNC


926 || 
DeviûS‹
 =ğ
STATE_dfuUPLOAD_IDLE
 )

928 
DeviûS‹
 = 
STATE_dfuIDLE
;

929 
DeviûStus
[0] = 
STATUS_OK
;

930 
DeviûStus
[1] = 0;

931 
DeviûStus
[2] = 0;

932 
DeviûStus
[3] = 0;

933 
DeviûStus
[4] = 
DeviûS‹
;

934 
DeviûStus
[5] = 0;

935 
wBlockNum
 = 0;

936 
wËngth
 = 0;

938 
	}
}

947 
	$DFU_L—veDFUMode
(*
pdev
)

949 
Mªiã¡_S‹
 = 
Mªiã¡_com¶‘e
;

951 ià((
usbd_dfu_CfgDesc
[(11 + (9 * 
USBD_ITF_MAX_NUM
))]) & 0x04)

953 
DeviûS‹
 = 
STATE_dfuMANIFEST_SYNC
;

954 
DeviûStus
[4] = 
DeviûS‹
;

955 
DeviûStus
[1] = 0;

956 
DeviûStus
[2] = 0;

957 
DeviûStus
[3] = 0;

962 
DeviûS‹
 = 
STATE_dfuMANIFEST_WAIT_RESET
;

963 
DeviûStus
[4] = 
DeviûS‹
;

964 
DeviûStus
[1] = 0;

965 
DeviûStus
[2] = 0;

966 
DeviûStus
[3] = 0;

969 
	`DCD_DevDiscÚÃù
 (
pdev
);

972 
	`MAL_DeIn™
();

975 
	`NVIC_Sy¡emRe£t
();

980 
	}
}

989 
ušt8_t
 *
	$USBD_DFU_G‘CfgDesc
 (
ušt8_t
 
¥“d
, 
ušt16_t
 *
Ëngth
)

991 *
Ëngth
 =  (
usbd_dfu_CfgDesc
);

992  
usbd_dfu_CfgDesc
;

993 
	}
}

995 #ifdeà
USB_OTG_HS_CORE


1003 
ušt8_t
 *
	$USBD_DFU_G‘Oth”CfgDesc
 (
ušt8_t
 
¥“d
, 
ušt16_t
 *
Ëngth
)

1005 *
Ëngth
 =  (
usbd_dfu_Oth”CfgDesc
);

1006  
usbd_dfu_Oth”CfgDesc
;

1007 
	}
}

1018 
ušt8_t
* 
	$USBD_DFU_G‘U¤SŒšgDesc
 (
ušt8_t
 
¥“d
, ušt8_ˆ
šdex
 , 
ušt16_t
 *
Ëngth
)

1021 ià(
šdex
 <ğ(
USBD_IDX_INTERFACE_STR
 + 
USBD_ITF_MAX_NUM
))

1025 
	`USBD_G‘SŒšg
 ((
ušt8_t
 *)
usbd_dfu_SŒšgDesc
[
šdex
 - 
USBD_IDX_INTERFACE_STR
 - 1], 
USBD_SŒDesc
, 
Ëngth
);

1026  
USBD_SŒDesc
;

1031  
NULL
;

1033 
	}
}

	@libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_dfu_mal.c

23 
	~"usbd_dfu_m®.h
"

25 
	~"usbd_æash_if.h
"

27 #ifdeà
DFU_MAL_SUPPORT_OTP


28 
	~"usbd_Ùp_if.h
"

31 #ifdeà
DFU_MAL_SUPPORT_MEM


32 
	~"usbd_mem_if_‹m¶©e.h
"

45 
DFU_MAL_Prİ_Ty³Def
* 
	gtMALTab
[
MAX_USED_MEDIA
] = {

46 &
DFU_FÏsh_cb


47 #ifdeà
DFU_MAL_SUPPORT_OTP


48 , &
DFU_O_cb


50 #ifdeà
DFU_MAL_SUPPORT_MEM


51 , &
DFU_Mem_cb


55 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


56 #ià
defšed
 ( 
__ICCARM__
 )

57 #´agm¨
d©a_®ignm’t
=4

61 
__ALIGN_BEGIN
 cÚ¡ 
ušt8_t
* 
	gusbd_dfu_SŒšgDesc
[
MAX_USED_MEDIA
] 
	g__ALIGN_END
 = {

62 
FLASH_IF_STRING


63 #ifdeà
DFU_MAL_SUPPORT_OTP


64 , 
OTP_IF_STRING


66 #ifdeà
DFU_MAL_SUPPORT_MEM


67 , 
MEM_IF_STRING


71 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


72 #ià
defšed
 ( 
__ICCARM__
 )

73 #´agm¨
d©a_®ignm’t
=4

77 
__ALIGN_BEGIN
 
ušt8_t
 
	gMAL_Bufãr
[
XFERSIZE
] 
	g__ALIGN_END
 ;

80 
ušt8_t
 
MAL_CheckAdd
 (
ušt32_t
 
Add
);

89 
ušt16_t
 
	$MAL_In™
()

91 
ušt32_t
 
memIdx
 = 0;

94 
memIdx
 = 0; memIdx < 
MAX_USED_MEDIA
; memIdx++)

97 ià(
tMALTab
[
memIdx
]->
pMAL_In™
 !ğ
NULL
)

99 
tMALTab
[
memIdx
]->
	`pMAL_In™
();

103  
MAL_OK
;

104 
	}
}

112 
ušt16_t
 
	$MAL_DeIn™
()

114 
ušt32_t
 
memIdx
 = 0;

117 
memIdx
 = 0; memIdx < 
MAX_USED_MEDIA
; memIdx++)

120 ià(
tMALTab
[
memIdx
]->
pMAL_DeIn™
 !ğ
NULL
)

122 
tMALTab
[
memIdx
]->
	`pMAL_DeIn™
();

126  
MAL_OK
;

127 
	}
}

135 
ušt16_t
 
	$MAL_E¿£
(
ušt32_t
 
Add
)

137 
ušt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

140 ià(
	`DFU_MAL_IS_PROTECTED_AREA
(
Add
))

142  
MAL_FAIL
;

145 ià(
memIdx
 < 
MAX_USED_MEDIA
)

148 ià(
tMALTab
[
memIdx
]->
pMAL_E¿£
 !ğ
NULL
)

150  
tMALTab
[
memIdx
]->
	`pMAL_E¿£
(
Add
);

154  
MAL_FAIL
;

159  
MAL_FAIL
;

161 
	}
}

170 
ušt16_t
 
	$MAL_Wr™e
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
)

172 
ušt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

175 ià(
	`DFU_MAL_IS_PROTECTED_AREA
(
Add
))

177  
MAL_FAIL
;

180 ià(
memIdx
 < 
MAX_USED_MEDIA
)

183 ià(
tMALTab
[
memIdx
]->
pMAL_Wr™e
 !ğ
NULL
)

185  
tMALTab
[
memIdx
]->
	`pMAL_Wr™e
(
Add
, 
L’
);

189  
MAL_FAIL
;

194  
MAL_FAIL
;

196 
	}
}

205 
ušt8_t
 *
	$MAL_R—d
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
)

207 
ušt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

209 ià(
memIdx
 < 
MAX_USED_MEDIA
)

212 ià(
tMALTab
[
memIdx
]->
pMAL_R—d
 !ğ
NULL
)

214  
tMALTab
[
memIdx
]->
	`pMAL_R—d
(
Add
, 
L’
);

218  
MAL_Bufãr
;

223  
MAL_Bufãr
;

225 
	}
}

235 
ušt16_t
 
	$MAL_G‘Stus
(
ušt32_t
 
Add
 , 
ušt8_t
 
Cmd
, ušt8_ˆ*
bufãr
)

237 
ušt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

239 ià(
memIdx
 < 
MAX_USED_MEDIA
)

241 ià(
Cmd
 & 0x01)

243 
	`SET_POLLING_TIMING
(
tMALTab
[
memIdx
]->
E¿£Timšg
);

247 
	`SET_POLLING_TIMING
(
tMALTab
[
memIdx
]->
Wr™eTimšg
);

250  
MAL_OK
;

254  
MAL_FAIL
;

256 
	}
}

264 
ušt8_t
 
	$MAL_CheckAdd
(
ušt32_t
 
Add
)

266 
ušt32_t
 
memIdx
 = 0;

269 
memIdx
 = 0; memIdx < 
MAX_USED_MEDIA
; memIdx++)

272 ià(
tMALTab
[
memIdx
]->
	`pMAL_CheckAdd
(
Add
è=ğ
MAL_OK
)

274  
memIdx
;

278  (
MAX_USED_MEDIA
);

279 
	}
}

	@libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_flash_if.c

23 
	~"usbd_æash_if.h
"

24 
	~"usbd_dfu_m®.h
"

31 
ušt16_t
 
FLASH_If_In™
();

32 
ušt16_t
 
FLASH_If_E¿£
 (
ušt32_t
 
Add
);

33 
ušt16_t
 
FLASH_If_Wr™e
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
);

34 
ušt8_t
 *
FLASH_If_R—d
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
);

35 
ušt16_t
 
FLASH_If_DeIn™
();

36 
ušt16_t
 
FLASH_If_CheckAdd
(
ušt32_t
 
Add
);

40 
DFU_MAL_Prİ_Ty³Def
 
	gDFU_FÏsh_cb
 =

42 
FLASH_IF_STRING
,

43 
FLASH_If_In™
,

44 
FLASH_If_DeIn™
,

45 
FLASH_If_E¿£
,

46 
FLASH_If_Wr™e
,

47 
FLASH_If_R—d
,

48 
FLASH_If_CheckAdd
,

61 
ušt16_t
 
	$FLASH_If_In™
()

64 
	`FLASH_UÆock
();

66  
MAL_OK
;

67 
	}
}

75 
ušt16_t
 
	$FLASH_If_DeIn™
()

78 
	`FLASH_Lock
();

80  
MAL_OK
;

81 
	}
}

90 
ušt16_t
 
	$FLASH_If_E¿£
(
ušt32_t
 
Add
)

92 #ifdeà
STM32F2XX


94 ià(
Add
 < 0x08004000)

96 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_0
, 
VŞgeRªge_3
);

98 ià(
Add
 < 0x08008000)

100 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_1
, 
VŞgeRªge_3
);

102 ià(
Add
 < 0x0800C000)

104 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_2
, 
VŞgeRªge_3
);

106 ià(
Add
 < 0x08010000)

108 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_3
, 
VŞgeRªge_3
);

110 ià(
Add
 < 0x08020000)

112 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_4
, 
VŞgeRªge_3
);

114 ià(
Add
 < 0x08040000)

116 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_5
, 
VŞgeRªge_3
);

118 ià(
Add
 < 0x08060000)

120 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_6
, 
VŞgeRªge_3
);

122 ià(
Add
 < 0x08080000)

124 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_7
, 
VŞgeRªge_3
);

126 ià(
Add
 < 0x080A0000)

128 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_8
, 
VŞgeRªge_3
);

130 ià(
Add
 < 0x080C0000)

132 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_9
, 
VŞgeRªge_3
);

134 ià(
Add
 < 0x080E0000)

136 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_10
, 
VŞgeRªge_3
);

138 ià(
Add
 < 0x08100000)

140 
	`FLASH_E¿£SeùÜ
(
FLASH_SeùÜ_11
, 
VŞgeRªge_3
);

144  
MAL_FAIL
;

146 #–ià
	`defšed
(
STM32F10X_CL
)

148 
	`FLASH_E¿£Page
(
Add
);

151  
MAL_OK
;

152 
	}
}

161 
ušt16_t
 
	$FLASH_If_Wr™e
(
ušt32_t
 
Add
, ušt32_ˆ
L’
)

163 
ušt32_t
 
idx
 = 0;

165 ià(
L’
 & 0x3)

167 
idx
 = 
L’
; idx < ((Len & 0xFFFC) + 4); idx++)

169 
MAL_Bufãr
[
idx
] = 0xFF;

174 
idx
 = 0; idx < 
L’
; idx = idx + 4)

176 
	`FLASH_Prog¿mWÜd
(
Add
, *(
ušt32_t
 *)(
MAL_Bufãr
 + 
idx
));

177 
Add
 += 4;

179  
MAL_OK
;

180 
	}
}

189 
ušt8_t
 *
	$FLASH_If_R—d
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
)

191 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


192 
ušt32_t
 
idx
 = 0;

193 
idx
 = 0; idx < 
L’
; idx += 4)

195 *(
ušt32_t
*)(
MAL_Bufãr
 + 
idx
èğ*(ušt32_ˆ*)(
Add
 + idx);

197  (
ušt8_t
*)(
MAL_Bufãr
);

199  (
ušt8_t
 *)(
Add
);

201 
	}
}

210 
ušt16_t
 
	$FLASH_If_CheckAdd
(
ušt32_t
 
Add
)

212 ià((
Add
 >ğ
FLASH_START_ADD
è&& (Add < 
FLASH_END_ADD
))

214  
MAL_OK
;

218  
MAL_FAIL
;

220 
	}
}

	@libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_mem_if_template.c

25 
	~"usbd_mem_if_‹m¶©e.h
"

26 
	~"usbd_dfu_m®.h
"

33 
ušt16_t
 
MEM_If_In™
();

34 
ušt16_t
 
MEM_If_E¿£
 (
ušt32_t
 
Add
);

35 
ušt16_t
 
MEM_If_Wr™e
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
);

36 
ušt8_t
 *
MEM_If_R—d
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
);

37 
ušt16_t
 
MEM_If_DeIn™
();

38 
ušt16_t
 
MEM_If_CheckAdd
(
ušt32_t
 
Add
);

42 
DFU_MAL_Prİ_Ty³Def
 
	gDFU_Mem_cb
 =

44 
MEM_IF_STRING
,

45 
MEM_If_In™
,

46 
MEM_If_DeIn™
,

47 
MEM_If_E¿£
,

48 
MEM_If_Wr™e
,

49 
MEM_If_R—d
,

50 
MEM_If_CheckAdd
,

63 
ušt16_t
 
	$MEM_If_In™
()

65  
MAL_OK
;

66 
	}
}

74 
ušt16_t
 
	$MEM_If_DeIn™
()

76  
MAL_OK
;

77 
	}
}

85 
ušt16_t
 
	$MEM_If_E¿£
(
ušt32_t
 
Add
)

87  
MAL_OK
;

88 
	}
}

97 
ušt16_t
 
	$MEM_If_Wr™e
(
ušt32_t
 
Add
, ušt32_ˆ
L’
)

99  
MAL_OK
;

100 
	}
}

109 
ušt8_t
 *
	$MEM_If_R—d
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
)

112  (
ušt8_t
*)(
MAL_Bufãr
);

113 
	}
}

122 
ušt16_t
 
	$MEM_If_CheckAdd
(
ušt32_t
 
Add
)

124 ià((
Add
 >ğ
MEM_START_ADD
è&& (Add < 
MEM_END_ADD
))

126  
MAL_OK
;

130  
MAL_FAIL
;

132 
	}
}

	@libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_otp_if.c

23 
	~"usbd_Ùp_if.h
"

24 
	~"usbd_dfu_m®.h
"

31 
ušt16_t
 
OTP_If_Wr™e
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
);

32 
ušt8_t
 *
OTP_If_R—d
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
);

33 
ušt16_t
 
OTP_If_DeIn™
();

34 
ušt16_t
 
OTP_If_CheckAdd
(
ušt32_t
 
Add
);

38 
DFU_MAL_Prİ_Ty³Def
 
	gDFU_O_cb
 =

40 
OTP_IF_STRING
,

41 
NULL
,

42 
NULL
,

43 
NULL
,

44 
OTP_If_Wr™e
,

45 
OTP_If_R—d
,

46 
OTP_If_CheckAdd
,

60 
ušt16_t
 
	$OTP_If_Wr™e
(
ušt32_t
 
Add
, ušt32_ˆ
L’
)

62 
ušt32_t
 
idx
 = 0;

64 ià(
L’
 & 0x3)

66 
idx
 = 
L’
; idx < ((Len & 0xFFFC) + 4); idx++)

68 
MAL_Bufãr
[
idx
] = 0xFF;

73 
idx
 = 0; idx < 
L’
; idx = idx + 4)

75 
	`FLASH_Prog¿mWÜd
(
Add
, *(
ušt32_t
 *)(
MAL_Bufãr
 + 
idx
));

76 
Add
 += 4;

78  
MAL_OK
;

79 
	}
}

88 
ušt8_t
 *
	$OTP_If_R—d
 (
ušt32_t
 
Add
, ušt32_ˆ
L’
)

90 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


91 
ušt32_t
 
idx
 = 0;

92 
idx
 = 0; idx < 
L’
; idx += 4)

94 *(
ušt32_t
*)(
MAL_Bufãr
 + 
idx
èğ*(ušt32_ˆ*)(
Add
 + idx);

96  (
ušt8_t
*)(
MAL_Bufãr
);

98  (
ušt8_t
*)(
Add
);

100 
	}
}

109 
ušt16_t
 
	$OTP_If_CheckAdd
(
ušt32_t
 
Add
)

111 ià((
Add
 >ğ
OTP_START_ADD
è&& (Add < 
OTP_END_ADD
))

113  
MAL_OK
;

117  
MAL_FAIL
;

119 
	}
}

	@libstm/STM32_USB_Device_Library/Class/hid/inc/usbd_hid_core.h

24 #iâdeà
__USB_HID_CORE_H_


25 
	#__USB_HID_CORE_H_


	)

27 
	~"usbd_iÜeq.h
"

42 
	#USB_HID_CONFIG_DESC_SIZ
 34

	)

43 
	#USB_HID_DESC_SIZ
 9

	)

44 
	#HID_MOUSE_REPORT_DESC_SIZE
 74

	)

46 
	#HID_DESCRIPTOR_TYPE
 0x21

	)

47 
	#HID_REPORT_DESC
 0x22

	)

50 
	#HID_REQ_SET_PROTOCOL
 0x0B

	)

51 
	#HID_REQ_GET_PROTOCOL
 0x03

	)

53 
	#HID_REQ_SET_IDLE
 0x0A

	)

54 
	#HID_REQ_GET_IDLE
 0x02

	)

56 
	#HID_REQ_SET_REPORT
 0x09

	)

57 
	#HID_REQ_GET_REPORT
 0x01

	)

86 
USBD_CÏss_cb_Ty³Def
 
USBD_HID_cb
;

94 
ušt8_t
 
USBD_HID_S’dR•Üt
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

95 
ušt8_t
 *
»pÜt
,

96 
ušt16_t
 
Ën
);

	@libstm/STM32_USB_Device_Library/Class/hid/src/usbd_hid_core.c

44 
	~"usbd_hid_cÜe.h
"

45 
	~"usbd_desc.h
"

46 
	~"usbd_»q.h
"

91 
ušt8_t
 
USBD_HID_In™
 (*
pdev
,

92 
ušt8_t
 
cfgidx
);

94 
ušt8_t
 
USBD_HID_DeIn™
 (*
pdev
,

95 
ušt8_t
 
cfgidx
);

97 
ušt8_t
 
USBD_HID_S‘up
 (*
pdev
,

98 
USB_SETUP_REQ
 *
»q
);

100 
ušt8_t
 *
USBD_HID_G‘CfgDesc
 (ušt8_ˆ
¥“d
, 
ušt16_t
 *
Ëngth
);

102 
ušt8_t
 
USBD_HID_D©aIn
 (*
pdev
, ušt8_ˆ
•num
);

111 
USBD_CÏss_cb_Ty³Def
 
	gUSBD_HID_cb
 =

113 
USBD_HID_In™
,

114 
USBD_HID_DeIn™
,

115 
USBD_HID_S‘up
,

116 
NULL
,

117 
NULL
,

118 
USBD_HID_D©aIn
,

119 
NULL
,

120 
NULL
,

121 
NULL
,

122 
NULL
,

123 
USBD_HID_G‘CfgDesc
,

124 #ifdeà
USB_OTG_HS_CORE


125 
USBD_HID_G‘CfgDesc
,

129 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


130 #ià
defšed
 ( 
__ICCARM__
 )

131 #´agm¨
d©a_®ignm’t
=4

134 
__ALIGN_BEGIN
 
ušt32_t
 
USBD_HID_AÉS‘
 
	g__ALIGN_END
 = 0;

136 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


137 #ià
defšed
 ( 
__ICCARM__
 )

138 #´agm¨
d©a_®ignm’t
=4

141 
__ALIGN_BEGIN
 
ušt32_t
 
USBD_HID_PrÙocŞ
 
	g__ALIGN_END
 = 0;

143 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


144 #ià
defšed
 ( 
__ICCARM__
 )

145 #´agm¨
d©a_®ignm’t
=4

148 
__ALIGN_BEGIN
 
ušt32_t
 
USBD_HID_IdËS‹
 
	g__ALIGN_END
 = 0;

150 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


151 #ià
defšed
 ( 
__ICCARM__
 )

152 #´agm¨
d©a_®ignm’t
=4

156 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_HID_CfgDesc
[
USB_HID_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

159 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

160 
USB_HID_CONFIG_DESC_SIZ
,

173 
USB_INTERFACE_DESCRIPTOR_TYPE
,

184 
HID_DESCRIPTOR_TYPE
,

190 
HID_MOUSE_REPORT_DESC_SIZE
,

195 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

197 
HID_IN_EP
,

199 
HID_IN_PACKET
,

205 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


206 #ià
defšed
 ( 
__ICCARM__
 )

207 #´agm¨
d©a_®ignm’t
=4

210 
__ALIGN_BEGIN
 
ušt8_t
 
	gHID_MOUSE_R•ÜtDesc
[
HID_MOUSE_REPORT_DESC_SIZE
] 
	g__ALIGN_END
 =

275 
ušt8_t
 
	$USBD_HID_In™
 (*
pdev
,

276 
ušt8_t
 
cfgidx
)

280 
	`DCD_EP_O³n
(
pdev
,

281 
HID_IN_EP
,

282 
HID_IN_PACKET
,

283 
USB_OTG_EP_INT
);

286 
	`DCD_EP_O³n
(
pdev
,

287 
HID_OUT_EP
,

288 
HID_OUT_PACKET
,

289 
USB_OTG_EP_INT
);

291  
USBD_OK
;

292 
	}
}

301 
ušt8_t
 
	$USBD_HID_DeIn™
 (*
pdev
,

302 
ušt8_t
 
cfgidx
)

305 
	`DCD_EP_Clo£
 (
pdev
 , 
HID_IN_EP
);

306 
	`DCD_EP_Clo£
 (
pdev
 , 
HID_OUT_EP
);

309  
USBD_OK
;

310 
	}
}

319 
ušt8_t
 
	$USBD_HID_S‘up
 (*
pdev
,

320 
USB_SETUP_REQ
 *
»q
)

322 
ušt16_t
 
Ën
 = 0;

323 
ušt8_t
 *
pbuf
 = 
NULL
;

325 
»q
->
bmReque¡
 & 
USB_REQ_TYPE_MASK
)

327 
USB_REQ_TYPE_CLASS
 :

328 
»q
->
bReque¡
)

332 
HID_REQ_SET_PROTOCOL
:

333 
USBD_HID_PrÙocŞ
 = (
ušt8_t
)(
»q
->
wV®ue
);

336 
HID_REQ_GET_PROTOCOL
:

337 
	`USBD_CS’dD©a
 (
pdev
,

338 (
ušt8_t
 *)&
USBD_HID_PrÙocŞ
,

342 
HID_REQ_SET_IDLE
:

343 
USBD_HID_IdËS‹
 = (
ušt8_t
)(
»q
->
wV®ue
 >> 8);

346 
HID_REQ_GET_IDLE
:

347 
	`USBD_CS’dD©a
 (
pdev
,

348 (
ušt8_t
 *)&
USBD_HID_IdËS‹
,

353 
	`USBD_CE¼Ü
 (
pdev
, 
»q
);

354  
USBD_FAIL
;

358 
USB_REQ_TYPE_STANDARD
:

359 
»q
->
bReque¡
)

361 
USB_REQ_GET_DESCRIPTOR
:

362 ifĞ
»q
->
wV®ue
 >> 8 =ğ
HID_REPORT_DESC
)

364 
Ën
 = 
	`MIN
(
HID_MOUSE_REPORT_DESC_SIZE
 , 
»q
->
wL’gth
);

365 
pbuf
 = 
HID_MOUSE_R•ÜtDesc
;

367 ifĞ
»q
->
wV®ue
 >> 8 =ğ
HID_DESCRIPTOR_TYPE
)

373 
pbuf
 = 
USBD_HID_CfgDesc
 + 0x12;

375 
Ën
 = 
	`MIN
(
USB_HID_DESC_SIZ
 , 
»q
->
wL’gth
);

378 
	`USBD_CS’dD©a
 (
pdev
,

379 
pbuf
,

380 
Ën
);

384 
USB_REQ_GET_INTERFACE
 :

385 
	`USBD_CS’dD©a
 (
pdev
,

386 (
ušt8_t
 *)&
USBD_HID_AÉS‘
,

390 
USB_REQ_SET_INTERFACE
 :

391 
USBD_HID_AÉS‘
 = (
ušt8_t
)(
»q
->
wV®ue
);

395  
USBD_OK
;

396 
	}
}

405 
ušt8_t
 
	$USBD_HID_S’dR•Üt
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

406 
ušt8_t
 *
»pÜt
,

407 
ušt16_t
 
Ën
)

409 ià(
pdev
->
dev
.
deviû_¡©us
 =ğ
USB_OTG_CONFIGURED
 )

411 
	`DCD_EP_Tx
 (
pdev
, 
HID_IN_EP
, 
»pÜt
, 
Ën
);

413  
USBD_OK
;

414 
	}
}

423 
ušt8_t
 *
	$USBD_HID_G‘CfgDesc
 (
ušt8_t
 
¥“d
, 
ušt16_t
 *
Ëngth
)

425 *
Ëngth
 =  (
USBD_HID_CfgDesc
);

426  
USBD_HID_CfgDesc
;

427 
	}
}

436 
ušt8_t
 
	$USBD_HID_D©aIn
 (*
pdev
,

437 
ušt8_t
 
•num
)

442 
	`DCD_EP_Flush
(
pdev
, 
HID_IN_EP
);

443  
USBD_OK
;

444 
	}
}

	@libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_bot.h

24 
	~"usbd_cÜe.h
"

27 #iâdeà
__USBD_MSC_BOT_H


28 
	#__USBD_MSC_BOT_H


	)

43 
	#BOT_IDLE
 0

	)

44 
	#BOT_DATA_OUT
 1

	)

45 
	#BOT_DATA_IN
 2

	)

46 
	#BOT_LAST_DATA_IN
 3

	)

47 
	#BOT_SEND_DATA
 4

	)

49 
	#BOT_CBW_SIGNATURE
 0x43425355

	)

50 
	#BOT_CSW_SIGNATURE
 0x53425355

	)

51 
	#BOT_CBW_LENGTH
 31

	)

52 
	#BOT_CSW_LENGTH
 13

	)

55 
	#CSW_CMD_PASSED
 0x00

	)

56 
	#CSW_CMD_FAILED
 0x01

	)

57 
	#CSW_PHASE_ERROR
 0x02

	)

60 
	#BOT_STATE_NORMAL
 0

	)

61 
	#BOT_STATE_RECOVERY
 1

	)

62 
	#BOT_STATE_ERROR
 2

	)

65 
	#DIR_IN
 0

	)

66 
	#DIR_OUT
 1

	)

67 
	#BOTH_DIR
 2

	)

77 
	s_MSC_BOT_CBW


79 
ušt32_t
 
	mdSigÇtu»
;

80 
ušt32_t
 
	mdTag
;

81 
ušt32_t
 
	mdD©aL’gth
;

82 
ušt8_t
 
	mbmFÏgs
;

83 
ušt8_t
 
	mbLUN
;

84 
ušt8_t
 
	mbCBL’gth
;

85 
ušt8_t
 
	mCB
[16];

87 
	tMSC_BOT_CBW_Ty³Def
;

90 
	s_MSC_BOT_CSW


92 
ušt32_t
 
	mdSigÇtu»
;

93 
ušt32_t
 
	mdTag
;

94 
ušt32_t
 
	mdD©aResidue
;

95 
ušt8_t
 
	mbStus
;

97 
	tMSC_BOT_CSW_Ty³Def
;

108 
ušt8_t
 
MSC_BOT_D©a
[];

109 
ušt16_t
 
MSC_BOT_D©aL’
;

110 
ušt8_t
 
MSC_BOT_S‹
;

111 
ušt8_t
 
MSC_BOT_Bur¡Mode
;

112 
MSC_BOT_CBW_Ty³Def
 
MSC_BOT_cbw
;

113 
MSC_BOT_CSW_Ty³Def
 
MSC_BOT_csw
;

120 
MSC_BOT_In™
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

121 
MSC_BOT_Re£t
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

122 
MSC_BOT_DeIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

123 
MSC_BOT_D©aIn
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

124 
ušt8_t
 
•num
);

126 
MSC_BOT_D©aOut
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

127 
ušt8_t
 
•num
);

129 
MSC_BOT_S’dCSW
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

130 
ušt8_t
 
CSW_Stus
);

132 
MSC_BOT_C¶CÌF—tu»
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

133 
ušt8_t
 
•num
);

	@libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_core.h

23 #iâdeà
_USB_MSC_CORE_H_


24 
	#_USB_MSC_CORE_H_


	)

26 
	~"usbd_iÜeq.h
"

43 
	#BOT_GET_MAX_LUN
 0xFE

	)

44 
	#BOT_RESET
 0xFF

	)

45 
	#USB_MSC_CONFIG_DESC_SIZ
 32

	)

47 
	#MSC_EPIN_SIZE
 *(
ušt16_t
 *)(((
USB_OTG_CORE_HANDLE
 *)
pdev
)->
dev
.
pCÚfig_desütÜ
 + 22)

	)

49 
	#MSC_EPOUT_SIZE
 *(
ušt16_t
 *)(((
USB_OTG_CORE_HANDLE
 *)
pdev
)->
dev
.
pCÚfig_desütÜ
 + 29)

	)

59 
USBD_CÏss_cb_Ty³Def
 
USBD_MSC_cb
;

	@libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_data.h

24 #iâdeà
_USBD_MSC_DATA_H_


25 
	#_USBD_MSC_DATA_H_


	)

28 
	~"usbd_cÚf.h
"

42 
	#MODE_SENSE6_LEN
 8

	)

43 
	#MODE_SENSE10_LEN
 8

	)

44 
	#LENGTH_INQUIRY_PAGE00
 7

	)

45 
	#LENGTH_FORMAT_CAPACITIES
 20

	)

72 cÚ¡ 
ušt8_t
 
MSC_Page00_Inquœy_D©a
[];

73 cÚ¡ 
ušt8_t
 
MSC_Mode_S’£6_d©a
[];

74 cÚ¡ 
ušt8_t
 
MSC_Mode_S’£10_d©a
[] ;

	@libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_mem.h

24 #iâdeà
__USBD_MEM_H


25 
	#__USBD_MEM_H


	)

27 
	~"usbd_def.h
"

42 
	#USBD_STD_INQUIRY_LENGTH
 36

	)

52 
	s_USBD_STORAGE


54 
št8_t
 (* 
In™
è(
ušt8_t
 
	mlun
);

55 
št8_t
 (* 
G‘C­ac™y
è(
ušt8_t
 
	mlun
, 
ušt32_t
 *
	mblock_num
, ušt32_ˆ*
	mblock_size
);

56 
št8_t
 (* 
IsR—dy
è(
ušt8_t
 
	mlun
);

57 
št8_t
 (* 
IsWr™ePrÙeùed
è(
ušt8_t
 
	mlun
);

58 
št8_t
 (* 
R—d
è(
ušt8_t
 
	mlun
, ušt8_ˆ*
	mbuf
, 
ušt32_t
 
	mblk_addr
, 
ušt16_t
 
	mblk_Ën
);

59 
št8_t
 (* 
Wr™e
)(
ušt8_t
 
	mlun
, ušt8_ˆ*
	mbuf
, 
ušt32_t
 
	mblk_addr
, 
ušt16_t
 
	mblk_Ën
);

60 
št8_t
 (* 
G‘MaxLun
)();

61 
št8_t
 *
	mpInquœy
;

63 }
	tUSBD_STORAGE_cb_Ty³Def
;

89 
USBD_STORAGE_cb_Ty³Def
 *
USBD_STORAGE_fİs
;

	@libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_scsi.h

23 #iâdeà
__USBD_MSC_SCSI_H


24 
	#__USBD_MSC_SCSI_H


	)

27 
	~"usbd_def.h
"

42 
	#SENSE_LIST_DEEPTH
 4

	)

45 
	#SCSI_FORMAT_UNIT
 0x04

	)

46 
	#SCSI_INQUIRY
 0x12

	)

47 
	#SCSI_MODE_SELECT6
 0x15

	)

48 
	#SCSI_MODE_SELECT10
 0x55

	)

49 
	#SCSI_MODE_SENSE6
 0x1A

	)

50 
	#SCSI_MODE_SENSE10
 0x5A

	)

51 
	#SCSI_ALLOW_MEDIUM_REMOVAL
 0x1E

	)

52 
	#SCSI_READ6
 0x08

	)

53 
	#SCSI_READ10
 0x28

	)

54 
	#SCSI_READ12
 0xA8

	)

55 
	#SCSI_READ16
 0x88

	)

57 
	#SCSI_READ_CAPACITY10
 0x25

	)

58 
	#SCSI_READ_CAPACITY16
 0x9E

	)

60 
	#SCSI_REQUEST_SENSE
 0x03

	)

61 
	#SCSI_START_STOP_UNIT
 0x1B

	)

62 
	#SCSI_TEST_UNIT_READY
 0x00

	)

63 
	#SCSI_WRITE6
 0x0A

	)

64 
	#SCSI_WRITE10
 0x2A

	)

65 
	#SCSI_WRITE12
 0xAA

	)

66 
	#SCSI_WRITE16
 0x8A

	)

68 
	#SCSI_VERIFY10
 0x2F

	)

69 
	#SCSI_VERIFY12
 0xAF

	)

70 
	#SCSI_VERIFY16
 0x8F

	)

72 
	#SCSI_SEND_DIAGNOSTIC
 0x1D

	)

73 
	#SCSI_READ_FORMAT_CAPACITIES
 0x23

	)

75 
	#NO_SENSE
 0

	)

76 
	#RECOVERED_ERROR
 1

	)

77 
	#NOT_READY
 2

	)

78 
	#MEDIUM_ERROR
 3

	)

79 
	#HARDWARE_ERROR
 4

	)

80 
	#ILLEGAL_REQUEST
 5

	)

81 
	#UNIT_ATTENTION
 6

	)

82 
	#DATA_PROTECT
 7

	)

83 
	#BLANK_CHECK
 8

	)

84 
	#VENDOR_SPECIFIC
 9

	)

85 
	#COPY_ABORTED
 10

	)

86 
	#ABORTED_COMMAND
 11

	)

87 
	#VOLUME_OVERFLOW
 13

	)

88 
	#MISCOMPARE
 14

	)

91 
	#INVALID_CDB
 0x20

	)

92 
	#INVALID_FIELED_IN_COMMAND
 0x24

	)

93 
	#PARAMETER_LIST_LENGTH_ERROR
 0x1A

	)

94 
	#INVALID_FIELD_IN_PARAMETER_LIST
 0x26

	)

95 
	#ADDRESS_OUT_OF_RANGE
 0x21

	)

96 
	#MEDIUM_NOT_PRESENT
 0x3A

	)

97 
	#MEDIUM_HAVE_CHANGED
 0x28

	)

98 
	#WRITE_PROTECTED
 0x27

	)

99 
	#UNRECOVERED_READ_ERROR
 0x11

	)

100 
	#WRITE_FAULT
 0x03

	)

102 
	#READ_FORMAT_CAPACITY_DATA_LEN
 0x0C

	)

103 
	#READ_CAPACITY10_DATA_LEN
 0x08

	)

104 
	#MODE_SENSE10_DATA_LEN
 0x08

	)

105 
	#MODE_SENSE6_DATA_LEN
 0x04

	)

106 
	#REQUEST_SENSE_DATA_LEN
 0x12

	)

107 
	#STANDARD_INQUIRY_DATA_LEN
 0x24

	)

108 
	#BLKVFY
 0x04

	)

110 
ušt8_t
 
Page00_Inquœy_D©a
[];

111 
ušt8_t
 
Snd¬d_Inquœy_D©a
[];

112 
ušt8_t
 
Snd¬d_Inquœy_D©a2
[];

113 
ušt8_t
 
Mode_S’£6_d©a
[];

114 
ušt8_t
 
Mode_S’£10_d©a
[];

115 
ušt8_t
 
Scsi_S’£_D©a
[];

116 
ušt8_t
 
R—dC­ac™y10_D©a
[];

117 
ušt8_t
 
R—dFÜm©C­ac™y_D©a
 [];

127 
	s_SENSE_ITEM
 {

128 
	mSkey
;

130 
	s_ASCs
 {

131 
	mASC
;

132 
	mASCQ
;

133 }
	mb
;

134 
	mASC
;

135 *
	mpD©a
;

136 } 
	mw
;

137 } 
	tSCSI_S’£_Ty³Def
;

153 
SCSI_S’£_Ty³Def
 
SCSI_S’£
 [
SENSE_LIST_DEEPTH
];

154 
ušt8_t
 
SCSI_S’£_H—d
;

155 
ušt8_t
 
SCSI_S’£_Ta
;

163 
št8_t
 
SCSI_ProûssCmd
(
USB_OTG_CORE_HANDLE
 *
pdev
,

164 
ušt8_t
 
lun
,

165 
ušt8_t
 *
cmd
);

167 
SCSI_S’£Code
(
ušt8_t
 
lun
,

168 
ušt8_t
 
sKey
,

169 
ušt8_t
 
ASC
);

	@libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_bot.c

23 
	~"usbd_msc_bÙ.h
"

24 
	~"usbd_msc_scsi.h
"

25 
	~"usbd_iÜeq.h
"

26 
	~"usbd_msc_mem.h
"

65 
ušt16_t
 
	gMSC_BOT_D©aL’
;

66 
ušt8_t
 
	gMSC_BOT_S‹
;

67 
ušt8_t
 
	gMSC_BOT_Stus
;

69 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


70 #ià
defšed
 ( 
__ICCARM__
 )

71 #´agm¨
d©a_®ignm’t
=4

74 
__ALIGN_BEGIN
 
ušt8_t
 
	gMSC_BOT_D©a
[
MSC_MEDIA_PACKET
] 
	g__ALIGN_END
 ;

76 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


77 #ià
defšed
 ( 
__ICCARM__
 )

78 #´agm¨
d©a_®ignm’t
=4

81 
__ALIGN_BEGIN
 
MSC_BOT_CBW_Ty³Def
 
MSC_BOT_cbw
 
	g__ALIGN_END
 ;

83 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


84 #ià
defšed
 ( 
__ICCARM__
 )

85 #´agm¨
d©a_®ignm’t
=4

88 
__ALIGN_BEGIN
 
MSC_BOT_CSW_Ty³Def
 
MSC_BOT_csw
 
	g__ALIGN_END
 ;

97 
MSC_BOT_CBW_Decode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
MSC_BOT_S’dD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

100 
ušt8_t
* 
pbuf
,

101 
ušt16_t
 
Ën
);

103 
MSC_BOT_AbÜt
(
USB_OTG_CORE_HANDLE
 *
pdev
);

121 
	$MSC_BOT_In™
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

123 
MSC_BOT_S‹
 = 
BOT_IDLE
;

124 
MSC_BOT_Stus
 = 
BOT_STATE_NORMAL
;

125 
USBD_STORAGE_fİs
->
	`In™
(0);

127 
	`DCD_EP_Flush
(
pdev
, 
MSC_OUT_EP
);

128 
	`DCD_EP_Flush
(
pdev
, 
MSC_IN_EP
);

130 
	`DCD_EP_P»·»Rx
 (
pdev
,

131 
MSC_OUT_EP
,

132 (
ušt8_t
 *)&
MSC_BOT_cbw
,

133 
BOT_CBW_LENGTH
);

134 
	}
}

142 
	$MSC_BOT_Re£t
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

144 
MSC_BOT_S‹
 = 
BOT_IDLE
;

145 
MSC_BOT_Stus
 = 
BOT_STATE_RECOVERY
;

147 
	`DCD_EP_P»·»Rx
 (
pdev
,

148 
MSC_OUT_EP
,

149 (
ušt8_t
 *)&
MSC_BOT_cbw
,

150 
BOT_CBW_LENGTH
);

151 
	}
}

159 
	$MSC_BOT_DeIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

161 
MSC_BOT_S‹
 = 
BOT_IDLE
;

162 
	}
}

171 
	$MSC_BOT_D©aIn
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

172 
ušt8_t
 
•num
)

175 
MSC_BOT_S‹
)

177 
BOT_DATA_IN
:

178 if(
	`SCSI_ProûssCmd
(
pdev
,

179 
MSC_BOT_cbw
.
bLUN
,

180 &
MSC_BOT_cbw
.
CB
[0]) < 0)

182 
	`MSC_BOT_S’dCSW
 (
pdev
, 
CSW_CMD_FAILED
);

186 
BOT_SEND_DATA
:

187 
BOT_LAST_DATA_IN
:

188 
	`MSC_BOT_S’dCSW
 (
pdev
, 
CSW_CMD_PASSED
);

195 
	}
}

203 
	$MSC_BOT_D©aOut
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

204 
ušt8_t
 
•num
)

206 
MSC_BOT_S‹
)

208 
BOT_IDLE
:

209 
	`MSC_BOT_CBW_Decode
(
pdev
);

212 
BOT_DATA_OUT
:

214 if(
	`SCSI_ProûssCmd
(
pdev
,

215 
MSC_BOT_cbw
.
bLUN
,

216 &
MSC_BOT_cbw
.
CB
[0]) < 0)

218 
	`MSC_BOT_S’dCSW
 (
pdev
, 
CSW_CMD_FAILED
);

227 
	}
}

235 
	$MSC_BOT_CBW_Decode
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

238 
MSC_BOT_csw
.
dTag
 = 
MSC_BOT_cbw
.dTag;

239 
MSC_BOT_csw
.
dD©aResidue
 = 
MSC_BOT_cbw
.
dD©aL’gth
;

241 ià((
	`USBD_G‘RxCouÁ
 (
pdev
 ,
MSC_OUT_EP
è!ğ
BOT_CBW_LENGTH
) ||

242 (
MSC_BOT_cbw
.
dSigÇtu»
 !ğ
BOT_CBW_SIGNATURE
)||

243 (
MSC_BOT_cbw
.
bLUN
 > 1) ||

244 (
MSC_BOT_cbw
.
bCBL’gth
 < 1) ||

245 (
MSC_BOT_cbw
.
bCBL’gth
 > 16))

248 
	`SCSI_S’£Code
(
MSC_BOT_cbw
.
bLUN
,

249 
ILLEGAL_REQUEST
,

250 
INVALID_CDB
);

251 
MSC_BOT_Stus
 = 
BOT_STATE_ERROR
;

252 
	`MSC_BOT_AbÜt
(
pdev
);

257 if(
	`SCSI_ProûssCmd
(
pdev
,

258 
MSC_BOT_cbw
.
bLUN
,

259 &
MSC_BOT_cbw
.
CB
[0]) < 0)

261 
	`MSC_BOT_AbÜt
(
pdev
);

264 ià((
MSC_BOT_S‹
 !ğ
BOT_DATA_IN
) &&

265 (
MSC_BOT_S‹
 !ğ
BOT_DATA_OUT
) &&

266 (
MSC_BOT_S‹
 !ğ
BOT_LAST_DATA_IN
))

268 ià(
MSC_BOT_D©aL’
 > 0)

270 
	`MSC_BOT_S’dD©a
(
pdev
,

271 
MSC_BOT_D©a
,

272 
MSC_BOT_D©aL’
);

274 ià(
MSC_BOT_D©aL’
 == 0)

276 
	`MSC_BOT_S’dCSW
 (
pdev
,

277 
CSW_CMD_PASSED
);

281 
	}
}

291 
	$MSC_BOT_S’dD©a
(
USB_OTG_CORE_HANDLE
 *
pdev
,

292 
ušt8_t
* 
buf
,

293 
ušt16_t
 
Ën
)

296 
Ën
 = 
	`MIN
 (
MSC_BOT_cbw
.
dD©aL’gth
,†en);

297 
MSC_BOT_csw
.
dD©aResidue
 -ğ
Ën
;

298 
MSC_BOT_csw
.
bStus
 = 
CSW_CMD_PASSED
;

299 
MSC_BOT_S‹
 = 
BOT_SEND_DATA
;

301 
	`DCD_EP_Tx
 (
pdev
, 
MSC_IN_EP
, 
buf
, 
Ën
);

302 
	}
}

311 
	$MSC_BOT_S’dCSW
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

312 
ušt8_t
 
CSW_Stus
)

314 
MSC_BOT_csw
.
dSigÇtu»
 = 
BOT_CSW_SIGNATURE
;

315 
MSC_BOT_csw
.
bStus
 = 
CSW_Stus
;

316 
MSC_BOT_S‹
 = 
BOT_IDLE
;

318 
	`DCD_EP_Tx
 (
pdev
,

319 
MSC_IN_EP
,

320 (
ušt8_t
 *)&
MSC_BOT_csw
,

321 
BOT_CSW_LENGTH
);

324 
	`DCD_EP_P»·»Rx
 (
pdev
,

325 
MSC_OUT_EP
,

326 (
ušt8_t
 *)&
MSC_BOT_cbw
,

327 
BOT_CBW_LENGTH
);

329 
	}
}

338 
	$MSC_BOT_AbÜt
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

341 ià((
MSC_BOT_cbw
.
bmFÏgs
 == 0) &&

342 (
MSC_BOT_cbw
.
dD©aL’gth
 != 0) &&

343 (
MSC_BOT_Stus
 =ğ
BOT_STATE_NORMAL
) )

345 
	`DCD_EP_SÎ
(
pdev
, 
MSC_OUT_EP
 );

347 
	`DCD_EP_SÎ
(
pdev
, 
MSC_IN_EP
);

349 if(
MSC_BOT_Stus
 =ğ
BOT_STATE_ERROR
)

351 
	`DCD_EP_P»·»Rx
 (
pdev
,

352 
MSC_OUT_EP
,

353 (
ušt8_t
 *)&
MSC_BOT_cbw
,

354 
BOT_CBW_LENGTH
);

356 
	}
}

366 
	$MSC_BOT_C¶CÌF—tu»
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
•num
)

368 if(
MSC_BOT_Stus
 =ğ
BOT_STATE_ERROR
 )

370 
	`DCD_EP_SÎ
(
pdev
, 
MSC_IN_EP
);

371 
MSC_BOT_Stus
 = 
BOT_STATE_NORMAL
;

373 if(((
•num
 & 0x80è=ğ0x80è&& ( 
MSC_BOT_Stus
 !ğ
BOT_STATE_RECOVERY
))

375 
	`MSC_BOT_S’dCSW
 (
pdev
, 
CSW_CMD_FAILED
);

378 
	}
}

	@libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_core.c

38 
	~"usbd_msc_mem.h
"

39 
	~"usbd_msc_cÜe.h
"

40 
	~"usbd_msc_bÙ.h
"

41 
	~"usbd_»q.h
"

82 
ušt8_t
 
USBD_MSC_In™
 (*
pdev
,

83 
ušt8_t
 
cfgidx
);

85 
ušt8_t
 
USBD_MSC_DeIn™
 (*
pdev
,

86 
ušt8_t
 
cfgidx
);

88 
ušt8_t
 
USBD_MSC_S‘up
 (*
pdev
,

89 
USB_SETUP_REQ
 *
»q
);

91 
ušt8_t
 
USBD_MSC_D©aIn
 (*
pdev
,

92 
ušt8_t
 
•num
);

95 
ušt8_t
 
USBD_MSC_D©aOut
 (*
pdev
,

96 
ušt8_t
 
•num
);

98 
ušt8_t
 *
USBD_MSC_G‘CfgDesc
 (ušt8_ˆ
¥“d
,

99 
ušt16_t
 *
Ëngth
);

101 #ifdeà
USB_OTG_HS_CORE


102 
ušt8_t
 *
USBD_MSC_G‘Oth”CfgDesc
 (ušt8_ˆ
¥“d
,

103 
ušt16_t
 *
Ëngth
);

107 
ušt8_t
 
	gUSBD_MSC_CfgDesc
[
USB_MSC_CONFIG_DESC_SIZ
];

122 
USBD_CÏss_cb_Ty³Def
 
	gUSBD_MSC_cb
 =

124 
USBD_MSC_In™
,

125 
USBD_MSC_DeIn™
,

126 
USBD_MSC_S‘up
,

127 
NULL
,

128 
NULL
,

129 
USBD_MSC_D©aIn
,

130 
USBD_MSC_D©aOut
,

131 
NULL
,

132 
NULL
,

133 
NULL
,

134 
USBD_MSC_G‘CfgDesc
,

135 #ifdeà
USB_OTG_HS_CORE


136 
USBD_MSC_G‘Oth”CfgDesc
,

140 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


141 #ià
defšed
 ( 
__ICCARM__
 )

142 #´agm¨
d©a_®ignm’t
=4

147 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_MSC_CfgDesc
[
USB_MSC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

151 
USB_DESC_TYPE_CONFIGURATION
,

152 
USB_MSC_CONFIG_DESC_SIZ
,

174 
MSC_IN_EP
,

176 
LOBYTE
(
MSC_MAX_PACKET
),

177 
HIBYTE
(
MSC_MAX_PACKET
),

182 
MSC_OUT_EP
,

184 
LOBYTE
(
MSC_MAX_PACKET
),

185 
HIBYTE
(
MSC_MAX_PACKET
),

188 #ifdeà
USB_OTG_HS_CORE


189 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


190 #ià
defšed
 ( 
__ICCARM__
 )

191 #´agm¨
d©a_®ignm’t
=4

194 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_MSC_Oth”CfgDesc
[
USB_MSC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

198 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

199 
USB_MSC_CONFIG_DESC_SIZ
,

221 
MSC_IN_EP
,

229 
MSC_OUT_EP
,

237 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


238 #ià
defšed
 ( 
__ICCARM__
 )

239 #´agm¨
d©a_®ignm’t
=4

242 
__ALIGN_BEGIN
 
ušt8_t
 
USBD_MSC_MaxLun
 
	g__ALIGN_END
 = 0;

244 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


245 #ià
defšed
 ( 
__ICCARM__
 )

246 #´agm¨
d©a_®ignm’t
=4

249 
__ALIGN_BEGIN
 
ušt8_t
 
USBD_MSC_AÉS‘
 
	g__ALIGN_END
 = 0;

267 
ušt8_t
 
	$USBD_MSC_In™
 (*
pdev
,

268 
ušt8_t
 
cfgidx
)

270 
	`USBD_MSC_DeIn™
(
pdev
 , 
cfgidx
 );

273 
	`DCD_EP_O³n
(
pdev
,

274 
MSC_IN_EP
,

275 
MSC_EPIN_SIZE
,

276 
USB_OTG_EP_BULK
);

279 
	`DCD_EP_O³n
(
pdev
,

280 
MSC_OUT_EP
,

281 
MSC_EPOUT_SIZE
,

282 
USB_OTG_EP_BULK
);

285 
	`MSC_BOT_In™
(
pdev
);

287  
USBD_OK
;

288 
	}
}

297 
ušt8_t
 
	$USBD_MSC_DeIn™
 (*
pdev
,

298 
ušt8_t
 
cfgidx
)

301 
	`DCD_EP_Clo£
 (
pdev
 , 
MSC_IN_EP
);

302 
	`DCD_EP_Clo£
 (
pdev
 , 
MSC_OUT_EP
);

305 
	`MSC_BOT_DeIn™
(
pdev
);

306  
USBD_OK
;

307 
	}
}

315 
ušt8_t
 
	$USBD_MSC_S‘up
 (*
pdev
, 
USB_SETUP_REQ
 *
»q
)

318 
»q
->
bmReque¡
 & 
USB_REQ_TYPE_MASK
)

322 
USB_REQ_TYPE_CLASS
 :

323 
»q
->
bReque¡
)

325 
BOT_GET_MAX_LUN
 :

327 if((
»q
->
wV®ue
 == 0) &&

328 (
»q
->
wL’gth
 == 1) &&

329 ((
»q
->
bmReque¡
 & 0x80) == 0x80))

331 
USBD_MSC_MaxLun
 = 
USBD_STORAGE_fİs
->
	`G‘MaxLun
();

332 if(
USBD_MSC_MaxLun
 > 0)

334 
	`USBD_CS’dD©a
 (
pdev
,

335 &
USBD_MSC_MaxLun
,

340 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

341  
USBD_FAIL
;

347 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

348  
USBD_FAIL
;

352 
BOT_RESET
 :

353 if((
»q
->
wV®ue
 == 0) &&

354 (
»q
->
wL’gth
 == 0) &&

355 ((
»q
->
bmReque¡
 & 0x80) != 0x80))

357 
	`MSC_BOT_Re£t
(
pdev
);

361 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

362  
USBD_FAIL
;

367 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

368  
USBD_FAIL
;

372 
USB_REQ_TYPE_STANDARD
:

373 
»q
->
bReque¡
)

375 
USB_REQ_GET_INTERFACE
 :

376 
	`USBD_CS’dD©a
 (
pdev
,

377 &
USBD_MSC_AÉS‘
,

381 
USB_REQ_SET_INTERFACE
 :

382 
USBD_MSC_AÉS‘
 = (
ušt8_t
)(
»q
->
wV®ue
);

385 
USB_REQ_CLEAR_FEATURE
:

388 
	`DCD_EP_Flush
(
pdev
, (
ušt8_t
)
»q
->
wIndex
);

391 
	`DCD_EP_Clo£
 (
pdev
 , (
ušt8_t
)
»q
->
wIndex
);

392 if((((
ušt8_t
)
»q
->
wIndex
) & 0x80) == 0x80)

394 
	`DCD_EP_O³n
(
pdev
,

395 ((
ušt8_t
)
»q
->
wIndex
),

396 
MSC_EPIN_SIZE
,

397 
USB_OTG_EP_BULK
);

401 
	`DCD_EP_O³n
(
pdev
,

402 ((
ušt8_t
)
»q
->
wIndex
),

403 
MSC_EPOUT_SIZE
,

404 
USB_OTG_EP_BULK
);

408 
	`MSC_BOT_C¶CÌF—tu»
(
pdev
, (
ušt8_t
)
»q
->
wIndex
);

417  
USBD_OK
;

418 
	}
}

427 
ušt8_t
 
	$USBD_MSC_D©aIn
 (*
pdev
,

428 
ušt8_t
 
•num
)

430 
	`MSC_BOT_D©aIn
(
pdev
 , 
•num
);

431  
USBD_OK
;

432 
	}
}

441 
ušt8_t
 
	$USBD_MSC_D©aOut
 (*
pdev
,

442 
ušt8_t
 
•num
)

444 
	`MSC_BOT_D©aOut
(
pdev
 , 
•num
);

445  
USBD_OK
;

446 
	}
}

455 
ušt8_t
 *
	$USBD_MSC_G‘CfgDesc
 (
ušt8_t
 
¥“d
, 
ušt16_t
 *
Ëngth
)

457 *
Ëngth
 =  (
USBD_MSC_CfgDesc
);

458  
USBD_MSC_CfgDesc
;

459 
	}
}

468 #ifdeà
USB_OTG_HS_CORE


469 
ušt8_t
 *
	$USBD_MSC_G‘Oth”CfgDesc
 (
ušt8_t
 
¥“d
,

470 
ušt16_t
 *
Ëngth
)

472 *
Ëngth
 =  (
USBD_MSC_Oth”CfgDesc
);

473  
USBD_MSC_Oth”CfgDesc
;

474 
	}
}

	@libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_data.c

23 
	~"usbd_msc_d©a.h
"

66 cÚ¡ 
ušt8_t
 
	gMSC_Page00_Inquœy_D©a
[] = {

70 (
LENGTH_INQUIRY_PAGE00
 - 4),

76 cÚ¡ 
ušt8_t
 
	gMSC_Mode_S’£6_d©a
[] = {

87 cÚ¡ 
ušt8_t
 
	gMSC_Mode_S’£10_d©a
[] = {

	@libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_scsi.c

23 
	~"usbd_msc_bÙ.h
"

24 
	~"usbd_msc_scsi.h
"

25 
	~"usbd_msc_mem.h
"

26 
	~"usbd_msc_d©a.h
"

69 
SCSI_S’£_Ty³Def
 
	gSCSI_S’£
 [
SENSE_LIST_DEEPTH
];

70 
ušt8_t
 
	gSCSI_S’£_H—d
;

71 
ušt8_t
 
	gSCSI_S’£_Ta
;

73 
ušt32_t
 
	gSCSI_blk_size
;

74 
ušt32_t
 
	gSCSI_blk_nbr
;

76 
ušt32_t
 
	gSCSI_blk_addr
;

77 
ušt32_t
 
	gSCSI_blk_Ën
;

79 
USB_OTG_CORE_HANDLE
 *
	gcdev
;

88 
št8_t
 
SCSI_Te¡Un™R—dy
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

89 
št8_t
 
SCSI_Inquœy
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

90 
št8_t
 
SCSI_R—dFÜm©C­ac™y
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

91 
št8_t
 
SCSI_R—dC­ac™y10
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

92 
št8_t
 
SCSI_Reque¡S’£
 (
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

93 
št8_t
 
SCSI_S¹StİUn™
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

94 
št8_t
 
SCSI_ModeS’£6
 (
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

95 
št8_t
 
SCSI_ModeS’£10
 (
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

96 
št8_t
 
SCSI_Wr™e10
(
ušt8_t
 
lun
 , ušt8_ˆ*
·¿ms
);

97 
št8_t
 
SCSI_R—d10
(
ušt8_t
 
lun
 , ušt8_ˆ*
·¿ms
);

98 
št8_t
 
SCSI_V”ify10
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
);

99 
št8_t
 
SCSI_CheckAdd»ssRªge
 (
ušt8_t
 
lun
 ,

100 
ušt32_t
 
blk_off£t
 ,

101 
ušt16_t
 
blk_nbr
);

102 
št8_t
 
SCSI_ProûssR—d
 (
ušt8_t
 
lun
);

104 
št8_t
 
SCSI_ProûssWr™e
 (
ušt8_t
 
lun
);

123 
št8_t
 
	$SCSI_ProûssCmd
(
USB_OTG_CORE_HANDLE
 *
pdev
,

124 
ušt8_t
 
lun
,

125 
ušt8_t
 *
·¿ms
)

127 
cdev
 = 
pdev
;

129 
·¿ms
[0])

131 
SCSI_TEST_UNIT_READY
:

132  
	`SCSI_Te¡Un™R—dy
(
lun
, 
·¿ms
);

134 
SCSI_REQUEST_SENSE
:

135  
	`SCSI_Reque¡S’£
 (
lun
, 
·¿ms
);

136 
SCSI_INQUIRY
:

137  
	`SCSI_Inquœy
(
lun
, 
·¿ms
);

139 
SCSI_START_STOP_UNIT
:

140  
	`SCSI_S¹StİUn™
(
lun
, 
·¿ms
);

142 
SCSI_ALLOW_MEDIUM_REMOVAL
:

143  
	`SCSI_S¹StİUn™
(
lun
, 
·¿ms
);

145 
SCSI_MODE_SENSE6
:

146  
	`SCSI_ModeS’£6
 (
lun
, 
·¿ms
);

148 
SCSI_MODE_SENSE10
:

149  
	`SCSI_ModeS’£10
 (
lun
, 
·¿ms
);

151 
SCSI_READ_FORMAT_CAPACITIES
:

152  
	`SCSI_R—dFÜm©C­ac™y
(
lun
, 
·¿ms
);

154 
SCSI_READ_CAPACITY10
:

155  
	`SCSI_R—dC­ac™y10
(
lun
, 
·¿ms
);

157 
SCSI_READ10
:

158  
	`SCSI_R—d10
(
lun
, 
·¿ms
);

160 
SCSI_WRITE10
:

161  
	`SCSI_Wr™e10
(
lun
, 
·¿ms
);

163 
SCSI_VERIFY10
:

164  
	`SCSI_V”ify10
(
lun
, 
·¿ms
);

167 
	`SCSI_S’£Code
(
lun
,

168 
ILLEGAL_REQUEST
,

169 
INVALID_CDB
);

172 
	}
}

182 
št8_t
 
	$SCSI_Te¡Un™R—dy
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

186 ià(
MSC_BOT_cbw
.
dD©aL’gth
 != 0)

188 
	`SCSI_S’£Code
(
MSC_BOT_cbw
.
bLUN
,

189 
ILLEGAL_REQUEST
,

190 
INVALID_CDB
);

194 if(
USBD_STORAGE_fİs
->
	`IsR—dy
(
lun
) !=0 )

196 
	`SCSI_S’£Code
(
lun
,

197 
NOT_READY
,

198 
MEDIUM_NOT_PRESENT
);

201 
MSC_BOT_D©aL’
 = 0;

203 
	}
}

212 
št8_t
 
	$SCSI_Inquœy
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

214 
ušt8_t
* 
pPage
;

215 
ušt16_t
 
Ën
;

217 ià(
·¿ms
[1] & 0x01)

219 
pPage
 = (
ušt8_t
 *)
MSC_Page00_Inquœy_D©a
;

220 
Ën
 = 
LENGTH_INQUIRY_PAGE00
;

225 
pPage
 = (
ušt8_t
 *)&
USBD_STORAGE_fİs
->
pInquœy
[
lun
 * 
USBD_STD_INQUIRY_LENGTH
];

226 
Ën
 = 
pPage
[4] + 5;

228 ià(
·¿ms
[4] <ğ
Ën
)

230 
Ën
 = 
·¿ms
[4];

233 
MSC_BOT_D©aL’
 = 
Ën
;

235 
Ën
)

237 
Ën
--;

238 
MSC_BOT_D©a
[
Ën
] = 
pPage
[len];

241 
	}
}

250 
št8_t
 
	$SCSI_R—dC­ac™y10
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

253 if(
USBD_STORAGE_fİs
->
	`G‘C­ac™y
(
lun
, &
SCSI_blk_nbr
, &
SCSI_blk_size
) != 0)

255 
	`SCSI_S’£Code
(
lun
,

256 
NOT_READY
,

257 
MEDIUM_NOT_PRESENT
);

263 
MSC_BOT_D©a
[0] = (
ušt8_t
)(
SCSI_blk_nbr
 - 1 >> 24);

264 
MSC_BOT_D©a
[1] = (
ušt8_t
)(
SCSI_blk_nbr
 - 1 >> 16);

265 
MSC_BOT_D©a
[2] = (
ušt8_t
)(
SCSI_blk_nbr
 - 1 >> 8);

266 
MSC_BOT_D©a
[3] = (
ušt8_t
)(
SCSI_blk_nbr
 - 1);

268 
MSC_BOT_D©a
[4] = (
ušt8_t
)(
SCSI_blk_size
 >> 24);

269 
MSC_BOT_D©a
[5] = (
ušt8_t
)(
SCSI_blk_size
 >> 16);

270 
MSC_BOT_D©a
[6] = (
ušt8_t
)(
SCSI_blk_size
 >> 8);

271 
MSC_BOT_D©a
[7] = (
ušt8_t
)(
SCSI_blk_size
);

273 
MSC_BOT_D©aL’
 = 8;

276 
	}
}

284 
št8_t
 
	$SCSI_R—dFÜm©C­ac™y
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

287 
ušt32_t
 
blk_size
;

288 
ušt32_t
 
blk_nbr
;

289 
ušt16_t
 
i
;

291 
i
=0 ; i < 12 ; i++)

293 
MSC_BOT_D©a
[
i
] = 0;

296 if(
USBD_STORAGE_fİs
->
	`G‘C­ac™y
(
lun
, &
blk_nbr
, &
blk_size
) != 0)

298 
	`SCSI_S’£Code
(
lun
,

299 
NOT_READY
,

300 
MEDIUM_NOT_PRESENT
);

305 
MSC_BOT_D©a
[3] = 0x08;

306 
MSC_BOT_D©a
[4] = (
ušt8_t
)(
blk_nbr
 - 1 >> 24);

307 
MSC_BOT_D©a
[5] = (
ušt8_t
)(
blk_nbr
 - 1 >> 16);

308 
MSC_BOT_D©a
[6] = (
ušt8_t
)(
blk_nbr
 - 1 >> 8);

309 
MSC_BOT_D©a
[7] = (
ušt8_t
)(
blk_nbr
 - 1);

311 
MSC_BOT_D©a
[8] = 0x02;

312 
MSC_BOT_D©a
[9] = (
ušt8_t
)(
blk_size
 >> 16);

313 
MSC_BOT_D©a
[10] = (
ušt8_t
)(
blk_size
 >> 8);

314 
MSC_BOT_D©a
[11] = (
ušt8_t
)(
blk_size
);

316 
MSC_BOT_D©aL’
 = 12;

319 
	}
}

327 
št8_t
 
	$SCSI_ModeS’£6
 (
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

330 
ušt16_t
 
Ën
 = 8 ;

331 
MSC_BOT_D©aL’
 = 
Ën
;

333 
Ën
)

335 
Ën
--;

336 
MSC_BOT_D©a
[
Ën
] = 
MSC_Mode_S’£6_d©a
[len];

339 
	}
}

348 
št8_t
 
	$SCSI_ModeS’£10
 (
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

350 
ušt16_t
 
Ën
 = 8;

352 
MSC_BOT_D©aL’
 = 
Ën
;

354 
Ën
)

356 
Ën
--;

357 
MSC_BOT_D©a
[
Ën
] = 
MSC_Mode_S’£10_d©a
[len];

360 
	}
}

370 
št8_t
 
	$SCSI_Reque¡S’£
 (
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

372 
ušt8_t
 
i
;

374 
i
=0 ; i < 
REQUEST_SENSE_DATA_LEN
 ; i++)

376 
MSC_BOT_D©a
[
i
] = 0;

379 
MSC_BOT_D©a
[0] = 0x70;

380 
MSC_BOT_D©a
[7] = 
REQUEST_SENSE_DATA_LEN
 - 6;

382 if((
SCSI_S’£_H—d
 !ğ
SCSI_S’£_Ta
)) {

384 
MSC_BOT_D©a
[2] = 
SCSI_S’£
[
SCSI_S’£_H—d
].
Skey
;

385 
MSC_BOT_D©a
[12] = 
SCSI_S’£
[
SCSI_S’£_H—d
].
w
.
b
.
ASCQ
;

386 
MSC_BOT_D©a
[13] = 
SCSI_S’£
[
SCSI_S’£_H—d
].
w
.
b
.
ASC
;

387 
SCSI_S’£_H—d
++;

389 ià(
SCSI_S’£_H—d
 =ğ
SENSE_LIST_DEEPTH
)

391 
SCSI_S’£_H—d
 = 0;

394 
MSC_BOT_D©aL’
 = 
REQUEST_SENSE_DATA_LEN
;

396 ià(
·¿ms
[4] <ğ
REQUEST_SENSE_DATA_LEN
)

398 
MSC_BOT_D©aL’
 = 
·¿ms
[4];

401 
	}
}

412 
	$SCSI_S’£Code
(
ušt8_t
 
lun
, ušt8_ˆ
sKey
, ušt8_ˆ
ASC
)

414 
SCSI_S’£
[
SCSI_S’£_Ta
].
Skey
 = 
sKey
;

415 
SCSI_S’£
[
SCSI_S’£_Ta
].
w
.
ASC
 = ASC << 8;

416 
SCSI_S’£_Ta
++;

417 ià(
SCSI_S’£_Ta
 =ğ
SENSE_LIST_DEEPTH
)

419 
SCSI_S’£_Ta
 = 0;

421 
	}
}

429 
št8_t
 
	$SCSI_S¹StİUn™
(
ušt8_t
 
lun
, ušt8_ˆ*
·¿ms
)

431 
MSC_BOT_D©aL’
 = 0;

433 
	}
}

442 
št8_t
 
	$SCSI_R—d10
(
ušt8_t
 
lun
 , ušt8_ˆ*
·¿ms
)

444 if(
MSC_BOT_S‹
 =ğ
BOT_IDLE
)

449 ià((
MSC_BOT_cbw
.
bmFÏgs
 & 0x80) != 0x80)

451 
	`SCSI_S’£Code
(
MSC_BOT_cbw
.
bLUN
,

452 
ILLEGAL_REQUEST
,

453 
INVALID_CDB
);

457 if(
USBD_STORAGE_fİs
->
	`IsR—dy
(
lun
) !=0 )

459 
	`SCSI_S’£Code
(
lun
,

460 
NOT_READY
,

461 
MEDIUM_NOT_PRESENT
);

465 
SCSI_blk_addr
 = (
·¿ms
[2] << 24) | \

466 (
·¿ms
[3] << 16) | \

467 (
·¿ms
[4] << 8) | \

468 
·¿ms
[5];

470 
SCSI_blk_Ën
 = (
·¿ms
[7] << 8) | \

471 
·¿ms
[8];

475 ifĞ
	`SCSI_CheckAdd»ssRªge
(
lun
, 
SCSI_blk_addr
, 
SCSI_blk_Ën
) < 0)

480 
MSC_BOT_S‹
 = 
BOT_DATA_IN
;

481 
SCSI_blk_addr
 *ğ
SCSI_blk_size
;

482 
SCSI_blk_Ën
 *ğ
SCSI_blk_size
;

485 ià(
MSC_BOT_cbw
.
dD©aL’gth
 !ğ
SCSI_blk_Ën
)

487 
	`SCSI_S’£Code
(
MSC_BOT_cbw
.
bLUN
,

488 
ILLEGAL_REQUEST
,

489 
INVALID_CDB
);

493 
MSC_BOT_D©aL’
 = 
MSC_MEDIA_PACKET
;

495  
	`SCSI_ProûssR—d
(
lun
);

496 
	}
}

506 
št8_t
 
	$SCSI_Wr™e10
 (
ušt8_t
 
lun
 , ušt8_ˆ*
·¿ms
)

508 ià(
MSC_BOT_S‹
 =ğ
BOT_IDLE
)

513 ià((
MSC_BOT_cbw
.
bmFÏgs
 & 0x80) == 0x80)

515 
	`SCSI_S’£Code
(
MSC_BOT_cbw
.
bLUN
,

516 
ILLEGAL_REQUEST
,

517 
INVALID_CDB
);

522 if(
USBD_STORAGE_fİs
->
	`IsR—dy
(
lun
) !=0 )

524 
	`SCSI_S’£Code
(
lun
,

525 
NOT_READY
,

526 
MEDIUM_NOT_PRESENT
);

531 if(
USBD_STORAGE_fİs
->
	`IsWr™ePrÙeùed
(
lun
) !=0 )

533 
	`SCSI_S’£Code
(
lun
,

534 
NOT_READY
,

535 
WRITE_PROTECTED
);

540 
SCSI_blk_addr
 = (
·¿ms
[2] << 24) | \

541 (
·¿ms
[3] << 16) | \

542 (
·¿ms
[4] << 8) | \

543 
·¿ms
[5];

544 
SCSI_blk_Ën
 = (
·¿ms
[7] << 8) | \

545 
·¿ms
[8];

548 if(
	`SCSI_CheckAdd»ssRªge
(
lun
, 
SCSI_blk_addr
, 
SCSI_blk_Ën
) < 0)

553 
SCSI_blk_addr
 *ğ
SCSI_blk_size
;

554 
SCSI_blk_Ën
 *ğ
SCSI_blk_size
;

557 ià(
MSC_BOT_cbw
.
dD©aL’gth
 !ğ
SCSI_blk_Ën
)

559 
	`SCSI_S’£Code
(
MSC_BOT_cbw
.
bLUN
,

560 
ILLEGAL_REQUEST
,

561 
INVALID_CDB
);

566 
MSC_BOT_S‹
 = 
BOT_DATA_OUT
;

567 
	`DCD_EP_P»·»Rx
 (
cdev
,

568 
MSC_OUT_EP
,

569 
MSC_BOT_D©a
,

570 
	`MIN
 (
SCSI_blk_Ën
, 
MSC_MEDIA_PACKET
));

574  
	`SCSI_ProûssWr™e
(
lun
);

577 
	}
}

588 
št8_t
 
	$SCSI_V”ify10
(
ušt8_t
 
lun
 , ušt8_ˆ*
·¿ms
){

589 ià((
·¿ms
[1]& 0x02) == 0x02)

591 
	`SCSI_S’£Code
 (
lun
, 
ILLEGAL_REQUEST
, 
INVALID_FIELED_IN_COMMAND
);

595 if(
	`SCSI_CheckAdd»ssRªge
(
lun
, 
SCSI_blk_addr
, 
SCSI_blk_Ën
) < 0)

599 
MSC_BOT_D©aL’
 = 0;

601 
	}
}

611 
št8_t
 
	$SCSI_CheckAdd»ssRªge
 (
ušt8_t
 
lun
 , 
ušt32_t
 
blk_off£t
 , 
ušt16_t
 
blk_nbr
)

614 ià((
blk_off£t
 + 
blk_nbr
è> 
SCSI_blk_nbr
 )

616 
	`SCSI_S’£Code
(
lun
, 
ILLEGAL_REQUEST
, 
ADDRESS_OUT_OF_RANGE
);

620 
	}
}

628 
št8_t
 
	$SCSI_ProûssR—d
 (
ušt8_t
 
lun
)

630 
ušt32_t
 
Ën
;

632 
Ën
 = 
	`MIN
(
SCSI_blk_Ën
 , 
MSC_MEDIA_PACKET
);

634 ifĞ
USBD_STORAGE_fİs
->
	`R—d
(
lun
 ,

635 
MSC_BOT_D©a
,

636 
SCSI_blk_addr
 / 
SCSI_blk_size
,

637 
Ën
 / 
SCSI_blk_size
) < 0)

640 
	`SCSI_S’£Code
(
lun
, 
HARDWARE_ERROR
, 
UNRECOVERED_READ_ERROR
);

645 
	`DCD_EP_Tx
 (
cdev
,

646 
MSC_IN_EP
,

647 
MSC_BOT_D©a
,

648 
Ën
);

651 
SCSI_blk_addr
 +ğ
Ën
;

652 
SCSI_blk_Ën
 -ğ
Ën
;

655 
MSC_BOT_csw
.
dD©aResidue
 -ğ
Ën
;

657 ià(
SCSI_blk_Ën
 == 0)

659 
MSC_BOT_S‹
 = 
BOT_LAST_DATA_IN
;

662 
	}
}

671 
št8_t
 
	$SCSI_ProûssWr™e
 (
ušt8_t
 
lun
)

673 
ušt32_t
 
Ën
;

675 
Ën
 = 
	`MIN
(
SCSI_blk_Ën
 , 
MSC_MEDIA_PACKET
);

677 if(
USBD_STORAGE_fİs
->
	`Wr™e
(
lun
 ,

678 
MSC_BOT_D©a
,

679 
SCSI_blk_addr
 / 
SCSI_blk_size
,

680 
Ën
 / 
SCSI_blk_size
) < 0)

682 
	`SCSI_S’£Code
(
lun
, 
HARDWARE_ERROR
, 
WRITE_FAULT
);

687 
SCSI_blk_addr
 +ğ
Ën
;

688 
SCSI_blk_Ën
 -ğ
Ën
;

691 
MSC_BOT_csw
.
dD©aResidue
 -ğ
Ën
;

693 ià(
SCSI_blk_Ën
 == 0)

695 
	`MSC_BOT_S’dCSW
 (
cdev
, 
CSW_CMD_PASSED
);

700 
	`DCD_EP_P»·»Rx
 (
cdev
,

701 
MSC_OUT_EP
,

702 
MSC_BOT_D©a
,

703 
	`MIN
 (
SCSI_blk_Ën
, 
MSC_MEDIA_PACKET
));

707 
	}
}

	@libstm/STM32_USB_Device_Library/Class/msc/src/usbd_storage_template.c

24 
	~"usbd_msc_mem.h
"

34 
	#STORAGE_LUN_NBR
 1

	)

36 
št8_t
 
STORAGE_In™
 (
ušt8_t
 
lun
);

38 
št8_t
 
STORAGE_G‘C­ac™y
 (
ušt8_t
 
lun
,

39 
ušt32_t
 *
block_num
,

40 
ušt16_t
 *
block_size
);

42 
št8_t
 
STORAGE_IsR—dy
 (
ušt8_t
 
lun
);

44 
št8_t
 
STORAGE_IsWr™ePrÙeùed
 (
ušt8_t
 
lun
);

46 
št8_t
 
STORAGE_R—d
 (
ušt8_t
 
lun
,

47 
ušt8_t
 *
buf
,

48 
ušt32_t
 
blk_addr
,

49 
ušt16_t
 
blk_Ën
);

51 
št8_t
 
STORAGE_Wr™e
 (
ušt8_t
 
lun
,

52 
ušt8_t
 *
buf
,

53 
ušt32_t
 
blk_addr
,

54 
ušt16_t
 
blk_Ën
);

56 
št8_t
 
STORAGE_G‘MaxLun
 ();

59 cÚ¡ 
št8_t
 
	gSTORAGE_Inquœyd©a
[] = {

66 (
USBD_STD_INQUIRY_LENGTH
 - 5),

76 
USBD_STORAGE_cb_Ty³Def
 
	gUSBD_MICRO_SDIO_fİs
 =

78 
STORAGE_In™
,

79 
STORAGE_G‘C­ac™y
,

80 
STORAGE_IsR—dy
,

81 
STORAGE_IsWr™ePrÙeùed
,

82 
STORAGE_R—d
,

83 
STORAGE_Wr™e
,

84 
STORAGE_G‘MaxLun
,

85 
STORAGE_Inquœyd©a
,

89 
USBD_STORAGE_cb_Ty³Def
 *
	gUSBD_STORAGE_fİs
 = &
USBD_MICRO_SDIO_fİs
;

97 
št8_t
 
	$STORAGE_In™
 (
ušt8_t
 
lun
)

100 
	}
}

109 
št8_t
 
	$STORAGE_G‘C­ac™y
 (
ušt8_t
 
lun
, 
ušt32_t
 *
block_num
, 
ušt16_t
 *
block_size
)

112 
	}
}

121 
št8_t
 
	$STORAGE_IsR—dy
 (
ušt8_t
 
lun
)

124 
	}
}

133 
št8_t
 
	$STORAGE_IsWr™ePrÙeùed
 (
ušt8_t
 
lun
)

136 
	}
}

145 
št8_t
 
	$STORAGE_R—d
 (
ušt8_t
 
lun
,

146 
ušt8_t
 *
buf
,

147 
ušt32_t
 
blk_addr
,

148 
ušt16_t
 
blk_Ën
)

151 
	}
}

159 
št8_t
 
	$STORAGE_Wr™e
 (
ušt8_t
 
lun
,

160 
ušt8_t
 *
buf
,

161 
ušt32_t
 
blk_addr
,

162 
ušt16_t
 
blk_Ën
)

165 
	}
}

173 
št8_t
 
	$STORAGE_G‘MaxLun
 ()

175  (
STORAGE_LUN_NBR
 - 1);

176 
	}
}

	@libstm/STM32_USB_Device_Library/Core/inc/usbd_conf_template.h

23 #iâdeà
__USBD_CONF__H__


24 
	#__USBD_CONF__H__


	)

27 
	~"¡m32f2xx.h
"

34 
	#USE_USB_OTG_HS


	)

36 
	#USBD_CFG_MAX_NUM
 1

	)

37 
	#USB_MAX_STR_DESC_SIZ
 64

	)

38 
	#USBD_EP0_MAX_PACKET_SIZE
 64

	)

	@libstm/STM32_USB_Device_Library/Core/inc/usbd_core.h

23 #iâdeà
__USBD_CORE_H


24 
	#__USBD_CORE_H


	)

27 
	~"usb_dcd.h
"

28 
	~"usbd_def.h
"

29 
	~"usbd_cÚf.h
"

46 
	mUSBD_OK
 = 0,

47 
	mUSBD_BUSY
,

48 
	mUSBD_FAIL
,

49 }
	tUSBD_Stus
;

85 
USBD_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
,

86 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
,

87 
USBD_DEVICE
 *
pDeviû
,

88 
USBD_CÏss_cb_Ty³Def
 *
şass_cb
,

89 
USBD_U¤_cb_Ty³Def
 *
u¤_cb
);

91 
USBD_Stus
 
USBD_DeIn™
(
USB_OTG_CORE_HANDLE
 *
pdev
);

93 
USBD_Stus
 
USBD_CÌCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
cfgidx
);

95 
USBD_Stus
 
USBD_S‘Cfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
cfgidx
);

	@libstm/STM32_USB_Device_Library/Core/inc/usbd_def.h

24 #iâdeà
__USBD_DEF_H


25 
	#__USBD_DEF_H


	)

27 
	~"usbd_cÚf.h
"

42 #iâdeà
NULL


43 
	#NULL
 0

	)

46 
	#USB_LEN_DEV_QUALIFIER_DESC
 0x0A

	)

47 
	#USB_LEN_DEV_DESC
 0x12

	)

48 
	#USB_LEN_CFG_DESC
 0x09

	)

49 
	#USB_LEN_IF_DESC
 0x09

	)

50 
	#USB_LEN_EP_DESC
 0x07

	)

51 
	#USB_LEN_OTG_DESC
 0x03

	)

53 
	#USBD_IDX_LANGID_STR
 0x00

	)

54 
	#USBD_IDX_MFC_STR
 0x01

	)

55 
	#USBD_IDX_PRODUCT_STR
 0x02

	)

56 
	#USBD_IDX_SERIAL_STR
 0x03

	)

57 
	#USBD_IDX_CONFIG_STR
 0x04

	)

58 
	#USBD_IDX_INTERFACE_STR
 0x05

	)

60 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

61 
	#USB_REQ_TYPE_CLASS
 0x20

	)

62 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

63 
	#USB_REQ_TYPE_MASK
 0x60

	)

65 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

66 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

67 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

68 
	#USB_REQ_RECIPIENT_MASK
 0x03

	)

70 
	#USB_REQ_GET_STATUS
 0x00

	)

71 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

72 
	#USB_REQ_SET_FEATURE
 0x03

	)

73 
	#USB_REQ_SET_ADDRESS
 0x05

	)

74 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

75 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

76 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

77 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

78 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

79 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

80 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

82 
	#USB_DESC_TYPE_DEVICE
 1

	)

83 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

84 
	#USB_DESC_TYPE_STRING
 3

	)

85 
	#USB_DESC_TYPE_INTERFACE
 4

	)

86 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

87 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

88 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

91 
	#USB_CONFIG_REMOTE_WAKEUP
 2

	)

92 
	#USB_CONFIG_SELF_POWERED
 1

	)

94 
	#USB_FEATURE_EP_HALT
 0

	)

95 
	#USB_FEATURE_REMOTE_WAKEUP
 1

	)

96 
	#USB_FEATURE_TEST_MODE
 2

	)

115 
	#SWAPBYTE
(
addr
è(((
ušt16_t
)(*((
ušt8_t
 *)(addr)))) + \

116 (((
ušt16_t
)(*(((
ušt8_t
 *)(
addr
)è+ 1))è<< 8))

	)

118 
	#LOBYTE
(
x
è((
ušt8_t
)(x & 0x00FF))

	)

119 
	#HIBYTE
(
x
è((
ušt8_t
)((x & 0xFF00è>>8))

	)

	@libstm/STM32_USB_Device_Library/Core/inc/usbd_ioreq.h

24 #iâdeà
__USBD_IOREQ_H_


25 
	#__USBD_IOREQ_H_


	)

28 
	~"usbd_def.h
"

29 
	~"usbd_cÜe.h
"

79 
USBD_Stus
 
USBD_CS’dD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

80 
ušt8_t
 *
buf
,

81 
ušt16_t
 
Ën
);

83 
USBD_Stus
 
USBD_CCÚtšueS’dD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

84 
ušt8_t
 *
pbuf
,

85 
ušt16_t
 
Ën
);

87 
USBD_Stus
 
USBD_CP»·»Rx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

88 
ušt8_t
 *
pbuf
,

89 
ušt16_t
 
Ën
);

91 
USBD_Stus
 
USBD_CCÚtšueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

92 
ušt8_t
 *
pbuf
,

93 
ušt16_t
 
Ën
);

95 
USBD_Stus
 
USBD_CS’dStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

97 
USBD_Stus
 
USBD_CReûiveStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
ušt16_t
 
USBD_G‘RxCouÁ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

100 
ušt8_t
 
•num
);

	@libstm/STM32_USB_Device_Library/Core/inc/usbd_req.h

24 #iâdeà
__USB_REQUEST_H_


25 
	#__USB_REQUEST_H_


	)

28 
	~"usbd_def.h
"

29 
	~"usbd_cÜe.h
"

30 
	~"usbd_cÚf.h
"

77 
USBD_Stus
 
USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
»q
);

78 
USBD_Stus
 
USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
»q
);

79 
USBD_Stus
 
USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
»q
);

80 
USBD_P¬£S‘upReque¡
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

81 
USB_SETUP_REQ
 *
»q
);

83 
USBD_CE¼Ü
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

84 
USB_SETUP_REQ
 *
»q
);

86 
USBD_G‘SŒšg
(
ušt8_t
 *
desc
, ušt8_ˆ*
unicode
, 
ušt16_t
 *
Ën
);

	@libstm/STM32_USB_Device_Library/Core/inc/usbd_usr.h

23 #iâdeà
__USBD_USR_H__


24 
	#__USBD_USR_H__


	)

27 
	~"usbd_cÜe.h
"

48 
USBD_U¤_cb_Ty³Def
 
USR_cb
;

49 
USBD_U¤_cb_Ty³Def
 
USR_FS_cb
;

50 
USBD_U¤_cb_Ty³Def
 
USR_HS_cb
;

79 
USBD_USR_In™
();

80 
USBD_USR_DeviûRe£t
 (
ušt8_t
 
¥“d
);

81 
USBD_USR_DeviûCÚfigu»d
 ();

82 
USBD_USR_DeviûSu¥’ded
();

83 
USBD_USR_DeviûResumed
();

85 
USBD_USR_DeviûCÚÃùed
();

86 
USBD_USR_DeviûDiscÚÃùed
();

88 
USBD_USR_FS_In™
();

89 
USBD_USR_FS_DeviûRe£t
 (
ušt8_t
 
¥“d
);

90 
USBD_USR_FS_DeviûCÚfigu»d
 ();

91 
USBD_USR_FS_DeviûSu¥’ded
();

92 
USBD_USR_FS_DeviûResumed
();

94 
USBD_USR_FS_DeviûCÚÃùed
();

95 
USBD_USR_FS_DeviûDiscÚÃùed
();

97 
USBD_USR_HS_In™
();

98 
USBD_USR_HS_DeviûRe£t
 (
ušt8_t
 
¥“d
);

99 
USBD_USR_HS_DeviûCÚfigu»d
 ();

100 
USBD_USR_HS_DeviûSu¥’ded
();

101 
USBD_USR_HS_DeviûResumed
();

103 
USBD_USR_HS_DeviûCÚÃùed
();

104 
USBD_USR_HS_DeviûDiscÚÃùed
();

	@libstm/STM32_USB_Device_Library/Core/src/usbd_core.c

23 
	~"usbd_cÜe.h
"

24 
	~"usbd_»q.h
"

25 
	~"usbd_iÜeq.h
"

26 
	~"usb_dcd_št.h
"

27 
	~"usb_b¥.h
"

69 
ušt8_t
 
USBD_S‘upSge
(
USB_OTG_CORE_HANDLE
 *
pdev
);

70 
ušt8_t
 
USBD_D©aOutSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ušt8_ˆ
•num
);

71 
ušt8_t
 
USBD_D©aInSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ušt8_ˆ
•num
);

72 
ušt8_t
 
USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
);

73 
ušt8_t
 
USBD_Re£t
(
USB_OTG_CORE_HANDLE
 *
pdev
);

74 
ušt8_t
 
USBD_Su¥’d
(
USB_OTG_CORE_HANDLE
 *
pdev
);

75 
ušt8_t
 
USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
);

76 #ifdeà
VBUS_SENSING_ENABLED


77 
ušt8_t
 
USBD_DevCÚÃùed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

78 
ušt8_t
 
USBD_DevDiscÚÃùed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

80 
ušt8_t
 
USBD_IsoINIncom¶‘e
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
ušt8_t
 
USBD_IsoOUTIncom¶‘e
(
USB_OTG_CORE_HANDLE
 *
pdev
);

92 
USBD_DCD_INT_cb_Ty³Def
 
	gUSBD_DCD_INT_cb
 =

94 
USBD_D©aOutSge
,

95 
USBD_D©aInSge
,

96 
USBD_S‘upSge
,

97 
USBD_SOF
,

98 
USBD_Re£t
,

99 
USBD_Su¥’d
,

100 
USBD_Resume
,

101 
USBD_IsoINIncom¶‘e
,

102 
USBD_IsoOUTIncom¶‘e
,

103 #ifdeà
VBUS_SENSING_ENABLED


104 
USBD_DevCÚÃùed
,

105 
USBD_DevDiscÚÃùed
,

109 
USBD_DCD_INT_cb_Ty³Def
 *
	gUSBD_DCD_INT_fİs
 = &
USBD_DCD_INT_cb
;

127 
	$USBD_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
,

128 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
,

129 
USBD_DEVICE
 *
pDeviû
,

130 
USBD_CÏss_cb_Ty³Def
 *
şass_cb
,

131 
USBD_U¤_cb_Ty³Def
 *
u¤_cb
)

134 
	`USB_OTG_BSP_In™
(
pdev
);

136 
	`USBD_DeIn™
(
pdev
);

139 
pdev
->
dev
.
şass_cb
 = class_cb;

140 
pdev
->
dev
.
u¤_cb
 = usr_cb;

141 
pdev
->
dev
.
u¤_deviû
 = 
pDeviû
;

144 
	`DCD_In™
(
pdev
 , 
cÜeID
);

147 
pdev
->
dev
.
u¤_cb
->
	`In™
();

150 
	`USB_OTG_BSP_EÇbËIÁ”ru±
(
pdev
);

151 
	}
}

159 
USBD_Stus
 
	$USBD_DeIn™
(
USB_OTG_CORE_HANDLE
 *
pdev
)

163  
USBD_OK
;

164 
	}
}

172 
ušt8_t
 
	$USBD_S‘upSge
(
USB_OTG_CORE_HANDLE
 *
pdev
)

174 
USB_SETUP_REQ
 
»q
;

176 
	`USBD_P¬£S‘upReque¡
(
pdev
 , &
»q
);

178 
»q
.
bmReque¡
 & 0x1F)

180 
USB_REQ_RECIPIENT_DEVICE
:

181 
	`USBD_StdDevReq
 (
pdev
, &
»q
);

184 
USB_REQ_RECIPIENT_INTERFACE
:

185 
	`USBD_StdItfReq
(
pdev
, &
»q
);

188 
USB_REQ_RECIPIENT_ENDPOINT
:

189 
	`USBD_StdEPReq
(
pdev
, &
»q
);

193 
	`DCD_EP_SÎ
(
pdev
 , 
»q
.
bmReque¡
 & 0x80);

196  
USBD_OK
;

197 
	}
}

206 
ušt8_t
 
	$USBD_D©aOutSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•num
)

208 
USB_OTG_EP
 *
•
;

210 if(
•num
 == 0)

212 
•
 = &
pdev
->
dev
.
out_•
[0];

213 iàĞ
pdev
->
dev
.
deviû_¡©e
 =ğ
USB_OTG_EP0_DATA_OUT
)

215 if(
•
->
»m_d©a_Ën
 >ƒp->
max·ck‘
)

217 
•
->
»m_d©a_Ën
 -ğ•->
max·ck‘
;

219 if(
pdev
->
cfg
.
dma_’abË
 == 1)

222 
•
->
xãr_buff
 +ğ•->
max·ck‘
;

224 
	`USBD_CCÚtšueRx
 (
pdev
,

225 
•
->
xãr_buff
,

226 
	`MIN
(
•
->
»m_d©a_Ën
 ,•->
max·ck‘
));

230 if((
pdev
->
dev
.
şass_cb
->
EP0_RxR—dy
 !ğ
NULL
)&&

231 (
pdev
->
dev
.
deviû_¡©us
 =ğ
USB_OTG_CONFIGURED
))

233 
pdev
->
dev
.
şass_cb
->
	`EP0_RxR—dy
(pdev);

235 
	`USBD_CS’dStus
(
pdev
);

239 if((
pdev
->
dev
.
şass_cb
->
D©aOut
 !ğ
NULL
)&&

240 (
pdev
->
dev
.
deviû_¡©us
 =ğ
USB_OTG_CONFIGURED
))

242 
pdev
->
dev
.
şass_cb
->
	`D©aOut
Õdev, 
•num
);

244  
USBD_OK
;

245 
	}
}

254 
ušt8_t
 
	$USBD_D©aInSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•num
)

256 
USB_OTG_EP
 *
•
;

258 if(
•num
 == 0)

260 
•
 = &
pdev
->
dev
.
š_•
[0];

261 iàĞ
pdev
->
dev
.
deviû_¡©e
 =ğ
USB_OTG_EP0_DATA_IN
)

263 if(
•
->
»m_d©a_Ën
 >ƒp->
max·ck‘
)

265 
•
->
»m_d©a_Ën
 -ğ•->
max·ck‘
;

266 if(
pdev
->
cfg
.
dma_’abË
 == 1)

269 
•
->
xãr_buff
 +ğ•->
max·ck‘
;

271 
	`USBD_CCÚtšueS’dD©a
 (
pdev
,

272 
•
->
xãr_buff
,

273 
•
->
»m_d©a_Ën
);

277 if((
•
->
tÙ®_d©a_Ën
 %ƒp->
max·ck‘
 == 0) &&

278 (
•
->
tÙ®_d©a_Ën
 >ğ•->
max·ck‘
) &&

279 (
•
->
tÙ®_d©a_Ën
 <ƒp->
ùl_d©a_Ën
 ))

282 
	`USBD_CCÚtšueS’dD©a
(
pdev
 , 
NULL
, 0);

283 
•
->
ùl_d©a_Ën
 = 0;

287 if((
pdev
->
dev
.
şass_cb
->
EP0_TxS’t
 !ğ
NULL
)&&

288 (
pdev
->
dev
.
deviû_¡©us
 =ğ
USB_OTG_CONFIGURED
))

290 
pdev
->
dev
.
şass_cb
->
	`EP0_TxS’t
(pdev);

292 
	`USBD_CReûiveStus
(
pdev
);

297 if((
pdev
->
dev
.
şass_cb
->
D©aIn
 !ğ
NULL
)&&

298 (
pdev
->
dev
.
deviû_¡©us
 =ğ
USB_OTG_CONFIGURED
))

300 
pdev
->
dev
.
şass_cb
->
	`D©aIn
Õdev, 
•num
);

302  
USBD_OK
;

303 
	}
}

312 
ušt8_t
 
	$USBD_Re£t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

315 
	`DCD_EP_O³n
(
pdev
,

317 
USB_OTG_MAX_EP0_SIZE
,

318 
EP_TYPE_CTRL
);

321 
	`DCD_EP_O³n
(
pdev
,

323 
USB_OTG_MAX_EP0_SIZE
,

324 
EP_TYPE_CTRL
);

327 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_DEFAULT
;

328 
pdev
->
dev
.
u¤_cb
->
	`DeviûRe£t
Õdev->
cfg
.
¥“d
);

330  
USBD_OK
;

331 
	}
}

340 
ušt8_t
 
	$USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
)

343 
pdev
->
dev
.
u¤_cb
->
	`DeviûResumed
();

344 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_CONFIGURED
;

345  
USBD_OK
;

346 
	}
}

356 
ušt8_t
 
	$USBD_Su¥’d
(
USB_OTG_CORE_HANDLE
 *
pdev
)

359 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_SUSPENDED
;

361 
pdev
->
dev
.
u¤_cb
->
	`DeviûSu¥’ded
();

362  
USBD_OK
;

363 
	}
}

373 
ušt8_t
 
	$USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
)

375 if(
pdev
->
dev
.
şass_cb
->
SOF
)

377 
pdev
->
dev
.
şass_cb
->
	`SOF
(pdev);

379  
USBD_OK
;

380 
	}
}

389 
USBD_Stus
 
	$USBD_S‘Cfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
cfgidx
)

391 
pdev
->
dev
.
şass_cb
->
	`In™
Õdev, 
cfgidx
);

394 
pdev
->
dev
.
u¤_cb
->
	`DeviûCÚfigu»d
();

395  
USBD_OK
;

396 
	}
}

405 
USBD_Stus
 
	$USBD_CÌCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
cfgidx
)

407 
pdev
->
dev
.
şass_cb
->
	`DeIn™
Õdev, 
cfgidx
);

408  
USBD_OK
;

409 
	}
}

417 
ušt8_t
 
	$USBD_IsoINIncom¶‘e
(
USB_OTG_CORE_HANDLE
 *
pdev
)

419 
pdev
->
dev
.
şass_cb
->
	`IsoINIncom¶‘e
(pdev);

420  
USBD_OK
;

421 
	}
}

429 
ušt8_t
 
	$USBD_IsoOUTIncom¶‘e
(
USB_OTG_CORE_HANDLE
 *
pdev
)

431 
pdev
->
dev
.
şass_cb
->
	`IsoOUTIncom¶‘e
(pdev);

432  
USBD_OK
;

433 
	}
}

435 #ifdeà
VBUS_SENSING_ENABLED


442 
ušt8_t
 
	$USBD_DevCÚÃùed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

444 
pdev
->
dev
.
u¤_cb
->
	`DeviûCÚÃùed
();

445  
USBD_OK
;

446 
	}
}

454 
ušt8_t
 
	$USBD_DevDiscÚÃùed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

456 
pdev
->
dev
.
u¤_cb
->
	`DeviûDiscÚÃùed
();

457 
pdev
->
dev
.
şass_cb
->
	`DeIn™
(pdev, 0);

458  
USBD_OK
;

459 
	}
}

	@libstm/STM32_USB_Device_Library/Core/src/usbd_ioreq.c

23 
	~"usbd_iÜeq.h
"

88 
USBD_Stus
 
	$USBD_CS’dD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

89 
ušt8_t
 *
pbuf
,

90 
ušt16_t
 
Ën
)

92 
USBD_Stus
 
»t
 = 
USBD_OK
;

94 
pdev
->
dev
.
š_•
[0].
tÙ®_d©a_Ën
 = 
Ën
;

95 
pdev
->
dev
.
š_•
[0].
»m_d©a_Ën
 = 
Ën
;

96 
pdev
->
dev
.
deviû_¡©e
 = 
USB_OTG_EP0_DATA_IN
;

98 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
Ën
);

100  
»t
;

101 
	}
}

111 
USBD_Stus
 
	$USBD_CCÚtšueS’dD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

112 
ušt8_t
 *
pbuf
,

113 
ušt16_t
 
Ën
)

115 
USBD_Stus
 
»t
 = 
USBD_OK
;

117 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
Ën
);

120  
»t
;

121 
	}
}

131 
USBD_Stus
 
	$USBD_CP»·»Rx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

132 
ušt8_t
 *
pbuf
,

133 
ušt16_t
 
Ën
)

135 
USBD_Stus
 
»t
 = 
USBD_OK
;

137 
pdev
->
dev
.
out_•
[0].
tÙ®_d©a_Ën
 = 
Ën
;

138 
pdev
->
dev
.
out_•
[0].
»m_d©a_Ën
 = 
Ën
;

139 
pdev
->
dev
.
deviû_¡©e
 = 
USB_OTG_EP0_DATA_OUT
;

141 
	`DCD_EP_P»·»Rx
 (
pdev
,

143 
pbuf
,

144 
Ën
);

147  
»t
;

148 
	}
}

158 
USBD_Stus
 
	$USBD_CCÚtšueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

159 
ušt8_t
 *
pbuf
,

160 
ušt16_t
 
Ën
)

162 
USBD_Stus
 
»t
 = 
USBD_OK
;

164 
	`DCD_EP_P»·»Rx
 (
pdev
,

166 
pbuf
,

167 
Ën
);

168  
»t
;

169 
	}
}

176 
USBD_Stus
 
	$USBD_CS’dStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

178 
USBD_Stus
 
»t
 = 
USBD_OK
;

179 
pdev
->
dev
.
deviû_¡©e
 = 
USB_OTG_EP0_STATUS_IN
;

180 
	`DCD_EP_Tx
 (
pdev
,

182 
NULL
,

185 
	`USB_OTG_EP0_OutS¹
(
pdev
);

187  
»t
;

188 
	}
}

196 
USBD_Stus
 
	$USBD_CReûiveStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

198 
USBD_Stus
 
»t
 = 
USBD_OK
;

199 
pdev
->
dev
.
deviû_¡©e
 = 
USB_OTG_EP0_STATUS_OUT
;

200 
	`DCD_EP_P»·»Rx
 ( 
pdev
,

202 
NULL
,

205 
	`USB_OTG_EP0_OutS¹
(
pdev
);

207  
»t
;

208 
	}
}

218 
ušt16_t
 
	$USBD_G‘RxCouÁ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•num
)

220  
pdev
->
dev
.
out_•
[
•num
].
xãr_couÁ
;

221 
	}
}

	@libstm/STM32_USB_Device_Library/Core/src/usbd_req.c

23 
	~"usbd_»q.h
"

24 
	~"usbd_iÜeq.h
"

25 
	~"usbd_desc.h
"

67 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


68 #ià
defšed
 ( 
__ICCARM__
 )

69 #´agm¨
d©a_®ignm’t
=4

72 
__ALIGN_BEGIN
 
ušt32_t
 
USBD_•_¡©us
 
	g__ALIGN_END
 = 0;

74 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


75 #ià
defšed
 ( 
__ICCARM__
 )

76 #´agm¨
d©a_®ignm’t
=4

79 
__ALIGN_BEGIN
 
ušt32_t
 
USBD_deçuÉ_cfg
 
	g__ALIGN_END
 = 0;

81 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


82 #ià
defšed
 ( 
__ICCARM__
 )

83 #´agm¨
d©a_®ignm’t
=4

86 
__ALIGN_BEGIN
 
ušt32_t
 
USBD_cfg_¡©us
 
	g__ALIGN_END
 = 0;

88 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


89 #ià
defšed
 ( 
__ICCARM__
 )

90 #´agm¨
d©a_®ignm’t
=4

93 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_SŒDesc
[
USB_MAX_STR_DESC_SIZ
] 
	g__ALIGN_END
 ;

102 
USBD_G‘DesütÜ
(
USB_OTG_CORE_HANDLE
 *
pdev
,

103 
USB_SETUP_REQ
 *
»q
);

105 
USBD_S‘Add»ss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

106 
USB_SETUP_REQ
 *
»q
);

108 
USBD_S‘CÚfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

109 
USB_SETUP_REQ
 *
»q
);

111 
USBD_G‘CÚfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

112 
USB_SETUP_REQ
 *
»q
);

114 
USBD_G‘Stus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

115 
USB_SETUP_REQ
 *
»q
);

117 
USBD_S‘F—tu»
(
USB_OTG_CORE_HANDLE
 *
pdev
,

118 
USB_SETUP_REQ
 *
»q
);

120 
USBD_CÌF—tu»
(
USB_OTG_CORE_HANDLE
 *
pdev
,

121 
USB_SETUP_REQ
 *
»q
);

123 
ušt8_t
 
USBD_G‘L’
(ušt8_ˆ*
buf
);

141 
USBD_Stus
 
	$USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
»q
)

143 
USBD_Stus
 
»t
 = 
USBD_OK
;

145 
»q
->
bReque¡
)

147 
USB_REQ_GET_DESCRIPTOR
:

149 
	`USBD_G‘DesütÜ
 (
pdev
, 
»q
) ;

152 
USB_REQ_SET_ADDRESS
:

153 
	`USBD_S‘Add»ss
(
pdev
, 
»q
);

156 
USB_REQ_SET_CONFIGURATION
:

157 
	`USBD_S‘CÚfig
 (
pdev
 , 
»q
);

160 
USB_REQ_GET_CONFIGURATION
:

161 
	`USBD_G‘CÚfig
 (
pdev
 , 
»q
);

164 
USB_REQ_GET_STATUS
:

165 
	`USBD_G‘Stus
 (
pdev
 , 
»q
);

169 
USB_REQ_SET_FEATURE
:

170 
	`USBD_S‘F—tu»
 (
pdev
 , 
»q
);

173 
USB_REQ_CLEAR_FEATURE
:

174 
	`USBD_CÌF—tu»
 (
pdev
 , 
»q
);

178 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

182  
»t
;

183 
	}
}

192 
USBD_Stus
 
	$USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
»q
)

194 
USBD_Stus
 
»t
 = 
USBD_OK
;

196 
pdev
->
dev
.
deviû_¡©us
)

198 
USB_OTG_CONFIGURED
:

200 ià(
	`LOBYTE
(
»q
->
wIndex
è<ğ
USBD_ITF_MAX_NUM
)

202 
pdev
->
dev
.
şass_cb
->
	`S‘up
 (pdev, 
»q
);

204 if((
»q
->
wL’gth
 =ğ0)&& (
»t
 =ğ
USBD_OK
))

206 
	`USBD_CS’dStus
(
pdev
);

211 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

216 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

219  
»t
;

220 
	}
}

229 
USBD_Stus
 
	$USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
»q
)

232 
ušt8_t
 
•_addr
;

233 
USBD_Stus
 
»t
 = 
USBD_OK
;

235 
•_addr
 = 
	`LOBYTE
(
»q
->
wIndex
);

237 
»q
->
bReque¡
)

240 
USB_REQ_SET_FEATURE
 :

242 
pdev
->
dev
.
deviû_¡©us
)

244 
USB_OTG_ADDRESSED
:

245 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

247 
	`DCD_EP_SÎ
(
pdev
 , 
•_addr
);

251 
USB_OTG_CONFIGURED
:

252 ià(
»q
->
wV®ue
 =ğ
USB_FEATURE_EP_HALT
)

254 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

256 
	`DCD_EP_SÎ
(
pdev
 , 
•_addr
);

260 
pdev
->
dev
.
şass_cb
->
	`S‘up
 (pdev, 
»q
);

261 
	`USBD_CS’dStus
(
pdev
);

266 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

271 
USB_REQ_CLEAR_FEATURE
 :

273 
pdev
->
dev
.
deviû_¡©us
)

275 
USB_OTG_ADDRESSED
:

276 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

278 
	`DCD_EP_SÎ
(
pdev
 , 
•_addr
);

282 
USB_OTG_CONFIGURED
:

283 ià(
»q
->
wV®ue
 =ğ
USB_FEATURE_EP_HALT
)

285 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

287 
	`DCD_EP_CÌSÎ
(
pdev
 , 
•_addr
);

288 
pdev
->
dev
.
şass_cb
->
	`S‘up
 (pdev, 
»q
);

290 
	`USBD_CS’dStus
(
pdev
);

295 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

300 
USB_REQ_GET_STATUS
:

301 
pdev
->
dev
.
deviû_¡©us
)

303 
USB_OTG_ADDRESSED
:

304 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

306 
	`DCD_EP_SÎ
(
pdev
 , 
•_addr
);

310 
USB_OTG_CONFIGURED
:

313 ià((
•_addr
 & 0x80)== 0x80)

315 if(
pdev
->
dev
.
š_•
[
•_addr
 & 0x7F].
is_¡®l
)

317 
USBD_•_¡©us
 = 0x0001;

321 
USBD_•_¡©us
 = 0x0000;

324 ià((
•_addr
 & 0x80)== 0x00)

326 if(
pdev
->
dev
.
out_•
[
•_addr
].
is_¡®l
)

328 
USBD_•_¡©us
 = 0x0001;

333 
USBD_•_¡©us
 = 0x0000;

336 
	`USBD_CS’dD©a
 (
pdev
,

337 (
ušt8_t
 *)&
USBD_•_¡©us
,

342 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

350  
»t
;

351 
	}
}

359 
	$USBD_G‘DesütÜ
(
USB_OTG_CORE_HANDLE
 *
pdev
,

360 
USB_SETUP_REQ
 *
»q
)

362 
ušt16_t
 
Ën
;

363 
ušt8_t
 *
pbuf
;

365 
»q
->
wV®ue
 >> 8)

367 
USB_DESC_TYPE_DEVICE
:

368 
pbuf
 = 
pdev
->
dev
.
u¤_deviû
->
	`G‘DeviûDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

369 ià((
»q
->
wL’gth
 =ğ64è||Ğ
pdev
->
dev
.
deviû_¡©us
 =ğ
USB_OTG_DEFAULT
))

371 
Ën
 = 8;

375 
USB_DESC_TYPE_CONFIGURATION
:

376 
pbuf
 = (
ušt8_t
 *)
pdev
->
dev
.
şass_cb
->
	`G‘CÚfigDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

377 #ifdeà
USB_OTG_HS_CORE


378 if((
pdev
->
cfg
.
¥“d
 =ğ
USB_OTG_SPEED_FULL
 )&&

379 (
pdev
->
cfg
.
phy_™çû
 =ğ
USB_OTG_ULPI_PHY
))

381 
pbuf
 = (
ušt8_t
 *)
pdev
->
dev
.
şass_cb
->
	`G‘Oth”CÚfigDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

384 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

385 
pdev
->
dev
.
pCÚfig_desütÜ
 = 
pbuf
;

388 
USB_DESC_TYPE_STRING
:

389 (
ušt8_t
)(
»q
->
wV®ue
))

391 
USBD_IDX_LANGID_STR
:

392 
pbuf
 = 
pdev
->
dev
.
u¤_deviû
->
	`G‘LªgIDSŒDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

395 
USBD_IDX_MFC_STR
:

396 
pbuf
 = 
pdev
->
dev
.
u¤_deviû
->
	`G‘Mªuçùu»rSŒDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

399 
USBD_IDX_PRODUCT_STR
:

400 
pbuf
 = 
pdev
->
dev
.
u¤_deviû
->
	`G‘ProduùSŒDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

403 
USBD_IDX_SERIAL_STR
:

404 
pbuf
 = 
pdev
->
dev
.
u¤_deviû
->
	`G‘S”ŸlSŒDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

407 
USBD_IDX_CONFIG_STR
:

408 
pbuf
 = 
pdev
->
dev
.
u¤_deviû
->
	`G‘CÚfigu¿tiÚSŒDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

411 
USBD_IDX_INTERFACE_STR
:

412 
pbuf
 = 
pdev
->
dev
.
u¤_deviû
->
	`G‘IÁ”çûSŒDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

416 #ifdeà
USB_SUPPORT_USER_STRING_DESC


417 
pbuf
 = 
pdev
->
dev
.
şass_cb
->
	`G‘U¤SŒDesütÜ
Õdev->
cfg
.
¥“d
, (
»q
->
wV®ue
è, &
Ën
);

420 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

425 
USB_DESC_TYPE_DEVICE_QUALIFIER
:

426 #ifdeà
USB_OTG_HS_CORE


427 if(
pdev
->
cfg
.
¥“d
 =ğ
USB_OTG_SPEED_HIGH
 )

430 
pbuf
 = (
ušt8_t
 *)
pdev
->
dev
.
şass_cb
->
	`G‘CÚfigDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

432 
USBD_DeviûQu®if›rDesc
[4]ğ
pbuf
[14];

433 
USBD_DeviûQu®if›rDesc
[5]ğ
pbuf
[15];

434 
USBD_DeviûQu®if›rDesc
[6]ğ
pbuf
[16];

436 
pbuf
 = 
USBD_DeviûQu®if›rDesc
;

437 
Ën
 = 
USB_LEN_DEV_QUALIFIER_DESC
;

442 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

446 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

450 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
:

451 #ifdeà
USB_OTG_HS_CORE


453 if(
pdev
->
cfg
.
¥“d
 =ğ
USB_OTG_SPEED_HIGH
 )

455 
pbuf
 = (
ušt8_t
 *)
pdev
->
dev
.
şass_cb
->
	`G‘Oth”CÚfigDesütÜ
Õdev->
cfg
.
¥“d
, &
Ën
);

456 
pbuf
[1] = 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
;

461 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

465 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

471 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

475 if((
Ën
 !ğ0)&& (
»q
->
wL’gth
 != 0))

478 
Ën
 = 
	`MIN
Ö’ , 
»q
->
wL’gth
);

480 
	`USBD_CS’dD©a
 (
pdev
,

481 
pbuf
,

482 
Ën
);

485 
	}
}

494 
	$USBD_S‘Add»ss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

495 
USB_SETUP_REQ
 *
»q
)

497 
ušt8_t
 
dev_addr
;

499 ià((
»q
->
wIndex
 =ğ0è&& (»q->
wL’gth
 == 0))

501 
dev_addr
 = (
ušt8_t
)(
»q
->
wV®ue
) & 0x7F;

503 ià(
pdev
->
dev
.
deviû_¡©us
 =ğ
USB_OTG_CONFIGURED
)

505 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

509 
pdev
->
dev
.
deviû_add»ss
 = 
dev_addr
;

510 
	`DCD_EP_S‘Add»ss
(
pdev
, 
dev_addr
);

511 
	`USBD_CS’dStus
(
pdev
);

513 ià(
dev_addr
 != 0)

515 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_ADDRESSED
;

519 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_DEFAULT
;

525 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

527 
	}
}

536 
	$USBD_S‘CÚfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

537 
USB_SETUP_REQ
 *
»q
)

540 
ušt8_t
 
cfgidx
;

542 
cfgidx
 = (
ušt8_t
)(
»q
->
wV®ue
);

544 ià(
cfgidx
 > 
USBD_CFG_MAX_NUM
 )

546 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

550 
pdev
->
dev
.
deviû_¡©us
)

552 
USB_OTG_ADDRESSED
:

553 ià(
cfgidx
)

555 
pdev
->
dev
.
deviû_cÚfig
 = 
cfgidx
;

556 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_CONFIGURED
;

557 
	`USBD_S‘Cfg
(
pdev
 , 
cfgidx
);

558 
	`USBD_CS’dStus
(
pdev
);

562 
	`USBD_CS’dStus
(
pdev
);

566 
USB_OTG_CONFIGURED
:

567 ià(
cfgidx
 == 0)

569 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_ADDRESSED
;

570 
pdev
->
dev
.
deviû_cÚfig
 = 
cfgidx
;

571 
	`USBD_CÌCfg
(
pdev
 , 
cfgidx
);

572 
	`USBD_CS’dStus
(
pdev
);

575 ià(
cfgidx
 !ğ
pdev
->
dev
.
deviû_cÚfig
)

578 
	`USBD_CÌCfg
(
pdev
 ,…dev->
dev
.
deviû_cÚfig
);

581 
pdev
->
dev
.
deviû_cÚfig
 = 
cfgidx
;

582 
	`USBD_S‘Cfg
(
pdev
 , 
cfgidx
);

583 
	`USBD_CS’dStus
(
pdev
);

587 
	`USBD_CS’dStus
(
pdev
);

592 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

596 
	}
}

605 
	$USBD_G‘CÚfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

606 
USB_SETUP_REQ
 *
»q
)

609 ià(
»q
->
wL’gth
 != 1)

611 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

615 
pdev
->
dev
.
deviû_¡©us
 )

617 
USB_OTG_ADDRESSED
:

619 
	`USBD_CS’dD©a
 (
pdev
,

620 (
ušt8_t
 *)&
USBD_deçuÉ_cfg
,

624 
USB_OTG_CONFIGURED
:

626 
	`USBD_CS’dD©a
 (
pdev
,

627 &
pdev
->
dev
.
deviû_cÚfig
,

632 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

636 
	}
}

645 
	$USBD_G‘Stus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

646 
USB_SETUP_REQ
 *
»q
)

649 
pdev
->
dev
.
deviû_¡©us
)

651 
USB_OTG_ADDRESSED
:

652 
USB_OTG_CONFIGURED
:

654 ià(
pdev
->
dev
.
DevRemÙeWakeup
)

656 
USBD_cfg_¡©us
 = 
USB_CONFIG_SELF_POWERED
 | 
USB_CONFIG_REMOTE_WAKEUP
;

660 
USBD_cfg_¡©us
 = 
USB_CONFIG_SELF_POWERED
;

663 
	`USBD_CS’dD©a
 (
pdev
,

664 (
ušt8_t
 *)&
USBD_cfg_¡©us
,

669 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

672 
	}
}

682 
	$USBD_S‘F—tu»
(
USB_OTG_CORE_HANDLE
 *
pdev
,

683 
USB_SETUP_REQ
 *
»q
)

686 
USB_OTG_DCTL_Ty³Def
 
dùl
;

687 
ušt8_t
 
‹¡_mode
 = 0;

689 ià(
»q
->
wV®ue
 =ğ
USB_FEATURE_REMOTE_WAKEUP
)

691 
pdev
->
dev
.
DevRemÙeWakeup
 = 1;

692 
pdev
->
dev
.
şass_cb
->
	`S‘up
 (pdev, 
»q
);

693 
	`USBD_CS’dStus
(
pdev
);

696 ià((
»q
->
wV®ue
 =ğ
USB_FEATURE_TEST_MODE
) &&

697 ((
»q
->
wIndex
 & 0xFF) == 0))

699 
dùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
);

701 
‹¡_mode
 = 
»q
->
wIndex
 >> 8;

702 
‹¡_mode
)

705 
dùl
.
b
.
t¡ùl
 = 1;

709 
dùl
.
b
.
t¡ùl
 = 2;

713 
dùl
.
b
.
t¡ùl
 = 3;

717 
dùl
.
b
.
t¡ùl
 = 4;

721 
dùl
.
b
.
t¡ùl
 = 5;

724 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 
dùl
.
d32
);

725 
	`USBD_CS’dStus
(
pdev
);

728 
	}
}

738 
	$USBD_CÌF—tu»
(
USB_OTG_CORE_HANDLE
 *
pdev
,

739 
USB_SETUP_REQ
 *
»q
)

741 
pdev
->
dev
.
deviû_¡©us
)

743 
USB_OTG_ADDRESSED
:

744 
USB_OTG_CONFIGURED
:

745 ià(
»q
->
wV®ue
 =ğ
USB_FEATURE_REMOTE_WAKEUP
)

747 
pdev
->
dev
.
DevRemÙeWakeup
 = 0;

748 
pdev
->
dev
.
şass_cb
->
	`S‘up
 (pdev, 
»q
);

749 
	`USBD_CS’dStus
(
pdev
);

754 
	`USBD_CE¼Ü
(
pdev
 , 
»q
);

757 
	}
}

767 
	$USBD_P¬£S‘upReque¡
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

768 
USB_SETUP_REQ
 *
»q
)

770 
»q
->
bmReque¡
 = *(
ušt8_t
 *è(
pdev
->
dev
.
£tup_·ck‘
);

771 
»q
->
bReque¡
 = *(
ušt8_t
 *è(
pdev
->
dev
.
£tup_·ck‘
 + 1);

772 
»q
->
wV®ue
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_·ck‘
 + 2);

773 
»q
->
wIndex
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_·ck‘
 + 4);

774 
»q
->
wL’gth
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_·ck‘
 + 6);

776 
pdev
->
dev
.
š_•
[0].
ùl_d©a_Ën
 = 
»q
->
wL’gth
 ;

777 
pdev
->
dev
.
deviû_¡©e
 = 
USB_OTG_EP0_SETUP
;

778 
	}
}

788 
	$USBD_CE¼Ü
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

789 
USB_SETUP_REQ
 *
»q
)

791 if((
»q
->
bmReque¡
 & 0x80) == 0x80)

793 
	`DCD_EP_SÎ
(
pdev
 , 0x80);

797 if(
»q
->
wL’gth
 == 0)

799 
	`DCD_EP_SÎ
(
pdev
 , 0x80);

803 
	`DCD_EP_SÎ
(
pdev
 , 0);

806 
	`USB_OTG_EP0_OutS¹
(
pdev
);

807 
	}
}

818 
	$USBD_G‘SŒšg
(
ušt8_t
 *
desc
, ušt8_ˆ*
unicode
, 
ušt16_t
 *
Ën
)

820 
ušt8_t
 
idx
 = 0;

822 ià(
desc
 !ğ
NULL
)

824 *
Ën
 = 
	`USBD_G‘L’
(
desc
) * 2 + 2;

825 
unicode
[
idx
++] = *
Ën
;

826 
unicode
[
idx
++] = 
USB_DESC_TYPE_STRING
;

828 *
desc
 !ğ
NULL
)

830 
unicode
[
idx
++] = *
desc
++;

831 
unicode
[
idx
++] = 0x00;

834 
	}
}

842 
ušt8_t
 
	$USBD_G‘L’
(
ušt8_t
 *
buf
)

844 
ušt8_t
 
Ën
 = 0;

846 *
buf
 !ğ
NULL
)

848 
Ën
++;

849 
buf
++;

852  
Ën
;

853 
	}
}

	@libstm/STM32_USB_HOST_Library/Class/HID/inc/usbh_hid_core.h

23 #iâdeà
__USBH_HID_CORE_H


24 
	#__USBH_HID_CORE_H


	)

27 
	~"usbh_cÜe.h
"

28 
	~"usbh_¡d»q.h
"

29 
	~"usb_b¥.h
"

30 
	~"usbh_iÜeq.h
"

31 
	~"usbh_hcs.h
"

59 
	mHID_IDLE
= 0,

60 
	mHID_SEND_DATA
,

61 
	mHID_BUSY
,

62 
	mHID_GET_DATA
,

63 
	mHID_POLL
,

64 
	mHID_ERROR
,

66 
	tHID_S‹
;

70 
	mHID_REQ_IDLE
 = 0,

71 
	mHID_REQ_GET_REPORT_DESC
,

72 
	mHID_REQ_GET_HID_DESC
,

73 
	mHID_REQ_SET_IDLE
,

74 
	mHID_REQ_SET_PROTOCOL
,

75 
	mHID_REQ_SET_REPORT
,

78 
	tHID_CS‹
;

80 
	sHID_cb


82 (*
	mIn™
) ();

83 (*
	mDecode
è(
ušt8_t
 *
	md©a
);

85 } 
	tHID_cb_Ty³Def
;

87 
	s_HID_R•Üt


89 
ušt8_t
 
	mR•ÜtID
;

90 
ušt8_t
 
	mR•ÜtTy³
;

91 
ušt16_t
 
	mU§gePage
;

92 
ušt32_t
 
	mU§ge
[2];

93 
ušt32_t
 
	mNbrU§ge
;

94 
ušt32_t
 
	mU§geMš
;

95 
ušt32_t
 
	mU§geMax
;

96 
št32_t
 
	mLogMš
;

97 
št32_t
 
	mLogMax
;

98 
št32_t
 
	mPhyMš
;

99 
št32_t
 
	mPhyMax
;

100 
št32_t
 
	mUn™Exp
;

101 
ušt32_t
 
	mUn™
;

102 
ušt32_t
 
	mR•ÜtSize
;

103 
ušt32_t
 
	mR•ÜtCÁ
;

104 
ušt32_t
 
	mFÏg
;

105 
ušt32_t
 
	mPhyU§ge
;

106 
ušt32_t
 
	mAµU§ge
;

107 
ušt32_t
 
	mLogU§ge
;

109 
	tHID_R•Üt_Ty³Def
;

112 
	s_HID_Proûss


114 
ušt8_t
 
	mbuff
[64];

115 
ušt8_t
 
	mhc_num_š
;

116 
ušt8_t
 
	mhc_num_out
;

117 
HID_S‹
 
	m¡©e
;

118 
ušt8_t
 
	mHIDIÁOutEp
;

119 
ušt8_t
 
	mHIDIÁInEp
;

120 
HID_CS‹
 
	mùl_¡©e
;

121 
ušt16_t
 
	mËngth
;

122 
ušt8_t
 
	m•_addr
;

123 
ušt16_t
 
	mpŞl
;

124 
__IO
 
ušt16_t
 
	mtim”
;

125 
HID_cb_Ty³Def
 *
	mcb
;

127 
	tHID_Machše_Ty³Def
;

137 
	#USB_HID_REQ_GET_REPORT
 0x01

	)

138 
	#USB_HID_GET_IDLE
 0x02

	)

139 
	#USB_HID_GET_PROTOCOL
 0x03

	)

140 
	#USB_HID_SET_REPORT
 0x09

	)

141 
	#USB_HID_SET_IDLE
 0x0A

	)

142 
	#USB_HID_SET_PROTOCOL
 0x0B

	)

157 
USBH_CÏss_cb_Ty³Def
 
HID_cb
;

166 
USBH_Stus
 
USBH_S‘_R•Üt
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

167 
USBH_HOST
 *
pho¡
,

168 
ušt8_t
 
»pÜtTy³
,

169 
ušt8_t
 
»pÜtId
,

170 
ušt8_t
 
»pÜtL’
,

171 
ušt8_t
* 
»pÜtBuff
);

	@libstm/STM32_USB_HOST_Library/Class/HID/inc/usbh_hid_keybd.h

23 #iâdeà
__USBH_HID_KEYBD_H


24 
	#__USBH_HID_KEYBD_H


	)

27 
	~"usb_cÚf.h
"

28 
	~"usbh_hid_cÜe.h
"

61 
	#AZERTY_KEYBOARD


	)

63 
	#KBD_LEFT_CTRL
 0x01

	)

64 
	#KBD_LEFT_SHIFT
 0x02

	)

65 
	#KBD_LEFT_ALT
 0x04

	)

66 
	#KBD_LEFT_GUI
 0x08

	)

67 
	#KBD_RIGHT_CTRL
 0x10

	)

68 
	#KBD_RIGHT_SHIFT
 0x20

	)

69 
	#KBD_RIGHT_ALT
 0x40

	)

70 
	#KBD_RIGHT_GUI
 0x80

	)

72 
	#KBR_MAX_NBR_PRESSED
 6

	)

89 
HID_cb_Ty³Def
 
HID_KEYBRD_cb
;

97 
USR_KEYBRD_In™
 ();

98 
USR_KEYBRD_ProûssD©a
 (
ušt8_t
 
pbuf
);

	@libstm/STM32_USB_HOST_Library/Class/HID/inc/usbh_hid_mouse.h

24 #iâdeà
__USBH_HID_MOUSE_H


25 
	#__USBH_HID_MOUSE_H


	)

28 
	~"usbh_hid_cÜe.h
"

51 
	s_HID_MOUSE_D©a


53 
ušt8_t
 
	mx
;

54 
ušt8_t
 
	my
;

55 
ušt8_t
 
	mz
;

56 
ušt8_t
 
	mbu‰Ú
;

58 
	tHID_MOUSE_D©a_Ty³Def
;

82 
HID_cb_Ty³Def
 
HID_MOUSE_cb
;

83 
HID_MOUSE_D©a_Ty³Def
 
HID_MOUSE_D©a
;

91 
USR_MOUSE_In™
 ();

92 
USR_MOUSE_ProûssD©a
 (
HID_MOUSE_D©a_Ty³Def
 *
d©a
);

	@libstm/STM32_USB_HOST_Library/Class/HID/src/usbh_hid_core.c

37 
	~"usbh_hid_cÜe.h
"

38 
	~"usbh_hid_mou£.h
"

39 
	~"usbh_hid_keybd.h
"

85 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


86 #ià
defšed
 ( 
__ICCARM__
 )

87 #´agm¨
d©a_®ignm’t
=4

90 
__ALIGN_BEGIN
 
HID_Machše_Ty³Def
 
HID_Machše
 
	g__ALIGN_END
 ;

92 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


93 #ià
defšed
 ( 
__ICCARM__
 )

94 #´agm¨
d©a_®ignm’t
=4

97 
__ALIGN_BEGIN
 
HID_R•Üt_Ty³Def
 
HID_R•Üt
 
	g__ALIGN_END
 ;

99 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


100 #ià
defšed
 ( 
__ICCARM__
 )

101 #´agm¨
d©a_®ignm’t
=4

104 
__ALIGN_BEGIN
 
USB_S‘up_Ty³Def
 
HID_S‘up
 
	g__ALIGN_END
 ;

106 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


107 #ià
defšed
 ( 
__ICCARM__
 )

108 #´agm¨
d©a_®ignm’t
=4

111 
__ALIGN_BEGIN
 
USBH_HIDDesc_Ty³Def
 
HID_Desc
 
	g__ALIGN_END
 ;

113 
__IO
 
ušt8_t
 
	gæag
 = 0;

123 
USBH_Stus
 
USBH_HID_IÁ”çûIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

124 *
pho¡
);

126 
USBH_P¬£HIDDesc
 (
USBH_HIDDesc_Ty³Def
 *
desc
, 
ušt8_t
 *
buf
);

128 
USBH_HID_IÁ”çûDeIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

129 *
pho¡
);

131 
USBH_Stus
 
USBH_HID_HªdË
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

132 *
pho¡
);

134 
USBH_Stus
 
USBH_HID_CÏssReque¡
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

135 *
pho¡
);

137 
USBH_Stus
 
USBH_G‘_HID_R•ÜtDesütÜ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

138 
USBH_HOST
 *
pho¡
,

139 
ušt16_t
 
Ëngth
);

141 
USBH_Stus
 
USBH_G‘_HID_DesütÜ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,\

142 
USBH_HOST
 *
pho¡
,

143 
ušt16_t
 
Ëngth
);

145 
USBH_Stus
 
USBH_S‘_IdË
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

146 
USBH_HOST
 *
pho¡
,

147 
ušt8_t
 
du¿tiÚ
,

148 
ušt8_t
 
»pÜtId
);

150 
USBH_Stus
 
USBH_S‘_PrÙocŞ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

151 
USBH_HOST
 *
pho¡
,

152 
ušt8_t
 
´ÙocŞ
);

155 
USBH_CÏss_cb_Ty³Def
 
	gHID_cb
 =

157 
USBH_HID_IÁ”çûIn™
,

158 
USBH_HID_IÁ”çûDeIn™
,

159 
USBH_HID_CÏssReque¡
,

160 
USBH_HID_HªdË


178 
USBH_Stus
 
	$USBH_HID_IÁ”çûIn™
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

179 *
pho¡
)

181 
ušt8_t
 
maxEP
;

182 
USBH_HOST
 *
µho¡
 = 
pho¡
;

184 
ušt8_t
 
num
 =0;

185 
USBH_Stus
 
¡©us
 = 
USBH_BUSY
 ;

186 
HID_Machše
.
¡©e
 = 
HID_ERROR
;

189 if(
µho¡
->
deviû_´İ
.
Itf_Desc
[0].
bIÁ”çûSubCÏss
 =ğ
HID_BOOT_CODE
)

192 if(
µho¡
->
deviû_´İ
.
Itf_Desc
[0].
bIÁ”çûPrÙocŞ
 =ğ
HID_KEYBRD_BOOT_CODE
)

194 
HID_Machše
.
cb
 = &
HID_KEYBRD_cb
;

196 if(
µho¡
->
deviû_´İ
.
Itf_Desc
[0].
bIÁ”çûPrÙocŞ
 =ğ
HID_MOUSE_BOOT_CODE
)

198 
HID_Machše
.
cb
 = &
HID_MOUSE_cb
;

201 
HID_Machše
.
¡©e
 = 
HID_IDLE
;

202 
HID_Machše
.
ùl_¡©e
 = 
HID_REQ_IDLE
;

203 
HID_Machše
.
•_addr
 = 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][0].
bEndpoštAdd»ss
;

204 
HID_Machše
.
Ëngth
 = 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][0].
wMaxPack‘Size
;

205 
HID_Machše
.
pŞl
 = 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][0].
bIÁ”v®
 ;

210 
maxEP
 = ( (
µho¡
->
deviû_´İ
.
Itf_Desc
[0].
bNumEndpošts
 <ğ
USBH_MAX_NUM_ENDPOINTS
) ?

211 
µho¡
->
deviû_´İ
.
Itf_Desc
[0].
bNumEndpošts
 :

212 
USBH_MAX_NUM_ENDPOINTS
);

216 
num
=0;‚um < 
maxEP
;‚um++)

218 if(
µho¡
->
deviû_´İ
.
Ep_Desc
[0][
num
].
bEndpoštAdd»ss
 & 0x80)

220 
HID_Machše
.
HIDIÁInEp
 = (
µho¡
->
deviû_´İ
.
Ep_Desc
[0][
num
].
bEndpoštAdd»ss
);

221 
HID_Machše
.
hc_num_š
 =\

222 
	`USBH_AÎoc_ChªÃl
(
pdev
,

223 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][
num
].
bEndpoštAdd»ss
);

226 
	`USBH_O³n_ChªÃl
 (
pdev
,

227 
HID_Machše
.
hc_num_š
,

228 
µho¡
->
deviû_´İ
.
add»ss
,

229 
µho¡
->
deviû_´İ
.
¥“d
,

230 
EP_TYPE_INTR
,

231 
HID_Machše
.
Ëngth
);

235 
HID_Machše
.
HIDIÁOutEp
 = (
µho¡
->
deviû_´İ
.
Ep_Desc
[0][
num
].
bEndpoštAdd»ss
);

236 
HID_Machše
.
hc_num_out
 =\

237 
	`USBH_AÎoc_ChªÃl
(
pdev
,

238 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][
num
].
bEndpoštAdd»ss
);

241 
	`USBH_O³n_ChªÃl
 (
pdev
,

242 
HID_Machše
.
hc_num_out
,

243 
µho¡
->
deviû_´İ
.
add»ss
,

244 
µho¡
->
deviû_´İ
.
¥“d
,

245 
EP_TYPE_INTR
,

246 
HID_Machše
.
Ëngth
);

251 
æag
 =0;

252 
¡©us
 = 
USBH_OK
;

256 
µho¡
->
u¤_cb
->
	`USBH_USR_DeviûNÙSuµÜ‹d
();

259  
¡©us
;

261 
	}
}

272 
	$USBH_HID_IÁ”çûDeIn™
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

273 *
pho¡
)

277 if(
HID_Machše
.
hc_num_š
 != 0x00)

279 
	`USB_OTG_HC_H®t
(
pdev
, 
HID_Machše
.
hc_num_š
);

280 
	`USBH_F»e_ChªÃl
 (
pdev
, 
HID_Machše
.
hc_num_š
);

281 
HID_Machše
.
hc_num_š
 = 0;

284 if(
HID_Machše
.
hc_num_out
 != 0x00)

286 
	`USB_OTG_HC_H®t
(
pdev
, 
HID_Machše
.
hc_num_out
);

287 
	`USBH_F»e_ChªÃl
 (
pdev
, 
HID_Machše
.
hc_num_out
);

288 
HID_Machše
.
hc_num_out
 = 0;

291 
æag
 = 0;

292 
	}
}

302 
USBH_Stus
 
	$USBH_HID_CÏssReque¡
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

303 *
pho¡
)

305 
USBH_HOST
 *
µho¡
 = 
pho¡
;

307 
USBH_Stus
 
¡©us
 = 
USBH_BUSY
;

308 
USBH_Stus
 
şassReqStus
 = 
USBH_BUSY
;

312 
HID_Machše
.
ùl_¡©e
)

314 
HID_IDLE
:

315 
HID_REQ_GET_HID_DESC
:

318 ià(
	`USBH_G‘_HID_DesütÜ
 (
pdev
, 
µho¡
, 
USB_HID_DESC_SIZE
)=ğ
USBH_OK
)

321 
	`USBH_P¬£HIDDesc
(&
HID_Desc
, 
pdev
->
ho¡
.
Rx_Bufãr
);

322 
HID_Machše
.
ùl_¡©e
 = 
HID_REQ_GET_REPORT_DESC
;

326 
HID_REQ_GET_REPORT_DESC
:

330 ià(
	`USBH_G‘_HID_R•ÜtDesütÜ
(
pdev
 , 
µho¡
, 
HID_Desc
.
wI‹mL’gth
è=ğ
USBH_OK
)

332 
HID_Machše
.
ùl_¡©e
 = 
HID_REQ_SET_IDLE
;

337 
HID_REQ_SET_IDLE
:

339 
şassReqStus
 = 
	`USBH_S‘_IdË
 (
pdev
, 
µho¡
, 0, 0);

342 ià(
şassReqStus
 =ğ
USBH_OK
)

344 
HID_Machše
.
ùl_¡©e
 = 
HID_REQ_SET_PROTOCOL
;

346 if(
şassReqStus
 =ğ
USBH_NOT_SUPPORTED
)

348 
HID_Machše
.
ùl_¡©e
 = 
HID_REQ_SET_PROTOCOL
;

352 
HID_REQ_SET_PROTOCOL
:

354 ià(
	`USBH_S‘_PrÙocŞ
 (
pdev
 ,
µho¡
, 0è=ğ
USBH_OK
)

356 
HID_Machše
.
ùl_¡©e
 = 
HID_REQ_IDLE
;

359 
¡©us
 = 
USBH_OK
;

367  
¡©us
;

368 
	}
}

378 
USBH_Stus
 
	$USBH_HID_HªdË
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

379 *
pho¡
)

381 
USBH_HOST
 *
µho¡
 = 
pho¡
;

382 
USBH_Stus
 
¡©us
 = 
USBH_OK
;

384 
HID_Machše
.
¡©e
)

387 
HID_IDLE
:

388 
HID_Machše
.
cb
->
	`In™
();

389 
HID_Machše
.
¡©e
 = 
HID_GET_DATA
;

392 
HID_GET_DATA
:

395 
	`USB_OTG_IsEv’F¿me
(
pdev
è=ğ
FALSE
);

397 
	`USBH_IÁ”ru±ReûiveD©a
(
pdev
,

398 
HID_Machše
.
buff
,

399 
HID_Machše
.
Ëngth
,

400 
HID_Machše
.
hc_num_š
);

401 
æag
 = 1;

403 
HID_Machše
.
¡©e
 = 
HID_POLL
;

404 
HID_Machše
.
tim”
 = 
	`HCD_G‘Cu¼’tF¿me
(
pdev
);

407 
HID_POLL
:

408 if(Ğ
	`HCD_G‘Cu¼’tF¿me
(
pdev
è- 
HID_Machše
.
tim”
è>ğHID_Machše.
pŞl
)

410 
HID_Machše
.
¡©e
 = 
HID_GET_DATA
;

412 if(
	`HCD_G‘URB_S‹
(
pdev
 , 
HID_Machše
.
hc_num_š
è=ğ
URB_DONE
)

414 if(
æag
 == 1)

416 
æag
 = 0;

417 
HID_Machše
.
cb
->
	`Decode
(HID_Machše.
buff
);

420 if(
	`HCD_G‘URB_S‹
(
pdev
, 
HID_Machše
.
hc_num_š
è=ğ
URB_STALL
)

424 ifĞ(
	`USBH_CÌF—tu»
(
pdev
,

425 
µho¡
,

426 
HID_Machše
.
•_addr
,

427 
HID_Machše
.
hc_num_š
)è=ğ
USBH_OK
)

430 
HID_Machše
.
¡©e
 = 
HID_GET_DATA
;

440  
¡©us
;

441 
	}
}

452 
USBH_Stus
 
	$USBH_G‘_HID_R•ÜtDesütÜ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

453 
USBH_HOST
 *
pho¡
,

454 
ušt16_t
 
Ëngth
)

457 
USBH_Stus
 
¡©us
;

459 
¡©us
 = 
	`USBH_G‘DesütÜ
(
pdev
,

460 
pho¡
,

461 
USB_REQ_RECIPIENT_INTERFACE


462 | 
USB_REQ_TYPE_STANDARD
,

463 
USB_DESC_HID_REPORT
,

464 
pdev
->
ho¡
.
Rx_Bufãr
,

465 
Ëngth
);

474  
¡©us
;

475 
	}
}

485 
USBH_Stus
 
	$USBH_G‘_HID_DesütÜ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

486 
USBH_HOST
 *
pho¡
,

487 
ušt16_t
 
Ëngth
)

490 
USBH_Stus
 
¡©us
;

492 
¡©us
 = 
	`USBH_G‘DesütÜ
(
pdev
,

493 
pho¡
,

494 
USB_REQ_RECIPIENT_INTERFACE


495 | 
USB_REQ_TYPE_STANDARD
,

496 
USB_DESC_HID
,

497 
pdev
->
ho¡
.
Rx_Bufãr
,

498 
Ëngth
);

500  
¡©us
;

501 
	}
}

511 
USBH_Stus
 
	$USBH_S‘_IdË
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

512 
USBH_HOST
 *
pho¡
,

513 
ušt8_t
 
du¿tiÚ
,

514 
ušt8_t
 
»pÜtId
)

517 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_H2D
 | 
USB_REQ_RECIPIENT_INTERFACE
 |\

518 
USB_REQ_TYPE_CLASS
;

521 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_HID_SET_IDLE
;

522 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = (
du¿tiÚ
 << 8 ) | 
»pÜtId
;

524 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

525 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 0;

527  
	`USBH_CReq
(
pdev
, 
pho¡
, 0 , 0 );

528 
	}
}

541 
USBH_Stus
 
	$USBH_S‘_R•Üt
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

542 
USBH_HOST
 *
pho¡
,

543 
ušt8_t
 
»pÜtTy³
,

544 
ušt8_t
 
»pÜtId
,

545 
ušt8_t
 
»pÜtL’
,

546 
ušt8_t
* 
»pÜtBuff
)

549 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_H2D
 | 
USB_REQ_RECIPIENT_INTERFACE
 |\

550 
USB_REQ_TYPE_CLASS
;

553 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_HID_SET_REPORT
;

554 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = (
»pÜtTy³
 << 8 ) | 
»pÜtId
;

556 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

557 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 
»pÜtL’
;

559  
	`USBH_CReq
(
pdev
, 
pho¡
, 
»pÜtBuff
 , 
»pÜtL’
 );

560 
	}
}

570 
USBH_Stus
 
	$USBH_S‘_PrÙocŞ
(
USB_OTG_CORE_HANDLE
 *
pdev
,

571 
USBH_HOST
 *
pho¡
,

572 
ušt8_t
 
´ÙocŞ
)

576 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_H2D
 | 
USB_REQ_RECIPIENT_INTERFACE
 |\

577 
USB_REQ_TYPE_CLASS
;

580 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_HID_SET_PROTOCOL
;

582 if(
´ÙocŞ
 != 0)

585 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = 0;

590 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = 1;

593 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

594 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 0;

596  
	`USBH_CReq
(
pdev
, 
pho¡
, 0 , 0 );

598 
	}
}

606 
	$USBH_P¬£HIDDesc
 (
USBH_HIDDesc_Ty³Def
 *
desc
, 
ušt8_t
 *
buf
)

609 
desc
->
bL’gth
 = *(
ušt8_t
 *è(
buf
 + 0);

610 
desc
->
bDesütÜTy³
 = *(
ušt8_t
 *è(
buf
 + 1);

611 
desc
->
bcdHID
 = 
	`LE16
 (
buf
 + 2);

612 
desc
->
bCouÁryCode
 = *(
ušt8_t
 *è(
buf
 + 4);

613 
desc
->
bNumDesütÜs
 = *(
ušt8_t
 *è(
buf
 + 5);

614 
desc
->
bR•ÜtDesütÜTy³
 = *(
ušt8_t
 *è(
buf
 + 6);

615 
desc
->
wI‹mL’gth
 = 
	`LE16
 (
buf
 + 7);

617 
	}
}

	@libstm/STM32_USB_HOST_Library/Class/HID/src/usbh_hid_keybd.c

26 
	~"usbh_hid_keybd.h
"

71 
KEYBRD_In™
 ();

72 
KEYBRD_Decode
(
ušt8_t
 *
d©a
);

78 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


79 #ià
defšed
 (
__CC_ARM
)

80 
	$__®ign
(4)

81 #–ià
	`defšed
 ( 
__ICCARM__
 )

82 #´agm¨
d©a_®ignm’t
=4

83 #–ià
	`defšed
 (
__GNUC__
)

84 #´agm¨
	`·ck
(4)

85 #–ià
	`defšed
 (
__TASKING__
)

86 
	$__®ign
(4)

93 
HID_cb_Ty³Def
 
HID_KEYBRD_cb
=

95 
KEYBRD_In™
,

96 
KEYBRD_Decode


97 
	}
};

105 cÚ¡ 
ušt8_t
 
	gHID_KEYBRD_Codes
[] = {

137 #ifdeà
QWERTY_KEYBOARD


138 cÚ¡ 
št8_t
 
	gHID_KEYBRD_Key
[] = {

159 cÚ¡ 
št8_t
 
	gHID_KEYBRD_ShiáKey
[] = {

175 cÚ¡ 
št8_t
 
	gHID_KEYBRD_Key
[] = {

189 cÚ¡ 
št8_t
 
	gHID_KEYBRD_ShiáKey
[] = {

219 
	$KEYBRD_In™
 ()

222 
	`USR_KEYBRD_In™
();

223 
	}
}

232 
	$KEYBRD_Decode
(
ušt8_t
 *
pbuf
)

234 
ušt8_t
 
shiá
;

235 
ušt8_t
 
keys
[
KBR_MAX_NBR_PRESSED
];

236 
ušt8_t
 
keys_Ãw
[
KBR_MAX_NBR_PRESSED
];

237 
ušt8_t
 
keys_Ï¡
[
KBR_MAX_NBR_PRESSED
];

238 
ušt8_t
 
key_Ãwe¡
;

239 
ušt8_t
 
nbr_keys
;

240 
ušt8_t
 
nbr_keys_Ãw
;

241 
ušt8_t
 
nbr_keys_Ï¡
;

242 
ušt8_t
 
ix
;

243 
ušt8_t
 
jx
;

244 
ušt8_t
 
”rÜ
;

245 
ušt8_t
 
ouut
;

247 
nbr_keys
 = 0;

248 
nbr_keys_Ãw
 = 0;

249 
nbr_keys_Ï¡
 = 0;

250 
key_Ãwe¡
 = 0x00;

254 ià((
pbuf
[0] =ğ
KBD_LEFT_SHIFT
è|| (pbuf[0] =ğ
KBD_RIGHT_SHIFT
)) {

255 
shiá
 = 
TRUE
;

257 
shiá
 = 
FALSE
;

260 
”rÜ
 = 
FALSE
;

263 
ix
 = 2; ix < 2 + 
KBR_MAX_NBR_PRESSED
; ix++) {

264 ià((
pbuf
[
ix
] == 0x01) ||

265 (
pbuf
[
ix
] == 0x02) ||

266 (
pbuf
[
ix
] == 0x03)) {

267 
”rÜ
 = 
TRUE
;

271 ià(
”rÜ
 =ğ
TRUE
) {

275 
nbr_keys
 = 0;

276 
nbr_keys_Ãw
 = 0;

277 
ix
 = 2; ix < 2 + 
KBR_MAX_NBR_PRESSED
; ix++) {

278 ià(
pbuf
[
ix
] != 0) {

279 
keys
[
nbr_keys
] = 
pbuf
[
ix
];

280 
nbr_keys
++;

281 
jx
 = 0; jx < 
nbr_keys_Ï¡
; jx++) {

282 ià(
pbuf
[
ix
] =ğ
keys_Ï¡
[
jx
]) {

287 ià(
jx
 =ğ
nbr_keys_Ï¡
) {

288 
keys_Ãw
[
nbr_keys_Ãw
] = 
pbuf
[
ix
];

289 
nbr_keys_Ãw
++;

294 ià(
nbr_keys_Ãw
 == 1) {

295 
key_Ãwe¡
 = 
keys_Ãw
[0];

297 ià(
shiá
 =ğ
TRUE
) {

298 
ouut
 = 
HID_KEYBRD_ShiáKey
[
HID_KEYBRD_Codes
[
key_Ãwe¡
]];

300 
ouut
 = 
HID_KEYBRD_Key
[
HID_KEYBRD_Codes
[
key_Ãwe¡
]];

304 
	`USR_KEYBRD_ProûssD©a
(
ouut
);

306 
key_Ãwe¡
 = 0x00;

310 
nbr_keys_Ï¡
 = 
nbr_keys
;

311 
ix
 = 0; ix < 
KBR_MAX_NBR_PRESSED
; ix++) {

312 
keys_Ï¡
[
ix
] = 
keys
[ix];

314 
	}
}

	@libstm/STM32_USB_HOST_Library/Class/HID/src/usbh_hid_mouse.c

23 
	~"usbh_hid_mou£.h
"

69 
MOUSE_In™
 ();

70 
MOUSE_Decode
(
ušt8_t
 *
d©a
);

79 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


80 #ià
defšed
 (
__CC_ARM
)

81 
	$__®ign
(4)

82 #–ià
	`defšed
 ( 
__ICCARM__
 )

83 #´agm¨
d©a_®ignm’t
=4

84 #–ià
	`defšed
 (
__GNUC__
)

85 #´agm¨
	`·ck
(4)

86 #–ià
	`defšed
 (
__TASKING__
)

87 
	$__®ign
(4)

92 
HID_MOUSE_D©a_Ty³Def
 
HID_MOUSE_D©a
;

93 
HID_cb_Ty³Def
 
HID_MOUSE_cb
 =

95 
MOUSE_In™
,

96 
MOUSE_Decode
,

97 
	}
};

113 
	$MOUSE_In™
 ( )

116 
	`USR_MOUSE_In™
();

117 
	}
}

125 
	$MOUSE_Decode
(
ušt8_t
 *
d©a
)

127 
HID_MOUSE_D©a
.
bu‰Ú
 = 
d©a
[0];

129 
HID_MOUSE_D©a
.
x
 = 
d©a
[1];

130 
HID_MOUSE_D©a
.
y
 = 
d©a
[2];

132 
	`USR_MOUSE_ProûssD©a
(&
HID_MOUSE_D©a
);

134 
	}
}

	@libstm/STM32_USB_HOST_Library/Class/MSC/inc/usbh_msc_bot.h

23 #iâdeà
__USBH_MSC_BOT_H__


24 
	#__USBH_MSC_BOT_H__


	)

27 
	~"usbh_¡d»q.h
"

52 
	u_USBH_CBW_Block


54 
	s__CBW


56 
ušt32_t
 
	mCBWSigÇtu»
;

57 
ušt32_t
 
	mCBWTag
;

58 
ušt32_t
 
	mCBWT¿nsãrL’gth
;

59 
ušt8_t
 
	mCBWFÏgs
;

60 
ušt8_t
 
	mCBWLUN
;

61 
ušt8_t
 
	mCBWL’gth
;

62 
ušt8_t
 
	mCBWCB
[16];

63 }
	mf›ld
;

64 
ušt8_t
 
	mCBWA¼ay
[31];

65 }
	tHo¡CBWPkt_Ty³Def
;

69 
	mUSBH_MSC_BOT_INIT_STATE
 = 0,

70 
	mUSBH_MSC_BOT_RESET
,

71 
	mUSBH_MSC_GET_MAX_LUN
,

72 
	mUSBH_MSC_TEST_UNIT_READY
,

73 
	mUSBH_MSC_READ_CAPACITY10
,

74 
	mUSBH_MSC_MODE_SENSE6
,

75 
	mUSBH_MSC_REQUEST_SENSE
,

76 
	mUSBH_MSC_BOT_USB_TRANSFERS
,

77 
	mUSBH_MSC_DEFAULT_APPLI_STATE
,

78 
	mUSBH_MSC_CTRL_ERROR_STATE
,

79 
	mUSBH_MSC_UNRECOVERED_STATE


81 
	tMSCS‹
;

84 
	s_BOTXãr


86 
ušt8_t
 
	mMSCS‹
;

87 
ušt8_t
 
	mMSCS‹Bkp
;

88 
ušt8_t
 
	mMSCS‹Cu¼’t
;

89 
ušt8_t
 
	mCmdS‹Machše
;

90 
ušt8_t
 
	mBOTS‹
;

91 
ušt8_t
 
	mBOTS‹Bkp
;

92 
ušt8_t
* 
	mpRxTxBuff
;

93 
ušt16_t
 
	mD©aL’gth
;

94 
ušt8_t
 
	mBOTXãrE¼ÜCouÁ
;

95 
ušt8_t
 
	mBOTXãrStus
;

96 } 
	tUSBH_BOTXãr_Ty³Def
;

99 
	u_USBH_CSW_Block


101 
	s__CSW


103 
ušt32_t
 
	mCSWSigÇtu»
;

104 
ušt32_t
 
	mCSWTag
;

105 
ušt32_t
 
	mCSWD©aResidue
;

106 
ušt8_t
 
	mCSWStus
;

107 }
	mf›ld
;

108 
ušt8_t
 
	mCSWA¼ay
[13];

109 }
	tHo¡CSWPkt_Ty³Def
;

120 
	#USBH_MSC_SEND_CBW
 1

	)

121 
	#USBH_MSC_SENT_CBW
 2

	)

122 
	#USBH_MSC_BOT_DATAIN_STATE
 3

	)

123 
	#USBH_MSC_BOT_DATAOUT_STATE
 4

	)

124 
	#USBH_MSC_RECEIVE_CSW_STATE
 5

	)

125 
	#USBH_MSC_DECODE_CSW
 6

	)

126 
	#USBH_MSC_BOT_ERROR_IN
 7

	)

127 
	#USBH_MSC_BOT_ERROR_OUT
 8

	)

130 
	#USBH_MSC_BOT_CBW_SIGNATURE
 0x43425355

	)

131 
	#USBH_MSC_BOT_CBW_TAG
 0x20304050

	)

132 
	#USBH_MSC_BOT_CSW_SIGNATURE
 0x53425355

	)

133 
	#USBH_MSC_CSW_DATA_LENGTH
 0x000D

	)

134 
	#USBH_MSC_BOT_CBW_PACKET_LENGTH
 31

	)

135 
	#USBH_MSC_CSW_LENGTH
 13

	)

136 
	#USBH_MSC_CSW_MAX_LENGTH
 63

	)

139 
	#USBH_MSC_CSW_CMD_PASSED
 0x00

	)

140 
	#USBH_MSC_CSW_CMD_FAILED
 0x01

	)

141 
	#USBH_MSC_CSW_PHASE_ERROR
 0x02

	)

143 
	#USBH_MSC_SEND_CSW_DISABLE
 0

	)

144 
	#USBH_MSC_SEND_CSW_ENABLE
 1

	)

146 
	#USBH_MSC_DIR_IN
 0

	)

147 
	#USBH_MSC_DIR_OUT
 1

	)

148 
	#USBH_MSC_BOTH_DIR
 2

	)

151 
	#USBH_MSC_PAGE_LENGTH
 512

	)

154 
	#CBW_CB_LENGTH
 16

	)

155 
	#CBW_LENGTH
 10

	)

156 
	#CBW_LENGTH_TEST_UNIT_READY
 6

	)

158 
	#USB_REQ_BOT_RESET
 0xFF

	)

159 
	#USB_REQ_GET_MAX_LUN
 0xFE

	)

161 
	#MAX_BULK_STALL_COUNT_LIMIT
 0x04

	)

180 
USBH_BOTXãr_Ty³Def
 
USBH_MSC_BOTXãrP¬am
;

181 
Ho¡CBWPkt_Ty³Def
 
USBH_MSC_CBWD©a
;

182 
Ho¡CSWPkt_Ty³Def
 
USBH_MSC_CSWD©a
;

190 
USBH_MSC_HªdËBOTXãr
(
USB_OTG_CORE_HANDLE
 *
pdev
,

191 
USBH_HOST
 *
pho¡
);

192 
ušt8_t
 
USBH_MSC_DecodeCSW
(
USB_OTG_CORE_HANDLE
 *
pdev
,

193 
USBH_HOST
 *
pho¡
);

194 
USBH_MSC_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
);

195 
USBH_Stus
 
USBH_MSC_BOT_AbÜt
(
USB_OTG_CORE_HANDLE
 *
pdev
,

196 
USBH_HOST
 *
pho¡
,

197 
ušt8_t
 
dœeùiÚ
);

	@libstm/STM32_USB_HOST_Library/Class/MSC/inc/usbh_msc_core.h

23 #iâdeà
__USBH_MSC_CORE_H


24 
	#__USBH_MSC_CORE_H


	)

27 
	~"usbh_cÜe.h
"

28 
	~"usbh_¡d»q.h
"

29 
	~"usb_b¥.h
"

30 
	~"usbh_iÜeq.h
"

31 
	~"usbh_hcs.h
"

32 
	~"usbh_msc_cÜe.h
"

33 
	~"usbh_msc_scsi.h
"

34 
	~"usbh_msc_bÙ.h
"

60 
	s_MSC_Proûss


62 
ušt8_t
 
	mhc_num_š
;

63 
ušt8_t
 
	mhc_num_out
;

64 
ušt8_t
 
	mMSBulkOutEp
;

65 
ušt8_t
 
	mMSBulkInEp
;

66 
ušt16_t
 
	mMSBulkInEpSize
;

67 
ušt16_t
 
	mMSBulkOutEpSize
;

68 
ušt8_t
 
	mbuff
[
USBH_MSC_MPS_SIZE
];

69 
ušt8_t
 
	mmaxLun
;

71 
	tMSC_Machše_Ty³Def
;

84 
	#USB_REQ_BOT_RESET
 0xFF

	)

85 
	#USB_REQ_GET_MAX_LUN
 0xFE

	)

102 
USBH_CÏss_cb_Ty³Def
 
USBH_MSC_cb
;

103 
MSC_Machše_Ty³Def
 
MSC_Machše
;

104 
ušt8_t
 
MSCE¼ÜCouÁ
;

	@libstm/STM32_USB_HOST_Library/Class/MSC/inc/usbh_msc_scsi.h

23 #iâdeà
__USBH_MSC_SCSI_H__


24 
	#__USBH_MSC_SCSI_H__


	)

27 
	~"usbh_¡d»q.h
"

52 
	mUSBH_MSC_OK
 = 0,

53 
	mUSBH_MSC_FAIL
 = 1,

54 
	mUSBH_MSC_PHASE_ERROR
 = 2,

55 
	mUSBH_MSC_BUSY
 = 3

56 }
	tUSBH_MSC_Stus_Ty³Def
;

59 
	mCMD_UNINITIALIZED_STATE
 =0,

60 
	mCMD_SEND_STATE
,

61 
	mCMD_WAIT_STATUS


62 } 
	tCMD_STATES_Ty³Def
;

66 
	s__MassStÜageP¬am‘”


68 
ušt32_t
 
	mMSC­ac™y
;

69 
ušt32_t
 
	mMSS’£Key
;

70 
ušt16_t
 
	mMSPageL’gth
;

71 
ušt8_t
 
	mMSBulkOutEp
;

72 
ušt8_t
 
	mMSBulkInEp
;

73 
ušt8_t
 
	mMSWr™ePrÙeù
;

74 } 
	tMassStÜageP¬am‘”_Ty³Def
;

87 
	#OPCODE_TEST_UNIT_READY
 0X00

	)

88 
	#OPCODE_READ_CAPACITY10
 0x25

	)

89 
	#OPCODE_MODE_SENSE6
 0x1A

	)

90 
	#OPCODE_READ10
 0x28

	)

91 
	#OPCODE_WRITE10
 0x2A

	)

92 
	#OPCODE_REQUEST_SENSE
 0x03

	)

94 
	#DESC_REQUEST_SENSE
 0X00

	)

95 
	#ALLOCATION_LENGTH_REQUEST_SENSE
 63

	)

96 
	#XFER_LEN_READ_CAPACITY10
 8

	)

97 
	#XFER_LEN_MODE_SENSE6
 63

	)

99 
	#MASK_MODE_SENSE_WRITE_PROTECT
 0x80

	)

100 
	#MODE_SENSE_PAGE_CONTROL_FIELD
 0x00

	)

101 
	#MODE_SENSE_PAGE_CODE
 0x3F

	)

102 
	#DISK_WRITE_PROTECTED
 0x01

	)

117 
MassStÜageP¬am‘”_Ty³Def
 
USBH_MSC_P¬am
;

125 
ušt8_t
 
USBH_MSC_Te¡Un™R—dy
(
USB_OTG_CORE_HANDLE
 *
pdev
);

126 
ušt8_t
 
USBH_MSC_R—dC­ac™y10
(
USB_OTG_CORE_HANDLE
 *
pdev
);

127 
ušt8_t
 
USBH_MSC_ModeS’£6
(
USB_OTG_CORE_HANDLE
 *
pdev
);

128 
ušt8_t
 
USBH_MSC_Reque¡S’£
(
USB_OTG_CORE_HANDLE
 *
pdev
);

129 
ušt8_t
 
USBH_MSC_Wr™e10
(
USB_OTG_CORE_HANDLE
 *
pdev
,

130 
ušt8_t
 *,

131 
ušt32_t
 ,

132 
ušt32_t
 );

133 
ušt8_t
 
USBH_MSC_R—d10
(
USB_OTG_CORE_HANDLE
 *
pdev
,

134 
ušt8_t
 *,

135 
ušt32_t
 ,

136 
ušt32_t
 );

137 
USBH_MSC_S‹Machše
(
USB_OTG_CORE_HANDLE
 *
pdev
);

	@libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_bot.c

23 
	~"usbh_msc_cÜe.h
"

24 
	~"usbh_msc_scsi.h
"

25 
	~"usbh_msc_bÙ.h
"

26 
	~"usbh_iÜeq.h
"

27 
	~"usbh_def.h
"

28 
	~"usb_hcd_št.h
"

75 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


76 #ià
defšed
 ( 
__ICCARM__
 )

77 #´agm¨
d©a_®ignm’t
=4

80 
__ALIGN_BEGIN
 
Ho¡CBWPkt_Ty³Def
 
USBH_MSC_CBWD©a
 
	g__ALIGN_END
 ;

82 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


83 #ià
defšed
 ( 
__ICCARM__
 )

84 #´agm¨
d©a_®ignm’t
=4

87 
__ALIGN_BEGIN
 
Ho¡CSWPkt_Ty³Def
 
USBH_MSC_CSWD©a
 
	g__ALIGN_END
 ;

90 
ušt32_t
 
	gBOTSÎE¼ÜCouÁ
;

108 
USBH_BOTXãr_Ty³Def
 
	gUSBH_MSC_BOTXãrP¬am
;

125 
	$USBH_MSC_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
 )

127 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

129 
USBH_MSC_CBWD©a
.
f›ld
.
CBWSigÇtu»
 = 
USBH_MSC_BOT_CBW_SIGNATURE
;

130 
USBH_MSC_CBWD©a
.
f›ld
.
CBWTag
 = 
USBH_MSC_BOT_CBW_TAG
;

131 
USBH_MSC_CBWD©a
.
f›ld
.
CBWLUN
 = 0;

132 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

135 
BOTSÎE¼ÜCouÁ
 = 0;

136 
MSCE¼ÜCouÁ
 = 0;

137 
	}
}

147 
	$USBH_MSC_HªdËBOTXãr
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USBH_HOST
 *
pho¡
)

149 
ušt8_t
 
xãrDœeùiÚ
, 
šdex
;

150 
ušt32_t
 
»maššgD©aL’gth
;

151 
ušt8_t
 *
d©­oš‹r
;

152 
ušt8_t
 
”rÜ_dœeùiÚ
;

153 
USBH_Stus
 
¡©us
;

155 
URB_STATE
 
URB_Stus
 = 
URB_IDLE
;

157 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

160 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
)

162 
USBH_MSC_SEND_CBW
:

164 
	`USBH_BulkS’dD©a
 (
pdev
,

165 &
USBH_MSC_CBWD©a
.
CBWA¼ay
[0],

166 
USBH_MSC_BOT_CBW_PACKET_LENGTH
 ,

167 
MSC_Machše
.
hc_num_out
);

169 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_SEND_CBW
;

170 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_SENT_CBW
;

174 
USBH_MSC_SENT_CBW
:

175 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
MSC_Machše
.
hc_num_out
);

177 if(
URB_Stus
 =ğ
URB_DONE
)

179 
BOTSÎE¼ÜCouÁ
 = 0;

180 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_SENT_CBW
;

183 
xãrDœeùiÚ
 = (
USBH_MSC_CBWD©a
.
f›ld
.
CBWFÏgs
 & 
USB_REQ_DIR_MASK
);

185 iàĞ
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 != 0 )

187 
»maššgD©aL’gth
 = 
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 ;

188 
d©­oš‹r
 = 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
;

191 ià(
xãrDœeùiÚ
 =ğ
USB_D2H
)

194 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_BOT_DATAIN_STATE
;

199 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_BOT_DATAOUT_STATE
;

205 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_RECEIVE_CSW_STATE
;

209 if(
URB_Stus
 =ğ
URB_NOTREADY
)

211 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = USBH_MSC_BOTXãrP¬am.
BOTS‹Bkp
;

213 if(
URB_Stus
 =ğ
URB_STALL
)

215 
”rÜ_dœeùiÚ
 = 
USBH_MSC_DIR_OUT
;

216 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_BOT_ERROR_OUT
;

220 
USBH_MSC_BOT_DATAIN_STATE
:

222 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
MSC_Machše
.
hc_num_š
);

224 if((
URB_Stus
 =ğ
URB_DONE
è||(
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 !ğ
USBH_MSC_BOT_DATAIN_STATE
))

226 
BOTSÎE¼ÜCouÁ
 = 0;

227 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_BOT_DATAIN_STATE
;

229 if(
»maššgD©aL’gth
 > 
USBH_MSC_MPS_SIZE
)

231 
	`USBH_BulkReûiveD©a
 (
pdev
,

232 
d©­oš‹r
,

233 
USBH_MSC_MPS_SIZE
 ,

234 
MSC_Machše
.
hc_num_š
);

236 
»maššgD©aL’gth
 -ğ
USBH_MSC_MPS_SIZE
;

237 
d©­oš‹r
 = d©­oš‹¸+ 
USBH_MSC_MPS_SIZE
;

239 iàĞ
»maššgD©aL’gth
 == 0)

242 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_RECEIVE_CSW_STATE
;

246 
	`USBH_BulkReûiveD©a
 (
pdev
,

247 
d©­oš‹r
,

248 
»maššgD©aL’gth
 ,

249 
MSC_Machše
.
hc_num_š
);

251 
»maššgD©aL’gth
 = 0;

254 if(
URB_Stus
 =ğ
URB_STALL
)

258 
”rÜ_dœeùiÚ
 = 
USBH_MSC_DIR_IN
;

259 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_BOT_ERROR_IN
;

271 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_RECEIVE_CSW_STATE
;

277 
USBH_MSC_BOT_DATAOUT_STATE
:

279 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
MSC_Machše
.
hc_num_out
);

280 if(
URB_Stus
 =ğ
URB_DONE
)

282 
BOTSÎE¼ÜCouÁ
 = 0;

283 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_BOT_DATAOUT_STATE
;

284 if(
»maššgD©aL’gth
 > 
USBH_MSC_MPS_SIZE
)

286 
	`USBH_BulkS’dD©a
 (
pdev
,

287 
d©­oš‹r
,

288 
USBH_MSC_MPS_SIZE
 ,

289 
MSC_Machše
.
hc_num_out
);

290 
d©­oš‹r
 = d©­oš‹¸+ 
USBH_MSC_MPS_SIZE
;

291 
»maššgD©aL’gth
 =„emaššgD©aL’gth - 
USBH_MSC_MPS_SIZE
;

293 iàĞ
»maššgD©aL’gth
 == 0)

296 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_RECEIVE_CSW_STATE
;

300 
	`USBH_BulkS’dD©a
 (
pdev
,

301 
d©­oš‹r
,

302 
»maššgD©aL’gth
 ,

303 
MSC_Machše
.
hc_num_out
);

305 
»maššgD©aL’gth
 = 0;

309 if(
URB_Stus
 =ğ
URB_NOTREADY
)

311 
	`USBH_BulkS’dD©a
 (
pdev
,

312 (
d©­oš‹r
 - 
USBH_MSC_MPS_SIZE
),

313 
USBH_MSC_MPS_SIZE
 ,

314 
MSC_Machše
.
hc_num_out
);

317 if(
URB_Stus
 =ğ
URB_STALL
)

319 
”rÜ_dœeùiÚ
 = 
USBH_MSC_DIR_OUT
;

320 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_BOT_ERROR_OUT
;

335 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_RECEIVE_CSW_STATE
;

340 
USBH_MSC_RECEIVE_CSW_STATE
:

345 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_RECEIVE_CSW_STATE
;

347 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
 = 
USBH_MSC_CSWD©a
.
CSWA¼ay
;

348 
USBH_MSC_BOTXãrP¬am
.
D©aL’gth
 = 
USBH_MSC_CSW_MAX_LENGTH
;

350 
šdex
 = 
USBH_MSC_CSW_LENGTH
; index != 0; index--)

352 
USBH_MSC_CSWD©a
.
CSWA¼ay
[
šdex
] = 0;

355 
USBH_MSC_CSWD©a
.
CSWA¼ay
[0] = 0;

357 
	`USBH_BulkReûiveD©a
 (
pdev
,

358 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
,

359 
USBH_MSC_CSW_MAX_LENGTH
 ,

360 
MSC_Machše
.
hc_num_š
);

361 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_DECODE_CSW
;

365 
USBH_MSC_DECODE_CSW
:

366 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
MSC_Machše
.
hc_num_š
);

368 if(
URB_Stus
 =ğ
URB_DONE
)

370 
BOTSÎE¼ÜCouÁ
 = 0;

371 
USBH_MSC_BOTXãrP¬am
.
BOTS‹Bkp
 = 
USBH_MSC_RECEIVE_CSW_STATE
;

373 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = USBH_MSC_BOTXãrP¬am.
MSCS‹Cu¼’t
 ;

375 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
	`USBH_MSC_DecodeCSW
(
pdev
 , 
pho¡
);

377 if(
URB_Stus
 =ğ
URB_STALL
)

379 
”rÜ_dœeùiÚ
 = 
USBH_MSC_DIR_IN
;

380 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_BOT_ERROR_IN
;

384 
USBH_MSC_BOT_ERROR_IN
:

385 
¡©us
 = 
	`USBH_MSC_BOT_AbÜt
(
pdev
, 
pho¡
, 
USBH_MSC_DIR_IN
);

386 ià(
¡©us
 =ğ
USBH_OK
)

389 ià(
”rÜ_dœeùiÚ
 =ğ
USBH_MSC_BOTH_DIR
)

391 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_BOT_ERROR_OUT
;

397 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = USBH_MSC_BOTXãrP¬am.
BOTS‹Bkp
;

400 ià(
¡©us
 =ğ
USBH_UNRECOVERED_ERROR
)

403 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_PHASE_ERROR
;

407 
USBH_MSC_BOT_ERROR_OUT
:

408 
¡©us
 = 
	`USBH_MSC_BOT_AbÜt
(
pdev
, 
pho¡
, 
USBH_MSC_DIR_OUT
);

409 iàĞ
¡©us
 =ğ
USBH_OK
)

411 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = USBH_MSC_BOTXãrP¬am.
BOTS‹Bkp
;

413 ià(
¡©us
 =ğ
USBH_UNRECOVERED_ERROR
)

416 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_PHASE_ERROR
;

424 
	}
}

432 
USBH_Stus
 
	$USBH_MSC_BOT_AbÜt
(
USB_OTG_CORE_HANDLE
 *
pdev
,

433 
USBH_HOST
 *
pho¡
,

434 
ušt8_t
 
dœeùiÚ
)

436 
USBH_Stus
 
¡©us
;

438 
¡©us
 = 
USBH_BUSY
;

440 
dœeùiÚ
)

442 
USBH_MSC_DIR_IN
 :

444 
¡©us
 = 
	`USBH_CÌF—tu»
(
pdev
,

445 
pho¡
,

446 
MSC_Machše
.
MSBulkInEp
,

447 
MSC_Machše
.
hc_num_š
);

451 
USBH_MSC_DIR_OUT
 :

453 
¡©us
 = 
	`USBH_CÌF—tu»
(
pdev
,

454 
pho¡
,

455 
MSC_Machše
.
MSBulkOutEp
,

456 
MSC_Machše
.
hc_num_out
);

463 
BOTSÎE¼ÜCouÁ
++;

464 ià(
BOTSÎE¼ÜCouÁ
 > 
MAX_BULK_STALL_COUNT_LIMIT
 )

466 
¡©us
 = 
USBH_UNRECOVERED_ERROR
;

469  
¡©us
;

470 
	}
}

487 
ušt8_t
 
	$USBH_MSC_DecodeCSW
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USBH_HOST
 *
pho¡
)

489 
ušt8_t
 
¡©us
;

490 
ušt32_t
 
d©aXãrCouÁ
 = 0;

491 
¡©us
 = 
USBH_MSC_FAIL
;

493 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

496 
d©aXãrCouÁ
 = 
	`HCD_G‘XãrCÁ
(
pdev
, 
MSC_Machše
.
hc_num_š
);

498 if(
d©aXãrCouÁ
 !ğ
USBH_MSC_CSW_LENGTH
)

510 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

516 if(
USBH_MSC_CSWD©a
.
f›ld
.
CSWSigÇtu»
 =ğ
USBH_MSC_BOT_CSW_SIGNATURE
)

519 if(
USBH_MSC_CSWD©a
.
f›ld
.
CSWTag
 =ğ
USBH_MSC_CBWD©a
.f›ld.
CBWTag
)

524 if(
USBH_MSC_CSWD©a
.
f›ld
.
CSWStus
 =ğ
USBH_MSC_OK
)

546 
¡©us
 = 
USBH_MSC_OK
;

548 if(
USBH_MSC_CSWD©a
.
f›ld
.
CSWStus
 =ğ
USBH_MSC_FAIL
)

550 
¡©us
 = 
USBH_MSC_FAIL
;

553 if(
USBH_MSC_CSWD©a
.
f›ld
.
CSWStus
 =ğ
USBH_MSC_PHASE_ERROR
)

571 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

580 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

585 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
¡©us
;

586  
¡©us
;

587 
	}
}

	@libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_core.c

35 
	~"usbh_msc_cÜe.h
"

36 
	~"usbh_msc_scsi.h
"

37 
	~"usbh_msc_bÙ.h
"

38 
	~"usbh_cÜe.h
"

69 
	#USBH_MSC_ERROR_RETRY_LIMIT
 10

	)

85 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


86 #ià
defšed
 ( 
__ICCARM__
 )

87 #´agm¨
d©a_®ignm’t
=4

90 
__ALIGN_BEGIN
 
MSC_Machše_Ty³Def
 
MSC_Machše
 
	g__ALIGN_END
 ;

92 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


93 #ià
defšed
 ( 
__ICCARM__
 )

94 #´agm¨
d©a_®ignm’t
=4

97 
__ALIGN_BEGIN
 
USB_S‘up_Ty³Def
 
MSC_S‘up
 
	g__ALIGN_END
 ;

98 
ušt8_t
 
	gMSCE¼ÜCouÁ
 = 0;

110 
USBH_Stus
 
USBH_MSC_IÁ”çûIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

111 *
pho¡
);

113 
USBH_MSC_IÁ”çûDeIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

114 *
pho¡
);

116 
USBH_Stus
 
USBH_MSC_HªdË
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

117 *
pho¡
);

119 
USBH_Stus
 
USBH_MSC_CÏssReque¡
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

120 *
pho¡
);

122 
USBH_Stus
 
USBH_MSC_BOTRe£t
(
USB_OTG_CORE_HANDLE
 *
pdev
,

123 
USBH_HOST
 *
pho¡
);

124 
USBH_Stus
 
USBH_MSC_GETMaxLUN
(
USB_OTG_CORE_HANDLE
 *
pdev
,

125 
USBH_HOST
 *
pho¡
);

128 
USBH_CÏss_cb_Ty³Def
 
	gUSBH_MSC_cb
 =

130 
USBH_MSC_IÁ”çûIn™
,

131 
USBH_MSC_IÁ”çûDeIn™
,

132 
USBH_MSC_CÏssReque¡
,

133 
USBH_MSC_HªdË
,

136 
USBH_MSC_E¼ÜHªdË
(
ušt8_t
 
¡©us
);

164 
USBH_Stus
 
	$USBH_MSC_IÁ”çûIn™
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

165 *
pho¡
)

167 
USBH_HOST
 *
µho¡
 = 
pho¡
;

169 if((
µho¡
->
deviû_´İ
.
Itf_Desc
[0].
bIÁ”çûCÏss
 =ğ
MSC_CLASS
) && \

170 (
µho¡
->
deviû_´İ
.
Itf_Desc
[0].
bIÁ”çûPrÙocŞ
 =ğ
MSC_PROTOCOL
))

172 if(
µho¡
->
deviû_´İ
.
Ep_Desc
[0][0].
bEndpoštAdd»ss
 & 0x80)

174 
MSC_Machše
.
MSBulkInEp
 = (
µho¡
->
deviû_´İ
.
Ep_Desc
[0][0].
bEndpoštAdd»ss
);

175 
MSC_Machše
.
MSBulkInEpSize
 = 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][0].
wMaxPack‘Size
;

179 
MSC_Machše
.
MSBulkOutEp
 = (
µho¡
->
deviû_´İ
.
Ep_Desc
[0][0].
bEndpoštAdd»ss
);

180 
MSC_Machše
.
MSBulkOutEpSize
 = 
µho¡
->
deviû_´İ
.
Ep_Desc
[0] [0].
wMaxPack‘Size
;

183 if(
µho¡
->
deviû_´İ
.
Ep_Desc
[0][1].
bEndpoštAdd»ss
 & 0x80)

185 
MSC_Machše
.
MSBulkInEp
 = (
µho¡
->
deviû_´İ
.
Ep_Desc
[0][1].
bEndpoštAdd»ss
);

186 
MSC_Machše
.
MSBulkInEpSize
 = 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][1].
wMaxPack‘Size
;

190 
MSC_Machše
.
MSBulkOutEp
 = (
µho¡
->
deviû_´İ
.
Ep_Desc
[0][1].
bEndpoštAdd»ss
);

191 
MSC_Machše
.
MSBulkOutEpSize
 = 
µho¡
->
deviû_´İ
.
Ep_Desc
[0][1].
wMaxPack‘Size
;

194 
MSC_Machše
.
hc_num_out
 = 
	`USBH_AÎoc_ChªÃl
(
pdev
,

195 
MSC_Machše
.
MSBulkOutEp
);

196 
MSC_Machše
.
hc_num_š
 = 
	`USBH_AÎoc_ChªÃl
(
pdev
,

197 
MSC_Machše
.
MSBulkInEp
);

200 
	`USBH_O³n_ChªÃl
 (
pdev
,

201 
MSC_Machše
.
hc_num_out
,

202 
µho¡
->
deviû_´İ
.
add»ss
,

203 
µho¡
->
deviû_´İ
.
¥“d
,

204 
EP_TYPE_BULK
,

205 
MSC_Machše
.
MSBulkOutEpSize
);

207 
	`USBH_O³n_ChªÃl
 (
pdev
,

208 
MSC_Machše
.
hc_num_š
,

209 
µho¡
->
deviû_´İ
.
add»ss
,

210 
µho¡
->
deviû_´İ
.
¥“d
,

211 
EP_TYPE_BULK
,

212 
MSC_Machše
.
MSBulkInEpSize
);

218 
µho¡
->
u¤_cb
->
	`USBH_USR_DeviûNÙSuµÜ‹d
();

221  
USBH_OK
 ;

223 
	}
}

233 
	$USBH_MSC_IÁ”çûDeIn™
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

234 *
pho¡
)

236 iàĞ
MSC_Machše
.
hc_num_out
)

238 
	`USB_OTG_HC_H®t
(
pdev
, 
MSC_Machše
.
hc_num_out
);

239 
	`USBH_F»e_ChªÃl
 (
pdev
, 
MSC_Machše
.
hc_num_out
);

240 
MSC_Machše
.
hc_num_out
 = 0;

243 iàĞ
MSC_Machše
.
hc_num_š
)

245 
	`USB_OTG_HC_H®t
(
pdev
, 
MSC_Machše
.
hc_num_š
);

246 
	`USBH_F»e_ChªÃl
 (
pdev
, 
MSC_Machše
.
hc_num_š
);

247 
MSC_Machše
.
hc_num_š
 = 0;

249 
	}
}

259 
USBH_Stus
 
	$USBH_MSC_CÏssReque¡
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

260 *
pho¡
)

263 
USBH_Stus
 
¡©us
 = 
USBH_OK
 ;

264 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_INIT_STATE
;

266  
¡©us
;

267 
	}
}

278 
USBH_Stus
 
	$USBH_MSC_HªdË
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

279 *
pho¡
)

281 
USBH_HOST
 *
µho¡
 = 
pho¡
;

283 
USBH_Stus
 
¡©us
 = 
USBH_BUSY
;

284 
ušt8_t
 
mscStus
 = 
USBH_MSC_BUSY
;

285 
ušt8_t
 
­¶iStus
 = 0;

287 
ušt8_t
 
maxLunExûed
 = 
FALSE
;

290 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

292 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
)

294 
USBH_MSC_BOT_INIT_STATE
:

295 
	`USBH_MSC_In™
(
pdev
);

296 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_RESET
;

299 
USBH_MSC_BOT_RESET
:

301 
¡©us
 = 
	`USBH_MSC_BOTRe£t
(
pdev
, 
pho¡
);

302 if(
¡©us
 =ğ
USBH_OK
 )

304 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_GET_MAX_LUN
;

307 if(
¡©us
 =ğ
USBH_NOT_SUPPORTED
 )

311 
USBH_MSC_BOTXãrP¬am
.
MSCS‹Bkp
 = 
USBH_MSC_GET_MAX_LUN
;

314 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_CTRL_ERROR_STATE
;

318 
USBH_MSC_GET_MAX_LUN
:

320 
¡©us
 = 
	`USBH_MSC_GETMaxLUN
(
pdev
, 
pho¡
);

322 if(
¡©us
 =ğ
USBH_OK
 )

324 
MSC_Machše
.
maxLun
 = *(MSC_Machše.
buff
) ;

327 if((
MSC_Machše
.
maxLun
 > 0è&& (
maxLunExûed
 =ğ
FALSE
))

329 
maxLunExûed
 = 
TRUE
;

330 
µho¡
->
u¤_cb
->
	`USBH_USR_DeviûNÙSuµÜ‹d
();

334 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_TEST_UNIT_READY
;

337 if(
¡©us
 =ğ
USBH_NOT_SUPPORTED
 )

341 
USBH_MSC_BOTXãrP¬am
.
MSCS‹Bkp
 = 
USBH_MSC_TEST_UNIT_READY
;

344 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_CTRL_ERROR_STATE
;

348 
USBH_MSC_CTRL_ERROR_STATE
:

350 
¡©us
 = 
	`USBH_CÌF—tu»
(
pdev
,

351 
pho¡
,

353 
µho¡
->
CÚŒŞ
.
hc_num_out
);

354 if(
¡©us
 =ğ
USBH_OK
 )

357 
MSC_Machše
.
maxLun
 = 0;

359 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = USBH_MSC_BOTXãrP¬am.
MSCS‹Bkp
;

363 
USBH_MSC_TEST_UNIT_READY
:

365 
mscStus
 = 
	`USBH_MSC_Te¡Un™R—dy
(
pdev
);

367 if(
mscStus
 =ğ
USBH_MSC_OK
 )

369 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_READ_CAPACITY10
;

370 
MSCE¼ÜCouÁ
 = 0;

371 
¡©us
 = 
USBH_OK
;

375 
	`USBH_MSC_E¼ÜHªdË
(
mscStus
);

379 
USBH_MSC_READ_CAPACITY10
:

381 
mscStus
 = 
	`USBH_MSC_R—dC­ac™y10
(
pdev
);

382 if(
mscStus
 =ğ
USBH_MSC_OK
 )

384 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_MODE_SENSE6
;

385 
MSCE¼ÜCouÁ
 = 0;

386 
¡©us
 = 
USBH_OK
;

390 
	`USBH_MSC_E¼ÜHªdË
(
mscStus
);

394 
USBH_MSC_MODE_SENSE6
:

396 
mscStus
 = 
	`USBH_MSC_ModeS’£6
(
pdev
);

397 if(
mscStus
 =ğ
USBH_MSC_OK
 )

399 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_DEFAULT_APPLI_STATE
;

400 
MSCE¼ÜCouÁ
 = 0;

401 
¡©us
 = 
USBH_OK
;

405 
	`USBH_MSC_E¼ÜHªdË
(
mscStus
);

409 
USBH_MSC_REQUEST_SENSE
:

411 
mscStus
 = 
	`USBH_MSC_Reque¡S’£
(
pdev
);

412 if(
mscStus
 =ğ
USBH_MSC_OK
 )

414 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = USBH_MSC_BOTXãrP¬am.
MSCS‹Bkp
;

415 
¡©us
 = 
USBH_OK
;

419 
	`USBH_MSC_E¼ÜHªdË
(
mscStus
);

423 
USBH_MSC_BOT_USB_TRANSFERS
:

425 
	`USBH_MSC_HªdËBOTXãr
(
pdev
 , 
pho¡
);

428 
USBH_MSC_DEFAULT_APPLI_STATE
:

430 
­¶iStus
 = 
µho¡
->
u¤_cb
->
	`USBH_USR_MSC_AµliÿtiÚ
();

431 if(
­¶iStus
 == 0)

433 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_DEFAULT_APPLI_STATE
;

435 ià(
­¶iStus
 == 1)

438 
¡©us
 = 
USBH_APPLY_DEINIT
;

442 
USBH_MSC_UNRECOVERED_STATE
:

444 
¡©us
 = 
USBH_UNRECOVERED_ERROR
;

453  
¡©us
;

454 
	}
}

466 
USBH_Stus
 
	$USBH_MSC_BOTRe£t
(
USB_OTG_CORE_HANDLE
 *
pdev
,

467 
USBH_HOST
 *
pho¡
)

470 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_H2D
 | 
USB_REQ_TYPE_CLASS
 | \

471 
USB_REQ_RECIPIENT_INTERFACE
;

473 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_REQ_BOT_RESET
;

474 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = 0;

475 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

476 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 0;

478  
	`USBH_CReq
(
pdev
, 
pho¡
, 0 , 0 );

479 
	}
}

490 
USBH_Stus
 
	$USBH_MSC_GETMaxLUN
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USBH_HOST
 *
pho¡
)

492 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_D2H
 | 
USB_REQ_TYPE_CLASS
 | \

493 
USB_REQ_RECIPIENT_INTERFACE
;

495 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_REQ_GET_MAX_LUN
;

496 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = 0;

497 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

498 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 1;

500  
	`USBH_CReq
(
pdev
, 
pho¡
, 
MSC_Machše
.
buff
 , 1 );

501 
	}
}

511 
	$USBH_MSC_E¼ÜHªdË
(
ušt8_t
 
¡©us
)

513 if(
¡©us
 =ğ
USBH_MSC_FAIL
)

515 
MSCE¼ÜCouÁ
++;

516 if(
MSCE¼ÜCouÁ
 < 
USBH_MSC_ERROR_RETRY_LIMIT
)

519 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_REQUEST_SENSE
;

520 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

525 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_UNRECOVERED_STATE
;

528 if(
¡©us
 =ğ
USBH_MSC_PHASE_ERROR
)

531 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_UNRECOVERED_STATE
;

533 if(
¡©us
 =ğ
USBH_MSC_BUSY
)

537 
	}
}

	@libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_fatfs.c

2 
	~"usb_cÚf.h
"

3 
	~"diskio.h
"

4 
	~"usbh_msc_cÜe.h
"

11 vŞ©
DSTATUS
 
	gSt
 = 
STA_NOINIT
;

13 
USB_OTG_CORE_HANDLE
 
USB_OTG_CÜe
;

14 
USBH_HOST
 
USB_Ho¡
;

20 
DSTATUS
 
	$disk_š™Ÿlize
 (

21 
BYTE
 
drv


25 if(
	`HCD_IsDeviûCÚÃùed
(&
USB_OTG_CÜe
))

27 
St
 &ğ~
STA_NOINIT
;

30  
St
;

33 
	}
}

41 
DSTATUS
 
	$disk_¡©us
 (

42 
BYTE
 
drv


45 ià(
drv
è 
STA_NOINIT
;

46  
St
;

47 
	}
}

55 
DRESULT
 
	$disk_»ad
 (

56 
BYTE
 
drv
,

57 
BYTE
 *
buff
,

58 
DWORD
 
£ùÜ
,

59 
BYTE
 
couÁ


62 
BYTE
 
¡©us
 = 
USBH_MSC_OK
;

64 ià(
drv
 || !
couÁ
è 
RES_PARERR
;

65 ià(
St
 & 
STA_NOINIT
è 
RES_NOTRDY
;

68 if(
	`HCD_IsDeviûCÚÃùed
(&
USB_OTG_CÜe
))

73 
¡©us
 = 
	`USBH_MSC_R—d10
(&
USB_OTG_CÜe
, 
buff
,
£ùÜ
,512);

74 
	`USBH_MSC_HªdËBOTXãr
(&
USB_OTG_CÜe
 ,&
USB_Ho¡
);

76 if(!
	`HCD_IsDeviûCÚÃùed
(&
USB_OTG_CÜe
))

78  
RES_ERROR
;

81 
¡©us
 =ğ
USBH_MSC_BUSY
 );

84 if(
¡©us
 =ğ
USBH_MSC_OK
)

85  
RES_OK
;

86  
RES_ERROR
;

88 
	}
}

96 #ià
_READONLY
 == 0

97 
DRESULT
 
	$disk_wr™e
 (

98 
BYTE
 
drv
,

99 cÚ¡ 
BYTE
 *
buff
,

100 
DWORD
 
£ùÜ
,

101 
BYTE
 
couÁ


104 
BYTE
 
¡©us
 = 
USBH_MSC_OK
;

105 ià(
drv
 || !
couÁ
è 
RES_PARERR
;

106 ià(
St
 & 
STA_NOINIT
è 
RES_NOTRDY
;

107 ià(
St
 & 
STA_PROTECT
è 
RES_WRPRT
;

110 if(
	`HCD_IsDeviûCÚÃùed
(&
USB_OTG_CÜe
))

114 
¡©us
 = 
	`USBH_MSC_Wr™e10
(&
USB_OTG_CÜe
,(
BYTE
*)
buff
,
£ùÜ
,512);

115 
	`USBH_MSC_HªdËBOTXãr
(&
USB_OTG_CÜe
, &
USB_Ho¡
);

117 if(!
	`HCD_IsDeviûCÚÃùed
(&
USB_OTG_CÜe
))

119  
RES_ERROR
;

123 
¡©us
 =ğ
USBH_MSC_BUSY
 );

127 if(
¡©us
 =ğ
USBH_MSC_OK
)

128  
RES_OK
;

129  
RES_ERROR
;

130 
	}
}

139 #ià
_USE_IOCTL
 != 0

140 
DRESULT
 
	$disk_ioùl
 (

141 
BYTE
 
drv
,

142 
BYTE
 
ù¾
,

143 *
buff


146 
DRESULT
 
»s
 = 
RES_OK
;

148 ià(
drv
è 
RES_PARERR
;

150 
»s
 = 
RES_ERROR
;

152 ià(
St
 & 
STA_NOINIT
è 
RES_NOTRDY
;

154 
ù¾
) {

155 
CTRL_SYNC
 :

157 
»s
 = 
RES_OK
;

160 
GET_SECTOR_COUNT
 :

162 *(
DWORD
*)
buff
 = (DWORDè
USBH_MSC_P¬am
.
MSC­ac™y
;

163 
»s
 = 
RES_OK
;

166 
GET_SECTOR_SIZE
 :

167 *(
WORD
*)
buff
 = 512;

168 
»s
 = 
RES_OK
;

171 
GET_BLOCK_SIZE
 :

173 *(
DWORD
*)
buff
 = 512;

179 
»s
 = 
RES_PARERR
;

184  
»s
;

185 
	}
}

	@libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_scsi.c

23 
	~"usbh_msc_cÜe.h
"

24 
	~"usbh_msc_scsi.h
"

25 
	~"usbh_msc_bÙ.h
"

26 
	~"usbh_iÜeq.h
"

27 
	~"usbh_def.h
"

52 
MassStÜageP¬am‘”_Ty³Def
 
	gUSBH_MSC_P¬am
;

76 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


77 #ià
defšed
 ( 
__ICCARM__
 )

78 #´agm¨
d©a_®ignm’t
=4

81 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBH_D©aInBufãr
[512] 
	g__ALIGN_END
 ;

83 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


84 #ià
defšed
 ( 
__ICCARM__
 )

85 #´agm¨
d©a_®ignm’t
=4

88 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBH_D©aOutBufãr
[512] 
	g__ALIGN_END
 ;

125 
ušt8_t
 
	$USBH_MSC_Te¡Un™R—dy
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

127 
ušt8_t
 
šdex
;

128 
USBH_MSC_Stus_Ty³Def
 
¡©us
 = 
USBH_MSC_BUSY
;

130 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

132 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
)

134 
CMD_SEND_STATE
:

136 
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 = 0;

137 
USBH_MSC_CBWD©a
.
f›ld
.
CBWFÏgs
 = 
USB_EP_DIR_OUT
;

138 
USBH_MSC_CBWD©a
.
f›ld
.
CBWL’gth
 = 
CBW_LENGTH_TEST_UNIT_READY
;

139 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
 = 
USBH_MSC_CSWD©a
.
CSWA¼ay
;

140 
USBH_MSC_BOTXãrP¬am
.
D©aL’gth
 = 
USBH_MSC_CSW_MAX_LENGTH
;

141 
USBH_MSC_BOTXãrP¬am
.
MSCS‹Cu¼’t
 = 
USBH_MSC_TEST_UNIT_READY
;

143 
šdex
 = 
CBW_CB_LENGTH
; index != 0; index--)

145 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[
šdex
] = 0x00;

148 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[0] = 
OPCODE_TEST_UNIT_READY
;

149 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_SEND_CBW
;

152 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_USB_TRANSFERS
;

153 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_BUSY
;

154 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_WAIT_STATUS
;

156 
¡©us
 = 
USBH_MSC_BUSY
;

159 
CMD_WAIT_STATUS
:

160 if(
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_OK
)

163 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

165 
¡©us
 = 
USBH_MSC_OK
;

167 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_FAIL
 )

170 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

171 
¡©us
 = 
USBH_MSC_FAIL
;

174 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_PHASE_ERROR
 )

177 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

178 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

186  
¡©us
;

187 
	}
}

197 
ušt8_t
 
	$USBH_MSC_R—dC­ac™y10
(
USB_OTG_CORE_HANDLE
 *
pdev
)

199 
ušt8_t
 
šdex
;

200 
USBH_MSC_Stus_Ty³Def
 
¡©us
 = 
USBH_MSC_BUSY
;

202 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

204 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
)

206 
CMD_SEND_STATE
:

208 
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 = 
XFER_LEN_READ_CAPACITY10
;

209 
USBH_MSC_CBWD©a
.
f›ld
.
CBWFÏgs
 = 
USB_EP_DIR_IN
;

210 
USBH_MSC_CBWD©a
.
f›ld
.
CBWL’gth
 = 
CBW_LENGTH
;

212 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
 = 
USBH_D©aInBufãr
;

213 
USBH_MSC_BOTXãrP¬am
.
MSCS‹Cu¼’t
 = 
USBH_MSC_READ_CAPACITY10
;

215 
šdex
 = 
CBW_CB_LENGTH
; index != 0; index--)

217 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[
šdex
] = 0x00;

220 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[0] = 
OPCODE_READ_CAPACITY10
;

221 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_SEND_CBW
;

225 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_USB_TRANSFERS
;

226 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_BUSY
;

227 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_WAIT_STATUS
;

229 
¡©us
 = 
USBH_MSC_BUSY
;

232 
CMD_WAIT_STATUS
:

233 if(
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_OK
)

236 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSC­ac™y
 )[3]èğ
USBH_D©aInBufãr
[0];

237 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSC­ac™y
 )[2]èğ
USBH_D©aInBufãr
[1];

238 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSC­ac™y
 )[1]èğ
USBH_D©aInBufãr
[2];

239 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSC­ac™y
 )[0]èğ
USBH_D©aInBufãr
[3];

242 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSPageL’gth
 )[1]èğ
USBH_D©aInBufãr
[6];

243 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSPageL’gth
 )[0]èğ
USBH_D©aInBufãr
[7];

246 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

247 
¡©us
 = 
USBH_MSC_OK
;

249 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_FAIL
 )

252 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

253 
¡©us
 = 
USBH_MSC_FAIL
;

255 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_PHASE_ERROR
 )

258 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

259 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

272  
¡©us
;

273 
	}
}

283 
ušt8_t
 
	$USBH_MSC_ModeS’£6
(
USB_OTG_CORE_HANDLE
 *
pdev
)

285 
ušt8_t
 
šdex
;

286 
USBH_MSC_Stus_Ty³Def
 
¡©us
 = 
USBH_MSC_BUSY
;

288 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

290 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
)

292 
CMD_SEND_STATE
:

294 
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 = 
XFER_LEN_MODE_SENSE6
;

295 
USBH_MSC_CBWD©a
.
f›ld
.
CBWFÏgs
 = 
USB_EP_DIR_IN
;

296 
USBH_MSC_CBWD©a
.
f›ld
.
CBWL’gth
 = 
CBW_LENGTH
;

298 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
 = 
USBH_D©aInBufãr
;

299 
USBH_MSC_BOTXãrP¬am
.
MSCS‹Cu¼’t
 = 
USBH_MSC_MODE_SENSE6
;

301 
šdex
 = 
CBW_CB_LENGTH
; index != 0; index--)

303 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[
šdex
] = 0x00;

306 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[0] = 
OPCODE_MODE_SENSE6
;

307 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[2] = 
MODE_SENSE_PAGE_CONTROL_FIELD
 | \

308 
MODE_SENSE_PAGE_CODE
;

310 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[4] = 
XFER_LEN_MODE_SENSE6
;

312 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_SEND_CBW
;

316 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_USB_TRANSFERS
;

317 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_BUSY
;

318 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_WAIT_STATUS
;

320 
¡©us
 = 
USBH_MSC_BUSY
;

323 
CMD_WAIT_STATUS
:

324 if(
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_OK
)

329 iàĞ
USBH_D©aInBufãr
[2] & 
MASK_MODE_SENSE_WRITE_PROTECT
)

331 
USBH_MSC_P¬am
.
MSWr™ePrÙeù
 = 
DISK_WRITE_PROTECTED
;

335 
USBH_MSC_P¬am
.
MSWr™ePrÙeù
 = 0;

339 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

340 
¡©us
 = 
USBH_MSC_OK
;

342 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_FAIL
 )

345 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

346 
¡©us
 = 
USBH_MSC_FAIL
;

348 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_PHASE_ERROR
 )

351 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

352 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

365  
¡©us
;

366 
	}
}

375 
ušt8_t
 
	$USBH_MSC_Reque¡S’£
(
USB_OTG_CORE_HANDLE
 *
pdev
)

377 
USBH_MSC_Stus_Ty³Def
 
¡©us
 = 
USBH_MSC_BUSY
;

379 
ušt8_t
 
šdex
;

382 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

384 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
)

386 
CMD_SEND_STATE
:

389 
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 = \

390 
ALLOCATION_LENGTH_REQUEST_SENSE
;

391 
USBH_MSC_CBWD©a
.
f›ld
.
CBWFÏgs
 = 
USB_EP_DIR_IN
;

392 
USBH_MSC_CBWD©a
.
f›ld
.
CBWL’gth
 = 
CBW_LENGTH
;

394 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
 = 
USBH_D©aInBufãr
;

395 
USBH_MSC_BOTXãrP¬am
.
MSCS‹Bkp
 = USBH_MSC_BOTXãrP¬am.
MSCS‹Cu¼’t
;

396 
USBH_MSC_BOTXãrP¬am
.
MSCS‹Cu¼’t
 = 
USBH_MSC_REQUEST_SENSE
;

399 
šdex
 = 
CBW_CB_LENGTH
; index != 0; index--)

401 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[
šdex
] = 0x00;

404 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[0] = 
OPCODE_REQUEST_SENSE
;

405 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[1] = 
DESC_REQUEST_SENSE
;

406 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[4] = 
ALLOCATION_LENGTH_REQUEST_SENSE
;

408 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_SEND_CBW
;

411 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_USB_TRANSFERS
;

412 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_BUSY
;

413 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_WAIT_STATUS
;

415 
¡©us
 = 
USBH_MSC_BUSY
;

419 
CMD_WAIT_STATUS
:

421 if(
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_OK
)

424 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSS’£Key
 )[3]èğ
USBH_D©aInBufãr
[0];

425 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSS’£Key
 )[2]èğ
USBH_D©aInBufãr
[1];

426 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSS’£Key
 )[1]èğ
USBH_D©aInBufãr
[2];

427 (((
ušt8_t
*)&
USBH_MSC_P¬am
.
MSS’£Key
 )[0]èğ
USBH_D©aInBufãr
[3];

430 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

431 
¡©us
 = 
USBH_MSC_OK
;

433 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_FAIL
 )

436 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

437 
¡©us
 = 
USBH_MSC_FAIL
;

440 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_PHASE_ERROR
 )

443 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

444 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

458  
¡©us
;

459 
	}
}

471 
ušt8_t
 
	$USBH_MSC_Wr™e10
(
USB_OTG_CORE_HANDLE
 *
pdev
,

472 
ušt8_t
 *
d©aBufãr
,

473 
ušt32_t
 
add»ss
,

474 
ušt32_t
 
nbOfby‹s
)

476 
ušt8_t
 
šdex
;

477 
USBH_MSC_Stus_Ty³Def
 
¡©us
 = 
USBH_MSC_BUSY
;

478 
ušt16_t
 
nbOfPages
;

480 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

482 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
)

484 
CMD_SEND_STATE
:

485 
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 = 
nbOfby‹s
;

486 
USBH_MSC_CBWD©a
.
f›ld
.
CBWFÏgs
 = 
USB_EP_DIR_OUT
;

487 
USBH_MSC_CBWD©a
.
f›ld
.
CBWL’gth
 = 
CBW_LENGTH
;

488 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
 = 
d©aBufãr
;

491 
šdex
 = 
CBW_CB_LENGTH
; index != 0; index--)

493 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[
šdex
] = 0x00;

496 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[0] = 
OPCODE_WRITE10
;

499 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[2] = (((
ušt8_t
*)&
add»ss
)[3]) ;

500 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[3] = (((
ušt8_t
*)&
add»ss
)[2]);

501 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[4] = (((
ušt8_t
*)&
add»ss
)[1]);

502 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[5] = (((
ušt8_t
*)&
add»ss
)[0]);

505 
nbOfPages
 = 
nbOfby‹s
/ 
USBH_MSC_PAGE_LENGTH
;

508 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[7] = (((
ušt8_t
 *)&
nbOfPages
)[1]) ;

509 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[8] = (((
ušt8_t
 *)&
nbOfPages
)[0]) ;

511 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_SEND_CBW
;

514 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_USB_TRANSFERS
;

515 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_BUSY
;

516 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_WAIT_STATUS
;

518 
¡©us
 = 
USBH_MSC_BUSY
;

522 
CMD_WAIT_STATUS
:

523 if(
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_OK
)

526 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

527 
¡©us
 = 
USBH_MSC_OK
;

529 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_FAIL
 )

532 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

535 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_PHASE_ERROR
 )

538 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

539 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

547  
¡©us
;

548 
	}
}

559 
ušt8_t
 
	$USBH_MSC_R—d10
(
USB_OTG_CORE_HANDLE
 *
pdev
,

560 
ušt8_t
 *
d©aBufãr
,

561 
ušt32_t
 
add»ss
,

562 
ušt32_t
 
nbOfby‹s
)

564 
ušt8_t
 
šdex
;

565 
USBH_MSC_Stus_Ty³Def
 
¡©us
 = 
USBH_MSC_BUSY
;

566 
ušt16_t
 
nbOfPages
;

567 
¡©us
 = 
USBH_MSC_BUSY
;

569 if(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

571 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
)

573 
CMD_SEND_STATE
:

575 
USBH_MSC_CBWD©a
.
f›ld
.
CBWT¿nsãrL’gth
 = 
nbOfby‹s
;

576 
USBH_MSC_CBWD©a
.
f›ld
.
CBWFÏgs
 = 
USB_EP_DIR_IN
;

577 
USBH_MSC_CBWD©a
.
f›ld
.
CBWL’gth
 = 
CBW_LENGTH
;

579 
USBH_MSC_BOTXãrP¬am
.
pRxTxBuff
 = 
d©aBufãr
;

581 
šdex
 = 
CBW_CB_LENGTH
; index != 0; index--)

583 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[
šdex
] = 0x00;

586 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[0] = 
OPCODE_READ10
;

590 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[2] = (((
ušt8_t
*)&
add»ss
)[3]);

591 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[3] = (((
ušt8_t
*)&
add»ss
)[2]);

592 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[4] = (((
ušt8_t
*)&
add»ss
)[1]);

593 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[5] = (((
ušt8_t
*)&
add»ss
)[0]);

596 
nbOfPages
 = 
nbOfby‹s
/ 
USBH_MSC_PAGE_LENGTH
;

599 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[7] = (((
ušt8_t
 *)&
nbOfPages
)[1]) ;

600 
USBH_MSC_CBWD©a
.
f›ld
.
CBWCB
[8] = (((
ušt8_t
 *)&
nbOfPages
)[0]) ;

603 
USBH_MSC_BOTXãrP¬am
.
BOTS‹
 = 
USBH_MSC_SEND_CBW
;

606 
USBH_MSC_BOTXãrP¬am
.
MSCS‹
 = 
USBH_MSC_BOT_USB_TRANSFERS
;

607 
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 = 
USBH_MSC_BUSY
;

608 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_WAIT_STATUS
;

610 
¡©us
 = 
USBH_MSC_BUSY
;

614 
CMD_WAIT_STATUS
:

616 if((
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_OK
) && \

617 (
	`HCD_IsDeviûCÚÃùed
(
pdev
)))

620 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

621 
¡©us
 = 
USBH_MSC_OK
;

623 ià(Ğ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_FAIL
 ) && \

624 (
	`HCD_IsDeviûCÚÃùed
(
pdev
)))

627 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

630 iàĞ
USBH_MSC_BOTXãrP¬am
.
BOTXãrStus
 =ğ
USBH_MSC_PHASE_ERROR
 )

633 
USBH_MSC_BOTXãrP¬am
.
CmdS‹Machše
 = 
CMD_SEND_STATE
;

634 
¡©us
 = 
USBH_MSC_PHASE_ERROR
;

647  
¡©us
;

648 
	}
}

	@libstm/STM32_USB_HOST_Library/Core/inc/usbh_conf_template.h

23 #iâdeà
__USBH_CONF__H__


24 
	#__USBH_CONF__H__


	)

40 
	#USBH_MAX_NUM_ENDPOINTS
 2

	)

41 
	#USBH_MAX_NUM_INTERFACES
 2

	)

42 #ifdeà
USE_USB_OTG_FS


43 
	#USBH_MSC_MPS_SIZE
 0x40

	)

45 
	#USBH_MSC_MPS_SIZE
 0x200

	)

	@libstm/STM32_USB_HOST_Library/Core/inc/usbh_core.h

23 #iâdeà
__USBH_CORE_H


24 
	#__USBH_CORE_H


	)

27 
	~"usb_hcd.h
"

28 
	~"usbh_def.h
"

29 
	~"usbh_cÚf.h
"

49 
	#MSC_CLASS
 0x08

	)

50 
	#HID_CLASS
 0x03

	)

51 
	#MSC_PROTOCOL
 0x50

	)

52 
	#CBI_PROTOCOL
 0x01

	)

55 
	#USBH_MAX_ERROR_COUNT
 2

	)

56 
	#USBH_DEVICE_ADDRESS_DEFAULT
 0

	)

57 
	#USBH_DEVICE_ADDRESS
 1

	)

70 
	mUSBH_OK
 = 0,

71 
	mUSBH_BUSY
,

72 
	mUSBH_FAIL
,

73 
	mUSBH_NOT_SUPPORTED
,

74 
	mUSBH_UNRECOVERED_ERROR
,

75 
	mUSBH_ERROR_SPEED_UNKNOWN
,

76 
	mUSBH_APPLY_DEINIT


77 }
	tUSBH_Stus
;

81 
	mHOST_IDLE
 =0,

82 
	mHOST_ISSUE_CORE_RESET
,

83 
	mHOST_DEV_ATTACHED
,

84 
	mHOST_DEV_DISCONNECTED
,

85 
	mHOST_ISSUE_RESET
,

86 
	mHOST_DETECT_DEVICE_SPEED
,

87 
	mHOST_ENUMERATION
,

88 
	mHOST_CLASS_REQUEST
,

89 
	mHOST_CLASS
,

90 
	mHOST_CTRL_XFER
,

91 
	mHOST_USR_INPUT
,

92 
	mHOST_SUSPENDED
,

93 
	mHOST_ERROR_STATE


94 }
	tHOST_S‹
;

98 
	mENUM_IDLE
 = 0,

99 
	mENUM_GET_FULL_DEV_DESC
,

100 
	mENUM_SET_ADDR
,

101 
	mENUM_GET_CFG_DESC
,

102 
	mENUM_GET_FULL_CFG_DESC
,

103 
	mENUM_GET_MFC_STRING_DESC
,

104 
	mENUM_GET_PRODUCT_STRING_DESC
,

105 
	mENUM_GET_SERIALNUM_STRING_DESC
,

106 
	mENUM_SET_CONFIGURATION
,

107 
	mENUM_DEV_CONFIGURED


108 } 
	tENUM_S‹
;

114 
	mCTRL_IDLE
 =0,

115 
	mCTRL_SETUP
,

116 
	mCTRL_SETUP_WAIT
,

117 
	mCTRL_DATA_IN
,

118 
	mCTRL_DATA_IN_WAIT
,

119 
	mCTRL_DATA_OUT
,

120 
	mCTRL_DATA_OUT_WAIT
,

121 
	mCTRL_STATUS_IN
,

122 
	mCTRL_STATUS_IN_WAIT
,

123 
	mCTRL_STATUS_OUT
,

124 
	mCTRL_STATUS_OUT_WAIT
,

125 
	mCTRL_ERROR


127 
	tCTRL_S‹
;

130 
	mUSBH_USR_NO_RESP
 = 0,

131 
	mUSBH_USR_RESP_OK
 = 1,

133 
	tUSBH_USR_Stus
;

137 
	mCMD_IDLE
 =0,

138 
	mCMD_SEND
,

139 
	mCMD_WAIT


140 } 
	tCMD_S‹
;

144 
	s_CŒl


146 
ušt8_t
 
	mhc_num_š
;

147 
ušt8_t
 
	mhc_num_out
;

148 
ušt8_t
 
	m•0size
;

149 
ušt8_t
 *
	mbuff
;

150 
ušt16_t
 
	mËngth
;

151 
ušt8_t
 
	m”rÜcouÁ
;

152 
ušt16_t
 
	mtim”
;

153 
CTRL_STATUS
 
	m¡©us
;

154 
USB_S‘up_Ty³Def
 
	m£tup
;

155 
CTRL_S‹
 
	m¡©e
;

157 } 
	tUSBH_CŒl_Ty³Def
;

161 
	s_DeviûPrİ


164 
ušt8_t
 
	madd»ss
;

165 
ušt8_t
 
	m¥“d
;

166 
USBH_DevDesc_Ty³Def
 
	mDev_Desc
;

167 
USBH_CfgDesc_Ty³Def
 
	mCfg_Desc
;

168 
USBH_IÁ”çûDesc_Ty³Def
 
	mItf_Desc
[
USBH_MAX_NUM_INTERFACES
];

169 
USBH_EpDesc_Ty³Def
 
	mEp_Desc
[
USBH_MAX_NUM_INTERFACES
][
USBH_MAX_NUM_ENDPOINTS
];

170 
USBH_HIDDesc_Ty³Def
 
	mHID_Desc
;

172 }
	tUSBH_Deviû_Ty³Def
;

174 
	s_USBH_CÏss_cb


176 
USBH_Stus
 (*
In™
)\

177 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho¡
);

178 (*
	mDeIn™
)\

179 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho¡
);

180 
USBH_Stus
 (*
Reque¡s
)\

181 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho¡
);

182 
USBH_Stus
 (*
Machše
)\

183 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho¡
);

185 } 
	tUSBH_CÏss_cb_Ty³Def
;

188 
	s_USBH_USR_PROP


190 (*
	mIn™
)();

191 (*
	mDeIn™
)();

192 (*
	mDeviûA‰ached
)();

193 (*
	mRe£tDeviû
)();

194 (*
	mDeviûDiscÚÃùed
)();

195 (*
	mOv”Cu¼’tD‘eùed
)();

196 (*
	mDeviûS³edD‘eùed
)(
ušt8_t
 
	mDeviûS³ed
);

197 (*
	mDeviûDescAvaabË
)(*);

198 (*
	mDeviûAdd»ssAssigÃd
)();

199 (*
	mCÚfigu¿tiÚDescAvaabË
)(
	mUSBH_CfgDesc_Ty³Def
 *,

200 
	mUSBH_IÁ”çûDesc_Ty³Def
 *,

201 
	mUSBH_EpDesc_Ty³Def
 *);

203 (*
	mMªuçùu»rSŒšg
)(*);

204 (*
	mProduùSŒšg
)(*);

205 (*
	mS”ŸlNumSŒšg
)(*);

206 (*
	mEnum”©iÚDÚe
)();

207 
USBH_USR_Stus
 (*
U£rIÅut
)();

208 (*
	mUSBH_USR_MSC_AµliÿtiÚ
) ();

209 (*
	mUSBH_USR_DeviûNÙSuµÜ‹d
)();

210 (*
	mUÄecov”edE¼Ü
)();

213 
	tUSBH_U¤_cb_Ty³Def
;

215 
	s_Ho¡_Ty³Def


217 
HOST_S‹
 
	mgS‹
;

218 
HOST_S‹
 
	mgS‹Bkp
;

219 
ENUM_S‹
 
	mEnumS‹
;

220 
CMD_S‹
 
	mReque¡S‹
;

221 
USBH_CŒl_Ty³Def
 
	mCÚŒŞ
;

223 
USBH_Deviû_Ty³Def
 
	mdeviû_´İ
;

225 
USBH_CÏss_cb_Ty³Def
 *
	mşass_cb
;

226 
USBH_U¤_cb_Ty³Def
 *
	mu¤_cb
;

229 } 
	tUSBH_HOST
, *
	tpUSBH_HOST
;

256 
USBH_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
,

257 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
,

258 
USBH_HOST
 *
pho¡
,

259 
USBH_CÏss_cb_Ty³Def
 *
şass_cb
,

260 
USBH_U¤_cb_Ty³Def
 *
u¤_cb
);

262 
USBH_Stus
 
USBH_DeIn™
(
USB_OTG_CORE_HANDLE
 *
pdev
,

263 
USBH_HOST
 *
pho¡
);

264 
USBH_Proûss
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

265 
USBH_HOST
 *
pho¡
);

266 
USBH_E¼ÜHªdË
(
USBH_HOST
 *
pho¡
,

267 
USBH_Stus
 
”rTy³
);

	@libstm/STM32_USB_HOST_Library/Core/inc/usbh_def.h

34 #iâdeà 
USBH_DEF_H


35 
	#USBH_DEF_H


	)

37 #iâdeà
USBH_NULL


38 
	#USBH_NULL
 ((*)0)

	)

41 #iâdeà
FALSE


42 
	#FALSE
 0

	)

45 #iâdeà
TRUE


46 
	#TRUE
 1

	)

50 
	#V®B™
(
VAR
,
POS
è(VAR & (1 << POS))

	)

51 
	#S‘B™
(
VAR
,
POS
è(VAR |ğ(1 << POS))

	)

52 
	#CÌB™
(
VAR
,
POS
è(VAR &ğ((1 << POS)^255))

	)

54 
	#LE16
(
addr
è(((
u16
)(*((
u8
 *)(addr))))\

55 + (((
u16
)(*(((
u8
 *)(
addr
)è+ 1))è<< 8))

	)

57 
	#USB_LEN_DESC_HDR
 0x02

	)

58 
	#USB_LEN_DEV_DESC
 0x12

	)

59 
	#USB_LEN_CFG_DESC
 0x09

	)

60 
	#USB_LEN_IF_DESC
 0x09

	)

61 
	#USB_LEN_EP_DESC
 0x07

	)

62 
	#USB_LEN_OTG_DESC
 0x03

	)

63 
	#USB_LEN_SETUP_PKT
 0x08

	)

66 
	#USB_REQ_DIR_MASK
 0x80

	)

67 
	#USB_H2D
 0x00

	)

68 
	#USB_D2H
 0x80

	)

71 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

72 
	#USB_REQ_TYPE_CLASS
 0x20

	)

73 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

74 
	#USB_REQ_TYPE_RESERVED
 0x60

	)

77 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

78 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

79 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

80 
	#USB_REQ_RECIPIENT_OTHER
 0x03

	)

84 
	#USB_REQ_GET_STATUS
 0x00

	)

85 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

86 
	#USB_REQ_SET_FEATURE
 0x03

	)

87 
	#USB_REQ_SET_ADDRESS
 0x05

	)

88 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

89 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

90 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

91 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

92 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

93 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

94 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

97 
	#USB_DESC_TYPE_DEVICE
 1

	)

98 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

99 
	#USB_DESC_TYPE_STRING
 3

	)

100 
	#USB_DESC_TYPE_INTERFACE
 4

	)

101 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

102 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

103 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

104 
	#USB_DESC_TYPE_INTERFACE_POWER
 8

	)

105 
	#USB_DESC_TYPE_HID
 0x21

	)

106 
	#USB_DESC_TYPE_HID_REPORT
 0x22

	)

109 
	#USB_DEVICE_DESC_SIZE
 18

	)

110 
	#USB_CONFIGURATION_DESC_SIZE
 9

	)

111 
	#USB_HID_DESC_SIZE
 9

	)

112 
	#USB_INTERFACE_DESC_SIZE
 9

	)

113 
	#USB_ENDPOINT_DESC_SIZE
 7

	)

117 
	#USB_DESC_DEVICE
 ((
USB_DESC_TYPE_DEVICE
 << 8è& 0xFF00)

	)

118 
	#USB_DESC_CONFIGURATION
 ((
USB_DESC_TYPE_CONFIGURATION
 << 8è& 0xFF00)

	)

119 
	#USB_DESC_STRING
 ((
USB_DESC_TYPE_STRING
 << 8è& 0xFF00)

	)

120 
	#USB_DESC_INTERFACE
 ((
USB_DESC_TYPE_INTERFACE
 << 8è& 0xFF00)

	)

121 
	#USB_DESC_ENDPOINT
 ((
USB_DESC_TYPE_INTERFACE
 << 8è& 0xFF00)

	)

122 
	#USB_DESC_DEVICE_QUALIFIER
 ((
USB_DESC_TYPE_DEVICE_QUALIFIER
 << 8è& 0xFF00)

	)

123 
	#USB_DESC_OTHER_SPEED_CONFIGURATION
 ((
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 << 8è& 0xFF00)

	)

124 
	#USB_DESC_INTERFACE_POWER
 ((
USB_DESC_TYPE_INTERFACE_POWER
 << 8è& 0xFF00)

	)

125 
	#USB_DESC_HID_REPORT
 ((
USB_DESC_TYPE_HID_REPORT
 << 8è& 0xFF00)

	)

126 
	#USB_DESC_HID
 ((
USB_DESC_TYPE_HID
 << 8è& 0xFF00)

	)

129 
	#USB_EP_TYPE_CTRL
 0x00

	)

130 
	#USB_EP_TYPE_ISOC
 0x01

	)

131 
	#USB_EP_TYPE_BULK
 0x02

	)

132 
	#USB_EP_TYPE_INTR
 0x03

	)

134 
	#USB_EP_DIR_OUT
 0x00

	)

135 
	#USB_EP_DIR_IN
 0x80

	)

136 
	#USB_EP_DIR_MSK
 0x80

	)

139 
	#USB_MSC_CLASS
 0x08

	)

140 
	#USB_HID_CLASS
 0x03

	)

143 
	#HID_BOOT_CODE
 0x01

	)

144 
	#HID_KEYBRD_BOOT_CODE
 0x01

	)

145 
	#HID_MOUSE_BOOT_CODE
 0x02

	)

149 
	#DATA_STAGE_TIMEOUT
 5000

	)

150 
	#NODATA_STAGE_TIMEOUT
 50

	)

157 
	#USBH_CONFIGURATION_DESCRIPTOR_SIZE
 (
USB_CONFIGURATION_DESC_SIZE
 \

158 + 
USB_INTERFACE_DESC_SIZE
\

159 + (
USBH_MAX_NUM_ENDPOINTS
 * 
USB_ENDPOINT_DESC_SIZE
))

	)

162 
	#CONFIG_DESC_wTOTAL_LENGTH
 (
CÚfigu¿tiÚDesütÜD©a
.
CÚfigDescf›ld
.\

163 
CÚfigu¿tiÚDesütÜ
.
wTÙ®L’gth
)

	)

169 
ušt16_t
 
	mw
;

170 
	sBW


172 
ušt8_t
 
	mmsb
;

173 
ušt8_t
 
	mlsb
;

175 
	mbw
;

177 
	tušt16_t_ušt8_t
;

180 
	u_USB_S‘up


182 
ušt8_t
 
	md8
[8];

184 
	s_S‘upPkt_SŒuc


186 
ušt8_t
 
	mbmReque¡Ty³
;

187 
ušt8_t
 
	mbReque¡
;

188 
ušt16_t_ušt8_t
 
	mwV®ue
;

189 
ušt16_t_ušt8_t
 
	mwIndex
;

190 
ušt16_t_ušt8_t
 
	mwL’gth
;

191 } 
	mb
;

193 
	tUSB_S‘up_Ty³Def
;

195 
	s_DescH—d”


197 
ušt8_t
 
	mbL’gth
;

198 
ušt8_t
 
	mbDesütÜTy³
;

200 
	tUSBH_DescH—d”_t
;

202 
	s_DeviûDesütÜ


204 
ušt8_t
 
	mbL’gth
;

205 
ušt8_t
 
	mbDesütÜTy³
;

206 
ušt16_t
 
	mbcdUSB
;

207 
ušt8_t
 
	mbDeviûCÏss
;

208 
ušt8_t
 
	mbDeviûSubCÏss
;

209 
ušt8_t
 
	mbDeviûPrÙocŞ
;

213 
ušt8_t
 
	mbMaxPack‘Size
;

214 
ušt16_t
 
	midV’dÜ
;

215 
ušt16_t
 
	midProduù
;

216 
ušt16_t
 
	mbcdDeviû
;

217 
ušt8_t
 
	miMªuçùu»r
;

218 
ušt8_t
 
	miProduù
;

219 
ušt8_t
 
	miS”ŸlNumb”
;

220 
ušt8_t
 
	mbNumCÚfigu¿tiÚs
;

222 
	tUSBH_DevDesc_Ty³Def
;

225 
	s_CÚfigu¿tiÚDesütÜ


227 
ušt8_t
 
	mbL’gth
;

228 
ušt8_t
 
	mbDesütÜTy³
;

229 
ušt16_t
 
	mwTÙ®L’gth
;

230 
ušt8_t
 
	mbNumIÁ”çûs
;

231 
ušt8_t
 
	mbCÚfigu¿tiÚV®ue
;

232 
ušt8_t
 
	miCÚfigu¿tiÚ
;

233 
ušt8_t
 
	mbmA‰ribu‹s
;

234 
ušt8_t
 
	mbMaxPow”
;

236 
	tUSBH_CfgDesc_Ty³Def
;

239 
	s_HIDDesütÜ


241 
ušt8_t
 
	mbL’gth
;

242 
ušt8_t
 
	mbDesütÜTy³
;

243 
ušt16_t
 
	mbcdHID
;

244 
ušt8_t
 
	mbCouÁryCode
;

245 
ušt8_t
 
	mbNumDesütÜs
;

246 
ušt8_t
 
	mbR•ÜtDesütÜTy³
;

247 
ušt16_t
 
	mwI‹mL’gth
;

249 
	tUSBH_HIDDesc_Ty³Def
;

252 
	s_IÁ”çûDesütÜ


254 
ušt8_t
 
	mbL’gth
;

255 
ušt8_t
 
	mbDesütÜTy³
;

256 
ušt8_t
 
	mbIÁ”çûNumb”
;

257 
ušt8_t
 
	mbAÉ”Ç‹S‘tšg
;

258 
ušt8_t
 
	mbNumEndpošts
;

259 
ušt8_t
 
	mbIÁ”çûCÏss
;

260 
ušt8_t
 
	mbIÁ”çûSubCÏss
;

261 
ušt8_t
 
	mbIÁ”çûPrÙocŞ
;

262 
ušt8_t
 
	miIÁ”çû
;

265 
	tUSBH_IÁ”çûDesc_Ty³Def
;

268 
	s_EndpoštDesütÜ


270 
ušt8_t
 
	mbL’gth
;

271 
ušt8_t
 
	mbDesütÜTy³
;

272 
ušt8_t
 
	mbEndpoštAdd»ss
;

273 
ušt8_t
 
	mbmA‰ribu‹s
;

274 
ušt16_t
 
	mwMaxPack‘Size
;

275 
ušt8_t
 
	mbIÁ”v®
;

277 
	tUSBH_EpDesc_Ty³Def
;

	@libstm/STM32_USB_HOST_Library/Core/inc/usbh_hcs.h

23 #iâdeà
__USBH_HCS_H


24 
	#__USBH_HCS_H


	)

27 
	~"usbh_cÜe.h
"

47 
	#HC_MAX
 8

	)

49 
	#HC_OK
 0x0000

	)

50 
	#HC_USED
 0x8000

	)

51 
	#HC_ERROR
 0xFFFF

	)

52 
	#HC_USED_MASK
 0x7FFF

	)

83 
ušt8_t
 
USBH_AÎoc_ChªÃl
(
USB_OTG_CORE_HANDLE
 *
pdev
, ušt8_ˆ
•_addr
);

85 
ušt8_t
 
USBH_F»e_ChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
, ušt8_ˆ
idx
);

87 
ušt8_t
 
USBH_DeAÎoÿ‹_AÎChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

89 
ušt8_t
 
USBH_O³n_ChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

90 
ušt8_t
 
ch_num
,

91 
ušt8_t
 
dev_add»ss
,

92 
ušt8_t
 
¥“d
,

93 
ušt8_t
 
•_ty³
,

94 
ušt16_t
 
mps
);

96 
ušt8_t
 
USBH_Modify_ChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

97 
ušt8_t
 
hc_num
,

98 
ušt8_t
 
dev_add»ss
,

99 
ušt8_t
 
¥“d
,

100 
ušt8_t
 
•_ty³
,

101 
ušt16_t
 
mps
);

	@libstm/STM32_USB_HOST_Library/Core/inc/usbh_ioreq.h

23 #iâdeà
__USBH_IOREQ_H


24 
	#__USBH_IOREQ_H


	)

27 
	~"usb_cÚf.h
"

28 
	~"usbh_cÜe.h
"

29 
	~"usbh_def.h
"

49 
	#USBH_SETUP_PKT_SIZE
 8

	)

50 
	#USBH_EP0_EP_NUM
 0

	)

51 
	#USBH_MAX_PACKET_SIZE
 0x40

	)

82 
USBH_Stus
 
USBH_CS’dS‘up
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

83 
ušt8_t
 *
buff
,

84 
ušt8_t
 
hc_num
);

86 
USBH_Stus
 
USBH_CS’dD©a
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

87 
ušt8_t
 *
buff
,

88 
ušt8_t
 
Ëngth
,

89 
ušt8_t
 
hc_num
);

91 
USBH_Stus
 
USBH_CReûiveD©a
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

92 
ušt8_t
 *
buff
,

93 
ušt8_t
 
Ëngth
,

94 
ušt8_t
 
hc_num
);

96 
USBH_Stus
 
USBH_BulkReûiveD©a
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

97 
ušt8_t
 *
buff
,

98 
ušt16_t
 
Ëngth
,

99 
ušt8_t
 
hc_num
);

101 
USBH_Stus
 
USBH_BulkS’dD©a
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

102 
ušt8_t
 *
buff
,

103 
ušt16_t
 
Ëngth
,

104 
ušt8_t
 
hc_num
);

106 
USBH_Stus
 
USBH_IÁ”ru±ReûiveD©a
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

107 
ušt8_t
 *
buff
,

108 
ušt8_t
 
Ëngth
,

109 
ušt8_t
 
hc_num
);

111 
USBH_Stus
 
USBH_IÁ”ru±S’dD©a
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

112 
ušt8_t
 *
buff
,

113 
ušt8_t
 
Ëngth
,

114 
ušt8_t
 
hc_num
);

116 
USBH_Stus
 
USBH_CReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

117 
USBH_HOST
 *
pho¡
,

118 
ušt8_t
 *
buff
,

119 
ušt16_t
 
Ëngth
);

	@libstm/STM32_USB_HOST_Library/Core/inc/usbh_stdreq.h

23 #iâdeà
__USBH_STDREQ_H


24 
	#__USBH_STDREQ_H


	)

28 
	~"usb_cÚf.h
"

29 
	~"usb_hcd.h
"

30 
	~"usbh_cÜe.h
"

31 
	~"usbh_def.h
"

51 
	#FEATURE_SELECTOR_ENDPOINT
 0X00

	)

52 
	#FEATURE_SELECTOR_DEVICE
 0X01

	)

55 
	#INTERFACE_DESC_TYPE
 0x04

	)

56 
	#ENDPOINT_DESC_TYPE
 0x05

	)

57 
	#INTERFACE_DESC_SIZE
 0x09

	)

60 
	#USBH_HID_CLASS
 0x03

	)

92 
USBH_Stus
 
USBH_G‘DesütÜ
(
USB_OTG_CORE_HANDLE
 *
pdev
,

93 
USBH_HOST
 *
pho¡
,

94 
ušt8_t
 
»q_ty³
,

95 
ušt16_t
 
v®ue_idx
,

96 
ušt8_t
* 
buff
,

97 
ušt16_t
 
Ëngth
 );

99 
USBH_Stus
 
USBH_G‘_DevDesc
(
USB_OTG_CORE_HANDLE
 *
pdev
,

100 
USBH_HOST
 *
pho¡
,

101 
ušt8_t
 
Ëngth
);

103 
USBH_Stus
 
USBH_G‘_SŒšgDesc
(
USB_OTG_CORE_HANDLE
 *
pdev
,

104 
USBH_HOST
 *
pho¡
,

105 
ušt8_t
 
¡ršg_šdex
,

106 
ušt8_t
 *
buff
,

107 
ušt16_t
 
Ëngth
);

109 
USBH_Stus
 
USBH_S‘Cfg
(
USB_OTG_CORE_HANDLE
 *
pdev
,

110 
USBH_HOST
 *
pho¡
,

111 
ušt16_t
 
cÚfigu¿tiÚ_v®ue
);

113 
USBH_Stus
 
USBH_G‘_CfgDesc
(
USB_OTG_CORE_HANDLE
 *
pdev
,

114 
USBH_HOST
 *
pho¡
,

115 
ušt16_t
 
Ëngth
);

117 
USBH_Stus
 
USBH_S‘Add»ss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

118 
USBH_HOST
 *
pho¡
,

119 
ušt8_t
 
DeviûAdd»ss
);

121 
USBH_Stus
 
USBH_CÌF—tu»
(
USB_OTG_CORE_HANDLE
 *
pdev
,

122 
USBH_HOST
 *
pho¡
,

123 
ušt8_t
 
•_num
, ušt8_ˆ
hc_num
);

125 
USBH_Stus
 
USBH_Issue_CÌF—tu»
(
USB_OTG_CORE_HANDLE
 *
pdev
,

126 
USBH_HOST
 *
pho¡
,

127 
ušt8_t
 
•_num
);

	@libstm/STM32_USB_HOST_Library/Core/src/usbh_core.c

24 
	~"usbh_iÜeq.h
"

25 
	~"usb_b¥.h
"

26 
	~"usbh_hcs.h
"

27 
	~"usbh_¡d»q.h
"

28 
	~"usbh_cÜe.h
"

48 
USBH_DiscÚÃù
 (*
pdev
);

49 
USBH_CÚÃù
 (*
pdev
);

51 
USB_OTG_hPÜt_Ty³Def
 
	gUSBH_DeviûCÚnStus_cb
 =

53 
USBH_DiscÚÃù
,

54 
USBH_CÚÃù
,

92 
USBH_Stus
 
USBH_HªdËEnum
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
USBH_HOST
 *
pho¡
);

93 
USBH_Stus
 
USBH_HªdËCÚŒŞ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USBH_HOST
 *
pho¡
);

111 
	$USBH_CÚÃù
 (*
pdev
)

113 
USB_OTG_CORE_HANDLE
 *
µdev
 = 
pdev
;

114 
µdev
->
ho¡
.
pÜt_cb
->
CÚnStus
 = 1;

115 
µdev
->
ho¡
.
pÜt_cb
->
CÚnHªdËd
 = 0;

116 
	}
}

125 
	$USBH_DiscÚÃù
 (*
pdev
)

128 
USB_OTG_CORE_HANDLE
 *
µdev
 = 
pdev
;

131 
µdev
->
ho¡
.
pÜt_cb
->
DiscÚnStus
 = 1;

132 
µdev
->
ho¡
.
pÜt_cb
->
DiscÚnHªdËd
 = 0;

133 
	}
}

142 
	$USBH_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
,

143 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
,

144 
USBH_HOST
 *
pho¡
,

145 
USBH_CÏss_cb_Ty³Def
 *
şass_cb
,

146 
USBH_U¤_cb_Ty³Def
 *
u¤_cb
)

150 
	`USB_OTG_BSP_In™
(
pdev
);

153 
	`USB_OTG_BSP_CÚfigVBUS
(0);

157 
	`USBH_DeIn™
(
pdev
, 
pho¡
);

160 
pho¡
->
şass_cb
 = class_cb;

161 
pho¡
->
u¤_cb
 = usr_cb;

162 
pdev
->
ho¡
.
pÜt_cb
 = &
USBH_DeviûCÚnStus_cb
;

164 
pdev
->
ho¡
.
pÜt_cb
->
CÚnStus
 = 0;

165 
pdev
->
ho¡
.
pÜt_cb
->
DiscÚnStus
 = 0;

169 
	`HCD_In™
(
pdev
 , 
cÜeID
);

172 
pho¡
->
u¤_cb
->
	`In™
();

175 
	`USB_OTG_BSP_EÇbËIÁ”ru±
(
pdev
);

176 
	}
}

184 
USBH_Stus
 
	$USBH_DeIn™
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
USBH_HOST
 *
pho¡
)

188 
pho¡
->
gS‹
 = 
HOST_IDLE
;

189 
pho¡
->
gS‹Bkp
 = 
HOST_IDLE
;

190 
pho¡
->
EnumS‹
 = 
ENUM_IDLE
;

191 
pho¡
->
Reque¡S‹
 = 
CMD_SEND
;

193 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_SETUP
;

194 
pho¡
->
CÚŒŞ
.
•0size
 = 
USB_OTG_MAX_EP0_SIZE
;

196 
pho¡
->
deviû_´İ
.
add»ss
 = 
USBH_DEVICE_ADDRESS_DEFAULT
;

197 
pho¡
->
deviû_´İ
.
¥“d
 = 
HPRT0_PRTSPD_FULL_SPEED
;

199 
	`USBH_F»e_ChªÃl
 (
pdev
, 
pho¡
->
CÚŒŞ
.
hc_num_š
);

200 
	`USBH_F»e_ChªÃl
 (
pdev
, 
pho¡
->
CÚŒŞ
.
hc_num_out
);

201  
USBH_OK
;

202 
	}
}

210 
	$USBH_Proûss
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USBH_HOST
 *
pho¡
)

212 vŞ©
USBH_Stus
 
¡©us
 = 
USBH_FAIL
;

214 
pho¡
->
gS‹
)

216 
HOST_ISSUE_CORE_RESET
 :

218 iàĞ
	`HCD_Re£tPÜt
(
pdev
) == 0)

220 
pho¡
->
gS‹
 = 
HOST_IDLE
;

224 
HOST_IDLE
 :

226 ià(
	`HCD_IsDeviûCÚÃùed
(
pdev
))

229 
	`USBH_DeAÎoÿ‹_AÎChªÃl
(
pdev
);

230 
pho¡
->
gS‹
 = 
HOST_DEV_ATTACHED
;

234 
HOST_DEV_ATTACHED
 :

236 
pho¡
->
u¤_cb
->
	`DeviûA‰ached
();

237 
pdev
->
ho¡
.
pÜt_cb
->
DiscÚnStus
 = 0;

238 
pdev
->
ho¡
.
pÜt_cb
->
CÚnHªdËd
 = 1;

240 
pho¡
->
CÚŒŞ
.
hc_num_out
 = 
	`USBH_AÎoc_ChªÃl
(
pdev
, 0x00);

241 
pho¡
->
CÚŒŞ
.
hc_num_š
 = 
	`USBH_AÎoc_ChªÃl
(
pdev
, 0x80);

244 iàĞ
	`HCD_Re£tPÜt
(
pdev
) == 0)

246 
pho¡
->
u¤_cb
->
	`Re£tDeviû
();

251 
pho¡
->
deviû_´İ
.
¥“d
 = 
	`HCD_G‘Cu¼’tS³ed
(
pdev
);

253 
pho¡
->
gS‹
 = 
HOST_ENUMERATION
;

254 
pho¡
->
u¤_cb
->
	`DeviûS³edD‘eùed
Õho¡->
deviû_´İ
.
¥“d
);

257 
	`USBH_O³n_ChªÃl
 (
pdev
,

258 
pho¡
->
CÚŒŞ
.
hc_num_š
,

259 
pho¡
->
deviû_´İ
.
add»ss
,

260 
pho¡
->
deviû_´İ
.
¥“d
,

261 
EP_TYPE_CTRL
,

262 
pho¡
->
CÚŒŞ
.
•0size
);

265 
	`USBH_O³n_ChªÃl
 (
pdev
,

266 
pho¡
->
CÚŒŞ
.
hc_num_out
,

267 
pho¡
->
deviû_´İ
.
add»ss
,

268 
pho¡
->
deviû_´İ
.
¥“d
,

269 
EP_TYPE_CTRL
,

270 
pho¡
->
CÚŒŞ
.
•0size
);

274 
HOST_ENUMERATION
:

276 iàĞ
	`USBH_HªdËEnum
(
pdev
 , 
pho¡
è=ğ
USBH_OK
)

281 
pho¡
->
u¤_cb
->
	`Enum”©iÚDÚe
();

283 
pho¡
->
gS‹
 = 
HOST_USR_INPUT
;

287 
HOST_USR_INPUT
:

289 iàĞ
pho¡
->
u¤_cb
->
	`U£rIÅut
(è=ğ
USBH_USR_RESP_OK
)

291 if((
pho¡
->
şass_cb
->
	`In™
(
pdev
,…host))\

292 =ğ
USBH_OK
)

294 
pho¡
->
gS‹
 = 
HOST_CLASS_REQUEST
;

299 
HOST_CLASS_REQUEST
:

301 
¡©us
 = 
pho¡
->
şass_cb
->
	`Reque¡s
(
pdev
,…host);

303 if(
¡©us
 =ğ
USBH_OK
)

305 
pho¡
->
gS‹
 = 
HOST_CLASS
;

310 
	`USBH_E¼ÜHªdË
(
pho¡
, 
¡©us
);

315 
HOST_CLASS
:

317 
¡©us
 = 
pho¡
->
şass_cb
->
	`Machše
(
pdev
,…host);

318 
	`USBH_E¼ÜHªdË
(
pho¡
, 
¡©us
);

321 
HOST_CTRL_XFER
:

323 
	`USBH_HªdËCÚŒŞ
(
pdev
, 
pho¡
);

326 
HOST_SUSPENDED
:

329 
HOST_ERROR_STATE
:

331 
	`USBH_DeIn™
(
pdev
, 
pho¡
);

332 
pho¡
->
u¤_cb
->
	`DeIn™
();

333 
pho¡
->
şass_cb
->
	`DeIn™
(
pdev
, &pho¡->
deviû_´İ
);

341 ià(!(
	`HCD_IsDeviûCÚÃùed
(
pdev
)) &&

342 (
pdev
->
ho¡
.
pÜt_cb
->
DiscÚnHªdËd
 == 0))

345 
pho¡
->
u¤_cb
->
	`DeviûDiscÚÃùed
();

347 
pdev
->
ho¡
.
pÜt_cb
->
DiscÚnHªdËd
 = 1;

350 
	`USBH_DeIn™
(
pdev
, 
pho¡
);

351 
pho¡
->
u¤_cb
->
	`DeIn™
();

352 
pho¡
->
şass_cb
->
	`DeIn™
(
pdev
, &pho¡->
deviû_´İ
);

354 
	}
}

363 
	$USBH_E¼ÜHªdË
(
USBH_HOST
 *
pho¡
, 
USBH_Stus
 
”rTy³
)

366 iàĞ(
”rTy³
 =ğ
USBH_ERROR_SPEED_UNKNOWN
) ||

367 (
”rTy³
 =ğ
USBH_UNRECOVERED_ERROR
) )

369 
pho¡
->
u¤_cb
->
	`UÄecov”edE¼Ü
();

370 
pho¡
->
gS‹
 = 
HOST_ERROR_STATE
;

373 if(
”rTy³
 =ğ
USBH_APPLY_DEINIT
)

375 
pho¡
->
gS‹
 = 
HOST_ERROR_STATE
;

377 
pho¡
->
u¤_cb
->
	`In™
();

379 
	}
}

388 
USBH_Stus
 
	$USBH_HªdËEnum
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
USBH_HOST
 *
pho¡
)

390 
USBH_Stus
 
Stus
 = 
USBH_BUSY
;

391 
ušt8_t
 
Loÿl_Bufãr
[64];

393 
pho¡
->
EnumS‹
)

395 
ENUM_IDLE
:

397 iàĞ
	`USBH_G‘_DevDesc
(
pdev
 , 
pho¡
, 8è=ğ
USBH_OK
)

399 
pho¡
->
CÚŒŞ
.
•0size
 =…ho¡->
deviû_´İ
.
Dev_Desc
.
bMaxPack‘Size
;

402 
	`HCD_Re£tPÜt
(
pdev
);

403 
pho¡
->
EnumS‹
 = 
ENUM_GET_FULL_DEV_DESC
;

406 
	`USBH_Modify_ChªÃl
 (
pdev
,

407 
pho¡
->
CÚŒŞ
.
hc_num_out
,

411 
pho¡
->
CÚŒŞ
.
•0size
);

413 
	`USBH_Modify_ChªÃl
 (
pdev
,

414 
pho¡
->
CÚŒŞ
.
hc_num_š
,

418 
pho¡
->
CÚŒŞ
.
•0size
);

422 
ENUM_GET_FULL_DEV_DESC
:

424 iàĞ
	`USBH_G‘_DevDesc
(
pdev
, 
pho¡
, 
USB_DEVICE_DESC_SIZE
)\

425 =ğ
USBH_OK
)

428 
pho¡
->
u¤_cb
->
	`DeviûDescAvaabË
(&pho¡->
deviû_´İ
.
Dev_Desc
);

429 
pho¡
->
EnumS‹
 = 
ENUM_SET_ADDR
;

433 
ENUM_SET_ADDR
:

435 iàĞ
	`USBH_S‘Add»ss
(
pdev
, 
pho¡
, 
USBH_DEVICE_ADDRESS
è=ğ
USBH_OK
)

437 
pho¡
->
deviû_´İ
.
add»ss
 = 
USBH_DEVICE_ADDRESS
;

440 
pho¡
->
u¤_cb
->
	`DeviûAdd»ssAssigÃd
();

441 
pho¡
->
EnumS‹
 = 
ENUM_GET_CFG_DESC
;

444 
	`USBH_Modify_ChªÃl
 (
pdev
,

445 
pho¡
->
CÚŒŞ
.
hc_num_š
,

446 
pho¡
->
deviû_´İ
.
add»ss
,

451 
	`USBH_Modify_ChªÃl
 (
pdev
,

452 
pho¡
->
CÚŒŞ
.
hc_num_out
,

453 
pho¡
->
deviû_´İ
.
add»ss
,

460 
ENUM_GET_CFG_DESC
:

462 iàĞ
	`USBH_G‘_CfgDesc
(
pdev
,

463 
pho¡
,

464 
USB_CONFIGURATION_DESC_SIZE
è=ğ
USBH_OK
)

466 
pho¡
->
EnumS‹
 = 
ENUM_GET_FULL_CFG_DESC
;

470 
ENUM_GET_FULL_CFG_DESC
:

472 ià(
	`USBH_G‘_CfgDesc
(
pdev
,

473 
pho¡
,

474 
pho¡
->
deviû_´İ
.
Cfg_Desc
.
wTÙ®L’gth
è=ğ
USBH_OK
)

477 
pho¡
->
u¤_cb
->
	`CÚfigu¿tiÚDescAvaabË
(&pho¡->
deviû_´İ
.
Cfg_Desc
,

478 
pho¡
->
deviû_´İ
.
Itf_Desc
,

479 
pho¡
->
deviû_´İ
.
Ep_Desc
[0]);

481 
pho¡
->
EnumS‹
 = 
ENUM_GET_MFC_STRING_DESC
;

485 
ENUM_GET_MFC_STRING_DESC
:

486 ià(
pho¡
->
deviû_´İ
.
Dev_Desc
.
iMªuçùu»r
 != 0)

489 iàĞ
	`USBH_G‘_SŒšgDesc
(
pdev
,

490 
pho¡
,

491 
pho¡
->
deviû_´İ
.
Dev_Desc
.
iMªuçùu»r
,

492 
Loÿl_Bufãr
 ,

493 0xffè=ğ
USBH_OK
)

496 
pho¡
->
u¤_cb
->
	`Mªuçùu»rSŒšg
(
Loÿl_Bufãr
);

497 
pho¡
->
EnumS‹
 = 
ENUM_GET_PRODUCT_STRING_DESC
;

502 
pho¡
->
u¤_cb
->
	`Mªuçùu»rSŒšg
("N/A");

503 
pho¡
->
EnumS‹
 = 
ENUM_GET_PRODUCT_STRING_DESC
;

507 
ENUM_GET_PRODUCT_STRING_DESC
:

508 ià(
pho¡
->
deviû_´İ
.
Dev_Desc
.
iProduù
 != 0)

510 iàĞ
	`USBH_G‘_SŒšgDesc
(
pdev
,

511 
pho¡
,

512 
pho¡
->
deviû_´İ
.
Dev_Desc
.
iProduù
,

513 
Loÿl_Bufãr
,

514 0xffè=ğ
USBH_OK
)

517 
pho¡
->
u¤_cb
->
	`ProduùSŒšg
(
Loÿl_Bufãr
);

518 
pho¡
->
EnumS‹
 = 
ENUM_GET_SERIALNUM_STRING_DESC
;

523 
pho¡
->
u¤_cb
->
	`ProduùSŒšg
("N/A");

524 
pho¡
->
EnumS‹
 = 
ENUM_GET_SERIALNUM_STRING_DESC
;

528 
ENUM_GET_SERIALNUM_STRING_DESC
:

529 ià(
pho¡
->
deviû_´İ
.
Dev_Desc
.
iS”ŸlNumb”
 != 0)

531 iàĞ
	`USBH_G‘_SŒšgDesc
(
pdev
,

532 
pho¡
,

533 
pho¡
->
deviû_´İ
.
Dev_Desc
.
iS”ŸlNumb”
,

534 
Loÿl_Bufãr
,

535 0xffè=ğ
USBH_OK
)

538 
pho¡
->
u¤_cb
->
	`S”ŸlNumSŒšg
(
Loÿl_Bufãr
);

539 
pho¡
->
EnumS‹
 = 
ENUM_SET_CONFIGURATION
;

544 
pho¡
->
u¤_cb
->
	`S”ŸlNumSŒšg
("N/A");

545 
pho¡
->
EnumS‹
 = 
ENUM_SET_CONFIGURATION
;

549 
ENUM_SET_CONFIGURATION
:

551 ià(
	`USBH_S‘Cfg
(
pdev
,

552 
pho¡
,

553 
pho¡
->
deviû_´İ
.
Cfg_Desc
.
bCÚfigu¿tiÚV®ue
è=ğ
USBH_OK
)

555 
pho¡
->
EnumS‹
 = 
ENUM_DEV_CONFIGURED
;

560 
ENUM_DEV_CONFIGURED
:

562 
Stus
 = 
USBH_OK
;

568  
Stus
;

569 
	}
}

578 
USBH_Stus
 
	$USBH_HªdËCÚŒŞ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USBH_HOST
 *
pho¡
)

580 
ušt8_t
 
dœeùiÚ
;

581 
ušt16_t
 
timeout
 = 0;

582 
USBH_Stus
 
¡©us
 = 
USBH_OK
;

583 
URB_STATE
 
URB_Stus
 = 
URB_IDLE
;

585 
pho¡
->
CÚŒŞ
.
¡©us
 = 
CTRL_START
;

588 
pho¡
->
CÚŒŞ
.
¡©e
)

590 
CTRL_SETUP
:

592 
	`USBH_CS’dS‘up
 (
pdev
,

593 
pho¡
->
CÚŒŞ
.
£tup
.
d8
 ,

594 
pho¡
->
CÚŒŞ
.
hc_num_out
);

595 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_SETUP_WAIT
;

598 
CTRL_SETUP_WAIT
:

600 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
pho¡
->
CÚŒŞ
.
hc_num_out
);

602 if(
URB_Stus
 =ğ
URB_DONE
)

604 
dœeùiÚ
 = (
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 & 
USB_REQ_DIR_MASK
);

607 ià(
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 != 0 )

609 
timeout
 = 
DATA_STAGE_TIMEOUT
;

610 ià(
dœeùiÚ
 =ğ
USB_D2H
)

613 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_DATA_IN
;

618 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_DATA_OUT
;

624 
timeout
 = 
NODATA_STAGE_TIMEOUT
;

627 ià(
dœeùiÚ
 =ğ
USB_D2H
)

630 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_STATUS_OUT
;

635 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_STATUS_IN
;

639 
pho¡
->
CÚŒŞ
.
tim”
 = 
	`HCD_G‘Cu¼’tF¿me
(
pdev
);

641 if(
URB_Stus
 =ğ
URB_ERROR
)

643 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_ERROR
;

644 
pho¡
->
CÚŒŞ
.
¡©us
 = 
CTRL_XACTERR
;

648 
CTRL_DATA_IN
:

650 
	`USBH_CReûiveD©a
(
pdev
,

651 
pho¡
->
CÚŒŞ
.
buff
,

652 
pho¡
->
CÚŒŞ
.
Ëngth
,

653 
pho¡
->
CÚŒŞ
.
hc_num_š
);

655 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_DATA_IN_WAIT
;

658 
CTRL_DATA_IN_WAIT
:

660 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
pho¡
->
CÚŒŞ
.
hc_num_š
);

663 ià(
URB_Stus
 =ğ
URB_DONE
)

665 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_STATUS_OUT
;

669 ià(
URB_Stus
 =ğ
URB_STALL
)

672 
pho¡
->
gS‹
 =…ho¡->
gS‹Bkp
;

674 ià(
URB_Stus
 =ğ
URB_ERROR
)

677 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_ERROR
;

679 ià((
	`HCD_G‘Cu¼’tF¿me
(
pdev
)- 
pho¡
->
CÚŒŞ
.
tim”
è> 
timeout
)

682 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_ERROR
;

686 
CTRL_DATA_OUT
:

689 
pdev
->
ho¡
.
hc
[
pho¡
->
CÚŒŞ
.
hc_num_out
].
toggË_out
 ^= 1;

691 
	`USBH_CS’dD©a
 (
pdev
,

692 
pho¡
->
CÚŒŞ
.
buff
,

693 
pho¡
->
CÚŒŞ
.
Ëngth
 ,

694 
pho¡
->
CÚŒŞ
.
hc_num_out
);

696 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_DATA_OUT_WAIT
;

699 
CTRL_DATA_OUT_WAIT
:

701 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
pho¡
->
CÚŒŞ
.
hc_num_out
);

702 ià(
URB_Stus
 =ğ
URB_DONE
)

704 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_STATUS_IN
;

708 ià(
URB_Stus
 =ğ
URB_STALL
)

711 
pho¡
->
gS‹
 =…ho¡->
gS‹Bkp
;

713 ià(
URB_Stus
 =ğ
URB_NOTREADY
)

716 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_DATA_OUT
;

718 ià(
URB_Stus
 =ğ
URB_ERROR
)

721 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_ERROR
;

726 
CTRL_STATUS_IN
:

728 
	`USBH_CReûiveD©a
 (
pdev
,

731 
pho¡
->
CÚŒŞ
.
hc_num_š
);

733 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_STATUS_IN_WAIT
;

737 
CTRL_STATUS_IN_WAIT
:

739 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
pho¡
->
CÚŒŞ
.
hc_num_š
);

741 iàĞ
URB_Stus
 =ğ
URB_DONE
)

743 
pho¡
->
gS‹
 =…ho¡->
gS‹Bkp
;

746 ià(
URB_Stus
 =ğ
URB_ERROR
)

748 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_ERROR
;

751 if((
	`HCD_G‘Cu¼’tF¿me
(
pdev
)\

752 - 
pho¡
->
CÚŒŞ
.
tim”
è> 
timeout
)

754 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_ERROR
;

756 if(
URB_Stus
 =ğ
URB_STALL
)

759 
pho¡
->
gS‹
 =…ho¡->
gS‹Bkp
;

760 
pho¡
->
CÚŒŞ
.
¡©us
 = 
CTRL_STALL
;

761 
¡©us
 = 
USBH_NOT_SUPPORTED
;

765 
CTRL_STATUS_OUT
:

766 
pdev
->
ho¡
.
hc
[
pho¡
->
CÚŒŞ
.
hc_num_out
].
toggË_out
 ^= 1;

767 
	`USBH_CS’dD©a
 (
pdev
,

770 
pho¡
->
CÚŒŞ
.
hc_num_out
);

772 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_STATUS_OUT_WAIT
;

775 
CTRL_STATUS_OUT_WAIT
:

777 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
 , 
pho¡
->
CÚŒŞ
.
hc_num_out
);

778 ià(
URB_Stus
 =ğ
URB_DONE
)

780 
pho¡
->
gS‹
 =…ho¡->
gS‹Bkp
;

782 ià(
URB_Stus
 =ğ
URB_NOTREADY
)

784 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_STATUS_OUT
;

786 ià(
URB_Stus
 =ğ
URB_ERROR
)

788 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_ERROR
;

792 
CTRL_ERROR
:

801 ià(++ 
pho¡
->
CÚŒŞ
.
”rÜcouÁ
 <ğ
USBH_MAX_ERROR_COUNT
)

804 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_SETUP
;

808 
pho¡
->
CÚŒŞ
.
¡©us
 = 
CTRL_FAIL
;

809 
pho¡
->
gS‹
 =…ho¡->
gS‹Bkp
;

811 
¡©us
 = 
USBH_FAIL
;

818  
¡©us
;

819 
	}
}

	@libstm/STM32_USB_HOST_Library/Core/src/usbh_hcs.c

23 
	~"usbh_hcs.h
"

73 
ušt16_t
 
USBH_G‘F»eChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

96 
ušt8_t
 
	$USBH_O³n_ChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

97 
ušt8_t
 
hc_num
,

98 
ušt8_t
 
dev_add»ss
,

99 
ušt8_t
 
¥“d
,

100 
ušt8_t
 
•_ty³
,

101 
ušt16_t
 
mps
)

104 
pdev
->
ho¡
.
hc
[
hc_num
].
•_num
 =…dev->ho¡.
chªÃl
[hc_num]& 0x7F;

105 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = (pdev->ho¡.
chªÃl
[hc_num] & 0x80 ) == 0x80;

106 
pdev
->
ho¡
.
hc
[
hc_num
].
dev_addr
 = 
dev_add»ss
;

107 
pdev
->
ho¡
.
hc
[
hc_num
].
•_ty³
 =ƒp_type;

108 
pdev
->
ho¡
.
hc
[
hc_num
].
max_·ck‘
 = 
mps
;

109 
pdev
->
ho¡
.
hc
[
hc_num
].
¥“d
 = speed;

110 
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_š
 = 0;

111 
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_out
 = 0;

112 if(
¥“d
 =ğ
HPRT0_PRTSPD_HIGH_SPEED
)

114 
pdev
->
ho¡
.
hc
[
hc_num
].
do_pšg
 = 1;

117 
	`USB_OTG_HC_In™
(
pdev
, 
hc_num
) ;

119  
HC_OK
;

121 
	}
}

134 
ušt8_t
 
	$USBH_Modify_ChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

135 
ušt8_t
 
hc_num
,

136 
ušt8_t
 
dev_add»ss
,

137 
ušt8_t
 
¥“d
,

138 
ušt8_t
 
•_ty³
,

139 
ušt16_t
 
mps
)

142 if(
dev_add»ss
 != 0)

144 
pdev
->
ho¡
.
hc
[
hc_num
].
dev_addr
 = 
dev_add»ss
;

147 if((
pdev
->
ho¡
.
hc
[
hc_num
].
max_·ck‘
 !ğ
mps
) && (mps != 0))

149 
pdev
->
ho¡
.
hc
[
hc_num
].
max_·ck‘
 = 
mps
;

152 if((
pdev
->
ho¡
.
hc
[
hc_num
].
¥“d
 != speed ) && (speed != 0 ))

154 
pdev
->
ho¡
.
hc
[
hc_num
].
¥“d
 = speed;

157 
	`USB_OTG_HC_In™
(
pdev
, 
hc_num
);

158  
HC_OK
;

160 
	}
}

168 
ušt8_t
 
	$USBH_AÎoc_ChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
•_addr
)

170 
ušt16_t
 
hc_num
;

172 
hc_num
 = 
	`USBH_G‘F»eChªÃl
(
pdev
);

174 ià(
hc_num
 !ğ
HC_ERROR
)

176 
pdev
->
ho¡
.
chªÃl
[
hc_num
] = 
HC_USED
 | 
•_addr
;

178  
hc_num
;

179 
	}
}

187 
ušt8_t
 
	$USBH_F»e_ChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
idx
)

189 if(
idx
 < 
HC_MAX
)

191 
pdev
->
ho¡
.
chªÃl
[
idx
] &ğ
HC_USED_MASK
;

193  
USBH_OK
;

194 
	}
}

203 
ušt8_t
 
	$USBH_DeAÎoÿ‹_AÎChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

205 
ušt8_t
 
idx
;

207 
idx
 = 2; idx < 
HC_MAX
 ; idx ++)

209 
pdev
->
ho¡
.
chªÃl
[
idx
] = 0;

211  
USBH_OK
;

212 
	}
}

220 
ušt16_t
 
	$USBH_G‘F»eChªÃl
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

222 
ušt8_t
 
idx
 = 0;

224 
idx
 = 0 ; idx < 
HC_MAX
 ; idx++)

226 ià((
pdev
->
ho¡
.
chªÃl
[
idx
] & 
HC_USED
) == 0)

228  
idx
;

231  
HC_ERROR
;

232 
	}
}

	@libstm/STM32_USB_HOST_Library/Core/src/usbh_ioreq.c

23 
	~"usbh_iÜeq.h
"

75 
USBH_Stus
 
USBH_Subm™S‘upReque¡
(
USBH_HOST
 *
pho¡
,

76 
ušt8_t
* 
buff
,

77 
ušt16_t
 
Ëngth
);

99 
USBH_Stus
 
	$USBH_CReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

100 
USBH_HOST
 *
pho¡
,

101 
ušt8_t
 *
buff
,

102 
ušt16_t
 
Ëngth
)

104 
USBH_Stus
 
¡©us
;

105 
URB_STATE
 
URB_Stus
 = 
URB_IDLE
;

107 
URB_Stus
 = 
	`HCD_G‘URB_S‹
(
pdev
, 
pho¡
->
CÚŒŞ
.
hc_num_out
);

109 
¡©us
 = 
USBH_BUSY
;

111 
pho¡
->
Reque¡S‹
)

113 
CMD_SEND
:

115 
	`USBH_Subm™S‘upReque¡
(
pho¡
, 
buff
, 
Ëngth
);

116 
pho¡
->
Reque¡S‹
 = 
CMD_WAIT
;

117 
¡©us
 = 
USBH_BUSY
;

120 
CMD_WAIT
:

121 ià(
URB_Stus
 =ğ
URB_DONE
)

124 
pho¡
->
Reque¡S‹
 = 
CMD_SEND
;

125 
¡©us
 = 
USBH_OK
;

127 ià(
URB_Stus
 =ğ
URB_ERROR
)

130 
pho¡
->
Reque¡S‹
 = 
CMD_SEND
;

131 
¡©us
 = 
USBH_FAIL
;

133 ià(
URB_Stus
 =ğ
URB_STALL
)

136 
pho¡
->
Reque¡S‹
 = 
CMD_SEND
;

137 
¡©us
 = 
USBH_NOT_SUPPORTED
;

144  
¡©us
;

145 
	}
}

155 
USBH_Stus
 
	$USBH_CS’dS‘up
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

156 
ušt8_t
 *
buff
,

157 
ušt8_t
 
hc_num
){

158 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = 0;

159 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_SETUP
;

160 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 = 
buff
;

161 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
USBH_SETUP_PKT_SIZE
;

163  (
USBH_Stus
)
	`HCD_Subm™Reque¡
 (
pdev
 , 
hc_num
);

164 
	}
}

176 
USBH_Stus
 
	$USBH_CS’dD©a
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

177 
ušt8_t
 *
buff
,

178 
ušt8_t
 
Ëngth
,

179 
ušt8_t
 
hc_num
)

181 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = 0;

182 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 = 
buff
;

183 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
Ëngth
;

185 iàĞ
Ëngth
 == 0 )

187 
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_out
 = 1;

191 iàĞ
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_out
 == 0)

193 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA0
;

197 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA1
 ;

200 
	`HCD_Subm™Reque¡
 (
pdev
 , 
hc_num
);

202  
USBH_OK
;

203 
	}
}

215 
USBH_Stus
 
	$USBH_CReûiveD©a
(
USB_OTG_CORE_HANDLE
 *
pdev
,

216 
ušt8_t
* 
buff
,

217 
ušt8_t
 
Ëngth
,

218 
ušt8_t
 
hc_num
)

221 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = 1;

222 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA1
;

223 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 = 
buff
;

224 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
Ëngth
;

226 
	`HCD_Subm™Reque¡
 (
pdev
 , 
hc_num
);

228  
USBH_OK
;

230 
	}
}

242 
USBH_Stus
 
	$USBH_BulkS’dD©a
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

243 
ušt8_t
 *
buff
,

244 
ušt16_t
 
Ëngth
,

245 
ušt8_t
 
hc_num
)

247 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = 0;

248 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 = 
buff
;

249 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
Ëngth
;

252 iàĞ
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_out
 == 0)

254 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA0
;

258 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA1
 ;

261 
	`HCD_Subm™Reque¡
 (
pdev
 , 
hc_num
);

262  
USBH_OK
;

263 
	}
}

275 
USBH_Stus
 
	$USBH_BulkReûiveD©a
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

276 
ušt8_t
 *
buff
,

277 
ušt16_t
 
Ëngth
,

278 
ušt8_t
 
hc_num
)

280 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = 1;

281 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 = 
buff
;

282 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
Ëngth
;

285 ifĞ
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_š
 == 0)

287 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA0
;

291 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA1
;

294 
	`HCD_Subm™Reque¡
 (
pdev
 , 
hc_num
);

295  
USBH_OK
;

296 
	}
}

308 
USBH_Stus
 
	$USBH_IÁ”ru±ReûiveD©a
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

309 
ušt8_t
 *
buff
,

310 
ušt8_t
 
Ëngth
,

311 
ušt8_t
 
hc_num
)

314 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = 1;

315 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 = 
buff
;

316 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
Ëngth
;

320 if(
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_š
 == 0)

322 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA0
;

326 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA1
;

330 
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_š
 ^= 1;

332 
	`HCD_Subm™Reque¡
 (
pdev
 , 
hc_num
);

334  
USBH_OK
;

335 
	}
}

346 
USBH_Stus
 
	$USBH_IÁ”ru±S’dD©a
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

347 
ušt8_t
 *
buff
,

348 
ušt8_t
 
Ëngth
,

349 
ušt8_t
 
hc_num
)

352 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 = 0;

353 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 = 
buff
;

354 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
Ëngth
;

356 if(
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_š
 == 0)

358 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA0
;

362 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
 = 
HC_PID_DATA1
;

365 
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_š
 ^= 1;

367 
	`HCD_Subm™Reque¡
 (
pdev
 , 
hc_num
);

369  
USBH_OK
;

370 
	}
}

383 
USBH_Stus
 
	$USBH_Subm™S‘upReque¡
(
USBH_HOST
 *
pho¡
,

384 
ušt8_t
* 
buff
,

385 
ušt16_t
 
Ëngth
)

389 
pho¡
->
gS‹Bkp
 =…ho¡->
gS‹
;

392 
pho¡
->
gS‹
 = 
HOST_CTRL_XFER
;

393 
pho¡
->
CÚŒŞ
.
buff
 = buff;

394 
pho¡
->
CÚŒŞ
.
Ëngth
 =†ength;

395 
pho¡
->
CÚŒŞ
.
¡©e
 = 
CTRL_SETUP
;

397  
USBH_OK
;

398 
	}
}

	@libstm/STM32_USB_HOST_Library/Core/src/usbh_stdreq.c

23 
	~"usbh_iÜeq.h
"

24 
	~"usbh_¡d»q.h
"

76 
USBH_P¬£DevDesc
 (
USBH_DevDesc_Ty³Def
* , 
ušt8_t
 *
buf
, 
ušt16_t
 
Ëngth
);

78 
USBH_P¬£CfgDesc
 (
USBH_CfgDesc_Ty³Def
* 
cfg_desc
,

79 
USBH_IÁ”çûDesc_Ty³Def
* 
™f_desc
,

80 
USBH_EpDesc_Ty³Def
* 
•_desc
,

81 
ušt8_t
 *
buf
,

82 
ušt16_t
 
Ëngth
);

83 
USBH_DescH—d”_t
 *
USBH_G‘NextDesc
 (
ušt8_t
 *
pbuf
,

84 
ušt16_t
 *
±r
);

86 
USBH_P¬£IÁ”çûDesc
 (
USBH_IÁ”çûDesc_Ty³Def
 *
if_desütÜ
, 
ušt8_t
 *
buf
);

87 
USBH_P¬£EPDesc
 (
USBH_EpDesc_Ty³Def
 *
•_desütÜ
, 
ušt8_t
 *
buf
);

89 
USBH_P¬£SŒšgDesc
 (
ušt8_t
* 
p¤c
, ušt8_t* 
pde¡
, 
ušt16_t
 
Ëngth
);

110 
USBH_Stus
 
	$USBH_G‘_DevDesc
(
USB_OTG_CORE_HANDLE
 *
pdev
,

111 
USBH_HOST
 *
pho¡
,

112 
ušt8_t
 
Ëngth
)

115 
USBH_Stus
 
¡©us
;

117 if((
¡©us
 = 
	`USBH_G‘DesütÜ
(
pdev
,

118 
pho¡
,

119 
USB_REQ_RECIPIENT_DEVICE
 | 
USB_REQ_TYPE_STANDARD
,

120 
USB_DESC_DEVICE
,

121 
pdev
->
ho¡
.
Rx_Bufãr
,

122 
Ëngth
)è=ğ
USBH_OK
)

125 
	`USBH_P¬£DevDesc
(&
pho¡
->
deviû_´İ
.
Dev_Desc
, 
pdev
->
ho¡
.
Rx_Bufãr
, 
Ëngth
);

127  
¡©us
;

128 
	}
}

142 
USBH_Stus
 
	$USBH_G‘_CfgDesc
(
USB_OTG_CORE_HANDLE
 *
pdev
,

143 
USBH_HOST
 *
pho¡
,

144 
ušt16_t
 
Ëngth
)

147 
USBH_Stus
 
¡©us
;

149 if((
¡©us
 = 
	`USBH_G‘DesütÜ
(
pdev
,

150 
pho¡
,

151 
USB_REQ_RECIPIENT_DEVICE
 | 
USB_REQ_TYPE_STANDARD
,

152 
USB_DESC_CONFIGURATION
,

153 
pdev
->
ho¡
.
Rx_Bufãr
,

154 
Ëngth
)è=ğ
USBH_OK
)

157 
	`USBH_P¬£CfgDesc
 (&
pho¡
->
deviû_´İ
.
Cfg_Desc
,

158 
pho¡
->
deviû_´İ
.
Itf_Desc
,

159 
pho¡
->
deviû_´İ
.
Ep_Desc
[0],

160 
pdev
->
ho¡
.
Rx_Bufãr
,

161 
Ëngth
);

164  
¡©us
;

165 
	}
}

178 
USBH_Stus
 
	$USBH_G‘_SŒšgDesc
(
USB_OTG_CORE_HANDLE
 *
pdev
,

179 
USBH_HOST
 *
pho¡
,

180 
ušt8_t
 
¡ršg_šdex
,

181 
ušt8_t
 *
buff
,

182 
ušt16_t
 
Ëngth
)

184 
USBH_Stus
 
¡©us
;

186 if((
¡©us
 = 
	`USBH_G‘DesütÜ
(
pdev
,

187 
pho¡
,

188 
USB_REQ_RECIPIENT_DEVICE
 | 
USB_REQ_TYPE_STANDARD
,

189 
USB_DESC_STRING
 | 
¡ršg_šdex
,

190 
pdev
->
ho¡
.
Rx_Bufãr
,

191 
Ëngth
)è=ğ
USBH_OK
)

194 
	`USBH_P¬£SŒšgDesc
(
pdev
->
ho¡
.
Rx_Bufãr
,
buff
, 
Ëngth
);

196  
¡©us
;

197 
	}
}

210 
USBH_Stus
 
	$USBH_G‘DesütÜ
(
USB_OTG_CORE_HANDLE
 *
pdev
,

211 
USBH_HOST
 *
pho¡
,

212 
ušt8_t
 
»q_ty³
,

213 
ušt16_t
 
v®ue_idx
,

214 
ušt8_t
* 
buff
,

215 
ušt16_t
 
Ëngth
 )

217 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_D2H
 | 
»q_ty³
;

218 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_REQ_GET_DESCRIPTOR
;

219 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = 
v®ue_idx
;

221 ià((
v®ue_idx
 & 0xff00è=ğ
USB_DESC_STRING
)

223 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0x0409;

227 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

229 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 
Ëngth
;

230  
	`USBH_CReq
(
pdev
, 
pho¡
, 
buff
 , 
Ëngth
 );

231 
	}
}

240 
USBH_Stus
 
	$USBH_S‘Add»ss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

241 
USBH_HOST
 *
pho¡
,

242 
ušt8_t
 
DeviûAdd»ss
)

244 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_H2D
 | 
USB_REQ_RECIPIENT_DEVICE
 | \

245 
USB_REQ_TYPE_STANDARD
;

247 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_REQ_SET_ADDRESS
;

249 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = (
ušt16_t
)
DeviûAdd»ss
;

250 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

251 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 0;

253  
	`USBH_CReq
(
pdev
, 
pho¡
, 0 , 0 );

254 
	}
}

263 
USBH_Stus
 
	$USBH_S‘Cfg
(
USB_OTG_CORE_HANDLE
 *
pdev
,

264 
USBH_HOST
 *
pho¡
,

265 
ušt16_t
 
cfg_idx
)

268 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_H2D
 | 
USB_REQ_RECIPIENT_DEVICE
 |\

269 
USB_REQ_TYPE_STANDARD
;

270 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_REQ_SET_CONFIGURATION
;

271 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = 
cfg_idx
;

272 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 0;

273 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 0;

275  
	`USBH_CReq
(
pdev
, 
pho¡
, 0 , 0 );

276 
	}
}

287 
USBH_Stus
 
	$USBH_CÌF—tu»
(
USB_OTG_CORE_HANDLE
 *
pdev
,

288 
USBH_HOST
 *
pho¡
,

289 
ušt8_t
 
•_num
,

290 
ušt8_t
 
hc_num
)

293 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bmReque¡Ty³
 = 
USB_H2D
 |

294 
USB_REQ_RECIPIENT_ENDPOINT
 |

295 
USB_REQ_TYPE_STANDARD
;

297 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
bReque¡
 = 
USB_REQ_CLEAR_FEATURE
;

298 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wV®ue
.
w
 = 
FEATURE_SELECTOR_ENDPOINT
;

299 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wIndex
.
w
 = 
•_num
;

300 
pho¡
->
CÚŒŞ
.
£tup
.
b
.
wL’gth
.
w
 = 0;

302 ià((
•_num
 & 
USB_REQ_DIR_MASK
 ) =ğ
USB_D2H
)

304 
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_š
 = 0;

308 
pdev
->
ho¡
.
hc
[
hc_num
].
toggË_out
 = 0;

311  
	`USBH_CReq
(
pdev
, 
pho¡
, 0 , 0 );

312 
	}
}

322 
	$USBH_P¬£DevDesc
 (
USBH_DevDesc_Ty³Def
* 
dev_desc
,

323 
ušt8_t
 *
buf
,

324 
ušt16_t
 
Ëngth
)

326 
dev_desc
->
bL’gth
 = *(
ušt8_t
 *è(
buf
 + 0);

327 
dev_desc
->
bDesütÜTy³
 = *(
ušt8_t
 *è(
buf
 + 1);

328 
dev_desc
->
bcdUSB
 = 
	`LE16
 (
buf
 + 2);

329 
dev_desc
->
bDeviûCÏss
 = *(
ušt8_t
 *è(
buf
 + 4);

330 
dev_desc
->
bDeviûSubCÏss
 = *(
ušt8_t
 *è(
buf
 + 5);

331 
dev_desc
->
bDeviûPrÙocŞ
 = *(
ušt8_t
 *è(
buf
 + 6);

332 
dev_desc
->
bMaxPack‘Size
 = *(
ušt8_t
 *è(
buf
 + 7);

334 ià(
Ëngth
 > 8)

337 
dev_desc
->
idV’dÜ
 = 
	`LE16
 (
buf
 + 8);

338 
dev_desc
->
idProduù
 = 
	`LE16
 (
buf
 + 10);

339 
dev_desc
->
bcdDeviû
 = 
	`LE16
 (
buf
 + 12);

340 
dev_desc
->
iMªuçùu»r
 = *(
ušt8_t
 *è(
buf
 + 14);

341 
dev_desc
->
iProduù
 = *(
ušt8_t
 *è(
buf
 + 15);

342 
dev_desc
->
iS”ŸlNumb”
 = *(
ušt8_t
 *è(
buf
 + 16);

343 
dev_desc
->
bNumCÚfigu¿tiÚs
 = *(
ušt8_t
 *è(
buf
 + 17);

345 
	}
}

357 
	$USBH_P¬£CfgDesc
 (
USBH_CfgDesc_Ty³Def
* 
cfg_desc
,

358 
USBH_IÁ”çûDesc_Ty³Def
* 
™f_desc
,

359 
USBH_EpDesc_Ty³Def
* 
•_desc
,

360 
ušt8_t
 *
buf
,

361 
ušt16_t
 
Ëngth
)

363 
USBH_IÁ”çûDesc_Ty³Def
 *
pif
 ;

364 
USBH_EpDesc_Ty³Def
 *
³p
;

365 
USBH_DescH—d”_t
 *
pdesc
 = (USBH_DescH—d”_ˆ*)
buf
;

366 
ušt16_t
 
±r
;

367 
št8_t
 
if_ix
;

368 
št8_t
 
•_ix
;

370 
pdesc
 = (
USBH_DescH—d”_t
 *)
buf
;

373 
cfg_desc
->
bL’gth
 = *(
ušt8_t
 *è(
buf
 + 0);

374 
cfg_desc
->
bDesütÜTy³
 = *(
ušt8_t
 *è(
buf
 + 1);

375 
cfg_desc
->
wTÙ®L’gth
 = 
	`LE16
 (
buf
 + 2);

376 
cfg_desc
->
bNumIÁ”çûs
 = *(
ušt8_t
 *è(
buf
 + 4);

377 
cfg_desc
->
bCÚfigu¿tiÚV®ue
 = *(
ušt8_t
 *è(
buf
 + 5);

378 
cfg_desc
->
iCÚfigu¿tiÚ
 = *(
ušt8_t
 *è(
buf
 + 6);

379 
cfg_desc
->
bmA‰ribu‹s
 = *(
ušt8_t
 *è(
buf
 + 7);

380 
cfg_desc
->
bMaxPow”
 = *(
ušt8_t
 *è(
buf
 + 8);

383 ià(
Ëngth
 > 
USB_CONFIGURATION_DESC_SIZE
)

385 
±r
 = 
USB_LEN_CFG_DESC
;

387 iàĞ
cfg_desc
->
bNumIÁ”çûs
 <ğ
USBH_MAX_NUM_INTERFACES
)

389 
if_ix
 = 0;

390 
pif
 = (
USBH_IÁ”çûDesc_Ty³Def
 *)0;

393 if(
cfg_desc
->
bNumIÁ”çûs
 <ğ
USBH_MAX_NUM_INTERFACES
)

395 
if_ix
 < 
cfg_desc
->
bNumIÁ”çûs
)

397 
pdesc
 = 
	`USBH_G‘NextDesc
((
ušt8_t
 *ídesc, &
±r
);

398 ià(
pdesc
->
bDesütÜTy³
 =ğ
USB_DESC_TYPE_INTERFACE
)

400 
pif
 = &
™f_desc
[
if_ix
];

401 
	`USBH_P¬£IÁ”çûDesc
 (
pif
, (
ušt8_t
 *)
pdesc
);

402 
•_ix
 = 0;

405 if(
pif
->
bNumEndpošts
 <ğ
USBH_MAX_NUM_ENDPOINTS
)

407 
•_ix
 < 
pif
->
bNumEndpošts
)

409 
pdesc
 = 
	`USBH_G‘NextDesc
((* )pdesc, &
±r
);

410 ià(
pdesc
->
bDesütÜTy³
 =ğ
USB_DESC_TYPE_ENDPOINT
)

412 
³p
 = &
•_desc
[
•_ix
];

413 
	`USBH_P¬£EPDesc
 (
³p
, (
ušt8_t
 *)
pdesc
);

414 
•_ix
++;

418 
±r
 +ğ
pdesc
->
bL’gth
;

422 
if_ix
++;

426 
±r
 +ğ
pdesc
->
bL’gth
;

432 
	}
}

442 
	$USBH_P¬£IÁ”çûDesc
 (
USBH_IÁ”çûDesc_Ty³Def
 *
if_desütÜ
,

443 
ušt8_t
 *
buf
)

445 
if_desütÜ
->
bL’gth
 = *(
ušt8_t
 *è(
buf
 + 0);

446 
if_desütÜ
->
bDesütÜTy³
 = *(
ušt8_t
 *è(
buf
 + 1);

447 
if_desütÜ
->
bIÁ”çûNumb”
 = *(
ušt8_t
 *è(
buf
 + 2);

448 
if_desütÜ
->
bAÉ”Ç‹S‘tšg
 = *(
ušt8_t
 *è(
buf
 + 3);

449 
if_desütÜ
->
bNumEndpošts
 = *(
ušt8_t
 *è(
buf
 + 4);

450 
if_desütÜ
->
bIÁ”çûCÏss
 = *(
ušt8_t
 *è(
buf
 + 5);

451 
if_desütÜ
->
bIÁ”çûSubCÏss
 = *(
ušt8_t
 *è(
buf
 + 6);

452 
if_desütÜ
->
bIÁ”çûPrÙocŞ
 = *(
ušt8_t
 *è(
buf
 + 7);

453 
if_desütÜ
->
iIÁ”çû
 = *(
ušt8_t
 *è(
buf
 + 8);

454 
	}
}

463 
	$USBH_P¬£EPDesc
 (
USBH_EpDesc_Ty³Def
 *
•_desütÜ
,

464 
ušt8_t
 *
buf
)

467 
•_desütÜ
->
bL’gth
 = *(
ušt8_t
 *è(
buf
 + 0);

468 
•_desütÜ
->
bDesütÜTy³
 = *(
ušt8_t
 *è(
buf
 + 1);

469 
•_desütÜ
->
bEndpoštAdd»ss
 = *(
ušt8_t
 *è(
buf
 + 2);

470 
•_desütÜ
->
bmA‰ribu‹s
 = *(
ušt8_t
 *è(
buf
 + 3);

471 
•_desütÜ
->
wMaxPack‘Size
 = 
	`LE16
 (
buf
 + 4);

472 
•_desütÜ
->
bIÁ”v®
 = *(
ušt8_t
 *è(
buf
 + 6);

473 
	}
}

483 
	$USBH_P¬£SŒšgDesc
 (
ušt8_t
* 
p¤c
,

484 
ušt8_t
* 
pde¡
,

485 
ušt16_t
 
Ëngth
)

487 
ušt16_t
 
¡¾’gth
;

488 
ušt16_t
 
idx
;

497 iàĞ
p¤c
[1] =ğ
USB_DESC_TYPE_STRING
)

501 
¡¾’gth
 = ( ( (
p¤c
[0]-2è<ğ
Ëngth
) ? (psrc[0]-2) :length);

502 
p¤c
 += 2;

504 
idx
 = 0; idx < 
¡¾’gth
; idx+=2 )

506 *
pde¡
 = 
p¤c
[
idx
];

507 
pde¡
++;

509 *
pde¡
 = 0;

511 
	}
}

520 
USBH_DescH—d”_t
 *
	$USBH_G‘NextDesc
 (
ušt8_t
 *
pbuf
, 
ušt16_t
 *
±r
)

522 
USBH_DescH—d”_t
 *
²ext
;

524 *
±r
 +ğ((
USBH_DescH—d”_t
 *)
pbuf
)->
bL’gth
;

525 
²ext
 = (
USBH_DescH—d”_t
 *)((
ušt8_t
 *)
pbuf
 + \

526 ((
USBH_DescH—d”_t
 *)
pbuf
)->
bL’gth
);

528 (
²ext
);

529 
	}
}

	@libstm/STM32_USB_OTG_Driver/inc/usb_bsp.h

23 #iâdeà
__USB_BSP__H__


24 
	#__USB_BSP__H__


	)

27 
	~"usb_cÜe.h
"

28 
	~"¡m32f4_discov”y.h
"

73 
BSP_In™
();

75 
USB_OTG_BSP_In™
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

76 
USB_OTG_BSP_uD–ay
 (cÚ¡ 
ušt32_t
 
u£c
);

77 
USB_OTG_BSP_mD–ay
 (cÚ¡ 
ušt32_t
 
m£c
);

78 
USB_OTG_BSP_EÇbËIÁ”ru±
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

79 #ifdeà
USE_HOST_MODE


80 
USB_OTG_BSP_CÚfigVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
USB_OTG_BSP_DriveVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
,
ušt8_t
 
¡©e
);

	@libstm/STM32_USB_OTG_Driver/inc/usb_conf_template.h

23 #iâdeà
__USB_CONF__H__


24 
	#__USB_CONF__H__


	)

27 
	~"¡m32f2xx.h
"

48 #iâdeà
USE_USB_OTG_FS


52 #iâdeà
USE_USB_OTG_HS


56 #iâdeà
USE_ULPI_PHY


60 #iâdeà
USE_EMBEDDED_PHY


64 #iâdeà
USE_I2C_PHY


69 #ifdeà
USE_USB_OTG_FS


70 
	#USB_OTG_FS_CORE


	)

73 #ifdeà
USE_USB_OTG_HS


74 
	#USB_OTG_HS_CORE


	)

131 #ifdeà
USB_OTG_HS_CORE


132 
	#RX_FIFO_HS_SIZE
 512

	)

133 
	#TX0_FIFO_HS_SIZE
 512

	)

134 
	#TX1_FIFO_HS_SIZE
 512

	)

135 
	#TX2_FIFO_HS_SIZE
 0

	)

136 
	#TX3_FIFO_HS_SIZE
 0

	)

137 
	#TX4_FIFO_HS_SIZE
 0

	)

138 
	#TX5_FIFO_HS_SIZE
 0

	)

139 
	#TXH_NP_HS_FIFOSIZ
 96

	)

140 
	#TXH_P_HS_FIFOSIZ
 96

	)

146 
	#USB_OTG_EXTERNAL_VBUS_ENABLED


	)

148 #ifdeà
USE_ULPI_PHY


149 
	#USB_OTG_ULPI_PHY_ENABLED


	)

151 #ifdeà
USE_EMBEDDED_PHY


152 
	#USB_OTG_EMBEDDED_PHY_ENABLED


	)

154 #ifdeà
USE_I2C_PHY


155 
	#USB_OTG_I2C_PHY_ENABLED


	)

157 
	#USB_OTG_HS_INTERNAL_DMA_ENABLED


	)

158 
	#USB_OTG_HS_DEDICATED_EP1_ENABLED


	)

162 #ifdeà
USB_OTG_FS_CORE


163 
	#RX_FIFO_FS_SIZE
 128

	)

164 
	#TX0_FIFO_FS_SIZE
 64

	)

165 
	#TX1_FIFO_FS_SIZE
 128

	)

166 
	#TX2_FIFO_FS_SIZE
 0

	)

167 
	#TX3_FIFO_FS_SIZE
 0

	)

168 
	#TXH_NP_HS_FIFOSIZ
 96

	)

169 
	#TXH_P_HS_FIFOSIZ
 96

	)

177 
	#USE_DEVICE_MODE


	)

181 #iâdeà
USB_OTG_FS_CORE


182 #iâdeà
USB_OTG_HS_CORE


188 #iâdeà
USE_DEVICE_MODE


189 #iâdeà
USE_HOST_MODE


194 #iâdeà
USE_USB_OTG_HS


195 #iâdeà
USE_USB_OTG_FS


199 #iâdeà
USE_ULPI_PHY


200 #iâdeà
USE_EMBEDDED_PHY


201 #iâdeà
USE_I2C_PHY


211 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


212 #ià
defšed
 (
__GNUC__
)

213 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

214 
	#__ALIGN_BEGIN


	)

216 
	#__ALIGN_END


	)

217 #ià
defšed
 (
__CC_ARM
)

218 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

219 #–ià
defšed
 (
__ICCARM__
)

220 
	#__ALIGN_BEGIN


	)

221 #–ià
defšed
 (
__TASKING__
)

222 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

226 
	#__ALIGN_BEGIN


	)

227 
	#__ALIGN_END


	)

231 #ià
defšed
 (
__CC_ARM
)

232 
	#__·cked
 
__·cked


	)

233 #–ià
defšed
 (
__ICCARM__
)

234 
	#__·cked
 
__·cked


	)

235 #–ià
defšed
 ( 
__GNUC__
 )

236 
	#__·cked
 
	`__©Œibu‹__
 ((
__·cked__
))

	)

237 #–ià
defšed
 (
__TASKING__
)

238 
	#__·cked
 
__uÇligÃd


	)

	@libstm/STM32_USB_OTG_Driver/inc/usb_core.h

23 #iâdeà
__USB_CORE_H__


24 
	#__USB_CORE_H__


	)

27 
	~"usb_cÚf.h
"

28 
	~"usb_»gs.h
"

29 
	~"usb_defšes.h
"

46 
	#USB_OTG_EP0_IDLE
 0

	)

47 
	#USB_OTG_EP0_SETUP
 1

	)

48 
	#USB_OTG_EP0_DATA_IN
 2

	)

49 
	#USB_OTG_EP0_DATA_OUT
 3

	)

50 
	#USB_OTG_EP0_STATUS_IN
 4

	)

51 
	#USB_OTG_EP0_STATUS_OUT
 5

	)

52 
	#USB_OTG_EP0_STALL
 6

	)

54 
	#USB_OTG_EP_TX_DIS
 0x0000

	)

55 
	#USB_OTG_EP_TX_STALL
 0x0010

	)

56 
	#USB_OTG_EP_TX_NAK
 0x0020

	)

57 
	#USB_OTG_EP_TX_VALID
 0x0030

	)

59 
	#USB_OTG_EP_RX_DIS
 0x0000

	)

60 
	#USB_OTG_EP_RX_STALL
 0x1000

	)

61 
	#USB_OTG_EP_RX_NAK
 0x2000

	)

62 
	#USB_OTG_EP_RX_VALID
 0x3000

	)

66 
	#MAX_DATA_LENGTH
 0xFF

	)

74 
	mUSB_OTG_OK
 = 0,

75 
	mUSB_OTG_FAIL


76 }
	tUSB_OTG_STS
;

79 
	mHC_IDLE
 = 0,

80 
	mHC_XFRC
,

81 
	mHC_HALTED
,

82 
	mHC_NAK
,

83 
	mHC_NYET
,

84 
	mHC_STALL
,

85 
	mHC_XACTERR
,

86 
	mHC_BBLERR
,

87 
	mHC_DATATGLERR
,

88 }
	tHC_STATUS
;

91 
	mURB_IDLE
 = 0,

92 
	mURB_DONE
,

93 
	mURB_NOTREADY
,

94 
	mURB_ERROR
,

95 
	mURB_STALL


96 }
	tURB_STATE
;

99 
	mCTRL_START
 = 0,

100 
	mCTRL_XFRC
,

101 
	mCTRL_HALTED
,

102 
	mCTRL_NAK
,

103 
	mCTRL_STALL
,

104 
	mCTRL_XACTERR
,

105 
	mCTRL_BBLERR
,

106 
	mCTRL_DATATGLERR
,

107 
	mCTRL_FAIL


108 }
	tCTRL_STATUS
;

111 
	sUSB_OTG_hc


113 
ušt8_t
 
	mdev_addr
 ;

114 
ušt8_t
 
	m•_num
;

115 
ušt8_t
 
	m•_is_š
;

116 
ušt8_t
 
	m¥“d
;

117 
ušt8_t
 
	mdo_pšg
;

118 
ušt8_t
 
	m•_ty³
;

119 
ušt16_t
 
	mmax_·ck‘
;

120 
ušt8_t
 
	md©a_pid
;

121 
ušt8_t
 *
	mxãr_buff
;

122 
ušt32_t
 
	mxãr_Ën
;

123 
ušt32_t
 
	mxãr_couÁ
;

124 
ušt8_t
 
	mtoggË_š
;

125 
ušt8_t
 
	mtoggË_out
;

126 
ušt32_t
 
	mdma_addr
;

128 
	tUSB_OTG_HC
 , *
	tPUSB_OTG_HC
;

130 
	sUSB_OTG_•


132 
ušt8_t
 
	mnum
;

133 
ušt8_t
 
	mis_š
;

134 
ušt8_t
 
	mis_¡®l
;

135 
ušt8_t
 
	mty³
;

136 
ušt8_t
 
	md©a_pid_¡¬t
;

137 
ušt8_t
 
	mev’_odd_äame
;

138 
ušt16_t
 
	mtx_fifo_num
;

139 
ušt32_t
 
	mmax·ck‘
;

141 
ušt8_t
 *
	mxãr_buff
;

142 
ušt32_t
 
	mdma_addr
;

143 
ušt32_t
 
	mxãr_Ën
;

144 
ušt32_t
 
	mxãr_couÁ
;

146 
ušt32_t
 
	m»m_d©a_Ën
;

147 
ušt32_t
 
	mtÙ®_d©a_Ën
;

148 
ušt32_t
 
	mùl_d©a_Ën
;

152 
	tUSB_OTG_EP
 , *
	tPUSB_OTG_EP
;

156 
	sUSB_OTG_cÜe_cfg


158 
ušt8_t
 
	mho¡_chªÃls
;

159 
ušt8_t
 
	mdev_’dpošts
;

160 
ušt8_t
 
	m¥“d
;

161 
ušt8_t
 
	mdma_’abË
;

162 
ušt16_t
 
	mmps
;

163 
ušt16_t
 
	mTÙ®FifoSize
;

164 
ušt8_t
 
	mphy_™çû
;

165 
ušt8_t
 
	mSof_ouut
;

166 
ušt8_t
 
	mlow_pow”
;

167 
ušt8_t
 
	mcÜeID
;

170 
	tUSB_OTG_CORE_CFGS
, *
	tPUSB_OTG_CORE_CFGS
;

174 
	susb_£tup_»q
 {

176 
ušt8_t
 
	mbmReque¡
;

177 
ušt8_t
 
	mbReque¡
;

178 
ušt16_t
 
	mwV®ue
;

179 
ušt16_t
 
	mwIndex
;

180 
ušt16_t
 
	mwL’gth
;

181 } 
	tUSB_SETUP_REQ
;

183 
	s_Deviû_Ty³Def


185 
	mušt8_t
 *(*
	mG‘DeviûDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

186 
	mušt8_t
 *(*
	mG‘LªgIDSŒDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

187 
	mušt8_t
 *(*
	mG‘Mªuçùu»rSŒDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

188 
	mušt8_t
 *(*
	mG‘ProduùSŒDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

189 
	mušt8_t
 *(*
	mG‘S”ŸlSŒDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

190 
	mušt8_t
 *(*
	mG‘CÚfigu¿tiÚSŒDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

191 
	mušt8_t
 *(*
	mG‘IÁ”çûSŒDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

192 } 
	tUSBD_DEVICE
, *
	tpUSBD_DEVICE
;

194 
	sUSB_OTG_hPÜt


196 (*
	mDiscÚÃù
è(*
	mpho¡
);

197 (*
	mCÚÃù
è(*
	mpho¡
);

198 
ušt8_t
 
	mCÚnStus
;

199 
ušt8_t
 
	mDiscÚnStus
;

200 
ušt8_t
 
	mCÚnHªdËd
;

201 
ušt8_t
 
	mDiscÚnHªdËd
;

202 } 
	tUSB_OTG_hPÜt_Ty³Def
;

204 
	s_Deviû_cb


206 
ušt8_t
 (*
In™
è(*
	mpdev
 , ušt8_ˆ
	mcfgidx
);

207 
ušt8_t
 (*
DeIn™
è(*
	mpdev
 , ušt8_ˆ
	mcfgidx
);

209 
ušt8_t
 (*
S‘up
è(*
	mpdev
 , 
USB_SETUP_REQ
 *
	m»q
);

210 
ušt8_t
 (*
EP0_TxS’t
è(*
	mpdev
 );

211 
ušt8_t
 (*
EP0_RxR—dy
è(*
	mpdev
 );

213 
ušt8_t
 (*
D©aIn
è(*
	mpdev
 , ušt8_ˆ
	m•num
);

214 
ušt8_t
 (*
D©aOut
è(*
	mpdev
 , ušt8_ˆ
	m•num
);

215 
ušt8_t
 (*
SOF
è(*
	mpdev
);

216 
ušt8_t
 (*
IsoINIncom¶‘e
è(*
	mpdev
);

217 
ušt8_t
 (*
IsoOUTIncom¶‘e
è(*
	mpdev
);

219 
	mušt8_t
 *(*
	mG‘CÚfigDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

220 #ifdeà
USB_OTG_HS_CORE


221 
	mušt8_t
 *(*
	mG‘Oth”CÚfigDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 , 
ušt16_t
 *
	mËngth
);

224 #ifdeà
USB_SUPPORT_USER_STRING_DESC


225 
	mušt8_t
 *(*
	mG‘U¤SŒDesütÜ
)Ğ
ušt8_t
 
	m¥“d
 ,ušt8_ˆ
	mšdex
, 
ušt16_t
 *
	mËngth
);

228 } 
	tUSBD_CÏss_cb_Ty³Def
;

232 
	s_USBD_USR_PROP


234 (*
	mIn™
)();

235 (*
	mDeviûRe£t
)(
ušt8_t
 
	m¥“d
);

236 (*
	mDeviûCÚfigu»d
)();

237 (*
	mDeviûSu¥’ded
)();

238 (*
	mDeviûResumed
)();

240 (*
	mDeviûCÚÃùed
)();

241 (*
	mDeviûDiscÚÃùed
)();

244 
	tUSBD_U¤_cb_Ty³Def
;

246 
	s_DCD


248 
ušt8_t
 
	mdeviû_cÚfig
;

249 
ušt8_t
 
	mdeviû_¡©e
;

250 
ušt8_t
 
	mdeviû_¡©us
;

251 
ušt8_t
 
	mdeviû_add»ss
;

252 
ušt32_t
 
	mDevRemÙeWakeup
;

253 
USB_OTG_EP
 
	mš_•
 [
USB_OTG_MAX_TX_FIFOS
];

254 
USB_OTG_EP
 
	mout_•
 [
USB_OTG_MAX_TX_FIFOS
];

255 
ušt8_t
 
	m£tup_·ck‘
 [8*3];

256 
USBD_CÏss_cb_Ty³Def
 *
	mşass_cb
;

257 
USBD_U¤_cb_Ty³Def
 *
	mu¤_cb
;

258 
USBD_DEVICE
 *
	mu¤_deviû
;

259 
ušt8_t
 *
	mpCÚfig_desütÜ
;

261 
	tDCD_DEV
 , *
	tDCD_PDEV
;

264 
	s_HCD


266 
ušt8_t
 
	mRx_Bufãr
 [
MAX_DATA_LENGTH
];

267 
__IO
 
ušt32_t
 
	mCÚnSts
;

268 
__IO
 
ušt32_t
 
	mE¼CÁ
[
USB_OTG_MAX_TX_FIFOS
];

269 
__IO
 
ušt32_t
 
	mXãrCÁ
[
USB_OTG_MAX_TX_FIFOS
];

270 
__IO
 
HC_STATUS
 
	mHC_Stus
[
USB_OTG_MAX_TX_FIFOS
];

271 
__IO
 
URB_STATE
 
	mURB_S‹
[
USB_OTG_MAX_TX_FIFOS
];

272 
USB_OTG_HC
 
	mhc
 [
USB_OTG_MAX_TX_FIFOS
];

273 
ušt16_t
 
	mchªÃl
 [
USB_OTG_MAX_TX_FIFOS
];

274 
USB_OTG_hPÜt_Ty³Def
 *
	mpÜt_cb
;

276 
	tHCD_DEV
 , *
	tUSB_OTG_USBH_PDEV
;

279 
	s_OTG


281 
ušt8_t
 
	mOTG_S‹
;

282 
ušt8_t
 
	mOTG_P»vS‹
;

283 
ušt8_t
 
	mOTG_Mode
;

285 
	tOTG_DEV
 , *
	tUSB_OTG_USBO_PDEV
;

287 
	sUSB_OTG_hªdË


289 
USB_OTG_CORE_CFGS
 
	mcfg
;

290 
USB_OTG_CORE_REGS
 
	m»gs
;

291 #ifdeà
USE_DEVICE_MODE


292 
DCD_DEV
 
	mdev
;

294 #ifdeà
USE_HOST_MODE


295 
HCD_DEV
 
	mho¡
;

297 #ifdeà
USE_OTG_MODE


298 
OTG_DEV
 
	mÙg
;

301 
	tUSB_OTG_CORE_HANDLE
 , *
	tPUSB_OTG_CORE_HANDLE
;

328 
USB_OTG_STS
 
USB_OTG_CÜeIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

329 
USB_OTG_STS
 
USB_OTG_S–eùCÜe
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

330 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
);

331 
USB_OTG_STS
 
USB_OTG_EÇbËGlob®IÁ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

332 
USB_OTG_STS
 
USB_OTG_Di§bËGlob®IÁ
(
USB_OTG_CORE_HANDLE
 *
pdev
);

333 * 
USB_OTG_R—dPack‘
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

334 
ušt8_t
 *
de¡
,

335 
ušt16_t
 
Ën
);

336 
USB_OTG_STS
 
USB_OTG_Wr™ePack‘
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

337 
ušt8_t
 *
¤c
,

338 
ušt8_t
 
ch_•_num
,

339 
ušt16_t
 
Ën
);

340 
USB_OTG_STS
 
USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt32_t
 
num
);

341 
USB_OTG_STS
 
USB_OTG_FlushRxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

343 
ušt32_t
 
USB_OTG_R—dCÜeIŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

344 
ušt32_t
 
USB_OTG_R—dOtgIŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

345 
ušt8_t
 
USB_OTG_IsHo¡Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

346 
ušt8_t
 
USB_OTG_IsDeviûMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

347 
ušt32_t
 
USB_OTG_G‘Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

348 
USB_OTG_STS
 
USB_OTG_PhyIn™
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

349 
USB_OTG_STS
 
USB_OTG_S‘Cu¼’tMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

350 
ušt8_t
 
mode
);

353 #ifdeà
USE_HOST_MODE


354 
USB_OTG_STS
 
USB_OTG_CÜeIn™Ho¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

355 
USB_OTG_STS
 
USB_OTG_EÇbËHo¡IÁ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

356 
USB_OTG_STS
 
USB_OTG_HC_In™
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
hc_num
);

357 
USB_OTG_STS
 
USB_OTG_HC_H®t
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
hc_num
);

358 
USB_OTG_STS
 
USB_OTG_HC_S¹Xãr
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
hc_num
);

359 
USB_OTG_STS
 
USB_OTG_HC_DoPšg
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
hc_num
);

360 
ušt32_t
 
USB_OTG_R—dHo¡AÎChªÃls_šŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

361 
ušt32_t
 
USB_OTG_Re£tPÜt
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

362 
ušt32_t
 
USB_OTG_R—dHPRT0
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

363 
USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
¡©e
);

364 
USB_OTG_In™FSLSPClkS–
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,
ušt8_t
 
äeq
);

365 
ušt8_t
 
USB_OTG_IsEv’F¿me
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

366 
USB_OTG_StİHo¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

369 #ifdeà
USE_DEVICE_MODE


370 
USB_OTG_STS
 
USB_OTG_CÜeIn™Dev
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

371 
USB_OTG_STS
 
USB_OTG_EÇbËDevIÁ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

372 
ušt32_t
 
USB_OTG_R—dDevAÎInEPIŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

373 
USB_OTG_SPEED
 
USB_OTG_G‘DeviûS³ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

374 
USB_OTG_STS
 
USB_OTG_EP0Aùiv©e
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

375 
USB_OTG_STS
 
USB_OTG_EPAùiv©e
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
);

376 
USB_OTG_STS
 
USB_OTG_EPD—ùiv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
);

377 
USB_OTG_STS
 
USB_OTG_EPS¹Xãr
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
);

378 
USB_OTG_STS
 
USB_OTG_EP0S¹Xãr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
);

379 
USB_OTG_STS
 
USB_OTG_EPS‘SÎ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
);

380 
USB_OTG_STS
 
USB_OTG_EPCË¬SÎ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
);

381 
ušt32_t
 
USB_OTG_R—dDevAÎOutEp_™r
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

382 
ušt32_t
 
USB_OTG_R—dDevOutEP_™r
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•num
);

383 
ušt32_t
 
USB_OTG_R—dDevAÎInEPIŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

384 
USB_OTG_In™DevS³ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
¥“d
);

385 
ušt8_t
 
USBH_IsEv’F¿me
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

386 
USB_OTG_EP0_OutS¹
(
USB_OTG_CORE_HANDLE
 *
pdev
);

387 
USB_OTG_AùiveRemÙeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
);

388 
USB_OTG_Ung©eClock
(
USB_OTG_CORE_HANDLE
 *
pdev
);

389 
USB_OTG_StİDeviû
(
USB_OTG_CORE_HANDLE
 *
pdev
);

390 
USB_OTG_S‘EPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
 , 
ušt32_t
 
Stus
);

391 
ušt32_t
 
USB_OTG_G‘EPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *
•
);

	@libstm/STM32_USB_OTG_Driver/inc/usb_dcd.h

23 #iâdeà
__DCD_H__


24 
	#__DCD_H__


	)

27 
	~"usb_cÜe.h
"

43 
	#USB_OTG_EP_CONTROL
 0

	)

44 
	#USB_OTG_EP_ISOC
 1

	)

45 
	#USB_OTG_EP_BULK
 2

	)

46 
	#USB_OTG_EP_INT
 3

	)

47 
	#USB_OTG_EP_MASK
 3

	)

50 
	#USB_OTG_DEFAULT
 1

	)

51 
	#USB_OTG_ADDRESSED
 2

	)

52 
	#USB_OTG_CONFIGURED
 3

	)

53 
	#USB_OTG_SUSPENDED
 4

	)

68 
ušt8_t
 
	mbL’gth
;

69 
ušt8_t
 
	mbDesütÜTy³
;

70 
ušt8_t
 
	mbEndpoštAdd»ss
;

71 
ušt8_t
 
	mbmA‰ribu‹s
;

72 
ušt16_t
 
	mwMaxPack‘Size
;

73 
ušt8_t
 
	mbIÁ”v®
;

75 
	tEP_DESCRIPTOR
 , *
	tPEP_DESCRIPTOR
;

102 
DCD_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

103 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
);

105 
DCD_DevCÚÃù
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

106 
DCD_DevDiscÚÃù
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

107 
DCD_EP_S‘Add»ss
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

108 
ušt8_t
 
add»ss
);

109 
ušt32_t
 
DCD_EP_O³n
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

110 
ušt8_t
 
•_addr
,

111 
ušt16_t
 
•_mps
,

112 
ušt8_t
 
•_ty³
);

114 
ušt32_t
 
DCD_EP_Clo£
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

115 
ušt8_t
 
•_addr
);

118 
ušt32_t
 
DCD_EP_P»·»Rx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
ušt8_t
 
•_addr
,

120 
ušt8_t
 *
pbuf
,

121 
ušt16_t
 
buf_Ën
);

123 
ušt32_t
 
DCD_EP_Tx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

124 
ušt8_t
 
•_addr
,

125 
ušt8_t
 *
pbuf
,

126 
ušt32_t
 
buf_Ën
);

127 
ušt32_t
 
DCD_EP_SÎ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

128 
ušt8_t
 
•num
);

129 
ušt32_t
 
DCD_EP_CÌSÎ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

130 
ušt8_t
 
•num
);

131 
ušt32_t
 
DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

132 
ušt8_t
 
•num
);

133 
ušt32_t
 
DCD_HªdË_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

135 
ušt32_t
 
DCD_G‘EPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

136 
ušt8_t
 
•num
);

138 
DCD_S‘EPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

139 
ušt8_t
 
•num
 ,

140 
ušt32_t
 
Stus
);

	@libstm/STM32_USB_OTG_Driver/inc/usb_dcd_int.h

23 #iâdeà
USB_DCD_INT_H__


24 
	#USB_DCD_INT_H__


	)

27 
	~"usb_dcd.h
"

45 
	s_USBD_DCD_INT


47 
ušt8_t
 (* 
D©aOutSge
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , ušt8_ˆ
	m•num
);

48 
ušt8_t
 (* 
D©aInSge
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , ušt8_ˆ
	m•num
);

49 
ušt8_t
 (* 
S‘upSge
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

50 
ušt8_t
 (* 
SOF
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

51 
ušt8_t
 (* 
Re£t
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

52 
ušt8_t
 (* 
Su¥’d
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

53 
ušt8_t
 (* 
Resume
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

54 
ušt8_t
 (* 
IsoINIncom¶‘e
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

55 
ušt8_t
 (* 
IsoOUTIncom¶‘e
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

57 
ušt8_t
 (* 
DevCÚÃùed
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

58 
ušt8_t
 (* 
DevDiscÚÃùed
è(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

60 }
	tUSBD_DCD_INT_cb_Ty³Def
;

62 
USBD_DCD_INT_cb_Ty³Def
 *
USBD_DCD_INT_fİs
;

79 
	#CLEAR_IN_EP_INTR
(
•num
,
šŒ
) \

80 
d›pšt
.
d32
=0; \

81 
d›pšt
.
b
.
šŒ
 = 1; \

82 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
•num
]->
DIEPINT
,
d›pšt
.
d32
);

	)

84 
	#CLEAR_OUT_EP_INTR
(
•num
,
šŒ
) \

85 
dÛpšt
.
d32
=0; \

86 
dÛpšt
.
b
.
šŒ
 = 1; \

87 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•num
]->
DOEPINT
,
dÛpšt
.
d32
);

	)

104 
ušt32_t
 
USBD_OTG_ISR_HªdËr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@libstm/STM32_USB_OTG_Driver/inc/usb_defines.h

23 #iâdeà
__USB_DEF_H__


24 
	#__USB_DEF_H__


	)

27 
	~"usb_cÚf.h
"

51 
	#USB_OTG_SPEED_PARAM_HIGH
 0

	)

52 
	#USB_OTG_SPEED_PARAM_HIGH_IN_FULL
 1

	)

53 
	#USB_OTG_SPEED_PARAM_FULL
 3

	)

55 
	#USB_OTG_SPEED_HIGH
 0

	)

56 
	#USB_OTG_SPEED_FULL
 1

	)

58 
	#USB_OTG_ULPI_PHY
 1

	)

59 
	#USB_OTG_EMBEDDED_PHY
 2

	)

60 
	#USB_OTG_I2C_PHY
 3

	)

70 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

71 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

72 
	#GAHBCFG_GLBINT_ENABLE
 1

	)

73 
	#GAHBCFG_INT_DMA_BURST_SINGLE
 0

	)

74 
	#GAHBCFG_INT_DMA_BURST_INCR
 1

	)

75 
	#GAHBCFG_INT_DMA_BURST_INCR4
 3

	)

76 
	#GAHBCFG_INT_DMA_BURST_INCR8
 5

	)

77 
	#GAHBCFG_INT_DMA_BURST_INCR16
 7

	)

78 
	#GAHBCFG_DMAENABLE
 1

	)

79 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

80 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

81 
	#GRXSTS_PKTSTS_IN
 2

	)

82 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

83 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

84 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

93 
	#MODE_HNP_SRP_CAPABLE
 0

	)

94 
	#MODE_SRP_ONLY_CAPABLE
 1

	)

95 
	#MODE_NO_HNP_SRP_CAPABLE
 2

	)

96 
	#MODE_SRP_CAPABLE_DEVICE
 3

	)

97 
	#MODE_NO_SRP_CAPABLE_DEVICE
 4

	)

98 
	#MODE_SRP_CAPABLE_HOST
 5

	)

99 
	#MODE_NO_SRP_CAPABLE_HOST
 6

	)

100 
	#A_HOST
 1

	)

101 
	#A_SUSPEND
 2

	)

102 
	#A_PERIPHERAL
 3

	)

103 
	#B_PERIPHERAL
 4

	)

104 
	#B_HOST
 5

	)

105 
	#DEVICE_MODE
 0

	)

106 
	#HOST_MODE
 1

	)

107 
	#OTG_MODE
 2

	)

116 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 0

	)

117 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 1

	)

118 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 2

	)

119 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 3

	)

121 
	#DCFG_FRAME_INTERVAL_80
 0

	)

122 
	#DCFG_FRAME_INTERVAL_85
 1

	)

123 
	#DCFG_FRAME_INTERVAL_90
 2

	)

124 
	#DCFG_FRAME_INTERVAL_95
 3

	)

126 
	#DEP0CTL_MPS_64
 0

	)

127 
	#DEP0CTL_MPS_32
 1

	)

128 
	#DEP0CTL_MPS_16
 2

	)

129 
	#DEP0CTL_MPS_8
 3

	)

131 
	#EP_SPEED_LOW
 0

	)

132 
	#EP_SPEED_FULL
 1

	)

133 
	#EP_SPEED_HIGH
 2

	)

135 
	#EP_TYPE_CTRL
 0

	)

136 
	#EP_TYPE_ISOC
 1

	)

137 
	#EP_TYPE_BULK
 2

	)

138 
	#EP_TYPE_INTR
 3

	)

139 
	#EP_TYPE_MSK
 3

	)

141 
	#STS_GOUT_NAK
 1

	)

142 
	#STS_DATA_UPDT
 2

	)

143 
	#STS_XFER_COMP
 3

	)

144 
	#STS_SETUP_COMP
 4

	)

145 
	#STS_SETUP_UPDT
 6

	)

154 
	#HC_PID_DATA0
 0

	)

155 
	#HC_PID_DATA2
 1

	)

156 
	#HC_PID_DATA1
 2

	)

157 
	#HC_PID_SETUP
 3

	)

159 
	#HPRT0_PRTSPD_HIGH_SPEED
 0

	)

160 
	#HPRT0_PRTSPD_FULL_SPEED
 1

	)

161 
	#HPRT0_PRTSPD_LOW_SPEED
 2

	)

163 
	#HCFG_30_60_MHZ
 0

	)

164 
	#HCFG_48_MHZ
 1

	)

165 
	#HCFG_6_MHZ
 2

	)

167 
	#HCCHAR_CTRL
 0

	)

168 
	#HCCHAR_ISOC
 1

	)

169 
	#HCCHAR_BULK
 2

	)

170 
	#HCCHAR_INTR
 3

	)

172 
	#MIN
(
a
, 
b
è((×è< (b)è? (aè: (b))

	)

185 
	mUSB_OTG_HS_CORE_ID
 = 0,

186 
	mUSB_OTG_FS_CORE_ID
 = 1

187 }
	tUSB_OTG_CORE_ID_Ty³Def
;

218 
	#USB_OTG_READ_REG32
(
»g
è(*(
__IO
 
ušt32_t
 *ìeg)

	)

219 
	#USB_OTG_WRITE_REG32
(
»g
,
v®ue
è(*(
__IO
 
ušt32_t
 *ìeg = v®ue)

	)

220 
	#USB_OTG_MODIFY_REG32
(
»g
,
ş—r_mask
,
£t_mask
) \

221 
	`USB_OTG_WRITE_REG32
(
»g
, (((
	`USB_OTG_READ_REG32
Ôeg)è& ~
ş—r_mask
è| 
£t_mask
 ) )

	)

226 
	eUSB_OTG_SPEED
 {

227 
	mUSB_SPEED_UNKNOWN
 = 0,

228 
	mUSB_SPEED_LOW
,

229 
	mUSB_SPEED_FULL
,

230 
	mUSB_SPEED_HIGH


	@libstm/STM32_USB_OTG_Driver/inc/usb_hcd.h

23 #iâdeà
__USB_HCD_H__


24 
	#__USB_HCD_H__


	)

27 
	~"usb_»gs.h
"

28 
	~"usb_cÜe.h
"

74 
ušt32_t
 
HCD_In™
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

75 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
);

76 
ušt32_t
 
HCD_HC_In™
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

77 
ušt8_t
 
hc_num
);

78 
ušt32_t
 
HCD_Subm™Reque¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

79 
ušt8_t
 
hc_num
) ;

80 
ušt32_t
 
HCD_G‘Cu¼’tS³ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
ušt32_t
 
HCD_Re£tPÜt
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

82 
ušt32_t
 
HCD_IsDeviûCÚÃùed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

83 
ušt32_t
 
HCD_G‘Cu¼’tF¿me
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

84 
URB_STATE
 
HCD_G‘URB_S‹
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
ch_num
);

85 
ušt32_t
 
HCD_G‘XãrCÁ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
ch_num
);

86 
HC_STATUS
 
HCD_G‘HCS‹
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
ch_num
) ;

	@libstm/STM32_USB_OTG_Driver/inc/usb_hcd_int.h

23 #iâdeà
__HCD_INT_H__


24 
	#__HCD_INT_H__


	)

28 
	~"usb_hcd.h
"

61 
	#CLEAR_HC_INT
(
HC_REGS
, 
šŒ
) \

63 
USB_OTG_HCINTn_Ty³Def
 
hcšt_ş—r
; \

64 
hcšt_ş—r
.
d32
 = 0; \

65 
hcšt_ş—r
.
b
.
šŒ
 = 1; \

66 
	`USB_OTG_WRITE_REG32
(&((
HC_REGS
)->
HCINT
), 
hcšt_ş—r
.
d32
);\

68 

	)

69 
	#MASK_HOST_INT_CHH
(
hc_num
è{ 
USB_OTG_HCGINTMSK_Ty³Def
 
GINTMSK
; \

70 
GINTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
); \

71 
GINTMSK
.
b
.
chhÉd
 = 0; \

72 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
, 
GINTMSK
.
d32
);}

	)

74 
	#UNMASK_HOST_INT_CHH
(
hc_num
è{ 
USB_OTG_HCGINTMSK_Ty³Def
 
GINTMSK
; \

75 
GINTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
); \

76 
GINTMSK
.
b
.
chhÉd
 = 1; \

77 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
, 
GINTMSK
.
d32
);}

	)

79 
	#MASK_HOST_INT_ACK
(
hc_num
è{ 
USB_OTG_HCGINTMSK_Ty³Def
 
GINTMSK
; \

80 
GINTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
); \

81 
GINTMSK
.
b
.
ack
 = 0; \

82 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
, 
GINTMSK
.
d32
);}

	)

84 
	#UNMASK_HOST_INT_ACK
(
hc_num
è{ 
USB_OTG_HCGINTMSK_Ty³Def
 
GINTMSK
; \

85 
GINTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
); \

86 
GINTMSK
.
b
.
ack
 = 1; \

87 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
, 
GINTMSK
.
d32
);}

	)

104 
CÚÃùC®lback_HªdËr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

105 
DiscÚÃù_C®lback_HªdËr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

106 
Ov”cu¼’t_C®lback_HªdËr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

107 
ušt32_t
 
USBH_OTG_ISR_HªdËr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@libstm/STM32_USB_OTG_Driver/inc/usb_otg.h

23 #iâdeà
__USB_OTG__


24 
	#__USB_OTG__


	)

42 
USB_OTG_In™Ÿ‹SRP
();

43 
USB_OTG_In™Ÿ‹HNP
(
ušt8_t
 
¡©e
 , ušt8_ˆ
mode
);

44 
USB_OTG_Sw™chback
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

45 
ušt32_t
 
USB_OTG_G‘Cu¼’tS‹
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

47 
ušt32_t
 
STM32_USBO_OTG_ISR_HªdËr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

	@libstm/STM32_USB_OTG_Driver/inc/usb_regs.h

23 #iâdeà
__USB_OTG_REGS_H__


24 
	#__USB_OTG_REGS_H__


	)

27 
	~"usb_cÚf.h
"

44 
	#USB_OTG_HS_BASE_ADDR
 0x40040000

	)

45 
	#USB_OTG_FS_BASE_ADDR
 0x50000000

	)

47 
	#USB_OTG_CORE_GLOBAL_REGS_OFFSET
 0x000

	)

48 
	#USB_OTG_DEV_GLOBAL_REG_OFFSET
 0x800

	)

49 
	#USB_OTG_DEV_IN_EP_REG_OFFSET
 0x900

	)

50 
	#USB_OTG_EP_REG_OFFSET
 0x20

	)

51 
	#USB_OTG_DEV_OUT_EP_REG_OFFSET
 0xB00

	)

52 
	#USB_OTG_HOST_GLOBAL_REG_OFFSET
 0x400

	)

53 
	#USB_OTG_HOST_PORT_REGS_OFFSET
 0x440

	)

54 
	#USB_OTG_HOST_CHAN_REGS_OFFSET
 0x500

	)

55 
	#USB_OTG_CHAN_REGS_OFFSET
 0x20

	)

56 
	#USB_OTG_PCGCCTL_OFFSET
 0xE00

	)

57 
	#USB_OTG_DATA_FIFO_OFFSET
 0x1000

	)

58 
	#USB_OTG_DATA_FIFO_SIZE
 0x1000

	)

61 
	#USB_OTG_MAX_TX_FIFOS
 15

	)

63 
	#USB_OTG_HS_MAX_PACKET_SIZE
 512

	)

64 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64

	)

65 
	#USB_OTG_MAX_EP0_SIZE
 64

	)

77 
	s_USB_OTG_GREGS


79 
__IO
 
ušt32_t
 
	mGOTGCTL
;

80 
__IO
 
ušt32_t
 
	mGOTGINT
;

81 
__IO
 
ušt32_t
 
	mGAHBCFG
;

82 
__IO
 
ušt32_t
 
	mGUSBCFG
;

83 
__IO
 
ušt32_t
 
	mGRSTCTL
;

84 
__IO
 
ušt32_t
 
	mGINTSTS
;

85 
__IO
 
ušt32_t
 
	mGINTMSK
;

86 
__IO
 
ušt32_t
 
	mGRXSTSR
;

87 
__IO
 
ušt32_t
 
	mGRXSTSP
;

88 
__IO
 
ušt32_t
 
	mGRXFSIZ
;

89 
__IO
 
ušt32_t
 
	mDIEPTXF0_HNPTXFSIZ
;

90 
__IO
 
ušt32_t
 
	mHNPTXSTS
;

91 
__IO
 
ušt32_t
 
	mGI2CCTL
;

92 
ušt32_t
 
	mRe£rved34
;

93 
__IO
 
ušt32_t
 
	mGCCFG
;

94 
__IO
 
ušt32_t
 
	mCID
;

95 
ušt32_t
 
	mRe£rved40
[48];

96 
__IO
 
ušt32_t
 
	mHPTXFSIZ
;

97 
__IO
 
ušt32_t
 
	mDIEPTXF
[
USB_OTG_MAX_TX_FIFOS
];

99 
	tUSB_OTG_GREGS
;

108 
	s_USB_OTG_DREGS


110 
__IO
 
ušt32_t
 
	mDCFG
;

111 
__IO
 
ušt32_t
 
	mDCTL
;

112 
__IO
 
ušt32_t
 
	mDSTS
;

113 
ušt32_t
 
	mRe£rved0C
;

114 
__IO
 
ušt32_t
 
	mDIEPMSK
;

115 
__IO
 
ušt32_t
 
	mDOEPMSK
;

116 
__IO
 
ušt32_t
 
	mDAINT
;

117 
__IO
 
ušt32_t
 
	mDAINTMSK
;

118 
ušt32_t
 
	mRe£rved20
;

119 
ušt32_t
 
	mRe£rved9
;

120 
__IO
 
ušt32_t
 
	mDVBUSDIS
;

121 
__IO
 
ušt32_t
 
	mDVBUSPULSE
;

122 
__IO
 
ušt32_t
 
	mDTHRCTL
;

123 
__IO
 
ušt32_t
 
	mDIEPEMPMSK
;

124 
__IO
 
ušt32_t
 
	mDEACHINT
;

125 
__IO
 
ušt32_t
 
	mDEACHMSK
;

126 
ušt32_t
 
	mRe£rved40
;

127 
__IO
 
ušt32_t
 
	mDINEP1MSK
;

128 
ušt32_t
 
	mRe£rved44
[15];

129 
__IO
 
ušt32_t
 
	mDOUTEP1MSK
;

131 
	tUSB_OTG_DREGS
;

140 
	s_USB_OTG_INEPREGS


142 
__IO
 
ušt32_t
 
	mDIEPCTL
;

143 
ušt32_t
 
	mRe£rved04
;

144 
__IO
 
ušt32_t
 
	mDIEPINT
;

145 
ušt32_t
 
	mRe£rved0C
;

146 
__IO
 
ušt32_t
 
	mDIEPTSIZ
;

147 
__IO
 
ušt32_t
 
	mDIEPDMA
;

148 
__IO
 
ušt32_t
 
	mDTXFSTS
;

149 
ušt32_t
 
	mRe£rved18
;

151 
	tUSB_OTG_INEPREGS
;

160 
	s_USB_OTG_OUTEPREGS


162 
__IO
 
ušt32_t
 
	mDOEPCTL
;

163 
__IO
 
ušt32_t
 
	mDOUTEPFRM
;

164 
__IO
 
ušt32_t
 
	mDOEPINT
;

165 
ušt32_t
 
	mRe£rved0C
;

166 
__IO
 
ušt32_t
 
	mDOEPTSIZ
;

167 
__IO
 
ušt32_t
 
	mDOEPDMA
;

168 
ušt32_t
 
	mRe£rved18
[2];

170 
	tUSB_OTG_OUTEPREGS
;

179 
	s_USB_OTG_HREGS


181 
__IO
 
ušt32_t
 
	mHCFG
;

182 
__IO
 
ušt32_t
 
	mHFIR
;

183 
__IO
 
ušt32_t
 
	mHFNUM
;

184 
ušt32_t
 
	mRe£rved40C
;

185 
__IO
 
ušt32_t
 
	mHPTXSTS
;

186 
__IO
 
ušt32_t
 
	mHAINT
;

187 
__IO
 
ušt32_t
 
	mHAINTMSK
;

189 
	tUSB_OTG_HREGS
;

198 
	s_USB_OTG_HC_REGS


200 
__IO
 
ušt32_t
 
	mHCCHAR
;

201 
__IO
 
ušt32_t
 
	mHCSPLT
;

202 
__IO
 
ušt32_t
 
	mHCINT
;

203 
__IO
 
ušt32_t
 
	mHCGINTMSK
;

204 
__IO
 
ušt32_t
 
	mHCTSIZ
;

205 
__IO
 
ušt32_t
 
	mHCDMA
;

206 
ušt32_t
 
	mRe£rved
[2];

208 
	tUSB_OTG_HC_REGS
;

217 
	sUSB_OTG_cÜe_»gs


219 
USB_OTG_GREGS
 *
	mGREGS
;

220 
USB_OTG_DREGS
 *
	mDREGS
;

221 
USB_OTG_HREGS
 *
	mHREGS
;

222 
USB_OTG_INEPREGS
 *
	mINEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

223 
USB_OTG_OUTEPREGS
 *
	mOUTEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

224 
USB_OTG_HC_REGS
 *
	mHC_REGS
[
USB_OTG_MAX_TX_FIFOS
];

225 
__IO
 
ušt32_t
 *
	mHPRT0
;

226 
__IO
 
ušt32_t
 *
	mDFIFO
[
USB_OTG_MAX_TX_FIFOS
];

227 
__IO
 
ušt32_t
 *
	mPCGCCTL
;

229 
	tUSB_OTG_CORE_REGS
 , *
	tPUSB_OTG_CORE_REGS
;

230 
	u_USB_OTG_OTGCTL_Ty³Def


232 
ušt32_t
 
	md32
;

235 
ušt32_t
 
	m£¤eqscs
 :

237 
ušt32_t
 
	m£¤eq
 :

239 
ušt32_t
 
	mRe£rved2_7
 :

241 
ušt32_t
 
	mh¡Ãgscs
 :

243 
ušt32_t
 
	mhÅ»q
 :

245 
ušt32_t
 
	mh¡£thÅ’
 :

247 
ušt32_t
 
	mdevhÅ’
 :

249 
ušt32_t
 
	mRe£rved12_15
 :

251 
ušt32_t
 
	mcÚid¡s
 :

253 
ušt32_t
 
	mRe£rved17
 :

255 
ušt32_t
 
	ma£svld
 :

257 
ušt32_t
 
	mb£svld
 :

259 
ušt32_t
 
	mcu¼mod
 :

261 
ušt32_t
 
	mRe£rved21_31
 :

264 
	mb
;

265 } 
	tUSB_OTG_OTGCTL_Ty³Def
 ;

266 
	u_USB_OTG_GOTGINT_Ty³Def


268 
ušt32_t
 
	md32
;

271 
ušt32_t
 
	mRe£rved0_1
 :

273 
ušt32_t
 
	m££ndd‘
 :

275 
ušt32_t
 
	mRe£rved3_7
 :

277 
ušt32_t
 
	m£¤eqsuc¡schng
 :

279 
ušt32_t
 
	mh¡Ãgsuc¡schng
 :

281 
ušt32_t
 
	m»£rv”10_16
 :

283 
ušt32_t
 
	mh¡Ãgd‘
 :

285 
ušt32_t
 
	madevtoutchng
 :

287 
ušt32_t
 
	mdebdÚe
 :

289 
ušt32_t
 
	mRe£rved31_20
 :

292 
	mb
;

293 } 
	tUSB_OTG_GOTGINT_Ty³Def
 ;

294 
	u_USB_OTG_GAHBCFG_Ty³Def


296 
ušt32_t
 
	md32
;

299 
ušt32_t
 
	mglblšŒmsk
 :

301 
ušt32_t
 
	mhbur¡Ën
 :

303 
ušt32_t
 
	mdm«ÇbË
 :

305 
ušt32_t
 
	mRe£rved
 :

307 
ušt32_t
 
	mÅtxãm¶vl_txãm¶vl
 :

309 
ušt32_t
 
	m±xãm¶vl
 :

311 
ušt32_t
 
	mRe£rved9_31
 :

314 
	mb
;

315 } 
	tUSB_OTG_GAHBCFG_Ty³Def
 ;

316 
	u_USB_OTG_GUSBCFG_Ty³Def


318 
ušt32_t
 
	md32
;

321 
ušt32_t
 
	mtoutÿl
 :

323 
ušt32_t
 
	mphyif
 :

325 
ušt32_t
 
	muÍi_utmi_£l
 :

327 
ušt32_t
 
	mfsštf
 :

329 
ušt32_t
 
	mphy£l
 :

331 
ušt32_t
 
	mddr£l
 :

333 
ušt32_t
 
	m¤pÿp
 :

335 
ušt32_t
 
	mhÅÿp
 :

337 
ušt32_t
 
	musbŒdtim
 :

339 
ušt32_t
 
	mÅtxäwnd’
 :

341 
ušt32_t
 
	mphyÍwrşk£l
 :

343 
ušt32_t
 
	mÙgutmifs£l
 :

345 
ušt32_t
 
	muÍi_f¦s
 :

347 
ušt32_t
 
	muÍi_auto_»s
 :

349 
ušt32_t
 
	muÍi_şk_sus_m
 :

351 
ušt32_t
 
	muÍi_ext_vbus_drv
 :

353 
ušt32_t
 
	muÍi_št_vbus_šdiÿtÜ
 :

355 
ušt32_t
 
	m‹rm_£l_dl_pul£
 :

357 
ušt32_t
 
	mRe£rved
 :

359 
ušt32_t
 
	mfÜû_ho¡
 :

361 
ušt32_t
 
	mfÜû_dev
 :

363 
ušt32_t
 
	mcÜru±_tx
 :

366 
	mb
;

367 } 
	tUSB_OTG_GUSBCFG_Ty³Def
 ;

368 
	u_USB_OTG_GRSTCTL_Ty³Def


370 
ušt32_t
 
	md32
;

373 
ušt32_t
 
	mcsár¡
 :

375 
ušt32_t
 
	mhsár¡
 :

377 
ušt32_t
 
	mh¡äm
 :

379 
ušt32_t
 
	mštknqæsh
 :

381 
ušt32_t
 
	mrxfæsh
 :

383 
ušt32_t
 
	mtxfæsh
 :

385 
ušt32_t
 
	mtxâum
 :

387 
ušt32_t
 
	mRe£rved11_29
 :

389 
ušt32_t
 
	mdm¬eq
 :

391 
ušt32_t
 
	mahbidË
 :

394 
	mb
;

395 } 
	tUSB_OTG_GRSTCTL_Ty³Def
 ;

396 
	u_USB_OTG_GINTMSK_Ty³Def


398 
ušt32_t
 
	md32
;

401 
ušt32_t
 
	mRe£rved0
 :

403 
ušt32_t
 
	mmodemism©ch
 :

405 
ušt32_t
 
	mÙgšŒ
 :

407 
ušt32_t
 
	msofšŒ
 :

409 
ušt32_t
 
	mrx¡sqlvl
 :

411 
ušt32_t
 
	mÅtxãm±y
 :

413 
ušt32_t
 
	mgšÇkeff
 :

415 
ušt32_t
 
	mgouŠakeff
 :

417 
ušt32_t
 
	mRe£rved8
 :

419 
ušt32_t
 
	mi2cšŒ
 :

421 
ušt32_t
 
	m”lysu¥’d
 :

423 
ušt32_t
 
	musbsu¥’d
 :

425 
ušt32_t
 
	musb»£t
 :

427 
ušt32_t
 
	m’umdÚe
 :

429 
ušt32_t
 
	misooutdrİ
 :

431 
ušt32_t
 
	meİäame
 :

433 
ušt32_t
 
	mRe£rved16
 :

435 
ušt32_t
 
	m•mism©ch
 :

437 
ušt32_t
 
	mš•šŒ
 :

439 
ušt32_t
 
	mou‹pšŒ
 :

441 
ušt32_t
 
	mšcom¶isoš
 :

443 
ušt32_t
 
	mšcom¶isoout
 :

445 
ušt32_t
 
	mRe£rved22_23
 :

447 
ušt32_t
 
	mpÜtšŒ
 :

449 
ušt32_t
 
	mhcšŒ
 :

451 
ušt32_t
 
	m±xãm±y
 :

453 
ušt32_t
 
	mRe£rved27
 :

455 
ušt32_t
 
	mcÚid¡schng
 :

457 
ušt32_t
 
	mdiscÚÃù
 :

459 
ušt32_t
 
	m£s¤eqšŒ
 :

461 
ušt32_t
 
	mwkupšŒ
 :

464 
	mb
;

465 } 
	tUSB_OTG_GINTMSK_Ty³Def
 ;

466 
	u_USB_OTG_GINTSTS_Ty³Def


468 
ušt32_t
 
	md32
;

471 
ušt32_t
 
	mcurmode
 :

473 
ušt32_t
 
	mmodemism©ch
 :

475 
ušt32_t
 
	mÙgšŒ
 :

477 
ušt32_t
 
	msofšŒ
 :

479 
ušt32_t
 
	mrx¡sqlvl
 :

481 
ušt32_t
 
	mÅtxãm±y
 :

483 
ušt32_t
 
	mgšÇkeff
 :

485 
ušt32_t
 
	mgouŠakeff
 :

487 
ušt32_t
 
	mRe£rved8
 :

489 
ušt32_t
 
	mi2cšŒ
 :

491 
ušt32_t
 
	m”lysu¥’d
 :

493 
ušt32_t
 
	musbsu¥’d
 :

495 
ušt32_t
 
	musb»£t
 :

497 
ušt32_t
 
	m’umdÚe
 :

499 
ušt32_t
 
	misooutdrİ
 :

501 
ušt32_t
 
	meİäame
 :

503 
ušt32_t
 
	mštim”rx
 :

505 
ušt32_t
 
	m•mism©ch
 :

507 
ušt32_t
 
	mš•št
:

509 
ušt32_t
 
	mou‹pšŒ
 :

511 
ušt32_t
 
	mšcom¶isoš
 :

513 
ušt32_t
 
	mšcom¶isoout
 :

515 
ušt32_t
 
	mRe£rved22_23
 :

517 
ušt32_t
 
	mpÜtšŒ
 :

519 
ušt32_t
 
	mhcšŒ
 :

521 
ušt32_t
 
	m±xãm±y
 :

523 
ušt32_t
 
	mRe£rved27
 :

525 
ušt32_t
 
	mcÚid¡schng
 :

527 
ušt32_t
 
	mdiscÚÃù
 :

529 
ušt32_t
 
	m£s¤eqšŒ
 :

531 
ušt32_t
 
	mwkupšŒ
 :

534 
	mb
;

535 } 
	tUSB_OTG_GINTSTS_Ty³Def
 ;

536 
	u_USB_OTG_DRXSTS_Ty³Def


538 
ušt32_t
 
	md32
;

541 
ušt32_t
 
	m•num
 :

543 
ušt32_t
 
	mbút
 :

545 
ušt32_t
 
	mdpid
 :

547 
ušt32_t
 
	mpkt¡s
 :

549 
ušt32_t
 
	mâ
 :

551 
ušt32_t
 
	mRe£rved
 :

554 
	mb
;

555 } 
	tUSB_OTG_DRXSTS_Ty³Def
 ;

556 
	u_USB_OTG_GRXSTS_Ty³Def


558 
ušt32_t
 
	md32
;

561 
ušt32_t
 
	mchnum
 :

563 
ušt32_t
 
	mbút
 :

565 
ušt32_t
 
	mdpid
 :

567 
ušt32_t
 
	mpkt¡s
 :

569 
ušt32_t
 
	mRe£rved
 :

572 
	mb
;

573 } 
	tUSB_OTG_GRXFSTS_Ty³Def
 ;

574 
	u_USB_OTG_FSIZ_Ty³Def


576 
ušt32_t
 
	md32
;

579 
ušt32_t
 
	m¡¬ddr
 :

581 
ušt32_t
 
	md•th
 :

584 
	mb
;

585 } 
	tUSB_OTG_FSIZ_Ty³Def
 ;

586 
	u_USB_OTG_HNPTXSTS_Ty³Def


588 
ušt32_t
 
	md32
;

591 
ušt32_t
 
	mÅtxf¥ÿva
 :

593 
ušt32_t
 
	mÅtxq¥ÿva
 :

595 
ušt32_t
 
	mÅtxqtİ_‹rmš©e
 :

597 
ušt32_t
 
	mÅtxqtİ_tim”
 :

599 
ušt32_t
 
	mÅtxqtİ
 :

601 
ušt32_t
 
	mchnum
 :

603 
ušt32_t
 
	mRe£rved
 :

606 
	mb
;

607 } 
	tUSB_OTG_HNPTXSTS_Ty³Def
 ;

608 
	u_USB_OTG_DTXFSTSn_Ty³Def


610 
ušt32_t
 
	md32
;

613 
ušt32_t
 
	mtxf¥ÿva
 :

615 
ušt32_t
 
	mRe£rved
 :

618 
	mb
;

619 } 
	tUSB_OTG_DTXFSTSn_Ty³Def
 ;

620 
	u_USB_OTG_GI2CCTL_Ty³Def


622 
ušt32_t
 
	md32
;

625 
ušt32_t
 
	mrwd©a
 :

627 
ušt32_t
 
	m»gaddr
 :

629 
ušt32_t
 
	maddr
 :

631 
ušt32_t
 
	mi2ûn
 :

633 
ušt32_t
 
	mack
 :

635 
ušt32_t
 
	mi2csu¥ùl
 :

637 
ušt32_t
 
	mi2cdevaddr
 :

639 
ušt32_t
 
	md©_£0
:

641 
ušt32_t
 
	mRe£rved
 :

643 
ušt32_t
 
	mrw
 :

645 
ušt32_t
 
	mbsydÃ
 :

648 
	mb
;

649 } 
	tUSB_OTG_GI2CCTL_Ty³Def
 ;

650 
	u_USB_OTG_GCCFG_Ty³Def


652 
ušt32_t
 
	md32
;

655 
ušt32_t
 
	mRe£rved_š
 :

657 
ušt32_t
 
	mpwdn
 :

659 
ušt32_t
 
	mi2ciãn
 :

661 
ušt32_t
 
	mvbus£nsšgA
 :

663 
ušt32_t
 
	mvbus£nsšgB
 :

665 
ušt32_t
 
	msofou‹n
 :

667 
ušt32_t
 
	mdi§bËvbus£nsšg
 :

669 
ušt32_t
 
	mRe£rved_out
 :

672 
	mb
;

673 } 
	tUSB_OTG_GCCFG_Ty³Def
 ;

675 
	u_USB_OTG_DCFG_Ty³Def


677 
ušt32_t
 
	md32
;

680 
ušt32_t
 
	mdev¥d
 :

682 
ušt32_t
 
	mnz¡southshk
 :

684 
ušt32_t
 
	mRe£rved3
 :

686 
ušt32_t
 
	mdevaddr
 :

688 
ušt32_t
 
	m³räšt
 :

690 
ušt32_t
 
	mRe£rved13_17
 :

692 
ušt32_t
 
	m•msút
 :

695 
	mb
;

696 } 
	tUSB_OTG_DCFG_Ty³Def
 ;

697 
	u_USB_OTG_DCTL_Ty³Def


699 
ušt32_t
 
	md32
;

702 
ušt32_t
 
	mrmtwkupsig
 :

704 
ušt32_t
 
	msádiscÚ
 :

706 
ušt32_t
 
	mgÅšÇk¡s
 :

708 
ušt32_t
 
	mgouŠak¡s
 :

710 
ušt32_t
 
	mt¡ùl
 :

712 
ušt32_t
 
	msgÅšÇk
 :

714 
ušt32_t
 
	mcgÅšÇk
 :

716 
ušt32_t
 
	msgouŠak
 :

718 
ušt32_t
 
	mcgouŠak
 :

720 
ušt32_t
 
	mRe£rved
 :

723 
	mb
;

724 } 
	tUSB_OTG_DCTL_Ty³Def
 ;

725 
	u_USB_OTG_DSTS_Ty³Def


727 
ušt32_t
 
	md32
;

730 
ušt32_t
 
	msu¥¡s
 :

732 
ušt32_t
 
	m’um¥d
 :

734 
ušt32_t
 
	m”¹iû¼
 :

736 
ušt32_t
 
	mRe£rved4_7
:

738 
ušt32_t
 
	msofâ
 :

740 
ušt32_t
 
	mRe£rved22_31
 :

743 
	mb
;

744 } 
	tUSB_OTG_DSTS_Ty³Def
 ;

745 
	u_USB_OTG_DIEPINTn_Ty³Def


747 
ušt32_t
 
	md32
;

750 
ušt32_t
 
	mxãrcom¶
 :

752 
ušt32_t
 
	m•di§bËd
 :

754 
ušt32_t
 
	mahb”r
 :

756 
ušt32_t
 
	mtimeout
 :

758 
ušt32_t
 
	mštktxãmp
 :

760 
ušt32_t
 
	mštkÃpmis
 :

762 
ušt32_t
 
	mš•Çkeff
 :

764 
ušt32_t
 
	mem±yšŒ
 :

766 
ušt32_t
 
	mtxfifoundº
 :

768 
ušt32_t
 
	mRe£rved08_31
 :

771 
	mb
;

772 } 
	tUSB_OTG_DIEPINTn_Ty³Def
 ;

773 
_USB_OTG_DIEPINTn_Ty³Def
 
	tUSB_OTG_DIEPMSK_Ty³Def
 ;

774 
	u_USB_OTG_DOEPINTn_Ty³Def


776 
ušt32_t
 
	md32
;

779 
ušt32_t
 
	mxãrcom¶
 :

781 
ušt32_t
 
	m•di§bËd
 :

783 
ušt32_t
 
	mahb”r
 :

785 
ušt32_t
 
	m£tup
 :

787 
ušt32_t
 
	mRe£rved04_31
 :

790 
	mb
;

791 } 
	tUSB_OTG_DOEPINTn_Ty³Def
 ;

792 
_USB_OTG_DOEPINTn_Ty³Def
 
	tUSB_OTG_DOEPMSK_Ty³Def
 ;

794 
	u_USB_OTG_DAINT_Ty³Def


796 
ušt32_t
 
	md32
;

799 
ušt32_t
 
	mš
 :

801 
ušt32_t
 
	mout
 :

804 
	m•
;

805 } 
	tUSB_OTG_DAINT_Ty³Def
 ;

807 
	u_USB_OTG_DTHRCTL_Ty³Def


809 
ušt32_t
 
	md32
;

812 
ušt32_t
 
	mnÚ_iso_thr_’
 :

814 
ušt32_t
 
	miso_thr_’
 :

816 
ušt32_t
 
	mtx_thr_Ën
 :

818 
ušt32_t
 
	mRe£rved11_15
 :

820 
ušt32_t
 
	mrx_thr_’
 :

822 
ušt32_t
 
	mrx_thr_Ën
 :

824 
ušt32_t
 
	mRe£rved26_31
 :

827 
	mb
;

828 } 
	tUSB_OTG_DTHRCTL_Ty³Def
 ;

829 
	u_USB_OTG_DEPCTL_Ty³Def


831 
ušt32_t
 
	md32
;

834 
ušt32_t
 
	mmps
 :

836 
ušt32_t
 
	m»£rved
 :

838 
ušt32_t
 
	musbaù•
 :

840 
ušt32_t
 
	mdpid
 :

842 
ušt32_t
 
	mÇk¡s
 :

844 
ušt32_t
 
	m•ty³
 :

846 
ušt32_t
 
	m¢p
 :

848 
ušt32_t
 
	m¡®l
 :

850 
ušt32_t
 
	mtxâum
 :

852 
ušt32_t
 
	múak
 :

854 
ušt32_t
 
	m¢ak
 :

856 
ušt32_t
 
	m£td0pid
 :

858 
ušt32_t
 
	m£td1pid
 :

860 
ušt32_t
 
	m•dis
 :

862 
ušt32_t
 
	m•’a
 :

865 
	mb
;

866 } 
	tUSB_OTG_DEPCTL_Ty³Def
 ;

867 
	u_USB_OTG_DEPXFRSIZ_Ty³Def


869 
ušt32_t
 
	md32
;

872 
ušt32_t
 
	mxãrsize
 :

874 
ušt32_t
 
	mpktút
 :

876 
ušt32_t
 
	mmc
 :

878 
ušt32_t
 
	mRe£rved
 :

881 
	mb
;

882 } 
	tUSB_OTG_DEPXFRSIZ_Ty³Def
 ;

883 
	u_USB_OTG_DEP0XFRSIZ_Ty³Def


885 
ušt32_t
 
	md32
;

888 
ušt32_t
 
	mxãrsize
 :

890 
ušt32_t
 
	mRe£rved7_18
 :

892 
ušt32_t
 
	mpktút
 :

894 
ušt32_t
 
	mRe£rved20_28
 :

896 
ušt32_t
 
	msupút
 :

898 
ušt32_t
 
	mRe£rved31
;

900 
	mb
;

901 } 
	tUSB_OTG_DEP0XFRSIZ_Ty³Def
 ;

902 
	u_USB_OTG_HCFG_Ty³Def


904 
ušt32_t
 
	md32
;

907 
ušt32_t
 
	mf¦¥şk£l
 :

909 
ušt32_t
 
	mf¦ssuµ
 :

912 
	mb
;

913 } 
	tUSB_OTG_HCFG_Ty³Def
 ;

914 
	u_USB_OTG_HFRMINTRVL_Ty³Def


916 
ušt32_t
 
	md32
;

919 
ušt32_t
 
	mäšt
 :

921 
ušt32_t
 
	mRe£rved
 :

924 
	mb
;

925 } 
	tUSB_OTG_HFRMINTRVL_Ty³Def
 ;

927 
	u_USB_OTG_HFNUM_Ty³Def


929 
ušt32_t
 
	md32
;

932 
ušt32_t
 
	mänum
 :

934 
ušt32_t
 
	mä»m
 :

937 
	mb
;

938 } 
	tUSB_OTG_HFNUM_Ty³Def
 ;

939 
	u_USB_OTG_HPTXSTS_Ty³Def


941 
ušt32_t
 
	md32
;

944 
ušt32_t
 
	m±xf¥ÿva
 :

946 
ušt32_t
 
	m±xq¥ÿva
 :

948 
ušt32_t
 
	m±xqtİ_‹rmš©e
 :

950 
ušt32_t
 
	m±xqtİ_tim”
 :

952 
ušt32_t
 
	m±xqtİ
 :

954 
ušt32_t
 
	mchnum
 :

956 
ušt32_t
 
	m±xqtİ_odd
 :

959 
	mb
;

960 } 
	tUSB_OTG_HPTXSTS_Ty³Def
 ;

961 
	u_USB_OTG_HPRT0_Ty³Def


963 
ušt32_t
 
	md32
;

966 
ušt32_t
 
	m´tcÚn¡s
 :

968 
ušt32_t
 
	m´tcÚnd‘
 :

970 
ušt32_t
 
	m´‹Ç
 :

972 
ušt32_t
 
	m´‹nchng
 :

974 
ušt32_t
 
	m´tovrcu¼aù
 :

976 
ušt32_t
 
	m´tovrcu¼chng
 :

978 
ušt32_t
 
	m´Œes
 :

980 
ušt32_t
 
	m´tsu¥
 :

982 
ušt32_t
 
	m´Œ¡
 :

984 
ušt32_t
 
	mRe£rved9
 :

986 
ušt32_t
 
	m´n¡s
 :

988 
ušt32_t
 
	m´wr
 :

990 
ušt32_t
 
	m´‰¡ùl
 :

992 
ušt32_t
 
	m´t¥d
 :

994 
ušt32_t
 
	mRe£rved19_31
 :

997 
	mb
;

998 } 
	tUSB_OTG_HPRT0_Ty³Def
 ;

999 
	u_USB_OTG_HAINT_Ty³Def


1001 
ušt32_t
 
	md32
;

1004 
ušt32_t
 
	mchšt
 :

1006 
ušt32_t
 
	mRe£rved
 :

1009 
	mb
;

1010 } 
	tUSB_OTG_HAINT_Ty³Def
 ;

1011 
	u_USB_OTG_HAINTMSK_Ty³Def


1013 
ušt32_t
 
	md32
;

1016 
ušt32_t
 
	mchšt
 :

1018 
ušt32_t
 
	mRe£rved
 :

1021 
	mb
;

1022 } 
	tUSB_OTG_HAINTMSK_Ty³Def
 ;

1023 
	u_USB_OTG_HCCHAR_Ty³Def


1025 
ušt32_t
 
	md32
;

1028 
ušt32_t
 
	mmps
 :

1030 
ušt32_t
 
	m•num
 :

1032 
ušt32_t
 
	m•dœ
 :

1034 
ušt32_t
 
	mRe£rved
 :

1036 
ušt32_t
 
	ml¥ddev
 :

1038 
ušt32_t
 
	m•ty³
 :

1040 
ušt32_t
 
	mmuÉiút
 :

1042 
ušt32_t
 
	mdevaddr
 :

1044 
ušt32_t
 
	moddäm
 :

1046 
ušt32_t
 
	mchdis
 :

1048 
ušt32_t
 
	mch’
 :

1051 
	mb
;

1052 } 
	tUSB_OTG_HCCHAR_Ty³Def
 ;

1053 
	u_USB_OTG_HCSPLT_Ty³Def


1055 
ušt32_t
 
	md32
;

1058 
ušt32_t
 
	m´ddr
 :

1060 
ušt32_t
 
	mhubaddr
 :

1062 
ušt32_t
 
	mxaùpos
 :

1064 
ušt32_t
 
	mcomp¥É
 :

1066 
ušt32_t
 
	mRe£rved
 :

1068 
ušt32_t
 
	m¥É’a
 :

1071 
	mb
;

1072 } 
	tUSB_OTG_HCSPLT_Ty³Def
 ;

1073 
	u_USB_OTG_HCINTn_Ty³Def


1075 
ušt32_t
 
	md32
;

1078 
ušt32_t
 
	mxãrcom¶
 :

1080 
ušt32_t
 
	mchhÉd
 :

1082 
ušt32_t
 
	mahb”r
 :

1084 
ušt32_t
 
	m¡®l
 :

1086 
ušt32_t
 
	mÇk
 :

1088 
ušt32_t
 
	mack
 :

1090 
ušt32_t
 
	mny‘
 :

1092 
ušt32_t
 
	mxaù”r
 :

1094 
ušt32_t
 
	mbbË¼
 :

1096 
ušt32_t
 
	mämovrun
 :

1098 
ušt32_t
 
	md©©gË¼
 :

1100 
ušt32_t
 
	mRe£rved
 :

1103 
	mb
;

1104 } 
	tUSB_OTG_HCINTn_Ty³Def
 ;

1105 
	u_USB_OTG_HCTSIZn_Ty³Def


1107 
ušt32_t
 
	md32
;

1110 
ušt32_t
 
	mxãrsize
 :

1112 
ušt32_t
 
	mpktút
 :

1114 
ušt32_t
 
	mpid
 :

1116 
ušt32_t
 
	mdİng
 :

1119 
	mb
;

1120 } 
	tUSB_OTG_HCTSIZn_Ty³Def
 ;

1121 
	u_USB_OTG_HCGINTMSK_Ty³Def


1123 
ušt32_t
 
	md32
;

1126 
ušt32_t
 
	mxãrcom¶
 :

1128 
ušt32_t
 
	mchhÉd
 :

1130 
ušt32_t
 
	mahb”r
 :

1132 
ušt32_t
 
	m¡®l
 :

1134 
ušt32_t
 
	mÇk
 :

1136 
ušt32_t
 
	mack
 :

1138 
ušt32_t
 
	mny‘
 :

1140 
ušt32_t
 
	mxaù”r
 :

1142 
ušt32_t
 
	mbbË¼
 :

1144 
ušt32_t
 
	mämovrun
 :

1146 
ušt32_t
 
	md©©gË¼
 :

1148 
ušt32_t
 
	mRe£rved
 :

1151 
	mb
;

1152 } 
	tUSB_OTG_HCGINTMSK_Ty³Def
 ;

1153 
	u_USB_OTG_PCGCCTL_Ty³Def


1155 
ušt32_t
 
	md32
;

1158 
ušt32_t
 
	m¡İpşk
 :

1160 
ušt32_t
 
	mg©ehşk
 :

1162 
ušt32_t
 
	mRe£rved
 :

1165 
	mb
;

1166 } 
	tUSB_OTG_PCGCCTL_Ty³Def
 ;

	@libstm/STM32_USB_OTG_Driver/src/usb_bsp_template.c

24 
	~"usb_b¥.h
"

88 
	$USB_OTG_BSP_In™
()

91 
	}
}

98 
	$USB_OTG_BSP_EÇbËIÁ”ru±
()

101 
	}
}

111 
	$USB_OTG_BSP_DriveVBUS
(
ušt32_t
 
¥“d
, 
ušt8_t
 
¡©e
)

114 
	}
}

123 
	$USB_OTG_BSP_CÚfigVBUS
(
ušt32_t
 
¥“d
)

126 
	}
}

134 
	$USB_OTG_BSP_TimeIn™
 ( )

137 
	}
}

145 
	$USB_OTG_BSP_uD–ay
 (cÚ¡ 
ušt32_t
 
u£c
)

148 
ušt32_t
 
couÁ
 = 0;

149 cÚ¡ 
ušt32_t
 
utime
 = (120 * 
u£c
 / 7);

152 iàĞ++
couÁ
 > 
utime
 )

159 
	}
}

168 
	$USB_OTG_BSP_mD–ay
 (cÚ¡ 
ušt32_t
 
m£c
)

171 
	`USB_OTG_BSP_uD–ay
(
m£c
 * 1000);

173 
	}
}

183 
	$USB_OTG_BSP_Tim”IRQ
 ()

186 
	}
}

	@libstm/STM32_USB_OTG_Driver/src/usb_core.c

23 
	~"usb_cÜe.h
"

24 
	~"usb_b¥.h
"

89 
	$USB_OTG_EÇbËCommÚIÁ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

91 
USB_OTG_GINTMSK_Ty³Def
 
št_mask
;

93 
št_mask
.
d32
 = 0;

95 #iâdeà
USE_OTG_MODE


96 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GOTGINT
, 0xFFFFFFFF);

99 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

101 
št_mask
.
b
.
wkupšŒ
 = 1;

102 
št_mask
.
b
.
usbsu¥’d
 = 1;

104 #ifdeà
USE_OTG_MODE


105 
št_mask
.
b
.
ÙgšŒ
 = 1;

106 
št_mask
.
b
.
£s¤eqšŒ
 = 1;

107 
št_mask
.
b
.
cÚid¡schng
 = 1;

109 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 
št_mask
.
d32
);

110 
	}
}

117 
USB_OTG_STS
 
	$USB_OTG_CÜeRe£t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

119 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

120 
__IO
 
USB_OTG_GRSTCTL_Ty³Def
 
g»£t
;

121 
ušt32_t
 
couÁ
 = 0;

123 
g»£t
.
d32
 = 0;

127 
	`USB_OTG_BSP_uD–ay
(3);

128 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GRSTCTL
);

129 ià(++
couÁ
 > 200000)

131  
USB_OTG_OK
;

134 
g»£t
.
b
.
ahbidË
 == 0);

136 
couÁ
 = 0;

137 
g»£t
.
b
.
csár¡
 = 1;

138 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GRSTCTL
, 
g»£t
.
d32
 );

141 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GRSTCTL
);

142 ià(++
couÁ
 > 200000)

147 
g»£t
.
b
.
csár¡
 == 1);

149 
	`USB_OTG_BSP_uD–ay
(3);

150  
¡©us
;

151 
	}
}

162 
USB_OTG_STS
 
	$USB_OTG_Wr™ePack‘
(
USB_OTG_CORE_HANDLE
 *
pdev
,

163 
ušt8_t
 *
¤c
,

164 
ušt8_t
 
ch_•_num
,

165 
ušt16_t
 
Ën
)

167 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

168 ià(
pdev
->
cfg
.
dma_’abË
 == 0)

170 
ušt32_t
 
couÁ32b
ğ0 , 
i
= 0;

171 
__IO
 
ušt32_t
 *
fifo
;

173 
couÁ32b
 = (
Ën
 + 3) / 4;

174 
fifo
 = 
pdev
->
»gs
.
DFIFO
[
ch_•_num
];

175 
i
 = 0; i < 
couÁ32b
; i++, 
¤c
+=4)

177 
	`USB_OTG_WRITE_REG32
Ğ
fifo
, *((
__·cked
 
ušt32_t
 *)
¤c
) );

180  
¡©us
;

181 
	}
}

191 *
	$USB_OTG_R—dPack‘
(
USB_OTG_CORE_HANDLE
 *
pdev
,

192 
ušt8_t
 *
de¡
,

193 
ušt16_t
 
Ën
)

195 
ušt32_t
 
i
=0;

196 
ušt32_t
 
couÁ32b
 = (
Ën
 + 3) / 4;

198 
__IO
 
ušt32_t
 *
fifo
 = 
pdev
->
»gs
.
DFIFO
[0];

200  
i
 = 0; i < 
couÁ32b
; i++, 
de¡
 += 4 )

202 *(
__·cked
 
ušt32_t
 *)
de¡
 = 
	`USB_OTG_READ_REG32
(
fifo
);

205  ((*)
de¡
);

206 
	}
}

215 
USB_OTG_STS
 
	$USB_OTG_S–eùCÜe
(
USB_OTG_CORE_HANDLE
 *
pdev
,

216 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
)

218 
ušt32_t
 
i
 , 
ba£Add»ss
 = 0;

219 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

221 
pdev
->
cfg
.
dma_’abË
 = 0;

224 
pdev
->
cfg
.
¥“d
 = 
USB_OTG_SPEED_FULL
;

225 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

228 ià(
cÜeID
 =ğ
USB_OTG_FS_CORE_ID
)

230 
ba£Add»ss
 = 
USB_OTG_FS_BASE_ADDR
;

231 
pdev
->
cfg
.
cÜeID
 = 
USB_OTG_FS_CORE_ID
;

232 
pdev
->
cfg
.
ho¡_chªÃls
 = 8 ;

233 
pdev
->
cfg
.
dev_’dpošts
 = 4 ;

234 
pdev
->
cfg
.
TÙ®FifoSize
 = 320;

235 
pdev
->
cfg
.
phy_™çû
 = 
USB_OTG_EMBEDDED_PHY
;

237 #ifdeà
USB_OTG_FS_SOF_OUTPUT_ENABLED


238 
pdev
->
cfg
.
Sof_ouut
 = 1;

241 #ifdeà
USB_OTG_FS_LOW_PWR_MGMT_SUPPORT


242 
pdev
->
cfg
.
low_pow”
 = 1;

245 ià(
cÜeID
 =ğ
USB_OTG_HS_CORE_ID
)

247 
ba£Add»ss
 = 
USB_OTG_HS_BASE_ADDR
;

248 
pdev
->
cfg
.
cÜeID
 = 
USB_OTG_HS_CORE_ID
;

249 
pdev
->
cfg
.
ho¡_chªÃls
 = 12 ;

250 
pdev
->
cfg
.
dev_’dpošts
 = 6 ;

251 
pdev
->
cfg
.
TÙ®FifoSize
 = 1280;

253 #ifdeà
USB_OTG_ULPI_PHY_ENABLED


254 
pdev
->
cfg
.
phy_™çû
 = 
USB_OTG_ULPI_PHY
;

256 #ifdeà
USB_OTG_EMBEDDED_PHY_ENABLED


257 
pdev
->
cfg
.
phy_™çû
 = 
USB_OTG_EMBEDDED_PHY
;

259 #ifdeà
USB_OTG_I2C_PHY_ENABLED


260 
pdev
->
cfg
.
phy_™çû
 = 
USB_OTG_I2C_PHY
;

265 #ifdeà
USB_OTG_HS_INTERNAL_DMA_ENABLED


266 
pdev
->
cfg
.
dma_’abË
 = 1;

269 #ifdeà
USB_OTG_HS_SOF_OUTPUT_ENABLED


270 
pdev
->
cfg
.
Sof_ouut
 = 1;

273 #ifdeà
USB_OTG_HS_LOW_PWR_MGMT_SUPPORT


274 
pdev
->
cfg
.
low_pow”
 = 1;

279 
pdev
->
»gs
.
GREGS
 = (
USB_OTG_GREGS
 *)(
ba£Add»ss
 + \

280 
USB_OTG_CORE_GLOBAL_REGS_OFFSET
);

281 
pdev
->
»gs
.
DREGS
 = (
USB_OTG_DREGS
 *è(
ba£Add»ss
 + \

282 
USB_OTG_DEV_GLOBAL_REG_OFFSET
);

284 
i
 = 0; i < 
pdev
->
cfg
.
dev_’dpošts
; i++)

286 
pdev
->
»gs
.
INEP_REGS
[
i
] = (
USB_OTG_INEPREGS
 *) \

287 (
ba£Add»ss
 + 
USB_OTG_DEV_IN_EP_REG_OFFSET
 + \

288 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

289 
pdev
->
»gs
.
OUTEP_REGS
[
i
] = (
USB_OTG_OUTEPREGS
 *) \

290 (
ba£Add»ss
 + 
USB_OTG_DEV_OUT_EP_REG_OFFSET
 + \

291 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

293 
pdev
->
»gs
.
HREGS
 = (
USB_OTG_HREGS
 *)(
ba£Add»ss
 + \

294 
USB_OTG_HOST_GLOBAL_REG_OFFSET
);

295 
pdev
->
»gs
.
HPRT0
 = (
ušt32_t
 *)(
ba£Add»ss
 + 
USB_OTG_HOST_PORT_REGS_OFFSET
);

297 
i
 = 0; i < 
pdev
->
cfg
.
ho¡_chªÃls
; i++)

299 
pdev
->
»gs
.
HC_REGS
[
i
] = (
USB_OTG_HC_REGS
 *)(
ba£Add»ss
 + \

300 
USB_OTG_HOST_CHAN_REGS_OFFSET
 + \

301 (
i
 * 
USB_OTG_CHAN_REGS_OFFSET
));

303 
i
 = 0; i < 
pdev
->
cfg
.
ho¡_chªÃls
; i++)

305 
pdev
->
»gs
.
DFIFO
[
i
] = (
ušt32_t
 *)(
ba£Add»ss
 + 
USB_OTG_DATA_FIFO_OFFSET
 +\

306 (
i
 * 
USB_OTG_DATA_FIFO_SIZE
));

308 
pdev
->
»gs
.
PCGCCTL
 = (
ušt32_t
 *)(
ba£Add»ss
 + 
USB_OTG_PCGCCTL_OFFSET
);

310  
¡©us
;

311 
	}
}

321 
USB_OTG_STS
 
	$USB_OTG_CÜeIn™
(
USB_OTG_CORE_HANDLE
 *
pdev
)

323 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

324 
USB_OTG_GUSBCFG_Ty³Def
 
usbcfg
;

325 
USB_OTG_GCCFG_Ty³Def
 
gccfg
;

326 
USB_OTG_GI2CCTL_Ty³Def
 
i2cùl
;

327 
USB_OTG_GAHBCFG_Ty³Def
 
ahbcfg
;

329 
usbcfg
.
d32
 = 0;

330 
gccfg
.
d32
 = 0;

331 
ahbcfg
.
d32
 = 0;

335 ià(
pdev
->
cfg
.
phy_™çû
 =ğ
USB_OTG_ULPI_PHY
)

337 
gccfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GCCFG
);

338 
gccfg
.
b
.
pwdn
 = 0;

340 ià(
pdev
->
cfg
.
Sof_ouut
)

342 
gccfg
.
b
.
sofou‹n
 = 1;

344 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

347 
usbcfg
.
d32
 = 0;

348 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
);

350 
usbcfg
.
b
.
phy£l
 = 0;

351 #ifdeà
USB_OTG_INTERNAL_VBUS_ENABLED


352 
usbcfg
.
b
.
uÍi_ext_vbus_drv
 = 0;

354 #ifdeà
USB_OTG_EXTERNAL_VBUS_ENABLED


355 
usbcfg
.
b
.
uÍi_ext_vbus_drv
 = 1;

358 
usbcfg
.
b
.
‹rm_£l_dl_pul£
 = 0;

359 
usbcfg
.
b
.
uÍi_utmi_£l
 = 1;

361 
usbcfg
.
b
.
phyif
 = 0;

362 
usbcfg
.
b
.
ddr£l
 = 0;

364 
usbcfg
.
b
.
uÍi_f¦s
 = 0;

365 
usbcfg
.
b
.
uÍi_şk_sus_m
 = 0;

366 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

369 
	`USB_OTG_CÜeRe£t
(
pdev
);

371 if(
pdev
->
cfg
.
dma_’abË
 == 1)

374 
ahbcfg
.
b
.
hbur¡Ën
 = 5;

375 
ahbcfg
.
b
.
dm«ÇbË
 = 1;

376 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

383 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
);;

384 
usbcfg
.
b
.
phy£l
 = 1;

385 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

387 
	`USB_OTG_CÜeRe£t
(
pdev
);

389 
gccfg
.
d32
 = 0;

390 
gccfg
.
b
.
pwdn
 = 1;

392 if(
pdev
->
cfg
.
phy_™çû
 =ğ
USB_OTG_I2C_PHY
)

394 
gccfg
.
b
.
i2ciãn
 = 1;

396 
gccfg
.
b
.
vbus£nsšgA
 = 1 ;

397 
gccfg
.
b
.
vbus£nsšgB
 = 1 ;

398 #iâdeà
VBUS_SENSING_ENABLED


399 
gccfg
.
b
.
di§bËvbus£nsšg
 = 1;

402 if(
pdev
->
cfg
.
Sof_ouut
)

404 
gccfg
.
b
.
sofou‹n
 = 1;

407 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

408 
	`USB_OTG_BSP_mD–ay
(20);

410 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
);

412 if(
pdev
->
cfg
.
phy_™çû
 =ğ
USB_OTG_I2C_PHY
)

414 
usbcfg
.
b
.
Ùgutmifs£l
 = 1;

417 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

419 if(
pdev
->
cfg
.
phy_™çû
 =ğ
USB_OTG_I2C_PHY
)

422 
i2cùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GI2CCTL
);

423 
i2cùl
.
b
.
i2cdevaddr
 = 1;

424 
i2cùl
.
b
.
i2ûn
 = 0;

425 
i2cùl
.
b
.
d©_£0
 = 1;

426 
i2cùl
.
b
.
addr
 = 0x2D;

427 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GI2CCTL
, 
i2cùl
.
d32
);

429 
	`USB_OTG_BSP_mD–ay
(200);

431 
i2cùl
.
b
.
i2ûn
 = 1;

432 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GI2CCTL
, 
i2cùl
.
d32
);

433 
	`USB_OTG_BSP_mD–ay
(200);

437 if(
pdev
->
cfg
.
dma_’abË
 == 1)

440 
ahbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GAHBCFG
);

441 
ahbcfg
.
b
.
hbur¡Ën
 = 5;

442 
ahbcfg
.
b
.
dm«ÇbË
 = 1;

443 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

447 #ifdeà 
USE_OTG_MODE


448 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
);

449 
usbcfg
.
b
.
hÅÿp
 = 1;

450 
usbcfg
.
b
.
¤pÿp
 = 1;

451 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

452 
	`USB_OTG_EÇbËCommÚIÁ
(
pdev
);

454  
¡©us
;

455 
	}
}

462 
USB_OTG_STS
 
	$USB_OTG_EÇbËGlob®IÁ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

464 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

465 
USB_OTG_GAHBCFG_Ty³Def
 
ahbcfg
;

467 
ahbcfg
.
d32
 = 0;

468 
ahbcfg
.
b
.
glblšŒmsk
 = 1;

469 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
GREGS
->
GAHBCFG
, 0, 
ahbcfg
.
d32
);

470  
¡©us
;

471 
	}
}

480 
USB_OTG_STS
 
	$USB_OTG_Di§bËGlob®IÁ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

482 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

483 
USB_OTG_GAHBCFG_Ty³Def
 
ahbcfg
;

484 
ahbcfg
.
d32
 = 0;

485 
ahbcfg
.
b
.
glblšŒmsk
 = 1;

486 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
, 0);

487  
¡©us
;

488 
	}
}

497 
USB_OTG_STS
 
	$USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt32_t
 
num
 )

499 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

500 
__IO
 
USB_OTG_GRSTCTL_Ty³Def
 
g»£t
;

502 
ušt32_t
 
couÁ
 = 0;

503 
g»£t
.
d32
 = 0;

504 
g»£t
.
b
.
txfæsh
 = 1;

505 
g»£t
.
b
.
txâum
 = 
num
;

506 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GRSTCTL
, 
g»£t
.
d32
 );

509 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GRSTCTL
);

510 ià(++
couÁ
 > 200000)

515 
g»£t
.
b
.
txfæsh
 == 1);

517 
	`USB_OTG_BSP_uD–ay
(3);

518  
¡©us
;

519 
	}
}

527 
USB_OTG_STS
 
	$USB_OTG_FlushRxFifo
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
 )

529 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

530 
__IO
 
USB_OTG_GRSTCTL_Ty³Def
 
g»£t
;

531 
ušt32_t
 
couÁ
 = 0;

533 
g»£t
.
d32
 = 0;

534 
g»£t
.
b
.
rxfæsh
 = 1;

535 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GRSTCTL
, 
g»£t
.
d32
 );

538 
g»£t
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GRSTCTL
);

539 ià(++
couÁ
 > 200000)

544 
g»£t
.
b
.
rxfæsh
 == 1);

546 
	`USB_OTG_BSP_uD–ay
(3);

547  
¡©us
;

548 
	}
}

557 
USB_OTG_STS
 
	$USB_OTG_S‘Cu¼’tMode
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
mode
)

559 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

560 
USB_OTG_GUSBCFG_Ty³Def
 
usbcfg
;

562 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
);

564 
usbcfg
.
b
.
fÜû_ho¡
 = 0;

565 
usbcfg
.
b
.
fÜû_dev
 = 0;

567 iàĞ
mode
 =ğ
HOST_MODE
)

569 
usbcfg
.
b
.
fÜû_ho¡
 = 1;

571 iàĞ
mode
 =ğ
DEVICE_MODE
)

573 
usbcfg
.
b
.
fÜû_dev
 = 1;

576 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

577 
	`USB_OTG_BSP_mD–ay
(50);

578  
¡©us
;

579 
	}
}

587 
ušt32_t
 
	$USB_OTG_G‘Mode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

589  (
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
 ) & 0x1);

590 
	}
}

598 
ušt8_t
 
	$USB_OTG_IsDeviûMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

600  (
	`USB_OTG_G‘Mode
(
pdev
è!ğ
HOST_MODE
);

601 
	}
}

609 
ušt8_t
 
	$USB_OTG_IsHo¡Mode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

611  (
	`USB_OTG_G‘Mode
(
pdev
è=ğ
HOST_MODE
);

612 
	}
}

620 
ušt32_t
 
	$USB_OTG_R—dCÜeIŒ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

622 
ušt32_t
 
v
 = 0;

623 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
);

624 
v
 &ğ
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTMSK
);

625  
v
;

626 
	}
}

634 
ušt32_t
 
	$USB_OTG_R—dOtgIŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

636  (
	`USB_OTG_READ_REG32
 (&
pdev
->
»gs
.
GREGS
->
GOTGINT
));

637 
	}
}

639 #ifdeà
USE_HOST_MODE


645 
USB_OTG_STS
 
	$USB_OTG_CÜeIn™Ho¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

647 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

648 
USB_OTG_FSIZ_Ty³Def
 
Åtxfifosize
;

649 
USB_OTG_FSIZ_Ty³Def
 
±xfifosize
;

650 
USB_OTG_HCFG_Ty³Def
 
hcfg
;

652 #ifdeà
USE_OTG_MODE


653 
USB_OTG_OTGCTL_Ty³Def
 
gÙgùl
;

656 
ušt32_t
 
i
 = 0;

658 
Åtxfifosize
.
d32
 = 0;

659 
±xfifosize
.
d32
 = 0;

660 #ifdeà
USE_OTG_MODE


661 
gÙgùl
.
d32
 = 0;

663 
hcfg
.
d32
 = 0;

667 
	`USB_OTG_BSP_CÚfigVBUS
(
pdev
);

670 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
PCGCCTL
, 0);

673 
	`USB_OTG_In™FSLSPClkS–
(
pdev
 , 
HCFG_48_MHZ
);

675 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HCFG
);

676 
hcfg
.
b
.
f¦ssuµ
 = 0;

677 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

681 #ifdeà
USB_OTG_FS_CORE


682 if(
pdev
->
cfg
.
cÜeID
 =ğ
USB_OTG_FS_CORE_ID
)

685 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

686 
Åtxfifosize
.
b
.
¡¬ddr
 = 
RX_FIFO_FS_SIZE
;

687 
Åtxfifosize
.
b
.
d•th
 = 
TXH_NP_FS_FIFOSIZ
;

688 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
Åtxfifosize
.
d32
);

690 
±xfifosize
.
b
.
¡¬ddr
 = 
RX_FIFO_FS_SIZE
 + 
TXH_NP_FS_FIFOSIZ
;

691 
±xfifosize
.
b
.
d•th
 = 
TXH_P_FS_FIFOSIZ
;

692 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
HPTXFSIZ
, 
±xfifosize
.
d32
);

695 #ifdeà
USB_OTG_HS_CORE


696 ià(
pdev
->
cfg
.
cÜeID
 =ğ
USB_OTG_HS_CORE_ID
)

699 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

700 
Åtxfifosize
.
b
.
¡¬ddr
 = 
RX_FIFO_HS_SIZE
;

701 
Åtxfifosize
.
b
.
d•th
 = 
TXH_NP_HS_FIFOSIZ
;

702 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
Åtxfifosize
.
d32
);

704 
±xfifosize
.
b
.
¡¬ddr
 = 
RX_FIFO_HS_SIZE
 + 
TXH_NP_HS_FIFOSIZ
;

705 
±xfifosize
.
b
.
d•th
 = 
TXH_P_HS_FIFOSIZ
;

706 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
HPTXFSIZ
, 
±xfifosize
.
d32
);

710 #ifdeà
USE_OTG_MODE


712 
gÙgùl
.
b
.
h¡£thÅ’
 = 1;

713 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GOTGCTL
, 
gÙgùl
.
d32
, 0);

717 
	`USB_OTG_FlushTxFifo
(
pdev
, 0x10 );

718 
	`USB_OTG_FlushRxFifo
(
pdev
);

722 
i
 = 0; i < 
pdev
->
cfg
.
ho¡_chªÃls
; i++)

724 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
HC_REGS
[
i
]->
HCINT
, 0xFFFFFFFF );

725 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
HC_REGS
[
i
]->
HCGINTMSK
, 0 );

727 #iâdeà
USE_OTG_MODE


728 
	`USB_OTG_DriveVbus
(
pdev
, 1);

731 
	`USB_OTG_EÇbËHo¡IÁ
(
pdev
);

732  
¡©us
;

733 
	}
}

741 
ušt8_t
 
	$USB_OTG_IsEv’F¿me
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

743  !(
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HFNUM
) & 0x1);

744 
	}
}

752 
	$USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
¡©e
)

754 
USB_OTG_HPRT0_Ty³Def
 
h´t0
;

756 
h´t0
.
d32
 = 0;

759 
	`USB_OTG_BSP_DriveVBUS
(
pdev
, 
¡©e
);

762 
h´t0
.
d32
 = 
	`USB_OTG_R—dHPRT0
(
pdev
);

763 ià((
h´t0
.
b
.
´wr
 =ğ0 ) && (
¡©e
 == 1 ))

765 
h´t0
.
b
.
´wr
 = 1;

766 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
HPRT0
, 
h´t0
.
d32
);

768 ià((
h´t0
.
b
.
´wr
 =ğ1 ) && (
¡©e
 == 0 ))

770 
h´t0
.
b
.
´wr
 = 0;

771 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
HPRT0
, 
h´t0
.
d32
);

774 
	`USB_OTG_BSP_mD–ay
(200);

775 
	}
}

781 
USB_OTG_STS
 
	$USB_OTG_EÇbËHo¡IÁ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

783 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

784 
USB_OTG_GINTMSK_Ty³Def
 
štmsk
;

785 
štmsk
.
d32
 = 0;

787 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 0);

790 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

793 
	`USB_OTG_EÇbËCommÚIÁ
(
pdev
);

795 ià(
pdev
->
cfg
.
dma_’abË
 == 0)

797 
štmsk
.
b
.
rx¡sqlvl
 = 1;

799 
štmsk
.
b
.
pÜtšŒ
 = 1;

800 
štmsk
.
b
.
hcšŒ
 = 1;

801 
štmsk
.
b
.
discÚÃù
 = 1;

802 
štmsk
.
b
.
sofšŒ
 = 1;

803 
štmsk
.
b
.
šcom¶isoout
 = 1;

804 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 
štmsk
.
d32
, intmsk.d32);

805  
¡©us
;

806 
	}
}

815 
	$USB_OTG_In™FSLSPClkS–
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
äeq
)

817 
USB_OTG_HCFG_Ty³Def
 
hcfg
;

819 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HCFG
);

820 
hcfg
.
b
.
f¦¥şk£l
 = 
äeq
;

821 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

822 
	}
}

830 
ušt32_t
 
	$USB_OTG_R—dHPRT0
(
USB_OTG_CORE_HANDLE
 *
pdev
)

832 
USB_OTG_HPRT0_Ty³Def
 
h´t0
;

834 
h´t0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
»gs
.
HPRT0
);

835 
h´t0
.
b
.
´‹Ç
 = 0;

836 
h´t0
.
b
.
´tcÚnd‘
 = 0;

837 
h´t0
.
b
.
´‹nchng
 = 0;

838 
h´t0
.
b
.
´tovrcu¼chng
 = 0;

839  
h´t0
.
d32
;

840 
	}
}

848 
ušt32_t
 
	$USB_OTG_R—dHo¡AÎChªÃls_šŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

850  (
	`USB_OTG_READ_REG32
 (&
pdev
->
»gs
.
HREGS
->
HAINT
));

851 
	}
}

861 
ušt32_t
 
	$USB_OTG_Re£tPÜt
(
USB_OTG_CORE_HANDLE
 *
pdev
)

863 
USB_OTG_HPRT0_Ty³Def
 
h´t0
;

865 
h´t0
.
d32
 = 
	`USB_OTG_R—dHPRT0
(
pdev
);

866 
h´t0
.
b
.
´Œ¡
 = 1;

867 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
HPRT0
, 
h´t0
.
d32
);

868 
	`USB_OTG_BSP_mD–ay
 (10);

869 
h´t0
.
b
.
´Œ¡
 = 0;

870 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
HPRT0
, 
h´t0
.
d32
);

871 
	`USB_OTG_BSP_mD–ay
 (20);

873 
	}
}

882 
USB_OTG_STS
 
	$USB_OTG_HC_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
hc_num
)

884 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

885 
ušt32_t
 
šŒ_’abË
 = 0;

886 
USB_OTG_HCGINTMSK_Ty³Def
 
hcštmsk
;

887 
USB_OTG_GINTMSK_Ty³Def
 
gštmsk
;

888 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

889 
USB_OTG_HCINTn_Ty³Def
 
hcšt
;

892 
gštmsk
.
d32
 = 0;

893 
hcštmsk
.
d32
 = 0;

894 
hcch¬
.
d32
 = 0;

897 
hcšt
.
d32
 = 0xFFFFFFFF;

898 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCINT
, 
hcšt
.
d32
);

901 
hcštmsk
.
d32
 = 0;

903 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

905 
hcštmsk
.
b
.
ahb”r
 = 1;

908 
pdev
->
ho¡
.
hc
[
hc_num
].
•_ty³
)

910 
EP_TYPE_CTRL
:

911 
EP_TYPE_BULK
:

912 
hcštmsk
.
b
.
xãrcom¶
 = 1;

913 
hcštmsk
.
b
.
¡®l
 = 1;

914 
hcštmsk
.
b
.
xaù”r
 = 1;

915 
hcštmsk
.
b
.
d©©gË¼
 = 1;

916 
hcštmsk
.
b
.
Çk
 = 1;

917 ià(
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
)

919 
hcštmsk
.
b
.
bbË¼
 = 1;

923 
hcštmsk
.
b
.
ny‘
 = 1;

924 ià(
pdev
->
ho¡
.
hc
[
hc_num
].
do_pšg
)

926 
hcštmsk
.
b
.
ack
 = 1;

930 
EP_TYPE_INTR
:

931 
hcštmsk
.
b
.
xãrcom¶
 = 1;

932 
hcštmsk
.
b
.
Çk
 = 1;

933 
hcštmsk
.
b
.
¡®l
 = 1;

934 
hcštmsk
.
b
.
xaù”r
 = 1;

935 
hcštmsk
.
b
.
d©©gË¼
 = 1;

936 
hcštmsk
.
b
.
ämovrun
 = 1;

938 ià(
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
)

940 
hcštmsk
.
b
.
bbË¼
 = 1;

944 
EP_TYPE_ISOC
:

945 
hcštmsk
.
b
.
xãrcom¶
 = 1;

946 
hcštmsk
.
b
.
ämovrun
 = 1;

947 
hcštmsk
.
b
.
ack
 = 1;

949 ià(
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
)

951 
hcštmsk
.
b
.
xaù”r
 = 1;

952 
hcštmsk
.
b
.
bbË¼
 = 1;

958 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCGINTMSK
, 
hcštmsk
.
d32
);

962 
šŒ_’abË
 = (1 << 
hc_num
);

963 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
HREGS
->
HAINTMSK
, 0, 
šŒ_’abË
);

966 
gštmsk
.
b
.
hcšŒ
 = 1;

967 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 0, 
gštmsk
.
d32
);

970 
hcch¬
.
d32
 = 0;

971 
hcch¬
.
b
.
devaddr
 = 
pdev
->
ho¡
.
hc
[
hc_num
].
dev_addr
;

972 
hcch¬
.
b
.
•num
 = 
pdev
->
ho¡
.
hc
[
hc_num
].
•_num
;

973 
hcch¬
.
b
.
•dœ
 = 
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
;

974 
hcch¬
.
b
.
l¥ddev
 = (
pdev
->
ho¡
.
hc
[
hc_num
].
¥“d
 =ğ
HPRT0_PRTSPD_LOW_SPEED
);

975 
hcch¬
.
b
.
•ty³
 = 
pdev
->
ho¡
.
hc
[
hc_num
].
•_ty³
;

976 
hcch¬
.
b
.
mps
 = 
pdev
->
ho¡
.
hc
[
hc_num
].
max_·ck‘
;

977 ià(
pdev
->
ho¡
.
hc
[
hc_num
].
•_ty³
 =ğ
HCCHAR_INTR
)

979 
hcch¬
.
b
.
oddäm
 = 1;

981 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¬
.
d32
);

982  
¡©us
;

983 
	}
}

992 
USB_OTG_STS
 
	$USB_OTG_HC_S¹Xãr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
hc_num
)

994 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

995 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

996 
USB_OTG_HCTSIZn_Ty³Def
 
hùsiz
;

997 
USB_OTG_HNPTXSTS_Ty³Def
 
hÅtx¡s
;

998 
USB_OTG_HPTXSTS_Ty³Def
 
h±x¡s
;

999 
USB_OTG_GINTMSK_Ty³Def
 
štmsk
;

1000 
ušt16_t
 
Ën_wÜds
 = 0;

1002 
ušt16_t
 
num_·ck‘s
;

1003 
ušt16_t
 
max_hc_pkt_couÁ
;

1005 
max_hc_pkt_couÁ
 = 256;

1006 
hùsiz
.
d32
 = 0;

1007 
hcch¬
.
d32
 = 0;

1008 
štmsk
.
d32
 = 0;

1011 ià(
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 > 0)

1013 
num_·ck‘s
 = (
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 + \

1014 
pdev
->
ho¡
.
hc
[
hc_num
].
max_·ck‘
 - 1) /…dev->host.hc[hc_num].max_packet;

1016 ià(
num_·ck‘s
 > 
max_hc_pkt_couÁ
)

1018 
num_·ck‘s
 = 
max_hc_pkt_couÁ
;

1019 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
num_·ck‘s
 * \

1020 
pdev
->
ho¡
.
hc
[
hc_num
].
max_·ck‘
;

1025 
num_·ck‘s
 = 1;

1027 ià(
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
)

1029 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 = 
num_·ck‘s
 * \

1030 
pdev
->
ho¡
.
hc
[
hc_num
].
max_·ck‘
;

1033 
hùsiz
.
b
.
xãrsize
 = 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
;

1034 
hùsiz
.
b
.
pktút
 = 
num_·ck‘s
;

1035 
hùsiz
.
b
.
pid
 = 
pdev
->
ho¡
.
hc
[
hc_num
].
d©a_pid
;

1036 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
hùsiz
.
d32
);

1038 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

1040 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCDMA
, (ídev->
ho¡
.
hc
[hc_num].
xãr_buff
);

1044 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1045 
hcch¬
.
b
.
oddäm
 = 
	`USB_OTG_IsEv’F¿me
(
pdev
);

1048 
hcch¬
.
b
.
ch’
 = 1;

1049 
hcch¬
.
b
.
chdis
 = 0;

1050 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¬
.
d32
);

1052 ià(
pdev
->
cfg
.
dma_’abË
 == 0)

1054 if((
pdev
->
ho¡
.
hc
[
hc_num
].
•_is_š
 == 0) &&

1055 (
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 > 0))

1057 
pdev
->
ho¡
.
hc
[
hc_num
].
•_ty³
)

1060 
EP_TYPE_CTRL
:

1061 
EP_TYPE_BULK
:

1063 
hÅtx¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
HNPTXSTS
);

1064 
Ën_wÜds
 = (
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 + 3) / 4;

1067 if(
Ën_wÜds
 > 
hÅtx¡s
.
b
.
Åtxf¥ÿva
)

1070 
štmsk
.
b
.
Åtxãm±y
 = 1;

1071 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 0, 
štmsk
.
d32
);

1076 
EP_TYPE_INTR
:

1077 
EP_TYPE_ISOC
:

1078 
h±x¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HPTXSTS
);

1079 
Ën_wÜds
 = (
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_Ën
 + 3) / 4;

1081 if(
Ën_wÜds
 > 
h±x¡s
.
b
.
±xf¥ÿva
)

1084 
štmsk
.
b
.
±xãm±y
 = 1;

1085 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 0, 
štmsk
.
d32
);

1094 
	`USB_OTG_Wr™ePack‘
(
pdev
,

1095 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_buff
 ,

1096 
hc_num
, 
pdev
->
ho¡
.
hc
[hc_num].
xãr_Ën
);

1099  
¡©us
;

1100 
	}
}

1109 
USB_OTG_STS
 
	$USB_OTG_HC_H®t
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
hc_num
)

1111 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1112 
USB_OTG_HNPTXSTS_Ty³Def
 
Åtx¡s
;

1113 
USB_OTG_HPTXSTS_Ty³Def
 
h±x¡s
;

1114 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

1116 
Åtx¡s
.
d32
 = 0;

1117 
h±x¡s
.
d32
 = 0;

1118 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1119 
hcch¬
.
b
.
ch’
 = 1;

1120 
hcch¬
.
b
.
chdis
 = 1;

1123 ià(
hcch¬
.
b
.
•ty³
 =ğ
HCCHAR_CTRL
 || hcch¬.b.•ty³ =ğ
HCCHAR_BULK
)

1125 
Åtx¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
HNPTXSTS
);

1126 ià(
Åtx¡s
.
b
.
Åtxq¥ÿva
 == 0)

1128 
hcch¬
.
b
.
ch’
 = 0;

1133 
h±x¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HPTXSTS
);

1134 ià(
h±x¡s
.
b
.
±xq¥ÿva
 == 0)

1136 
hcch¬
.
b
.
ch’
 = 0;

1139 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¬
.
d32
);

1140  
¡©us
;

1141 
	}
}

1148 
USB_OTG_STS
 
	$USB_OTG_HC_DoPšg
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
hc_num
)

1150 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1151 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

1152 
USB_OTG_HCTSIZn_Ty³Def
 
hùsiz
;

1154 
hùsiz
.
d32
 = 0;

1155 
hùsiz
.
b
.
dİng
 = 1;

1156 
hùsiz
.
b
.
pktút
 = 1;

1157 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
hùsiz
.
d32
);

1159 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1160 
hcch¬
.
b
.
ch’
 = 1;

1161 
hcch¬
.
b
.
chdis
 = 0;

1162 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¬
.
d32
);

1163  
¡©us
;

1164 
	}
}

1171 
	$USB_OTG_StİHo¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1173 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

1174 
ušt32_t
 
i
;

1176 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HREGS
->
HAINTMSK
 , 0);

1177 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HREGS
->
HAINT
, 0xFFFFFFFF);

1180 
i
 = 0; i < 
pdev
->
cfg
.
ho¡_chªÃls
; i++)

1182 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
i
]->
HCCHAR
);

1183 
hcch¬
.
b
.
ch’
 = 0;

1184 
hcch¬
.
b
.
chdis
 = 1;

1185 
hcch¬
.
b
.
•dœ
 = 0;

1186 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
i
]->
HCCHAR
, 
hcch¬
.
d32
);

1190 
	`USB_OTG_FlushRxFifo
(
pdev
);

1191 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

1192 
	}
}

1194 #ifdeà
USE_DEVICE_MODE


1203 
	$USB_OTG_In™DevS³ed
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
¥“d
)

1205 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

1207 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DCFG
);

1208 
dcfg
.
b
.
dev¥d
 = 
¥“d
;

1209 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

1210 
	}
}

1219 
USB_OTG_STS
 
	$USB_OTG_CÜeIn™Dev
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1221 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1222 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1223 
ušt32_t
 
i
;

1224 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

1225 
USB_OTG_FSIZ_Ty³Def
 
Åtxfifosize
;

1226 
USB_OTG_FSIZ_Ty³Def
 
txfifosize
;

1227 
USB_OTG_DIEPMSK_Ty³Def
 
msk
;

1228 
USB_OTG_DTHRCTL_Ty³Def
 
dthrùl
;

1230 
d•ùl
.
d32
 = 0;

1231 
dcfg
.
d32
 = 0;

1232 
Åtxfifosize
.
d32
 = 0;

1233 
txfifosize
.
d32
 = 0;

1234 
msk
.
d32
 = 0;

1237 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
PCGCCTL
, 0);

1239 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DCFG
);

1240 
dcfg
.
b
.
³räšt
 = 
DCFG_FRAME_INTERVAL_80
;

1241 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
 );

1243 #ifdeà
USB_OTG_FS_CORE


1244 if(
pdev
->
cfg
.
cÜeID
 =ğ
USB_OTG_FS_CORE_ID
 )

1248 
	`USB_OTG_In™DevS³ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_FULL
);

1251 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

1254 
Åtxfifosize
.
b
.
d•th
 = 
TX0_FIFO_FS_SIZE
;

1255 
Åtxfifosize
.
b
.
¡¬ddr
 = 
RX_FIFO_FS_SIZE
;

1256 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
Åtxfifosize
.
d32
 );

1260 
txfifosize
.
b
.
¡¬ddr
 = 
Åtxfifosize
.b.¡¬dd¸+‚±xfifosize.b.
d•th
;

1261 
txfifosize
.
b
.
d•th
 = 
TX1_FIFO_FS_SIZE
;

1262 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1266 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

1267 
txfifosize
.
b
.
d•th
 = 
TX2_FIFO_FS_SIZE
;

1268 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1272 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

1273 
txfifosize
.
b
.
d•th
 = 
TX3_FIFO_FS_SIZE
;

1274 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1277 #ifdeà
USB_OTG_HS_CORE


1278 if(
pdev
->
cfg
.
cÜeID
 =ğ
USB_OTG_HS_CORE_ID
 )

1283 if(
pdev
->
cfg
.
phy_™çû
 =ğ
USB_OTG_ULPI_PHY
)

1285 
	`USB_OTG_In™DevS³ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH
);

1289 
	`USB_OTG_In™DevS³ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH_IN_FULL
);

1293 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

1296 
Åtxfifosize
.
b
.
d•th
 = 
TX0_FIFO_HS_SIZE
;

1297 
Åtxfifosize
.
b
.
¡¬ddr
 = 
RX_FIFO_HS_SIZE
;

1298 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
Åtxfifosize
.
d32
 );

1302 
txfifosize
.
b
.
¡¬ddr
 = 
Åtxfifosize
.b.¡¬dd¸+‚±xfifosize.b.
d•th
;

1303 
txfifosize
.
b
.
d•th
 = 
TX1_FIFO_HS_SIZE
;

1304 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1308 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

1309 
txfifosize
.
b
.
d•th
 = 
TX2_FIFO_HS_SIZE
;

1310 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1314 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

1315 
txfifosize
.
b
.
d•th
 = 
TX3_FIFO_HS_SIZE
;

1316 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1319 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

1320 
txfifosize
.
b
.
d•th
 = 
TX4_FIFO_HS_SIZE
;

1321 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[3], 
txfifosize
.
d32
 );

1325 
txfifosize
.
b
.
¡¬ddr
 +ğtxfifosize.b.
d•th
;

1326 
txfifosize
.
b
.
d•th
 = 
TX5_FIFO_HS_SIZE
;

1327 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
DIEPTXF
[4], 
txfifosize
.
d32
 );

1331 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10);

1332 
	`USB_OTG_FlushRxFifo
(
pdev
);

1334 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DIEPMSK
, 0 );

1335 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DOEPMSK
, 0 );

1336 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

1337 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DAINTMSK
, 0 );

1339 
i
 = 0; i < 
pdev
->
cfg
.
dev_’dpošts
; i++)

1341 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
i
]->
DIEPCTL
);

1342 ià(
d•ùl
.
b
.
•’a
)

1344 
d•ùl
.
d32
 = 0;

1345 
d•ùl
.
b
.
•dis
 = 1;

1346 
d•ùl
.
b
.
¢ak
 = 1;

1350 
d•ùl
.
d32
 = 0;

1352 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
INEP_REGS
[
i
]->
DIEPCTL
, 
d•ùl
.
d32
);

1353 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
INEP_REGS
[
i
]->
DIEPTSIZ
, 0);

1354 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

1356 
i
 = 0; i < 
pdev
->
cfg
.
dev_’dpošts
; i++)

1358 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1359 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
i
]->
DOEPCTL
);

1360 ià(
d•ùl
.
b
.
•’a
)

1362 
d•ùl
.
d32
 = 0;

1363 
d•ùl
.
b
.
•dis
 = 1;

1364 
d•ùl
.
b
.
¢ak
 = 1;

1368 
d•ùl
.
d32
 = 0;

1370 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[
i
]->
DOEPCTL
, 
d•ùl
.
d32
);

1371 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[
i
]->
DOEPTSIZ
, 0);

1372 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

1374 
msk
.
d32
 = 0;

1375 
msk
.
b
.
txfifoundº
 = 1;

1376 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPMSK
, 
msk
.
d32
, msk.d32);

1378 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

1380 
dthrùl
.
d32
 = 0;

1381 
dthrùl
.
b
.
nÚ_iso_thr_’
 = 1;

1382 
dthrùl
.
b
.
iso_thr_’
 = 1;

1383 
dthrùl
.
b
.
tx_thr_Ën
 = 64;

1384 
dthrùl
.
b
.
rx_thr_’
 = 1;

1385 
dthrùl
.
b
.
rx_thr_Ën
 = 64;

1386 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
DREGS
->
DTHRCTL
, 
dthrùl
.
d32
);

1388 
	`USB_OTG_EÇbËDevIÁ
(
pdev
);

1389  
¡©us
;

1390 
	}
}

1398 
USB_OTG_STS
 
	$USB_OTG_EÇbËDevIÁ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1400 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1401 
USB_OTG_GINTMSK_Ty³Def
 
štmsk
;

1403 
štmsk
.
d32
 = 0;

1406 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 0);

1408 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

1410 
	`USB_OTG_EÇbËCommÚIÁ
(
pdev
);

1412 ià(
pdev
->
cfg
.
dma_’abË
 == 0)

1414 
štmsk
.
b
.
rx¡sqlvl
 = 1;

1418 
štmsk
.
b
.
usbsu¥’d
 = 1;

1419 
štmsk
.
b
.
usb»£t
 = 1;

1420 
štmsk
.
b
.
’umdÚe
 = 1;

1421 
štmsk
.
b
.
š•šŒ
 = 1;

1422 
štmsk
.
b
.
ou‹pšŒ
 = 1;

1423 
štmsk
.
b
.
sofšŒ
 = 1;

1425 
štmsk
.
b
.
šcom¶isoš
 = 1;

1426 
štmsk
.
b
.
šcom¶isoout
 = 1;

1427 #ifdeà
VBUS_SENSING_ENABLED


1428 
štmsk
.
b
.
£s¤eqšŒ
 = 1;

1429 
štmsk
.
b
.
ÙgšŒ
 = 1;

1431 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 
štmsk
.
d32
, intmsk.d32);

1432  
¡©us
;

1433 
	}
}

1442 
USB_OTG_SPEED
 
	$USB_OTG_G‘DeviûS³ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1444 
USB_OTG_DSTS_Ty³Def
 
d¡s
;

1445 
USB_OTG_SPEED
 
¥“d
 = 
USB_SPEED_UNKNOWN
;

1448 
d¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DSTS
);

1450 
d¡s
.
b
.
’um¥d
)

1452 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1453 
¥“d
 = 
USB_SPEED_HIGH
;

1455 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1456 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1457 
¥“d
 = 
USB_SPEED_FULL
;

1460 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1461 
¥“d
 = 
USB_SPEED_LOW
;

1465  
¥“d
;

1466 
	}
}

1473 
USB_OTG_STS
 
	$USB_OTG_EP0Aùiv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1475 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1476 
USB_OTG_DSTS_Ty³Def
 
d¡s
;

1477 
USB_OTG_DEPCTL_Ty³Def
 
d›pùl
;

1478 
USB_OTG_DCTL_Ty³Def
 
dùl
;

1480 
dùl
.
d32
 = 0;

1482 
d¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DSTS
);

1483 
d›pùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
INEP_REGS
[0]->
DIEPCTL
);

1485 
d¡s
.
b
.
’um¥d
)

1487 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1488 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1489 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1490 
d›pùl
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1492 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1493 
d›pùl
.
b
.
mps
 = 
DEP0CTL_MPS_8
;

1496 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
INEP_REGS
[0]->
DIEPCTL
, 
d›pùl
.
d32
);

1497 
dùl
.
b
.
cgÅšÇk
 = 1;

1498 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 
dùl
.
d32
, dctl.d32);

1499  
¡©us
;

1500 
	}
}

1508 
USB_OTG_STS
 
	$USB_OTG_EPAùiv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
)

1510 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1511 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1512 
USB_OTG_DAINT_Ty³Def
 
daštmsk
;

1513 
__IO
 
ušt32_t
 *
addr
;

1516 
d•ùl
.
d32
 = 0;

1517 
daštmsk
.
d32
 = 0;

1519 ià(
•
->
is_š
 == 1)

1521 
addr
 = &
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
;

1522 
daštmsk
.
•
.
š
 = 1 <<ƒp->
num
;

1526 
addr
 = &
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
;

1527 
daštmsk
.
•
.
out
 = 1 <<ƒp->
num
;

1531 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
addr
);

1532 ià(!
d•ùl
.
b
.
usbaù•
)

1534 
d•ùl
.
b
.
mps
 = 
•
->
max·ck‘
;

1535 
d•ùl
.
b
.
•ty³
 = 
•
->
ty³
;

1536 
d•ùl
.
b
.
txâum
 = 
•
->
tx_fifo_num
;

1537 
d•ùl
.
b
.
£td0pid
 = 1;

1538 
d•ùl
.
b
.
usbaù•
 = 1;

1539 
	`USB_OTG_WRITE_REG32
(
addr
, 
d•ùl
.
d32
);

1542 #ifdeà
USB_OTG_HS_DEDICATED_EP1_ENABLED


1543 if((
•
->
num
 =ğ1)&&(
pdev
->
cfg
.
cÜeID
 =ğ
USB_OTG_HS_CORE_ID
))

1545 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DEACHMSK
, 0, 
daštmsk
.
d32
);

1549 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DAINTMSK
, 0, 
daštmsk
.
d32
);

1550  
¡©us
;

1551 
	}
}

1559 
USB_OTG_STS
 
	$USB_OTG_EPD—ùiv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
)

1561 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1562 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1563 
USB_OTG_DAINT_Ty³Def
 
daštmsk
;

1564 
__IO
 
ušt32_t
 *
addr
;

1566 
d•ùl
.
d32
 = 0;

1567 
daštmsk
.
d32
 = 0;

1569 ià(
•
->
is_š
 == 1)

1571 
addr
 = &
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
;

1572 
daštmsk
.
•
.
š
 = 1 <<ƒp->
num
;

1576 
addr
 = &
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
;

1577 
daštmsk
.
•
.
out
 = 1 <<ƒp->
num
;

1579 
d•ùl
.
b
.
usbaù•
 = 0;

1580 
	`USB_OTG_WRITE_REG32
(
addr
, 
d•ùl
.
d32
);

1583 #ifdeà
USB_OTG_HS_DEDICATED_EP1_ENABLED


1584 if((
•
->
num
 =ğ1)&&(
pdev
->
cfg
.
cÜeID
 =ğ
USB_OTG_HS_CORE_ID
))

1586 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DEACHMSK
, 
daštmsk
.
d32
, 0);

1590 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DAINTMSK
, 
daštmsk
.
d32
, 0);

1591  
¡©us
;

1592 
	}
}

1601 
USB_OTG_STS
 
	$USB_OTG_EPS¹Xãr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
)

1603 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1604 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1605 
USB_OTG_DEPXFRSIZ_Ty³Def
 
d•tsiz
;

1606 
USB_OTG_DSTS_Ty³Def
 
d¡s
;

1607 
ušt32_t
 
fifÛm±ymsk
 = 0;

1609 
d•ùl
.
d32
 = 0;

1610 
d•tsiz
.
d32
 = 0;

1612 ià(
•
->
is_š
 == 1)

1614 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
));

1615 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPTSIZ
));

1617 ià(
•
->
xãr_Ën
 == 0)

1619 
d•tsiz
.
b
.
xãrsize
 = 0;

1620 
d•tsiz
.
b
.
pktút
 = 1;

1629 
d•tsiz
.
b
.
xãrsize
 = 
•
->
xãr_Ën
;

1630 
d•tsiz
.
b
.
pktút
 = (
•
->
xãr_Ën
 - 1 +ƒp->
max·ck‘
) /ƒp->maxpacket;

1632 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

1634 
d•tsiz
.
b
.
mc
 = 1;

1637 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPTSIZ
, 
d•tsiz
.
d32
);

1639 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

1641 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPDMA
,ƒp->
dma_addr
);

1645 ià(
•
->
ty³
 !ğ
EP_TYPE_ISOC
)

1648 ià(
•
->
xãr_Ën
 > 0)

1650 
fifÛm±ymsk
 = 1 << 
•
->
num
;

1651 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPEMPMSK
, 0, 
fifÛm±ymsk
);

1657 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

1659 
d¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DSTS
);

1661 ià(((
d¡s
.
b
.
sofâ
)&0x1) == 0)

1663 
d•ùl
.
b
.
£td1pid
 = 1;

1667 
d•ùl
.
b
.
£td0pid
 = 1;

1672 
d•ùl
.
b
.
úak
 = 1;

1673 
d•ùl
.
b
.
•’a
 = 1;

1674 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
, 
d•ùl
.
d32
);

1676 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

1678 
	`USB_OTG_Wr™ePack‘
(
pdev
, 
•
->
xãr_buff
,ƒp->
num
,ƒp->
xãr_Ën
);

1684 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
));

1685 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPTSIZ
));

1690 ià(
•
->
xãr_Ën
 == 0)

1692 
d•tsiz
.
b
.
xãrsize
 = 
•
->
max·ck‘
;

1693 
d•tsiz
.
b
.
pktút
 = 1;

1697 
d•tsiz
.
b
.
pktút
 = (
•
->
xãr_Ën
 + (•->
max·ck‘
 - 1)) /ƒp->maxpacket;

1698 
d•tsiz
.
b
.
xãrsize
 = d•tsiz.b.
pktút
 * 
•
->
max·ck‘
;

1700 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPTSIZ
, 
d•tsiz
.
d32
);

1702 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

1704 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPDMA
,ƒp->
dma_addr
);

1707 ià(
•
->
ty³
 =ğ
EP_TYPE_ISOC
)

1709 ià(
•
->
ev’_odd_äame
)

1711 
d•ùl
.
b
.
£td1pid
 = 1;

1715 
d•ùl
.
b
.
£td0pid
 = 1;

1719 
d•ùl
.
b
.
úak
 = 1;

1720 
d•ùl
.
b
.
•’a
 = 1;

1721 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
, 
d•ùl
.
d32
);

1723  
¡©us
;

1724 
	}
}

1733 
USB_OTG_STS
 
	$USB_OTG_EP0S¹Xãr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
)

1735 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1736 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1737 
USB_OTG_DEP0XFRSIZ_Ty³Def
 
d•tsiz
;

1738 
USB_OTG_INEPREGS
 *
š_»gs
;

1739 
ušt32_t
 
fifÛm±ymsk
 = 0;

1741 
d•ùl
.
d32
 = 0;

1742 
d•tsiz
.
d32
 = 0;

1744 ià(
•
->
is_š
 == 1)

1746 
š_»gs
 = 
pdev
->
»gs
.
INEP_REGS
[0];

1747 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
š_»gs
->
DIEPCTL
);

1748 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
š_»gs
->
DIEPTSIZ
);

1750 ià(
•
->
xãr_Ën
 == 0)

1752 
d•tsiz
.
b
.
xãrsize
 = 0;

1753 
d•tsiz
.
b
.
pktút
 = 1;

1758 ià(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

1760 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

1761 
d•tsiz
.
b
.
xãrsize
 = 
•
->
max·ck‘
;

1765 
d•tsiz
.
b
.
xãrsize
 = 
•
->
xãr_Ën
;

1767 
d•tsiz
.
b
.
pktút
 = 1;

1769 
	`USB_OTG_WRITE_REG32
(&
š_»gs
->
DIEPTSIZ
, 
d•tsiz
.
d32
);

1771 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

1773 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPDMA
,ƒp->
dma_addr
);

1777 
d•ùl
.
b
.
úak
 = 1;

1778 
d•ùl
.
b
.
•’a
 = 1;

1779 
	`USB_OTG_WRITE_REG32
(&
š_»gs
->
DIEPCTL
, 
d•ùl
.
d32
);

1783 ià(
pdev
->
cfg
.
dma_’abË
 == 0)

1786 ià(
•
->
xãr_Ën
 > 0)

1789 
fifÛm±ymsk
 |ğ1 << 
•
->
num
;

1790 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPEMPMSK
, 0, 
fifÛm±ymsk
);

1798 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
);

1799 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPTSIZ
);

1803 ià(
•
->
xãr_Ën
 == 0)

1805 
d•tsiz
.
b
.
xãrsize
 = 
•
->
max·ck‘
;

1806 
d•tsiz
.
b
.
pktút
 = 1;

1810 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

1811 
d•tsiz
.
b
.
xãrsize
 = 
•
->
max·ck‘
;

1812 
d•tsiz
.
b
.
pktút
 = 1;

1814 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPTSIZ
, 
d•tsiz
.
d32
);

1815 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

1817 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPDMA
,ƒp->
dma_addr
);

1820 
d•ùl
.
b
.
úak
 = 1;

1821 
d•ùl
.
b
.
•’a
 = 1;

1822 
	`USB_OTG_WRITE_REG32
 (&(
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
), 
d•ùl
.
d32
);

1825  
¡©us
;

1826 
	}
}

1834 
USB_OTG_STS
 
	$USB_OTG_EPS‘SÎ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
)

1836 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1837 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1838 
__IO
 
ušt32_t
 *
d•ùl_addr
;

1840 
d•ùl
.
d32
 = 0;

1841 ià(
•
->
is_š
 == 1)

1843 
d•ùl_addr
 = &(
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
);

1844 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

1846 ià(
d•ùl
.
b
.
•’a
)

1848 
d•ùl
.
b
.
•dis
 = 1;

1850 
d•ùl
.
b
.
¡®l
 = 1;

1851 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

1855 
d•ùl_addr
 = &(
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
);

1856 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

1858 
d•ùl
.
b
.
¡®l
 = 1;

1859 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

1861  
¡©us
;

1862 
	}
}

1870 
USB_OTG_STS
 
	$USB_OTG_EPCË¬SÎ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
)

1872 
USB_OTG_STS
 
¡©us
 = 
USB_OTG_OK
;

1873 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

1874 
__IO
 
ušt32_t
 *
d•ùl_addr
;

1876 
d•ùl
.
d32
 = 0;

1878 ià(
•
->
is_š
 == 1)

1880 
d•ùl_addr
 = &(
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
);

1884 
d•ùl_addr
 = &(
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
);

1886 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

1888 
d•ùl
.
b
.
¡®l
 = 0;

1889 ià(
•
->
ty³
 =ğ
EP_TYPE_INTR
 ||ƒp->ty³ =ğ
EP_TYPE_BULK
)

1891 
d•ùl
.
b
.
£td0pid
 = 1;

1893 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

1894  
¡©us
;

1895 
	}
}

1903 
ušt32_t
 
	$USB_OTG_R—dDevAÎOutEp_™r
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1905 
ušt32_t
 
v
;

1906 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DAINT
);

1907 
v
 &ğ
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DAINTMSK
);

1908  ((
v
 & 0xffff0000) >> 16);

1909 
	}
}

1918 
ušt32_t
 
	$USB_OTG_R—dDevOutEP_™r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•num
)

1920 
ušt32_t
 
v
;

1921 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[
•num
]->
DOEPINT
);

1922 
v
 &ğ
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DOEPMSK
);

1923  
v
;

1924 
	}
}

1932 
ušt32_t
 
	$USB_OTG_R—dDevAÎInEPIŒ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1934 
ušt32_t
 
v
;

1935 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DAINT
);

1936 
v
 &ğ
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DAINTMSK
);

1937  (
v
 & 0xffff);

1938 
	}
}

1945 
	$USB_OTG_EP0_OutS¹
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1947 
USB_OTG_DEP0XFRSIZ_Ty³Def
 
dÛ±size0
;

1948 
dÛ±size0
.
d32
 = 0;

1949 
dÛ±size0
.
b
.
supút
 = 3;

1950 
dÛ±size0
.
b
.
pktút
 = 1;

1951 
dÛ±size0
.
b
.
xãrsize
 = 8 * 3;

1952 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[0]->
DOEPTSIZ
, 
dÛ±size0
.
d32
 );

1954 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

1956 
USB_OTG_DEPCTL_Ty³Def
 
dÛpùl
;

1957 
dÛpùl
.
d32
 = 0;

1958 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[0]->
DOEPDMA
,

1959 (
ušt32_t
)&
pdev
->
dev
.
£tup_·ck‘
);

1962 
dÛpùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[0]->
DOEPCTL
);

1963 
dÛpùl
.
b
.
•’a
 = 1;

1964 
dÛpùl
.
d32
 = 0x80008000;

1965 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[0]->
DOEPCTL
, 
dÛpùl
.
d32
);

1967 
	}
}

1974 
	$USB_OTG_AùiveRemÙeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1977 
USB_OTG_DCTL_Ty³Def
 
dùl
;

1978 
USB_OTG_DSTS_Ty³Def
 
d¡s
;

1979 
USB_OTG_PCGCCTL_Ty³Def
 
pow”
;

1981 ià(
pdev
->
dev
.
DevRemÙeWakeup
)

1983 
d¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DSTS
);

1984 if(
d¡s
.
b
.
su¥¡s
 == 1)

1986 if(
pdev
->
cfg
.
low_pow”
)

1989 
pow”
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
PCGCCTL
);

1990 
pow”
.
b
.
g©ehşk
 = 0;

1991 
pow”
.
b
.
¡İpşk
 = 0;

1992 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
PCGCCTL
, 
pow”
.
d32
);

1995 
dùl
.
d32
 = 0;

1996 
dùl
.
b
.
rmtwkupsig
 = 1;

1997 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 0, 
dùl
.
d32
);

1998 
	`USB_OTG_BSP_mD–ay
(5);

1999 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 
dùl
.
d32
, 0 );

2002 
	}
}

2010 
	$USB_OTG_Ung©eClock
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2012 if(
pdev
->
cfg
.
low_pow”
)

2015 
USB_OTG_DSTS_Ty³Def
 
d¡s
;

2016 
USB_OTG_PCGCCTL_Ty³Def
 
pow”
;

2018 
d¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DSTS
);

2020 if(
d¡s
.
b
.
su¥¡s
 == 1)

2023 
pow”
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
PCGCCTL
);

2024 
pow”
.
b
.
g©ehşk
 = 0;

2025 
pow”
.
b
.
¡İpşk
 = 0;

2026 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
PCGCCTL
, 
pow”
.
d32
);

2030 
	}
}

2037 
	$USB_OTG_StİDeviû
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2039 
ušt32_t
 
i
;

2041 
pdev
->
dev
.
deviû_¡©us
 = 1;

2043 
i
 = 0; i < 
pdev
->
cfg
.
dev_’dpošts
 ; i++)

2045 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

2046 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

2049 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DIEPMSK
, 0 );

2050 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DOEPMSK
, 0 );

2051 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DAINTMSK
, 0 );

2052 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

2055 
	`USB_OTG_FlushRxFifo
(
pdev
);

2056 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

2057 
	}
}

2066 
ušt32_t
 
	$USB_OTG_G‘EPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *
•
)

2068 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

2069 
__IO
 
ušt32_t
 *
d•ùl_addr
;

2070 
ušt32_t
 
Stus
 = 0;

2072 
d•ùl
.
d32
 = 0;

2073 ià(
•
->
is_š
 == 1)

2075 
d•ùl_addr
 = &(
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
);

2076 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

2078 ià(
d•ùl
.
b
.
¡®l
 == 1)

2079 
Stus
 = 
USB_OTG_EP_TX_STALL
;

2080 ià(
d•ùl
.
b
.
Çk¡s
 == 1)

2081 
Stus
 = 
USB_OTG_EP_TX_NAK
;

2083 
Stus
 = 
USB_OTG_EP_TX_VALID
;

2088 
d•ùl_addr
 = &(
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
);

2089 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

2090 ià(
d•ùl
.
b
.
¡®l
 == 1)

2091 
Stus
 = 
USB_OTG_EP_RX_STALL
;

2092 ià(
d•ùl
.
b
.
Çk¡s
 == 1)

2093 
Stus
 = 
USB_OTG_EP_RX_NAK
;

2095 
Stus
 = 
USB_OTG_EP_RX_VALID
;

2099  
Stus
;

2100 
	}
}

2109 
	$USB_OTG_S‘EPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
•
 , 
ušt32_t
 
Stus
)

2111 
USB_OTG_DEPCTL_Ty³Def
 
d•ùl
;

2112 
__IO
 
ušt32_t
 *
d•ùl_addr
;

2114 
d•ùl
.
d32
 = 0;

2117 ià(
•
->
is_š
 == 1)

2119 
d•ùl_addr
 = &(
pdev
->
»gs
.
INEP_REGS
[
•
->
num
]->
DIEPCTL
);

2120 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

2122 ià(
Stus
 =ğ
USB_OTG_EP_TX_STALL
)

2124 
	`USB_OTG_EPS‘SÎ
(
pdev
, 
•
); ;

2126 ià(
Stus
 =ğ
USB_OTG_EP_TX_NAK
)

2127 
d•ùl
.
b
.
¢ak
 = 1;

2128 ià(
Stus
 =ğ
USB_OTG_EP_TX_VALID
)

2130 ià(
d•ùl
.
b
.
¡®l
 == 1)

2132 
•
->
ev’_odd_äame
 = 0;

2133 
	`USB_OTG_EPCË¬SÎ
(
pdev
, 
•
);

2136 
d•ùl
.
b
.
úak
 = 1;

2137 
d•ùl
.
b
.
usbaù•
 = 1;

2138 
d•ùl
.
b
.
•’a
 = 1;

2140 ià(
Stus
 =ğ
USB_OTG_EP_TX_DIS
)

2141 
d•ùl
.
b
.
usbaù•
 = 0;

2145 
d•ùl_addr
 = &(
pdev
->
»gs
.
OUTEP_REGS
[
•
->
num
]->
DOEPCTL
);

2146 
d•ùl
.
d32
 = 
	`USB_OTG_READ_REG32
(
d•ùl_addr
);

2148 ià(
Stus
 =ğ
USB_OTG_EP_RX_STALL
) {

2149 
d•ùl
.
b
.
¡®l
 = 1;

2151 ià(
Stus
 =ğ
USB_OTG_EP_RX_NAK
)

2152 
d•ùl
.
b
.
¢ak
 = 1;

2153 ià(
Stus
 =ğ
USB_OTG_EP_RX_VALID
)

2155 ià(
d•ùl
.
b
.
¡®l
 == 1)

2157 
•
->
ev’_odd_äame
 = 0;

2158 
	`USB_OTG_EPCË¬SÎ
(
pdev
, 
•
);

2161 
d•ùl
.
b
.
úak
 = 1;

2162 
d•ùl
.
b
.
usbaù•
 = 1;

2163 
d•ùl
.
b
.
•’a
 = 1;

2165 ià(
Stus
 =ğ
USB_OTG_EP_RX_DIS
)

2167 
d•ùl
.
b
.
usbaù•
 = 0;

2171 
	`USB_OTG_WRITE_REG32
(
d•ùl_addr
, 
d•ùl
.
d32
);

2172 
	}
}

	@libstm/STM32_USB_OTG_Driver/src/usb_dcd.c

23 
	~"usb_dcd.h
"

24 
	~"usb_b¥.h
"

85 
	$DCD_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

86 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
)

88 
ušt32_t
 
i
;

89 
USB_OTG_EP
 *
•
;

91 
	`USB_OTG_S–eùCÜe
 (
pdev
 , 
cÜeID
);

93 
pdev
->
dev
.
deviû_¡©us
 = 
USB_OTG_DEFAULT
;

94 
pdev
->
dev
.
deviû_add»ss
 = 0;

97 
i
 = 0; i < 
pdev
->
cfg
.
dev_’dpošts
 ; i++)

99 
•
 = &
pdev
->
dev
.
š_•
[
i
];

101 
•
->
is_š
 = 1;

102 
•
->
num
 = 
i
;

103 
•
->
tx_fifo_num
 = 
i
;

105 
•
->
ty³
 = 
EP_TYPE_CTRL
;

106 
•
->
max·ck‘
 = 
USB_OTG_MAX_EP0_SIZE
;

107 
•
->
xãr_buff
 = 0;

108 
•
->
xãr_Ën
 = 0;

111 
i
 = 0; i < 
pdev
->
cfg
.
dev_’dpošts
; i++)

113 
•
 = &
pdev
->
dev
.
out_•
[
i
];

115 
•
->
is_š
 = 0;

116 
•
->
num
 = 
i
;

117 
•
->
tx_fifo_num
 = 
i
;

119 
•
->
ty³
 = 
EP_TYPE_CTRL
;

120 
•
->
max·ck‘
 = 
USB_OTG_MAX_EP0_SIZE
;

121 
•
->
xãr_buff
 = 0;

122 
•
->
xãr_Ën
 = 0;

125 
	`USB_OTG_Di§bËGlob®IÁ
(
pdev
);

128 
	`USB_OTG_CÜeIn™
(
pdev
);

132 
	`USB_OTG_S‘Cu¼’tMode
(
pdev
, 
DEVICE_MODE
);

135 
	`USB_OTG_CÜeIn™Dev
(
pdev
);

139 
	`USB_OTG_EÇbËGlob®IÁ
(
pdev
);

140 
	}
}

149 
ušt32_t
 
	$DCD_EP_O³n
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

150 
ušt8_t
 
•_addr
,

151 
ušt16_t
 
•_mps
,

152 
ušt8_t
 
•_ty³
)

154 
USB_OTG_EP
 *
•
;

156 ià((
•_addr
 & 0x80) == 0x80)

158 
•
 = &
pdev
->
dev
.
š_•
[
•_addr
 & 0x7F];

162 
•
 = &
pdev
->
dev
.
out_•
[
•_addr
 & 0x7F];

164 
•
->
num
 = 
•_addr
 & 0x7F;

166 
•
->
is_š
 = (0x80 & 
•_addr
) != 0;

167 
•
->
max·ck‘
 = 
•_mps
;

168 
•
->
ty³
 = 
•_ty³
;

169 ià(
•
->
is_š
)

172 
•
->
tx_fifo_num
 =ƒp->
num
;

175 ià(
•_ty³
 =ğ
USB_OTG_EP_BULK
 )

177 
•
->
d©a_pid_¡¬t
 = 0;

179 
	`USB_OTG_EPAùiv©e
(
pdev
 , 
•
 );

181 
	}
}

188 
ušt32_t
 
	$DCD_EP_Clo£
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•_addr
)

190 
USB_OTG_EP
 *
•
;

192 ià((
•_addr
&0x80) == 0x80)

194 
•
 = &
pdev
->
dev
.
š_•
[
•_addr
 & 0x7F];

198 
•
 = &
pdev
->
dev
.
out_•
[
•_addr
 & 0x7F];

200 
•
->
num
 = 
•_addr
 & 0x7F;

201 
•
->
is_š
 = (0x80 & 
•_addr
) != 0;

202 
	`USB_OTG_EPD—ùiv©e
(
pdev
 , 
•
 );

204 
	}
}

215 
ušt32_t
 
	$DCD_EP_P»·»Rx
Ğ
USB_OTG_CORE_HANDLE
 *
pdev
,

216 
ušt8_t
 
•_addr
,

217 
ušt8_t
 *
pbuf
,

218 
ušt16_t
 
buf_Ën
)

220 
USB_OTG_EP
 *
•
;

222 
•
 = &
pdev
->
dev
.
out_•
[
•_addr
 & 0x7F];

225 
•
->
xãr_buff
 = 
pbuf
;

226 
•
->
xãr_Ën
 = 
buf_Ën
;

227 
•
->
xãr_couÁ
 = 0;

228 
•
->
is_š
 = 0;

229 
•
->
num
 = 
•_addr
 & 0x7F;

231 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

233 
•
->
dma_addr
 = (
ušt32_t
)
pbuf
;

236 iàĞ
•
->
num
 == 0 )

238 
	`USB_OTG_EP0S¹Xãr
(
pdev
 , 
•
);

242 
	`USB_OTG_EPS¹Xãr
(
pdev
, 
•
 );

245 
	}
}

255 
ušt32_t
 
	$DCD_EP_Tx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

256 
ušt8_t
 
•_addr
,

257 
ušt8_t
 *
pbuf
,

258 
ušt32_t
 
buf_Ën
)

260 
USB_OTG_EP
 *
•
;

262 
•
 = &
pdev
->
dev
.
š_•
[
•_addr
 & 0x7F];

265 
•
->
is_š
 = 1;

266 
•
->
num
 = 
•_addr
 & 0x7F;

267 
•
->
xãr_buff
 = 
pbuf
;

268 
•
->
dma_addr
 = (
ušt32_t
)
pbuf
;

269 
•
->
xãr_couÁ
 = 0;

270 
•
->
xãr_Ën
 = 
buf_Ën
;

272 iàĞ
•
->
num
 == 0 )

274 
	`USB_OTG_EP0S¹Xãr
(
pdev
 , 
•
);

278 
	`USB_OTG_EPS¹Xãr
(
pdev
, 
•
 );

281 
	}
}

290 
ušt32_t
 
	$DCD_EP_SÎ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
•num
)

292 
USB_OTG_EP
 *
•
;

293 ià((0x80 & 
•num
) == 0x80)

295 
•
 = &
pdev
->
dev
.
š_•
[
•num
 & 0x7F];

299 
•
 = &
pdev
->
dev
.
out_•
[
•num
];

302 
•
->
is_¡®l
 = 1;

303 
•
->
num
 = 
•num
 & 0x7F;

304 
•
->
is_š
 = ((
•num
 & 0x80) == 0x80);

306 
	`USB_OTG_EPS‘SÎ
(
pdev
 , 
•
);

308 
	}
}

317 
ušt32_t
 
	$DCD_EP_CÌSÎ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
•num
)

319 
USB_OTG_EP
 *
•
;

320 ià((0x80 & 
•num
) == 0x80)

322 
•
 = &
pdev
->
dev
.
š_•
[
•num
 & 0x7F];

326 
•
 = &
pdev
->
dev
.
out_•
[
•num
];

329 
•
->
is_¡®l
 = 0;

330 
•
->
num
 = 
•num
 & 0x7F;

331 
•
->
is_š
 = ((
•num
 & 0x80) == 0x80);

333 
	`USB_OTG_EPCË¬SÎ
(
pdev
 , 
•
);

335 
	}
}

344 
ušt32_t
 
	$DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•num
)

347 ià((
•num
 & 0x80) == 0x80)

349 
	`USB_OTG_FlushTxFifo
(
pdev
, 
•num
 & 0x7F);

353 
	`USB_OTG_FlushRxFifo
(
pdev
);

357 
	}
}

366 
	$DCD_EP_S‘Add»ss
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
add»ss
)

368 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

369 
dcfg
.
d32
 = 0;

370 
dcfg
.
b
.
devaddr
 = 
add»ss
;

371 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DCFG
, 0, 
dcfg
.
d32
);

372 
	}
}

379 
	$DCD_DevCÚÃù
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

381 #iâdeà
USE_OTG_MODE


382 
USB_OTG_DCTL_Ty³Def
 
dùl
;

383 
dùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
);

385 
dùl
.
b
.
sádiscÚ
 = 0;

386 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 
dùl
.
d32
);

387 
	`USB_OTG_BSP_mD–ay
(3);

389 
	}
}

397 
	$DCD_DevDiscÚÃù
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

399 #iâdeà
USE_OTG_MODE


400 
USB_OTG_DCTL_Ty³Def
 
dùl
;

401 
dùl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
);

403 
dùl
.
b
.
sádiscÚ
 = 1;

404 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 
dùl
.
d32
);

405 
	`USB_OTG_BSP_mD–ay
(3);

407 
	}
}

417 
ušt32_t
 
	$DCD_G‘EPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
ušt8_t
 
•num
)

419 
USB_OTG_EP
 *
•
;

420 
ušt32_t
 
Stus
 = 0;

422 ià((0x80 & 
•num
) == 0x80)

424 
•
 = &
pdev
->
dev
.
š_•
[
•num
 & 0x7F];

428 
•
 = &
pdev
->
dev
.
out_•
[
•num
];

431 
Stus
 = 
	`USB_OTG_G‘EPStus
(
pdev
 ,
•
);

434  
Stus
;

435 
	}
}

444 
	$DCD_S‘EPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
•num
 , 
ušt32_t
 
Stus
)

446 
USB_OTG_EP
 *
•
;

448 ià((0x80 & 
•num
) == 0x80)

450 
•
 = &
pdev
->
dev
.
š_•
[
•num
 & 0x7F];

454 
•
 = &
pdev
->
dev
.
out_•
[
•num
];

457 
	`USB_OTG_S‘EPStus
(
pdev
 ,
•
 , 
Stus
);

458 
	}
}

	@libstm/STM32_USB_OTG_Driver/src/usb_dcd_int.c

23 
	~"usb_dcd_št.h
"

71 
ušt32_t
 
DCD_R—dDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
•num
);

74 
ušt32_t
 
DCD_HªdËInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

75 
ušt32_t
 
DCD_HªdËOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

76 
ušt32_t
 
DCD_HªdËSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

78 
ušt32_t
 
DCD_HªdËRxStusQueueLev–_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

79 
ušt32_t
 
DCD_Wr™eEm±yTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ušt32_ˆ
•num
);

81 
ušt32_t
 
DCD_HªdËUsbRe£t_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 
ušt32_t
 
DCD_HªdËEnumDÚe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

83 
ušt32_t
 
DCD_HªdËResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
ušt32_t
 
DCD_HªdËUSBSu¥’d_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

86 
ušt32_t
 
DCD_IsoINIncom¶‘e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
ušt32_t
 
DCD_IsoOUTIncom¶‘e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 #ifdeà
VBUS_SENSING_ENABLED


89 
ušt32_t
 
DCD_SessiÚReque¡_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

90 
ušt32_t
 
DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

103 #ifdeà
USB_OTG_HS_DEDICATED_EP1_ENABLED


110 
ušt32_t
 
	$USBD_OTG_EP1OUT_ISR_HªdËr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

113 
USB_OTG_DOEPINTn_Ty³Def
 
dÛpšt
;

114 
USB_OTG_DEPXFRSIZ_Ty³Def
 
d•tsiz
;

116 
dÛpšt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
OUTEP_REGS
[1]->
DOEPINT
);

117 
dÛpšt
.
d32
&ğ
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DOUTEP1MSK
);

120 iàĞ
dÛpšt
.
b
.
xãrcom¶
 )

123 
	`CLEAR_OUT_EP_INTR
(1, 
xãrcom¶
);

124 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

126 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
»gs
.
OUTEP_REGS
[1]->
DOEPTSIZ
));

128 
pdev
->
dev
.
out_•
[1].
xãr_couÁ
 =…dev->dev.out_•[1].
max·ck‘
 - \

129 
d•tsiz
.
b
.
xãrsize
;

133 
USBD_DCD_INT_fİs
->
	`D©aOutSge
(
pdev
 , 1);

138 iàĞ
dÛpšt
.
b
.
•di§bËd
 )

141 
	`CLEAR_OUT_EP_INTR
(1, 
•di§bËd
);

144 iàĞ
dÛpšt
.
b
.
ahb”r
 )

146 
	`CLEAR_OUT_EP_INTR
(1, 
ahb”r
);

149 
	}
}

157 
ušt32_t
 
	$USBD_OTG_EP1IN_ISR_HªdËr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

160 
USB_OTG_DIEPINTn_Ty³Def
 
d›pšt
;

161 
ušt32_t
 
fifÛm±ymsk
, 
msk
, 
emp
;

163 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DINEP1MSK
);

164 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPEMPMSK
);

165 
msk
 |ğ((
emp
 >> 1 ) & 0x1) << 7;

166 
d›pšt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
INEP_REGS
[1]->
DIEPINT
è& 
msk
;

168 iàĞ
d›pšt
.
b
.
xãrcom¶
 )

170 
fifÛm±ymsk
 = 0x1 << 1;

171 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPEMPMSK
, 
fifÛm±ymsk
, 0);

172 
	`CLEAR_IN_EP_INTR
(1, 
xãrcom¶
);

174 
USBD_DCD_INT_fİs
->
	`D©aInSge
(
pdev
 , 1);

176 iàĞ
d›pšt
.
b
.
ahb”r
 )

178 
	`CLEAR_IN_EP_INTR
(1, 
ahb”r
);

180 iàĞ
d›pšt
.
b
.
•di§bËd
 )

182 
	`CLEAR_IN_EP_INTR
(1, 
•di§bËd
);

184 iàĞ
d›pšt
.
b
.
timeout
 )

186 
	`CLEAR_IN_EP_INTR
(1, 
timeout
);

188 ià(
d›pšt
.
b
.
štktxãmp
)

190 
	`CLEAR_IN_EP_INTR
(1, 
štktxãmp
);

192 ià(
d›pšt
.
b
.
štkÃpmis
)

194 
	`CLEAR_IN_EP_INTR
(1, 
štkÃpmis
);

196 ià(
d›pšt
.
b
.
š•Çkeff
)

198 
	`CLEAR_IN_EP_INTR
(1, 
š•Çkeff
);

200 ià(
d›pšt
.
b
.
em±yšŒ
)

202 
	`DCD_Wr™eEm±yTxFifo
(
pdev
 , 1);

203 
	`CLEAR_IN_EP_INTR
(1, 
em±yšŒ
);

206 
	}
}

215 
ušt32_t
 
	$USBD_OTG_ISR_HªdËr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

217 
USB_OTG_GINTSTS_Ty³Def
 
gšŒ_¡©us
;

218 
ušt32_t
 
»tv®
 = 0;

220 ià(
	`USB_OTG_IsDeviûMode
(
pdev
))

222 
gšŒ_¡©us
.
d32
 = 
	`USB_OTG_R—dCÜeIŒ
(
pdev
);

223 ià(!
gšŒ_¡©us
.
d32
)

228 ià(
gšŒ_¡©us
.
b
.
ou‹pšŒ
)

230 
»tv®
 |ğ
	`DCD_HªdËOutEP_ISR
(
pdev
);

233 ià(
gšŒ_¡©us
.
b
.
š•št
)

235 
»tv®
 |ğ
	`DCD_HªdËInEP_ISR
(
pdev
);

238 ià(
gšŒ_¡©us
.
b
.
modemism©ch
)

240 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

243 
gšt¡s
.
d32
 = 0;

244 
gšt¡s
.
b
.
modemism©ch
 = 1;

245 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

248 ià(
gšŒ_¡©us
.
b
.
wkupšŒ
)

250 
»tv®
 |ğ
	`DCD_HªdËResume_ISR
(
pdev
);

253 ià(
gšŒ_¡©us
.
b
.
usbsu¥’d
)

255 
»tv®
 |ğ
	`DCD_HªdËUSBSu¥’d_ISR
(
pdev
);

257 ià(
gšŒ_¡©us
.
b
.
sofšŒ
)

259 
»tv®
 |ğ
	`DCD_HªdËSof_ISR
(
pdev
);

263 ià(
gšŒ_¡©us
.
b
.
rx¡sqlvl
)

265 
»tv®
 |ğ
	`DCD_HªdËRxStusQueueLev–_ISR
(
pdev
);

269 ià(
gšŒ_¡©us
.
b
.
usb»£t
)

271 
»tv®
 |ğ
	`DCD_HªdËUsbRe£t_ISR
(
pdev
);

274 ià(
gšŒ_¡©us
.
b
.
’umdÚe
)

276 
»tv®
 |ğ
	`DCD_HªdËEnumDÚe_ISR
(
pdev
);

279 ià(
gšŒ_¡©us
.
b
.
šcom¶isoš
)

281 
»tv®
 |ğ
	`DCD_IsoINIncom¶‘e_ISR
(
pdev
);

284 ià(
gšŒ_¡©us
.
b
.
šcom¶isoout
)

286 
»tv®
 |ğ
	`DCD_IsoOUTIncom¶‘e_ISR
(
pdev
);

288 #ifdeà
VBUS_SENSING_ENABLED


289 ià(
gšŒ_¡©us
.
b
.
£s¤eqšŒ
)

291 
»tv®
 |ğ
	`DCD_SessiÚReque¡_ISR
(
pdev
);

294 ià(
gšŒ_¡©us
.
b
.
ÙgšŒ
)

296 
»tv®
 |ğ
	`DCD_OTG_ISR
(
pdev
);

300  
»tv®
;

301 
	}
}

303 #ifdeà
VBUS_SENSING_ENABLED


310 
ušt32_t
 
	$DCD_SessiÚReque¡_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

312 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

313 
USBD_DCD_INT_fİs
->
	`DevCÚÃùed
 (
pdev
);

316 
gšt¡s
.
d32
 = 0;

317 
gšt¡s
.
b
.
£s¤eqšŒ
 = 1;

318 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

320 
	}
}

329 
ušt32_t
 
	$DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

332 
USB_OTG_GOTGINT_Ty³Def
 
gÙgšt
;

334 
gÙgšt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GOTGINT
);

336 ià(
gÙgšt
.
b
.
££ndd‘
)

338 
USBD_DCD_INT_fİs
->
	`DevDiscÚÃùed
 (
pdev
);

341 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GOTGINT
, 
gÙgšt
.
d32
);

343 
	}
}

352 
ušt32_t
 
	$DCD_HªdËResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

354 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

355 
USB_OTG_DCTL_Ty³Def
 
devùl
;

356 
USB_OTG_PCGCCTL_Ty³Def
 
pow”
;

358 if(
pdev
->
cfg
.
low_pow”
)

361 
pow”
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
PCGCCTL
);

362 
pow”
.
b
.
g©ehşk
 = 0;

363 
pow”
.
b
.
¡İpşk
 = 0;

364 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
PCGCCTL
, 
pow”
.
d32
);

368 
devùl
.
d32
 = 0;

369 
devùl
.
b
.
rmtwkupsig
 = 1;

370 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 
devùl
.
d32
, 0);

373 
USBD_DCD_INT_fİs
->
	`Resume
 (
pdev
);

376 
gšt¡s
.
d32
 = 0;

377 
gšt¡s
.
b
.
wkupšŒ
 = 1;

378 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

380 
	}
}

388 
ušt32_t
 
	$DCD_HªdËUSBSu¥’d_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

390 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

391 
USB_OTG_PCGCCTL_Ty³Def
 
pow”
;

392 
USB_OTG_DSTS_Ty³Def
 
d¡s
;

394 
USBD_DCD_INT_fİs
->
	`Su¥’d
 (
pdev
);

396 
d¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DSTS
);

399 
gšt¡s
.
d32
 = 0;

400 
gšt¡s
.
b
.
usbsu¥’d
 = 1;

401 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

403 if((
pdev
->
cfg
.
low_pow”
è&& (
d¡s
.
b
.
su¥¡s
 == 1))

406 
pow”
.
d32
 = 0;

407 
pow”
.
b
.
¡İpşk
 = 1;

408 
	`USB_OTG_MODIFY_REG32
(
pdev
->
»gs
.
PCGCCTL
, 0, 
pow”
.
d32
);

410 
pow”
.
b
.
g©ehşk
 = 1;

411 
	`USB_OTG_MODIFY_REG32
(
pdev
->
»gs
.
PCGCCTL
, 0, 
pow”
.
d32
);

414 
SCB
->
SCR
 |ğ(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
);

417 
	}
}

425 
ušt32_t
 
	$DCD_HªdËInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

427 
USB_OTG_DIEPINTn_Ty³Def
 
d›pšt
;

429 
ušt32_t
 
•_šŒ
;

430 
ušt32_t
 
•num
 = 0;

431 
ušt32_t
 
fifÛm±ymsk
;

432 
d›pšt
.
d32
 = 0;

433 
•_šŒ
 = 
	`USB_OTG_R—dDevAÎInEPIŒ
(
pdev
);

435  
•_šŒ
 )

437 ià(
•_šŒ
&0x1)

439 
d›pšt
.
d32
 = 
	`DCD_R—dDevInEP
(
pdev
 , 
•num
);

440 iàĞ
d›pšt
.
b
.
xãrcom¶
 )

442 
fifÛm±ymsk
 = 0x1 << 
•num
;

443 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPEMPMSK
, 
fifÛm±ymsk
, 0);

444 
	`CLEAR_IN_EP_INTR
(
•num
, 
xãrcom¶
);

446 
USBD_DCD_INT_fİs
->
	`D©aInSge
(
pdev
 , 
•num
);

448 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

450 if((
•num
 =ğ0è&& (
pdev
->
dev
.
deviû_¡©e
 =ğ
USB_OTG_EP0_STATUS_IN
))

453 
	`USB_OTG_EP0_OutS¹
(
pdev
);

457 iàĞ
d›pšt
.
b
.
ahb”r
 )

459 
	`CLEAR_IN_EP_INTR
(
•num
, 
ahb”r
);

461 iàĞ
d›pšt
.
b
.
timeout
 )

463 
	`CLEAR_IN_EP_INTR
(
•num
, 
timeout
);

465 ià(
d›pšt
.
b
.
štktxãmp
)

467 
	`CLEAR_IN_EP_INTR
(
•num
, 
štktxãmp
);

469 ià(
d›pšt
.
b
.
štkÃpmis
)

471 
	`CLEAR_IN_EP_INTR
(
•num
, 
štkÃpmis
);

473 ià(
d›pšt
.
b
.
š•Çkeff
)

475 
	`CLEAR_IN_EP_INTR
(
•num
, 
š•Çkeff
);

477 iàĞ
d›pšt
.
b
.
•di§bËd
 )

479 
	`CLEAR_IN_EP_INTR
(
•num
, 
•di§bËd
);

481 ià(
d›pšt
.
b
.
em±yšŒ
)

484 
	`DCD_Wr™eEm±yTxFifo
(
pdev
 , 
•num
);

486 
	`CLEAR_IN_EP_INTR
(
•num
, 
em±yšŒ
);

489 
•num
++;

490 
•_šŒ
 >>= 1;

494 
	}
}

502 
ušt32_t
 
	$DCD_HªdËOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

504 
ušt32_t
 
•_šŒ
;

505 
USB_OTG_DOEPINTn_Ty³Def
 
dÛpšt
;

506 
USB_OTG_DEPXFRSIZ_Ty³Def
 
d•tsiz
;

507 
ušt32_t
 
•num
 = 0;

509 
dÛpšt
.
d32
 = 0;

512 
•_šŒ
 = 
	`USB_OTG_R—dDevAÎOutEp_™r
(
pdev
);

514  
•_šŒ
 )

516 ià(
•_šŒ
&0x1)

519 
dÛpšt
.
d32
 = 
	`USB_OTG_R—dDevOutEP_™r
(
pdev
, 
•num
);

522 iàĞ
dÛpšt
.
b
.
xãrcom¶
 )

525 
	`CLEAR_OUT_EP_INTR
(
•num
, 
xãrcom¶
);

526 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

528 
d•tsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
»gs
.
OUTEP_REGS
[
•num
]->
DOEPTSIZ
));

530 
pdev
->
dev
.
out_•
[
•num
].
xãr_couÁ
 =…dev->dev.out_•[•num].
max·ck‘
 - \

531 
d•tsiz
.
b
.
xãrsize
;

535 
USBD_DCD_INT_fİs
->
	`D©aOutSge
(
pdev
 , 
•num
);

537 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

539 if((
•num
 =ğ0è&& (
pdev
->
dev
.
deviû_¡©e
 =ğ
USB_OTG_EP0_STATUS_OUT
))

542 
	`USB_OTG_EP0_OutS¹
(
pdev
);

547 iàĞ
dÛpšt
.
b
.
•di§bËd
 )

550 
	`CLEAR_OUT_EP_INTR
(
•num
, 
•di§bËd
);

553 iàĞ
dÛpšt
.
b
.
ahb”r
 )

555 
	`CLEAR_OUT_EP_INTR
(
•num
, 
ahb”r
);

558 iàĞ
dÛpšt
.
b
.
£tup
 )

563 
USBD_DCD_INT_fİs
->
	`S‘upSge
(
pdev
);

564 
	`CLEAR_OUT_EP_INTR
(
•num
, 
£tup
);

567 
•num
++;

568 
•_šŒ
 >>= 1;

571 
	}
}

579 
ušt32_t
 
	$DCD_HªdËSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

581 
USB_OTG_GINTSTS_Ty³Def
 
GINTSTS
;

584 
USBD_DCD_INT_fİs
->
	`SOF
(
pdev
);

587 
GINTSTS
.
d32
 = 0;

588 
GINTSTS
.
b
.
sofšŒ
 = 1;

589 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GINTSTS
, GINTSTS.
d32
);

592 
	}
}

600 
ušt32_t
 
	$DCD_HªdËRxStusQueueLev–_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

602 
USB_OTG_GINTMSK_Ty³Def
 
št_mask
;

603 
USB_OTG_DRXSTS_Ty³Def
 
¡©us
;

604 
USB_OTG_EP
 *
•
;

607 
št_mask
.
d32
 = 0;

608 
št_mask
.
b
.
rx¡sqlvl
 = 1;

609 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 
št_mask
.
d32
, 0);

612 
¡©us
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GRXSTSP
 );

614 
•
 = &
pdev
->
dev
.
out_•
[
¡©us
.
b
.
•num
];

616 
¡©us
.
b
.
pkt¡s
)

618 
STS_GOUT_NAK
:

620 
STS_DATA_UPDT
:

621 ià(
¡©us
.
b
.
bút
)

623 
	`USB_OTG_R—dPack‘
(
pdev
,
•
->
xãr_buff
, 
¡©us
.
b
.
bút
);

624 
•
->
xãr_buff
 +ğ
¡©us
.
b
.
bút
;

625 
•
->
xãr_couÁ
 +ğ
¡©us
.
b
.
bút
;

628 
STS_XFER_COMP
:

630 
STS_SETUP_COMP
:

632 
STS_SETUP_UPDT
:

634 
	`USB_OTG_R—dPack‘
(
pdev
 ,…dev->
dev
.
£tup_·ck‘
, 8);

635 
•
->
xãr_couÁ
 +ğ
¡©us
.
b
.
bút
;

642 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 0, 
št_mask
.
d32
);

645 
	}
}

653 
ušt32_t
 
	$DCD_Wr™eEm±yTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt32_t
 
•num
)

655 
USB_OTG_DTXFSTSn_Ty³Def
 
tx¡©us
;

656 
USB_OTG_EP
 *
•
;

657 
ušt32_t
 
Ën
 = 0;

658 
ušt32_t
 
Ën32b
;

659 
tx¡©us
.
d32
 = 0;

661 
•
 = &
pdev
->
dev
.
š_•
[
•num
];

663 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

665 ià(
Ën
 > 
•
->
max·ck‘
)

667 
Ën
 = 
•
->
max·ck‘
;

670 
Ën32b
 = (
Ën
 + 3) / 4;

671 
tx¡©us
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
pdev
->
»gs
.
INEP_REGS
[
•num
]->
DTXFSTS
);

675 
tx¡©us
.
b
.
txf¥ÿva
 > 
Ën32b
 &&

676 
•
->
xãr_couÁ
 <ƒp->
xãr_Ën
 &&

677 
•
->
xãr_Ën
 != 0)

680 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

682 ià(
Ën
 > 
•
->
max·ck‘
)

684 
Ën
 = 
•
->
max·ck‘
;

686 
Ën32b
 = (
Ën
 + 3) / 4;

688 
	`USB_OTG_Wr™ePack‘
 (
pdev
 , 
•
->
xãr_buff
, 
•num
, 
Ën
);

690 
•
->
xãr_buff
 +ğ
Ën
;

691 
•
->
xãr_couÁ
 +ğ
Ën
;

693 
tx¡©us
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
•num
]->
DTXFSTS
);

697 
	}
}

705 
ušt32_t
 
	$DCD_HªdËUsbRe£t_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

707 
USB_OTG_DAINT_Ty³Def
 
daštmsk
;

708 
USB_OTG_DOEPMSK_Ty³Def
 
dÛpmsk
;

709 
USB_OTG_DIEPMSK_Ty³Def
 
d›pmsk
;

710 
USB_OTG_DCFG_Ty³Def
 
dcfg
;

711 
USB_OTG_DCTL_Ty³Def
 
dùl
;

712 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

713 
ušt32_t
 
i
;

715 
dùl
.
d32
 = 0;

716 
daštmsk
.
d32
 = 0;

717 
dÛpmsk
.
d32
 = 0;

718 
d›pmsk
.
d32
 = 0;

719 
dcfg
.
d32
 = 0;

720 
gšt¡s
.
d32
 = 0;

723 
dùl
.
b
.
rmtwkupsig
 = 1;

724 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
DREGS
->
DCTL
, 
dùl
.
d32
, 0 );

727 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0 );

729 
i
 = 0; i < 
pdev
->
cfg
.
dev_’dpošts
 ; i++)

731 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

732 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

734 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

736 
daštmsk
.
•
.
š
 = 1;

737 
daštmsk
.
•
.
out
 = 1;

738 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DAINTMSK
, 
daštmsk
.
d32
 );

740 
dÛpmsk
.
b
.
£tup
 = 1;

741 
dÛpmsk
.
b
.
xãrcom¶
 = 1;

742 
dÛpmsk
.
b
.
ahb”r
 = 1;

743 
dÛpmsk
.
b
.
•di§bËd
 = 1;

744 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DOEPMSK
, 
dÛpmsk
.
d32
 );

745 #ifdeà
USB_OTG_HS_DEDICATED_EP1_ENABLED


746 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DOUTEP1MSK
, 
dÛpmsk
.
d32
 );

748 
d›pmsk
.
b
.
xãrcom¶
 = 1;

749 
d›pmsk
.
b
.
timeout
 = 1;

750 
d›pmsk
.
b
.
•di§bËd
 = 1;

751 
d›pmsk
.
b
.
ahb”r
 = 1;

752 
d›pmsk
.
b
.
štkÃpmis
 = 1;

753 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DIEPMSK
, 
d›pmsk
.
d32
 );

754 #ifdeà
USB_OTG_HS_DEDICATED_EP1_ENABLED


755 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DINEP1MSK
, 
d›pmsk
.
d32
 );

758 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DCFG
);

759 
dcfg
.
b
.
devaddr
 = 0;

760 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

764 
	`USB_OTG_EP0_OutS¹
(
pdev
);

767 
gšt¡s
.
d32
 = 0;

768 
gšt¡s
.
b
.
usb»£t
 = 1;

769 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

772 
USBD_DCD_INT_fİs
->
	`Re£t
(
pdev
);

774 
	}
}

782 
ušt32_t
 
	$DCD_HªdËEnumDÚe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

784 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

785 
USB_OTG_GUSBCFG_Ty³Def
 
gusbcfg
;

787 
	`USB_OTG_EP0Aùiv©e
(
pdev
);

790 
gusbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
);

793 iàĞ
	`USB_OTG_G‘DeviûS³ed
(
pdev
è=ğ
USB_SPEED_HIGH
)

795 
pdev
->
cfg
.
¥“d
 = 
USB_OTG_SPEED_HIGH
;

796 
pdev
->
cfg
.
mps
 = 
USB_OTG_HS_MAX_PACKET_SIZE
 ;

797 
gusbcfg
.
b
.
usbŒdtim
 = 9;

801 
pdev
->
cfg
.
¥“d
 = 
USB_OTG_SPEED_FULL
;

802 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

803 
gusbcfg
.
b
.
usbŒdtim
 = 5;

806 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

809 
gšt¡s
.
d32
 = 0;

810 
gšt¡s
.
b
.
’umdÚe
 = 1;

811 
	`USB_OTG_WRITE_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
 );

813 
	}
}

822 
ušt32_t
 
	$DCD_IsoINIncom¶‘e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

824 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

826 
gšt¡s
.
d32
 = 0;

828 
USBD_DCD_INT_fİs
->
	`IsoINIncom¶‘e
 (
pdev
);

831 
gšt¡s
.
b
.
šcom¶isoš
 = 1;

832 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

835 
	}
}

843 
ušt32_t
 
	$DCD_IsoOUTIncom¶‘e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

845 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

847 
gšt¡s
.
d32
 = 0;

849 
USBD_DCD_INT_fİs
->
	`IsoOUTIncom¶‘e
 (
pdev
);

852 
gšt¡s
.
b
.
šcom¶isoout
 = 1;

853 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

855 
	}
}

862 
ušt32_t
 
	$DCD_R—dDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
•num
)

864 
ušt32_t
 
v
, 
msk
, 
emp
;

865 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPMSK
);

866 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
DREGS
->
DIEPEMPMSK
);

867 
msk
 |ğ((
emp
 >> 
•num
) & 0x1) << 7;

868 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
INEP_REGS
[
•num
]->
DIEPINT
è& 
msk
;

869  
v
;

870 
	}
}

	@libstm/STM32_USB_OTG_Driver/src/usb_hcd.c

23 
	~"usb_cÜe.h
"

24 
	~"usb_hcd.h
"

25 
	~"usb_cÚf.h
"

26 
	~"usb_b¥.h
"

91 
ušt32_t
 
	$HCD_In™
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

92 
USB_OTG_CORE_ID_Ty³Def
 
cÜeID
)

94 
ušt8_t
 
i
 = 0;

95 
pdev
->
ho¡
.
CÚnSts
 = 0;

97 
i
ğ0; i< 
USB_OTG_MAX_TX_FIFOS
; i++)

99 
pdev
->
ho¡
.
E¼CÁ
[
i
] = 0;

100 
pdev
->
ho¡
.
XãrCÁ
[
i
] = 0;

101 
pdev
->
ho¡
.
HC_Stus
[
i
] = 
HC_IDLE
;

103 
pdev
->
ho¡
.
hc
[0].
max_·ck‘
 = 8;

105 
	`USB_OTG_S–eùCÜe
(
pdev
, 
cÜeID
);

106 #iâdeà
DUAL_ROLE_MODE_ENABLED


107 
	`USB_OTG_Di§bËGlob®IÁ
(
pdev
);

108 
	`USB_OTG_CÜeIn™
(
pdev
);

111 
	`USB_OTG_S‘Cu¼’tMode
(
pdev
 , 
HOST_MODE
);

112 
	`USB_OTG_CÜeIn™Ho¡
(
pdev
);

113 
	`USB_OTG_EÇbËGlob®IÁ
(
pdev
);

117 
	}
}

127 
ušt32_t
 
	$HCD_G‘Cu¼’tS³ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

129 
USB_OTG_HPRT0_Ty³Def
 
HPRT0
;

130 
HPRT0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
»gs
.HPRT0);

132  
HPRT0
.
b
.
´t¥d
;

133 
	}
}

141 
ušt32_t
 
	$HCD_Re£tPÜt
(
USB_OTG_CORE_HANDLE
 *
pdev
)

150 
	`USB_OTG_Re£tPÜt
(
pdev
);

152 
	}
}

161 
ušt32_t
 
	$HCD_IsDeviûCÚÃùed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

163  (
pdev
->
ho¡
.
CÚnSts
);

164 
	}
}

173 
ušt32_t
 
	$HCD_G‘Cu¼’tF¿me
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

175  (
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HFNUM
) & 0xFFFF) ;

176 
	}
}

185 
URB_STATE
 
	$HCD_G‘URB_S‹
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
ch_num
)

187  
pdev
->
ho¡
.
URB_S‹
[
ch_num
] ;

188 
	}
}

197 
ušt32_t
 
	$HCD_G‘XãrCÁ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ušt8_t
 
ch_num
)

199  
pdev
->
ho¡
.
XãrCÁ
[
ch_num
] ;

200 
	}
}

211 
HC_STATUS
 
	$HCD_G‘HCS‹
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
ch_num
)

213  
pdev
->
ho¡
.
HC_Stus
[
ch_num
] ;

214 
	}
}

223 
ušt32_t
 
	$HCD_HC_In™
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
hc_num
)

225  
	`USB_OTG_HC_In™
(
pdev
, 
hc_num
);

226 
	}
}

235 
ušt32_t
 
	$HCD_Subm™Reque¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt8_t
 
hc_num
)

238 
pdev
->
ho¡
.
URB_S‹
[
hc_num
] = 
URB_IDLE
;

239 
pdev
->
ho¡
.
hc
[
hc_num
].
xãr_couÁ
 = 0 ;

240  
	`USB_OTG_HC_S¹Xãr
(
pdev
, 
hc_num
);

241 
	}
}

	@libstm/STM32_USB_OTG_Driver/src/usb_hcd_int.c

23 
	~"usb_cÜe.h
"

24 
	~"usb_defšes.h
"

25 
	~"usb_hcd_št.h
"

27 #ià
defšed
 (
__CC_ARM
)

28 #´agm¨
O0


29 #–ià
defšed
 ( 
__ICCARM__
 )

30 #´agm¨
O0


31 #–ià
defšed
 (
__GNUC__
)

32 #´agm¨
GCC
 
İtimize
 ("O0")

33 #–ià
defšed
 (
__TASKING__
)

34 #´agm¨
İtimize
=0

85 
ušt32_t
 
USB_OTG_USBH_hªdË_sof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

86 
ušt32_t
 
USB_OTG_USBH_hªdË_pÜt_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
ušt32_t
 
USB_OTG_USBH_hªdË_hc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
ušt32_t
 
USB_OTG_USBH_hªdË_hc_n_In_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

89 
ušt32_t
 
num
);

90 
ušt32_t
 
USB_OTG_USBH_hªdË_hc_n_Out_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

91 
ušt32_t
 
num
);

92 
ušt32_t
 
USB_OTG_USBH_hªdË_rx_qlvl_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

93 
ušt32_t
 
USB_OTG_USBH_hªdË_Åtxãm±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

94 
ušt32_t
 
USB_OTG_USBH_hªdË_±xãm±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

95 
ušt32_t
 
USB_OTG_USBH_hªdË_DiscÚÃù_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

96 
ušt32_t
 
USB_OTG_USBH_hªdË_Incom¶‘eP”iodicXãr_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

114 
ušt32_t
 
	$USBH_OTG_ISR_HªdËr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

116 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

117 
ušt32_t
 
»tv®
 = 0;

119 
gšt¡s
.
d32
 = 0;

122 ià(
	`USB_OTG_IsHo¡Mode
(
pdev
))

124 
gšt¡s
.
d32
 = 
	`USB_OTG_R—dCÜeIŒ
(
pdev
);

125 ià(!
gšt¡s
.
d32
)

130 ià(
gšt¡s
.
b
.
sofšŒ
)

132 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_sof_ISR
 (
pdev
);

135 ià(
gšt¡s
.
b
.
rx¡sqlvl
)

137 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_rx_qlvl_ISR
 (
pdev
);

140 ià(
gšt¡s
.
b
.
Åtxãm±y
)

142 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_Åtxãm±y_ISR
 (
pdev
);

145 ià(
gšt¡s
.
b
.
±xãm±y
)

147 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_±xãm±y_ISR
 (
pdev
);

150 ià(
gšt¡s
.
b
.
hcšŒ
)

152 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_hc_ISR
 (
pdev
);

155 ià(
gšt¡s
.
b
.
pÜtšŒ
)

157 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_pÜt_ISR
 (
pdev
);

160 ià(
gšt¡s
.
b
.
discÚÃù
)

162 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_DiscÚÃù_ISR
 (
pdev
);

166 ià(
gšt¡s
.
b
.
šcom¶isoout
)

168 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_Incom¶‘eP”iodicXãr_ISR
 (
pdev
);

173  
»tv®
;

174 
	}
}

182 
ušt32_t
 
	$USB_OTG_USBH_hªdË_hc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

184 
USB_OTG_HAINT_Ty³Def
 
hašt
;

185 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

186 
ušt32_t
 
i
 = 0;

187 
ušt32_t
 
»tv®
 = 0;

192 
hašt
.
d32
 = 
	`USB_OTG_R—dHo¡AÎChªÃls_šŒ
(
pdev
);

194 
i
 = 0; i < 
pdev
->
cfg
.
ho¡_chªÃls
 ; i++)

196 ià(
hašt
.
b
.
chšt
 & (1 << 
i
))

198 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
i
]->
HCCHAR
);

200 ià(
hcch¬
.
b
.
•dœ
)

202 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_hc_n_In_ISR
 (
pdev
, 
i
);

206 
»tv®
 |ğ
	`USB_OTG_USBH_hªdË_hc_n_Out_ISR
 (
pdev
, 
i
);

211  
»tv®
;

212 
	}
}

220 
ušt32_t
 
	$USB_OTG_USBH_hªdË_sof_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

222 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

225 
gšt¡s
.
d32
 = 0;

227 
gšt¡s
.
b
.
sofšŒ
 = 1;

228 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

231 
	}
}

239 
ušt32_t
 
	$USB_OTG_USBH_hªdË_DiscÚÃù_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

241 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

243 
pdev
->
ho¡
.
CÚnSts
 = 0;

244 
gšt¡s
.
d32
 = 0;

246 
pdev
->
ho¡
.
pÜt_cb
->
	`DiscÚÃù
(pdev);

249 
gšt¡s
.
b
.
discÚÃù
 = 1;

250 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

253 
	}
}

261 
ušt32_t
 
	$USB_OTG_USBH_hªdË_Åtxãm±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

263 
USB_OTG_GINTMSK_Ty³Def
 
štmsk
;

264 
USB_OTG_HNPTXSTS_Ty³Def
 
hÅtx¡s
;

265 
ušt16_t
 
Ën_wÜds
 , 
Ën
;

267 
hÅtx¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
HNPTXSTS
);

269 
Ën_wÜds
 = (
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_Ën
 + 3) / 4;

271 (
hÅtx¡s
.
b
.
Åtxf¥ÿva
 > 
Ën_wÜds
)&&

272 (
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_Ën
 != 0))

275 
Ën
 = 
hÅtx¡s
.
b
.
Åtxf¥ÿva
 * 4;

277 ià(
Ën
 > 
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_Ën
)

280 
Ën
 = 
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_Ën
;

282 
štmsk
.
d32
 = 0;

283 
štmsk
.
b
.
Åtxãm±y
 = 1;

284 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 
štmsk
.
d32
, 0);

287 
Ën_wÜds
 = (
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_Ën
 + 3) / 4;

289 
	`USB_OTG_Wr™ePack‘
 (
pdev
 ,…dev->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_buff
, hÅtx¡s.b.chnum, 
Ën
);

291 
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_buff
 +ğ
Ën
;

292 
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_Ën
 -ğ
Ën
;

293 
pdev
->
ho¡
.
hc
[
hÅtx¡s
.
b
.
chnum
].
xãr_couÁ
 +ğ
Ën
;

295 
hÅtx¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
HNPTXSTS
);

299 
	}
}

307 
ušt32_t
 
	$USB_OTG_USBH_hªdË_±xãm±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

309 
USB_OTG_GINTMSK_Ty³Def
 
štmsk
;

310 
USB_OTG_HPTXSTS_Ty³Def
 
h±x¡s
;

311 
ušt16_t
 
Ën_wÜds
 , 
Ën
;

313 
h±x¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HPTXSTS
);

315 
Ën_wÜds
 = (
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_Ën
 + 3) / 4;

317 (
h±x¡s
.
b
.
±xf¥ÿva
 > 
Ën_wÜds
)&&

318 (
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_Ën
 != 0))

321 
Ën
 = 
h±x¡s
.
b
.
±xf¥ÿva
 * 4;

323 ià(
Ën
 > 
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_Ën
)

325 
Ën
 = 
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_Ën
;

327 
štmsk
.
d32
 = 0;

328 
štmsk
.
b
.
±xãm±y
 = 1;

329 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 
štmsk
.
d32
, 0);

332 
Ën_wÜds
 = (
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_Ën
 + 3) / 4;

334 
	`USB_OTG_Wr™ePack‘
 (
pdev
 ,…dev->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_buff
, h±x¡s.b.chnum, 
Ën
);

336 
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_buff
 +ğ
Ën
;

337 
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_Ën
 -ğ
Ën
;

338 
pdev
->
ho¡
.
hc
[
h±x¡s
.
b
.
chnum
].
xãr_couÁ
 +ğ
Ën
;

340 
h±x¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HPTXSTS
);

344 
	}
}

352 
ušt32_t
 
	$USB_OTG_USBH_hªdË_pÜt_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

354 
USB_OTG_HPRT0_Ty³Def
 
h´t0
;

355 
USB_OTG_HPRT0_Ty³Def
 
h´t0_dup
;

356 
USB_OTG_HCFG_Ty³Def
 
hcfg
;

357 
ušt32_t
 
do_»£t
 = 0;

358 
ušt32_t
 
»tv®
 = 0;

360 
hcfg
.
d32
 = 0;

361 
h´t0
.
d32
 = 0;

362 
h´t0_dup
.
d32
 = 0;

364 
h´t0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
»gs
.
HPRT0
);

365 
h´t0_dup
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
»gs
.
HPRT0
);

369 
h´t0_dup
.
b
.
´‹Ç
 = 0;

370 
h´t0_dup
.
b
.
´tcÚnd‘
 = 0;

371 
h´t0_dup
.
b
.
´‹nchng
 = 0;

372 
h´t0_dup
.
b
.
´tovrcu¼chng
 = 0;

375 ià(
h´t0
.
b
.
´tcÚnd‘
)

377 
pdev
->
ho¡
.
pÜt_cb
->
	`CÚÃù
(pdev);

378 
h´t0_dup
.
b
.
´tcÚnd‘
 = 1;

379 
do_»£t
 = 1;

380 
»tv®
 |= 1;

384 ià(
h´t0
.
b
.
´‹nchng
)

386 
h´t0_dup
.
b
.
´‹nchng
 = 1;

387 ià(
h´t0
.
b
.
´‹Ç
 == 1)

389 
pdev
->
ho¡
.
CÚnSts
 = 1;

391 ià((
h´t0
.
b
.
´t¥d
 =ğ
HPRT0_PRTSPD_LOW_SPEED
) ||

392 (
h´t0
.
b
.
´t¥d
 =ğ
HPRT0_PRTSPD_FULL_SPEED
))

395 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HREGS
->
HCFG
);

397 ià(
h´t0
.
b
.
´t¥d
 =ğ
HPRT0_PRTSPD_LOW_SPEED
)

399 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HREGS
->
HFIR
, 6000 );

400 ià(
hcfg
.
b
.
f¦¥şk£l
 !ğ
HCFG_6_MHZ
)

402 if(
pdev
->
cfg
.
cÜeID
 =ğ
USB_OTG_FS_CORE_ID
)

404 
	`USB_OTG_In™FSLSPClkS–
(
pdev
 ,
HCFG_6_MHZ
 );

406 
do_»£t
 = 1;

412 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HREGS
->
HFIR
, 48000 );

413 ià(
hcfg
.
b
.
f¦¥şk£l
 !ğ
HCFG_48_MHZ
)

415 
	`USB_OTG_In™FSLSPClkS–
(
pdev
 ,
HCFG_48_MHZ
 );

416 
do_»£t
 = 1;

422 
do_»£t
 = 1;

427 ià(
h´t0
.
b
.
´tovrcu¼chng
)

429 
h´t0_dup
.
b
.
´tovrcu¼chng
 = 1;

430 
»tv®
 |= 1;

432 ià(
do_»£t
)

434 
	`USB_OTG_Re£tPÜt
(
pdev
);

438 
	`USB_OTG_WRITE_REG32
(
pdev
->
»gs
.
HPRT0
, 
h´t0_dup
.
d32
);

440  
»tv®
;

441 
	}
}

450 
ušt32_t
 
	$USB_OTG_USBH_hªdË_hc_n_Out_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt32_t
 
num
)

453 
USB_OTG_HCINTn_Ty³Def
 
hcšt
;

454 
USB_OTG_HCGINTMSK_Ty³Def
 
hcštmsk
;

455 
USB_OTG_HC_REGS
 *
hüeg
;

456 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

458 
hüeg
 = 
pdev
->
»gs
.
HC_REGS
[
num
];

459 
hcšt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
hüeg
->
HCINT
);

460 
hcštmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
hüeg
->
HCGINTMSK
);

461 
hcšt
.
d32
 = hcšt.d32 & 
hcštmsk
.d32;

463 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
num
]->
HCCHAR
);

465 ià(
hcšt
.
b
.
ahb”r
)

467 
	`CLEAR_HC_INT
(
hüeg
 ,
ahb”r
);

468 
	`UNMASK_HOST_INT_CHH
 (
num
);

470 ià(
hcšt
.
b
.
ack
)

472 
	`CLEAR_HC_INT
(
hüeg
 , 
ack
);

475 ià(
hcšt
.
b
.
xãrcom¶
)

477 
pdev
->
ho¡
.
E¼CÁ
[
num
] = 0;

478 
	`UNMASK_HOST_INT_CHH
 (
num
);

479 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

480 
	`CLEAR_HC_INT
(
hüeg
 , 
xãrcom¶
);

481 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_XFRC
;

484 ià(
hcšt
.
b
.
¡®l
)

486 
	`CLEAR_HC_INT
(
hüeg
 , 
¡®l
);

487 
	`UNMASK_HOST_INT_CHH
 (
num
);

488 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

489 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_STALL
;

492 ià(
hcšt
.
b
.
Çk
)

494 
pdev
->
ho¡
.
E¼CÁ
[
num
] = 0;

495 
	`UNMASK_HOST_INT_CHH
 (
num
);

496 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

497 
	`CLEAR_HC_INT
(
hüeg
 , 
Çk
);

498 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_NAK
;

501 ià(
hcšt
.
b
.
xaù”r
)

503 
	`UNMASK_HOST_INT_CHH
 (
num
);

504 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

505 
pdev
->
ho¡
.
E¼CÁ
[
num
] ++;

506 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_XACTERR
;

507 
	`CLEAR_HC_INT
(
hüeg
 , 
xaù”r
);

509 ià(
hcšt
.
b
.
ny‘
)

511 
pdev
->
ho¡
.
E¼CÁ
[
num
] = 0;

512 
	`UNMASK_HOST_INT_CHH
 (
num
);

513 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

514 
	`CLEAR_HC_INT
(
hüeg
 , 
ny‘
);

515 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_NYET
;

517 ià(
hcšt
.
b
.
d©©gË¼
)

520 
	`UNMASK_HOST_INT_CHH
 (
num
);

521 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

522 
	`CLEAR_HC_INT
(
hüeg
 , 
Çk
);

523 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_DATATGLERR
;

525 
	`CLEAR_HC_INT
(
hüeg
 , 
d©©gË¼
);

527 ià(
hcšt
.
b
.
chhÉd
)

529 
	`MASK_HOST_INT_CHH
 (
num
);

531 if(
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_XFRC
)

533 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_DONE
;

535 ià(
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_BULK
)

537 
pdev
->
ho¡
.
hc
[
num
].
toggË_out
 ^= 1;

540 if(
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_NAK
)

542 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_NOTREADY
;

544 if(
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_NYET
)

546 if(
pdev
->
ho¡
.
hc
[
num
].
do_pšg
 == 1)

548 
	`USB_OTG_HC_DoPšg
(
pdev
, 
num
);

550 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_NOTREADY
;

552 if(
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_STALL
)

554 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_STALL
;

556 if(
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_XACTERR
)

558 ià(
pdev
->
ho¡
.
E¼CÁ
[
num
] == 3)

560 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_ERROR
;

561 
pdev
->
ho¡
.
E¼CÁ
[
num
] = 0;

564 
	`CLEAR_HC_INT
(
hüeg
 , 
chhÉd
);

569 
	}
}

578 
ušt32_t
 
	$USB_OTG_USBH_hªdË_hc_n_In_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ušt32_t
 
num
)

580 
USB_OTG_HCINTn_Ty³Def
 
hcšt
;

581 
USB_OTG_HCGINTMSK_Ty³Def
 
hcštmsk
;

582 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

583 
USB_OTG_HCTSIZn_Ty³Def
 
hùsiz
;

584 
USB_OTG_HC_REGS
 *
hüeg
;

587 
hüeg
 = 
pdev
->
»gs
.
HC_REGS
[
num
];

588 
hcšt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
hüeg
->
HCINT
);

589 
hcštmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
hüeg
->
HCGINTMSK
);

590 
hcšt
.
d32
 = hcšt.d32 & 
hcštmsk
.d32;

591 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
num
]->
HCCHAR
);

592 
hcštmsk
.
d32
 = 0;

595 ià(
hcšt
.
b
.
ahb”r
)

597 
	`CLEAR_HC_INT
(
hüeg
 ,
ahb”r
);

598 
	`UNMASK_HOST_INT_CHH
 (
num
);

600 ià(
hcšt
.
b
.
ack
)

602 
	`CLEAR_HC_INT
(
hüeg
 ,
ack
);

605 ià(
hcšt
.
b
.
¡®l
)

607 
	`UNMASK_HOST_INT_CHH
 (
num
);

608 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_STALL
;

609 
	`CLEAR_HC_INT
(
hüeg
 , 
Çk
);

610 
	`CLEAR_HC_INT
(
hüeg
 , 
¡®l
);

611 
hcšt
.
b
.
Çk
 = 0;

614 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

616 ià(
hcšt
.
b
.
d©©gË¼
)

619 
	`UNMASK_HOST_INT_CHH
 (
num
);

620 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

621 
	`CLEAR_HC_INT
(
hüeg
 , 
Çk
);

622 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_DATATGLERR
;

623 
	`CLEAR_HC_INT
(
hüeg
 , 
d©©gË¼
);

626 ià(
hcšt
.
b
.
ämovrun
)

628 
	`UNMASK_HOST_INT_CHH
 (
num
);

629 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

630 
	`CLEAR_HC_INT
(
hüeg
 ,
ämovrun
);

633 ià(
hcšt
.
b
.
xãrcom¶
)

636 ià(
pdev
->
cfg
.
dma_’abË
 == 1)

638 
hùsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
num
]->
HCTSIZ
);

639 
pdev
->
ho¡
.
XãrCÁ
[
num
] =…dev->ho¡.
hc
[num].
xãr_Ën
 - 
hùsiz
.
b
.
xãrsize
;

642 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_XFRC
;

643 
pdev
->
ho¡
.
E¼CÁ
 [
num
]= 0;

644 
	`CLEAR_HC_INT
(
hüeg
 , 
xãrcom¶
);

646 ià((
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_CTRL
)||

647 (
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_BULK
))

649 
	`UNMASK_HOST_INT_CHH
 (
num
);

650 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

651 
	`CLEAR_HC_INT
(
hüeg
 , 
Çk
);

652 
pdev
->
ho¡
.
hc
[
num
].
toggË_š
 ^= 1;

655 if(
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_INTR
)

657 
hcch¬
.
b
.
oddäm
 = 1;

658 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
num
]->
HCCHAR
, 
hcch¬
.
d32
);

659 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_DONE
;

663 ià(
hcšt
.
b
.
chhÉd
)

665 
	`MASK_HOST_INT_CHH
 (
num
);

667 if(
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_XFRC
)

669 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_DONE
;

672 ià(
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_STALL
)

674 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_STALL
;

677 if((
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_XACTERR
) ||

678 (
pdev
->
ho¡
.
HC_Stus
[
num
] =ğ
HC_DATATGLERR
))

680 
pdev
->
ho¡
.
E¼CÁ
[
num
] = 0;

681 
pdev
->
ho¡
.
URB_S‹
[
num
] = 
URB_ERROR
;

684 if(
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_INTR
)

686 
pdev
->
ho¡
.
hc
[
num
].
toggË_š
 ^= 1;

689 
	`CLEAR_HC_INT
(
hüeg
 , 
chhÉd
);

692 ià(
hcšt
.
b
.
xaù”r
)

694 
	`UNMASK_HOST_INT_CHH
 (
num
);

695 
pdev
->
ho¡
.
E¼CÁ
[
num
] ++;

696 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_XACTERR
;

697 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

698 
	`CLEAR_HC_INT
(
hüeg
 , 
xaù”r
);

701 ià(
hcšt
.
b
.
Çk
)

703 if(
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_INTR
)

705 
	`UNMASK_HOST_INT_CHH
 (
num
);

706 
	`USB_OTG_HC_H®t
(
pdev
, 
num
);

707 
	`CLEAR_HC_INT
(
hüeg
 , 
Çk
);

709 ià((
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_CTRL
)||

710 (
hcch¬
.
b
.
•ty³
 =ğ
EP_TYPE_BULK
))

713 
hcch¬
.
b
.
ch’
 = 1;

714 
hcch¬
.
b
.
chdis
 = 0;

715 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
num
]->
HCCHAR
, 
hcch¬
.
d32
);

717 
pdev
->
ho¡
.
HC_Stus
[
num
] = 
HC_NAK
;

723 
	}
}

732 
ušt32_t
 
	$USB_OTG_USBH_hªdË_rx_qlvl_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

734 
USB_OTG_GRXFSTS_Ty³Def
 
grx¡s
;

735 
USB_OTG_GINTMSK_Ty³Def
 
štmsk
;

736 
USB_OTG_HCTSIZn_Ty³Def
 
hùsiz
;

737 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

738 
__IO
 
ušt8_t
 
chªÃÊum
 =0;

739 
ušt32_t
 
couÁ
;

742 
štmsk
.
d32
 = 0;

743 
štmsk
.
b
.
rx¡sqlvl
 = 1;

744 
	`USB_OTG_MODIFY_REG32
Ğ&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 
štmsk
.
d32
, 0);

746 
grx¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GRXSTSP
);

747 
chªÃÊum
 = 
grx¡s
.
b
.
chnum
;

748 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
chªÃÊum
]->
HCCHAR
);

750 
grx¡s
.
b
.
pkt¡s
)

752 
GRXSTS_PKTSTS_IN
:

754 ià((
grx¡s
.
b
.
bút
 > 0è&& (
pdev
->
ho¡
.
hc
[
chªÃÊum
].
xãr_buff
 != (*)0))

757 
	`USB_OTG_R—dPack‘
(
pdev
,…dev->
ho¡
.
hc
[
chªÃÊum
].
xãr_buff
, 
grx¡s
.
b
.
bút
);

759 
pdev
->
ho¡
.
hc
[
grx¡s
.
b
.
chnum
].
xãr_buff
 +ğgrx¡s.b.
bút
;

760 
pdev
->
ho¡
.
hc
[
grx¡s
.
b
.
chnum
].
xãr_couÁ
 +ğgrx¡s.b.
bút
;

763 
couÁ
 = 
pdev
->
ho¡
.
hc
[
chªÃÊum
].
xãr_couÁ
;

764 
pdev
->
ho¡
.
XãrCÁ
[
chªÃÊum
] = 
couÁ
;

766 
hùsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[
chªÃÊum
]->
HCTSIZ
);

767 if(
hùsiz
.
b
.
pktút
 > 0)

770 
hcch¬
.
b
.
ch’
 = 1;

771 
hcch¬
.
b
.
chdis
 = 0;

772 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[
chªÃÊum
]->
HCCHAR
, 
hcch¬
.
d32
);

777 
GRXSTS_PKTSTS_IN_XFER_COMP
:

779 
GRXSTS_PKTSTS_DATA_TOGGLE_ERR
:

780 
GRXSTS_PKTSTS_CH_HALTED
:

786 
štmsk
.
b
.
rx¡sqlvl
 = 1;

787 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTMSK
, 0, 
štmsk
.
d32
);

789 
	}
}

797 
ušt32_t
 
	$USB_OTG_USBH_hªdË_Incom¶‘eP”iodicXãr_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

800 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

801 
USB_OTG_HCCHAR_Ty³Def
 
hcch¬
;

806 
hcch¬
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
HC_REGS
[0]->
HCCHAR
);

807 
hcch¬
.
b
.
ch’
 = 1;

808 
hcch¬
.
b
.
chdis
 = 1;

809 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
HC_REGS
[0]->
HCCHAR
, 
hcch¬
.
d32
);

811 
gšt¡s
.
d32
 = 0;

813 
gšt¡s
.
b
.
šcom¶isoout
 = 1;

814 
	`USB_OTG_WRITE_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
, 
gšt¡s
.
d32
);

817 
	}
}

	@libstm/STM32_USB_OTG_Driver/src/usb_otg.c

23 
	~"usb_defšes.h
"

24 
	~"usb_»gs.h
"

25 
	~"usb_cÜe.h
"

26 
	~"usb_Ùg.h
"

75 
ušt32_t
 
USB_OTG_R—d_™r
(
USB_OTG_CORE_HANDLE
 *
pdev
);

96 
ušt32_t
 
	$STM32_USBO_OTG_ISR_HªdËr
(
USB_OTG_CORE_HANDLE
 *
pdev
)

98 
ušt32_t
 
»tv®
 = 0;

99 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
 ;

100 
gšt¡s
.
d32
 = 0;

102 
gšt¡s
.
d32
 = 
	`USB_OTG_R—d_™r
(
pdev
);

103 ià(
gšt¡s
.
d32
 == 0)

107 ià(
gšt¡s
.
b
.
ÙgšŒ
)

109 
»tv®
 |= 1;

111 ià(
gšt¡s
.
b
.
cÚid¡schng
)

113 
»tv®
 |= 2;

115 ià(
gšt¡s
.
b
.
£s¤eqšŒ
)

117 
»tv®
 |= 3;

119  
»tv®
;

120 
	}
}

129 
ušt32_t
 
	$USB_OTG_R—d_™r
(
USB_OTG_CORE_HANDLE
 *
pdev
)

131 
USB_OTG_GINTSTS_Ty³Def
 
gšt¡s
;

132 
USB_OTG_GINTMSK_Ty³Def
 
gštmsk
;

133 
USB_OTG_GINTMSK_Ty³Def
 
gštmsk_commÚ
;

136 
gšt¡s
.
d32
 = 0;

137 
gštmsk
.
d32
 = 0;

138 
gštmsk_commÚ
.
d32
 = 0;

141 
gštmsk_commÚ
.
b
.
£s¤eqšŒ
 = 1;

142 
gštmsk_commÚ
.
b
.
cÚid¡schng
 = 1;

143 
gštmsk_commÚ
.
b
.
ÙgšŒ
 = 1;

145 
gšt¡s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTSTS
);

146 
gštmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
»gs
.
GREGS
->
GINTMSK
);

147  ((
gšt¡s
.
d32
 & 
gštmsk
.d32 ) & 
gštmsk_commÚ
.d32);

148 
	}
}

157 
ušt32_t
 
	$USB_OTG_G‘Cu¼’tS‹
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

159  
pdev
->
Ùg
.
OTG_S‹
;

160 
	}
}

	@libstm/Utilities/STM32F4-Discovery/discoveryf4utils.c

28 
	~"¡m32f4xx_cÚf.h
"

29 
	~"discov”yf4uts.h
"

73 
GPIO_Ty³Def
* 
	gGPIO_PORT
[
LEDn
] = {
LED_GREEN_GPIO_PORT
, 
LED_BLUE_GPIO_PORT
, 
LED_RED_GPIO_PORT
,

74 
LED_ORANGE_GPIO_PORT
};

75 cÚ¡ 
ušt16_t
 
	gGPIO_PIN
[
LEDn
] = {
LED_GREEN_PIN
, 
LED_BLUE_PIN
, 
LED_RED_PIN
,

76 
LED_ORANGE_PIN
};

77 cÚ¡ 
ušt32_t
 
	gGPIO_CLK
[
LEDn
] = {
LED_GREEN_GPIO_CLK
, 
LED_BLUE_GPIO_CLK
, 
LED_RED_GPIO_CLK
,

78 
LED_ORANGE_GPIO_CLK
};

80 
GPIO_Ty³Def
* 
	gBUTTON_PORT
[
BUTTONn
] = {
USER_BUTTON_GPIO_PORT
 };

82 cÚ¡ 
ušt16_t
 
	gBUTTON_PIN
[
BUTTONn
] = {
USER_BUTTON_PIN
 };

84 cÚ¡ 
ušt32_t
 
	gBUTTON_CLK
[
BUTTONn
] = {
USER_BUTTON_GPIO_CLK
 };

86 cÚ¡ 
ušt16_t
 
	gBUTTON_EXTI_LINE
[
BUTTONn
] = {
USER_BUTTON_EXTI_LINE
 };

88 cÚ¡ 
ušt8_t
 
	gBUTTON_PORT_SOURCE
[
BUTTONn
] = {
USER_BUTTON_EXTI_PORT_SOURCE
};

90 cÚ¡ 
ušt8_t
 
	gBUTTON_PIN_SOURCE
[
BUTTONn
] = {
USER_BUTTON_EXTI_PIN_SOURCE
 };

91 cÚ¡ 
ušt8_t
 
	gBUTTON_IRQn
[
BUTTONn
] = {
USER_BUTTON_EXTI_IRQn
 };

93 
NVIC_In™Ty³Def
 
	gNVIC_In™SŒuùu»
;

122 
	$STM_EVAL_LEDIn™
(
Led_Ty³Def
 
Led
)

124 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

127 
	`RCC_AHB1P”hClockCmd
(
GPIO_CLK
[
Led
], 
ENABLE
);

130 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_PIN
[
Led
];

131 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

132 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

133 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

134 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

135 
	`GPIO_In™
(
GPIO_PORT
[
Led
], &
GPIO_In™SŒuùu»
);

136 
	}
}

148 
	$STM_EVAL_LEDOn
(
Led_Ty³Def
 
Led
)

150 
GPIO_PORT
[
Led
]->
BSRRL
 = 
GPIO_PIN
[Led];

151 
	}
}

163 
	$STM_EVAL_LEDOff
(
Led_Ty³Def
 
Led
)

165 
GPIO_PORT
[
Led
]->
BSRRH
 = 
GPIO_PIN
[Led];

166 
	}
}

178 
	$STM_EVAL_LEDToggË
(
Led_Ty³Def
 
Led
)

180 
GPIO_PORT
[
Led
]->
ODR
 ^ğ
GPIO_PIN
[Led];

181 
	}
}

194 
	$STM_EVAL_PBIn™
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
, 
Bu‰ÚMode_Ty³Def
 
Bu‰Ú_Mode
)

196 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

197 
EXTI_In™Ty³Def
 
EXTI_In™SŒuùu»
;

198 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

201 
	`RCC_AHB1P”hClockCmd
(
BUTTON_CLK
[
Bu‰Ú
], 
ENABLE
);

202 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_SYSCFG
, 
ENABLE
);

205 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

206 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

207 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
BUTTON_PIN
[
Bu‰Ú
];

208 
	`GPIO_In™
(
BUTTON_PORT
[
Bu‰Ú
], &
GPIO_In™SŒuùu»
);

210 ià(
Bu‰Ú_Mode
 =ğ
BUTTON_MODE_EXTI
)

213 
	`SYSCFG_EXTILšeCÚfig
(
BUTTON_PORT_SOURCE
[
Bu‰Ú
], 
BUTTON_PIN_SOURCE
[Button]);

216 
EXTI_In™SŒuùu»
.
EXTI_Lše
 = 
BUTTON_EXTI_LINE
[
Bu‰Ú
];

217 
EXTI_In™SŒuùu»
.
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

218 
EXTI_In™SŒuùu»
.
EXTI_Trigg”
 = 
EXTI_Trigg”_Risšg
;

219 
EXTI_In™SŒuùu»
.
EXTI_LšeCmd
 = 
ENABLE
;

220 
	`EXTI_In™
(&
EXTI_In™SŒuùu»
);

223 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
BUTTON_IRQn
[
Bu‰Ú
];

224 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 0x0F;

225 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 0x0F;

226 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

228 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

230 
	}
}

238 
ušt32_t
 
	$STM_EVAL_PBG‘S‹
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
)

240  
	`GPIO_R—dIÅutD©aB™
(
BUTTON_PORT
[
Bu‰Ú
], 
BUTTON_PIN
[Button]);

241 
	}
}

265 
USART_Ty³Def
* 
	gCOM_USART
[
COMn
] = {
EVAL_COM1
};

266 
GPIO_Ty³Def
* 
	gCOM_TX_PORT
[
COMn
] = {
EVAL_COM1_TX_GPIO_PORT
};

267 
GPIO_Ty³Def
* 
	gCOM_RX_PORT
[
COMn
] = {
EVAL_COM1_RX_GPIO_PORT
};

268 cÚ¡ 
ušt32_t
 
	gCOM_USART_CLK
[
COMn
] = {
EVAL_COM1_CLK
};

269 cÚ¡ 
ušt32_t
 
	gCOM_TX_PORT_CLK
[
COMn
] = {
EVAL_COM1_TX_GPIO_CLK
};

270 cÚ¡ 
ušt32_t
 
	gCOM_RX_PORT_CLK
[
COMn
] = {
EVAL_COM1_RX_GPIO_CLK
};

271 cÚ¡ 
ušt16_t
 
	gCOM_TX_PIN
[
COMn
] = {
EVAL_COM1_TX_PIN
};

272 cÚ¡ 
ušt16_t
 
	gCOM_RX_PIN
[
COMn
] = {
EVAL_COM1_RX_PIN
};

273 cÚ¡ 
ušt16_t
 
	gCOM_TX_PIN_SOURCE
[
COMn
] = {
EVAL_COM1_TX_SOURCE
};

274 cÚ¡ 
ušt16_t
 
	gCOM_RX_PIN_SOURCE
[
COMn
] = {
EVAL_COM1_RX_SOURCE
};

275 cÚ¡ 
ušt16_t
 
	gCOM_TX_AF
[
COMn
] = {
EVAL_COM1_TX_AF
};

276 cÚ¡ 
ušt16_t
 
	gCOM_RX_AF
[
COMn
] = {
EVAL_COM1_RX_AF
};

287 
	$STM_EVAL_COMIn™
(
COM_Ty³Def
 
COM
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

289 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

292 
	`RCC_AHB1P”hClockCmd
(
COM_TX_PORT_CLK
[
COM
] | 
COM_RX_PORT_CLK
[COM], 
ENABLE
);

294 ià(
COM
 =ğ
COM1
)

297 
	`RCC_APB1P”hClockCmd
(
COM_USART_CLK
[
COM
], 
ENABLE
);

301 
	`GPIO_PšAFCÚfig
(
COM_TX_PORT
[
COM
], 
COM_TX_PIN_SOURCE
[COM], 
COM_TX_AF
[COM]);

304 
	`GPIO_PšAFCÚfig
(
COM_RX_PORT
[
COM
], 
COM_RX_PIN_SOURCE
[COM], 
COM_RX_AF
[COM]);

307 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

308 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

309 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

311 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
COM_TX_PIN
[
COM
];

312 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

313 
	`GPIO_In™
(
COM_TX_PORT
[
COM
], &
GPIO_In™SŒuùu»
);

316 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

317 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
COM_RX_PIN
[
COM
];

318 
	`GPIO_In™
(
COM_RX_PORT
[
COM
], &
GPIO_In™SŒuùu»
);

323 
	`USART_In™
(
COM_USART
[
COM
], 
USART_In™SŒuù
);

326 
	`USART_Cmd
(
COM_USART
[
COM
], 
ENABLE
);

327 
	}
}

	@libstm/Utilities/STM32F4-Discovery/discoveryf4utils.h

28 #iâdeà
__DISCOVERYF4UTILS_H


29 
	#__DISCOVERYF4UTILS_H


	)

31 #ifdeà
__ılu¥lus


36 
	~"¡m32f4xx_cÚf.h
"

37 
	~"¡m32f4xx.h
"

56 
LED_GREEN
 = 0,

57 
LED_BLUE
 = 1,

58 
LED_RED
 = 2,

59 
LED_ORANGE
 = 3

60 } 
	tLed_Ty³Def
;

64 
BUTTON_USER
 = 0,

65 } 
	tBu‰Ú_Ty³Def
;

69 
BUTTON_MODE_GPIO
 = 0,

70 
BUTTON_MODE_EXTI
 = 1

71 } 
	tBu‰ÚMode_Ty³Def
;

83 
	#LEDn
 4

	)

85 
	#LED_RED_PIN
 
GPIO_Pš_14


	)

86 
	#LED_RED_GPIO_PORT
 
GPIOD


	)

87 
	#LED_RED_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

89 
	#LED_GREEN_PIN
 
GPIO_Pš_12


	)

90 
	#LED_GREEN_GPIO_PORT
 
GPIOD


	)

91 
	#LED_GREEN_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

93 
	#LED_BLUE_PIN
 
GPIO_Pš_15


	)

94 
	#LED_BLUE_GPIO_PORT
 
GPIOD


	)

95 
	#LED_BLUE_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

97 
	#LED_ORANGE_PIN
 
GPIO_Pš_13


	)

98 
	#LED_ORANGE_GPIO_PORT
 
GPIOD


	)

99 
	#LED_ORANGE_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

107 
	#BUTTONn
 1

	)

112 
	#USER_BUTTON_PIN
 
GPIO_Pš_0


	)

113 
	#USER_BUTTON_GPIO_PORT
 
GPIOA


	)

114 
	#USER_BUTTON_GPIO_CLK
 
RCC_AHB1P”h_GPIOA


	)

115 
	#USER_BUTTON_EXTI_LINE
 
EXTI_Lše0


	)

116 
	#USER_BUTTON_EXTI_PORT_SOURCE
 
EXTI_PÜtSourûGPIOA


	)

117 
	#USER_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PšSourû0


	)

118 
	#USER_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

134 
STM_EVAL_LEDIn™
(
Led_Ty³Def
 
Led
);

135 
STM_EVAL_LEDOn
(
Led_Ty³Def
 
Led
);

136 
STM_EVAL_LEDOff
(
Led_Ty³Def
 
Led
);

137 
STM_EVAL_LEDToggË
(
Led_Ty³Def
 
Led
);

138 
STM_EVAL_PBIn™
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
, 
Bu‰ÚMode_Ty³Def
 
Bu‰Ú_Mode
);

139 
ušt32_t
 
STM_EVAL_PBG‘S‹
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
);

152 
	#COMn
 1

	)

156 
COM1
 = 0,

157 
COM2
 = 1

158 } 
	tCOM_Ty³Def
;

163 
	#EVAL_COM1
 
USART3


	)

164 
	#EVAL_COM1_CLK
 
RCC_APB1P”h_USART3


	)

165 
	#EVAL_COM1_TX_PIN
 
GPIO_Pš_10


	)

166 
	#EVAL_COM1_TX_GPIO_PORT
 
GPIOC


	)

167 
	#EVAL_COM1_TX_GPIO_CLK
 
RCC_AHB1P”h_GPIOC


	)

168 
	#EVAL_COM1_TX_SOURCE
 
GPIO_PšSourû10


	)

169 
	#EVAL_COM1_TX_AF
 
GPIO_AF_USART3


	)

170 
	#EVAL_COM1_RX_PIN
 
GPIO_Pš_11


	)

171 
	#EVAL_COM1_RX_GPIO_PORT
 
GPIOC


	)

172 
	#EVAL_COM1_RX_GPIO_CLK
 
RCC_AHB1P”h_GPIOC


	)

173 
	#EVAL_COM1_RX_SOURCE
 
GPIO_PšSourû11


	)

174 
	#EVAL_COM1_RX_AF
 
GPIO_AF_USART3


	)

175 
	#EVAL_COM1_IRQn
 
USART3_IRQn


	)

178 
STM_EVAL_COMIn™
(
COM_Ty³Def
 
COM
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

190 #ifdeà
__ılu¥lus


	@libstm/Utilities/STM32F4-Discovery/stm32f4_discovery.c

24 
	~"¡m32f4xx_cÚf.h
"

25 
	~"¡m32f4_discov”y.h
"

69 
GPIO_Ty³Def
* 
	gGPIO_PORT
[
LEDn
] = {
LED4_GPIO_PORT
, 
LED3_GPIO_PORT
, 
LED5_GPIO_PORT
,

70 
LED6_GPIO_PORT
};

71 cÚ¡ 
ušt16_t
 
	gGPIO_PIN
[
LEDn
] = {
LED4_PIN
, 
LED3_PIN
, 
LED5_PIN
,

72 
LED6_PIN
};

73 cÚ¡ 
ušt32_t
 
	gGPIO_CLK
[
LEDn
] = {
LED4_GPIO_CLK
, 
LED3_GPIO_CLK
, 
LED5_GPIO_CLK
,

74 
LED6_GPIO_CLK
};

76 
GPIO_Ty³Def
* 
	gBUTTON_PORT
[
BUTTONn
] = {
USER_BUTTON_GPIO_PORT
 };

78 cÚ¡ 
ušt16_t
 
	gBUTTON_PIN
[
BUTTONn
] = {
USER_BUTTON_PIN
 };

80 cÚ¡ 
ušt32_t
 
	gBUTTON_CLK
[
BUTTONn
] = {
USER_BUTTON_GPIO_CLK
 };

82 cÚ¡ 
ušt16_t
 
	gBUTTON_EXTI_LINE
[
BUTTONn
] = {
USER_BUTTON_EXTI_LINE
 };

84 cÚ¡ 
ušt8_t
 
	gBUTTON_PORT_SOURCE
[
BUTTONn
] = {
USER_BUTTON_EXTI_PORT_SOURCE
};

86 cÚ¡ 
ušt8_t
 
	gBUTTON_PIN_SOURCE
[
BUTTONn
] = {
USER_BUTTON_EXTI_PIN_SOURCE
 };

87 cÚ¡ 
ušt8_t
 
	gBUTTON_IRQn
[
BUTTONn
] = {
USER_BUTTON_EXTI_IRQn
 };

89 
NVIC_In™Ty³Def
 
	gNVIC_In™SŒuùu»
;

118 
	$STM_EVAL_LEDIn™
(
Led_Ty³Def
 
Led
)

120 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

123 
	`RCC_AHB1P”hClockCmd
(
GPIO_CLK
[
Led
], 
ENABLE
);

126 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_PIN
[
Led
];

127 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

128 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

129 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

130 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

131 
	`GPIO_In™
(
GPIO_PORT
[
Led
], &
GPIO_In™SŒuùu»
);

132 
	}
}

144 
	$STM_EVAL_LEDOn
(
Led_Ty³Def
 
Led
)

146 
GPIO_PORT
[
Led
]->
BSRRL
 = 
GPIO_PIN
[Led];

147 
	}
}

159 
	$STM_EVAL_LEDOff
(
Led_Ty³Def
 
Led
)

161 
GPIO_PORT
[
Led
]->
BSRRH
 = 
GPIO_PIN
[Led];

162 
	}
}

174 
	$STM_EVAL_LEDToggË
(
Led_Ty³Def
 
Led
)

176 
GPIO_PORT
[
Led
]->
ODR
 ^ğ
GPIO_PIN
[Led];

177 
	}
}

190 
	$STM_EVAL_PBIn™
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
, 
Bu‰ÚMode_Ty³Def
 
Bu‰Ú_Mode
)

192 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

193 
EXTI_In™Ty³Def
 
EXTI_In™SŒuùu»
;

194 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

197 
	`RCC_AHB1P”hClockCmd
(
BUTTON_CLK
[
Bu‰Ú
], 
ENABLE
);

198 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_SYSCFG
, 
ENABLE
);

201 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

202 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

203 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
BUTTON_PIN
[
Bu‰Ú
];

204 
	`GPIO_In™
(
BUTTON_PORT
[
Bu‰Ú
], &
GPIO_In™SŒuùu»
);

206 ià(
Bu‰Ú_Mode
 =ğ
BUTTON_MODE_EXTI
)

209 
	`SYSCFG_EXTILšeCÚfig
(
BUTTON_PORT_SOURCE
[
Bu‰Ú
], 
BUTTON_PIN_SOURCE
[Button]);

212 
EXTI_In™SŒuùu»
.
EXTI_Lše
 = 
BUTTON_EXTI_LINE
[
Bu‰Ú
];

213 
EXTI_In™SŒuùu»
.
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

214 
EXTI_In™SŒuùu»
.
EXTI_Trigg”
 = 
EXTI_Trigg”_Risšg
;

215 
EXTI_In™SŒuùu»
.
EXTI_LšeCmd
 = 
ENABLE
;

216 
	`EXTI_In™
(&
EXTI_In™SŒuùu»
);

219 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
BUTTON_IRQn
[
Bu‰Ú
];

220 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 0x0F;

221 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 0x0F;

222 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

224 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

226 
	}
}

234 
ušt32_t
 
	$STM_EVAL_PBG‘S‹
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
)

236  
	`GPIO_R—dIÅutD©aB™
(
BUTTON_PORT
[
Bu‰Ú
], 
BUTTON_PIN
[Button]);

237 
	}
}

261 
USART_Ty³Def
* 
	gCOM_USART
[
COMn
] = {
EVAL_COM1
};

262 
GPIO_Ty³Def
* 
	gCOM_TX_PORT
[
COMn
] = {
EVAL_COM1_TX_GPIO_PORT
};

263 
GPIO_Ty³Def
* 
	gCOM_RX_PORT
[
COMn
] = {
EVAL_COM1_RX_GPIO_PORT
};

264 cÚ¡ 
ušt32_t
 
	gCOM_USART_CLK
[
COMn
] = {
EVAL_COM1_CLK
};

265 cÚ¡ 
ušt32_t
 
	gCOM_TX_PORT_CLK
[
COMn
] = {
EVAL_COM1_TX_GPIO_CLK
};

266 cÚ¡ 
ušt32_t
 
	gCOM_RX_PORT_CLK
[
COMn
] = {
EVAL_COM1_RX_GPIO_CLK
};

267 cÚ¡ 
ušt16_t
 
	gCOM_TX_PIN
[
COMn
] = {
EVAL_COM1_TX_PIN
};

268 cÚ¡ 
ušt16_t
 
	gCOM_RX_PIN
[
COMn
] = {
EVAL_COM1_RX_PIN
};

269 cÚ¡ 
ušt16_t
 
	gCOM_TX_PIN_SOURCE
[
COMn
] = {
EVAL_COM1_TX_SOURCE
};

270 cÚ¡ 
ušt16_t
 
	gCOM_RX_PIN_SOURCE
[
COMn
] = {
EVAL_COM1_RX_SOURCE
};

271 cÚ¡ 
ušt16_t
 
	gCOM_TX_AF
[
COMn
] = {
EVAL_COM1_TX_AF
};

272 cÚ¡ 
ušt16_t
 
	gCOM_RX_AF
[
COMn
] = {
EVAL_COM1_RX_AF
};

283 
	$STM_EVAL_COMIn™
(
COM_Ty³Def
 
COM
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

285 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

288 
	`RCC_AHB1P”hClockCmd
(
COM_TX_PORT_CLK
[
COM
] | 
COM_RX_PORT_CLK
[COM], 
ENABLE
);

290 ià(
COM
 =ğ
COM1
)

293 
	`RCC_APB1P”hClockCmd
(
COM_USART_CLK
[
COM
], 
ENABLE
);

297 
	`GPIO_PšAFCÚfig
(
COM_TX_PORT
[
COM
], 
COM_TX_PIN_SOURCE
[COM], 
COM_TX_AF
[COM]);

300 
	`GPIO_PšAFCÚfig
(
COM_RX_PORT
[
COM
], 
COM_RX_PIN_SOURCE
[COM], 
COM_RX_AF
[COM]);

303 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

304 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

305 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

307 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
COM_TX_PIN
[
COM
];

308 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

309 
	`GPIO_In™
(
COM_TX_PORT
[
COM
], &
GPIO_In™SŒuùu»
);

312 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

313 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
COM_RX_PIN
[
COM
];

314 
	`GPIO_In™
(
COM_RX_PORT
[
COM
], &
GPIO_In™SŒuùu»
);

319 
	`USART_In™
(
COM_USART
[
COM
], 
USART_In™SŒuù
);

322 
	`USART_Cmd
(
COM_USART
[
COM
], 
ENABLE
);

323 
	}
}

	@libstm/Utilities/STM32F4-Discovery/stm32f4_discovery.h

24 #iâdeà
__STM32F4_DISCOVERY_H


25 
	#__STM32F4_DISCOVERY_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx_cÚf.h
"

33 
	~"¡m32f4xx.h
"

52 
LED4
 = 0,

53 
LED3
 = 1,

54 
LED5
 = 2,

55 
LED6
 = 3

56 } 
	tLed_Ty³Def
;

60 
BUTTON_USER
 = 0,

61 } 
	tBu‰Ú_Ty³Def
;

65 
BUTTON_MODE_GPIO
 = 0,

66 
BUTTON_MODE_EXTI
 = 1

67 } 
	tBu‰ÚMode_Ty³Def
;

79 
	#LEDn
 4

	)

81 
	#LED4_PIN
 
GPIO_Pš_12


	)

82 
	#LED4_GPIO_PORT
 
GPIOD


	)

83 
	#LED4_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

85 
	#LED3_PIN
 
GPIO_Pš_13


	)

86 
	#LED3_GPIO_PORT
 
GPIOD


	)

87 
	#LED3_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

89 
	#LED5_PIN
 
GPIO_Pš_14


	)

90 
	#LED5_GPIO_PORT
 
GPIOD


	)

91 
	#LED5_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

93 
	#LED6_PIN
 
GPIO_Pš_15


	)

94 
	#LED6_GPIO_PORT
 
GPIOD


	)

95 
	#LED6_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

103 
	#BUTTONn
 1

	)

108 
	#USER_BUTTON_PIN
 
GPIO_Pš_0


	)

109 
	#USER_BUTTON_GPIO_PORT
 
GPIOA


	)

110 
	#USER_BUTTON_GPIO_CLK
 
RCC_AHB1P”h_GPIOA


	)

111 
	#USER_BUTTON_EXTI_LINE
 
EXTI_Lše0


	)

112 
	#USER_BUTTON_EXTI_PORT_SOURCE
 
EXTI_PÜtSourûGPIOA


	)

113 
	#USER_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PšSourû0


	)

114 
	#USER_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

130 
STM_EVAL_LEDIn™
(
Led_Ty³Def
 
Led
);

131 
STM_EVAL_LEDOn
(
Led_Ty³Def
 
Led
);

132 
STM_EVAL_LEDOff
(
Led_Ty³Def
 
Led
);

133 
STM_EVAL_LEDToggË
(
Led_Ty³Def
 
Led
);

134 
STM_EVAL_PBIn™
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
, 
Bu‰ÚMode_Ty³Def
 
Bu‰Ú_Mode
);

135 
ušt32_t
 
STM_EVAL_PBG‘S‹
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
);

148 
COM1
 = 0,

149 
COM2
 = 1

150 } 
	tCOM_Ty³Def
;

152 
	#COMn
 1

	)

157 
	#EVAL_COM1
 
USART3


	)

158 
	#EVAL_COM1_CLK
 
RCC_APB1P”h_USART3


	)

159 
	#EVAL_COM1_TX_PIN
 
GPIO_Pš_10


	)

160 
	#EVAL_COM1_TX_GPIO_PORT
 
GPIOC


	)

161 
	#EVAL_COM1_TX_GPIO_CLK
 
RCC_AHB1P”h_GPIOC


	)

162 
	#EVAL_COM1_TX_SOURCE
 
GPIO_PšSourû10


	)

163 
	#EVAL_COM1_TX_AF
 
GPIO_AF_USART3


	)

164 
	#EVAL_COM1_RX_PIN
 
GPIO_Pš_11


	)

165 
	#EVAL_COM1_RX_GPIO_PORT
 
GPIOC


	)

166 
	#EVAL_COM1_RX_GPIO_CLK
 
RCC_AHB1P”h_GPIOC


	)

167 
	#EVAL_COM1_RX_SOURCE
 
GPIO_PšSourû11


	)

168 
	#EVAL_COM1_RX_AF
 
GPIO_AF_USART3


	)

169 
	#EVAL_COM1_IRQn
 
USART3_IRQn


	)

172 
STM_EVAL_COMIn™
(
COM_Ty³Def
 
COM
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

184 #ifdeà
__ılu¥lus


	@libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_audio_codec.c

128 
	~"¡m32f4_discov”y_audio_codec.h
"

130 
	~"¡m32f4xx_cÚf.h
"

158 
	#I2S_ENABLE_MASK
 0x0400

	)

161 
	#CODEC_RESET_DELAY
 0x4FFF

	)

164 #ifdeà
I2S_STANDARD_PHILLIPS


165 
	#CODEC_STANDARD
 0x04

	)

166 
	#I2S_STANDARD
 
I2S_Snd¬d_Phls


	)

167 #–ià
defšed
(
I2S_STANDARD_MSB
)

168 
	#CODEC_STANDARD
 0x00

	)

169 
	#I2S_STANDARD
 
I2S_Snd¬d_MSB


	)

170 #–ià
defšed
(
I2S_STANDARD_LSB
)

171 
	#CODEC_STANDARD
 0x08

	)

172 
	#I2S_STANDARD
 
I2S_Snd¬d_LSB


	)

178 
	#CODEC_ADDRESS
 0x94

	)

194 
DMA_In™Ty³Def
 
	gDMA_In™SŒuùu»
;

195 
DMA_In™Ty³Def
 
	gAUDIO_MAL_DMA_In™SŒuùu»
;

197 
ušt32_t
 
	gAudioTÙ®Size
 = 0xFFFF;

198 
ušt32_t
 
	gAudioRemSize
 = 0xFFFF;

199 
ušt16_t
 *
	gCu¼’tPos
;

201 
__IO
 
ušt32_t
 
	gCODECTimeout
 = 
CODEC_LONG_TIMEOUT
;

202 
__IO
 
ušt8_t
 
	gOuutDev
 = 0;

205 
__IO
 
ušt32_t
 
	gCu¼AudioIÁ”çû
 = 
AUDIO_INTERFACE_I2S
;

220 
Audio_MAL_IRQHªdËr
();

225 
ušt32_t
 
Codec_In™
(
ušt16_t
 
OuutDeviû
, 
ušt8_t
 
VŞume
, ušt32_ˆ
AudioF»q
);

226 
ušt32_t
 
Codec_DeIn™
();

227 
ušt32_t
 
Codec_PÏy
();

228 
ušt32_t
 
Codec_Pau£Resume
(ušt32_ˆ
Cmd
);

229 
ušt32_t
 
Codec_Stİ
(ušt32_ˆ
Cmd
);

230 
ušt32_t
 
Codec_VŞumeCŒl
(
ušt8_t
 
VŞume
);

231 
ušt32_t
 
Codec_Mu‹
(ušt32_ˆ
Cmd
);

233 
Codec_CŒlIÁ”çû_In™
();

234 
Codec_CŒlIÁ”çû_DeIn™
();

235 
Codec_AudioIÁ”çû_In™
(
ušt32_t
 
AudioF»q
);

236 
Codec_AudioIÁ”çû_DeIn™
();

237 
Codec_Re£t
();

238 
ušt32_t
 
Codec_Wr™eRegi¡”
(
ušt8_t
 
Regi¡”Addr
, ušt8_ˆ
Regi¡”V®ue
);

239 
ušt32_t
 
Codec_R—dRegi¡”
(
ušt8_t
 
Regi¡”Addr
);

240 
Codec_GPIO_In™
();

241 
Codec_GPIO_DeIn™
();

242 
D–ay
(
__IO
 
ušt32_t
 
nCouÁ
);

249 
Audio_MAL_In™
();

250 
Audio_MAL_DeIn™
();

251 
Audio_MAL_PÏy
(
ušt32_t
 
Addr
, ušt32_ˆ
Size
);

252 
Audio_MAL_Pau£Resume
(
ušt32_t
 
Cmd
, ušt32_ˆ
Addr
);

253 
Audio_MAL_Stİ
();

257 
ušt32_t
 
	gAUDIO_MAL_DMA_CLOCK
 = 
AUDIO_I2S_DMA_CLOCK
;

258 
DMA_SŒ—m_Ty³Def
 * 
	gAUDIO_MAL_DMA_STREAM
 = 
AUDIO_I2S_DMA_STREAM
 ;

259 
ušt32_t
 
	gAUDIO_MAL_DMA_DREG
 = 
AUDIO_I2S_DMA_DREG
;

260 
ušt32_t
 
	gAUDIO_MAL_DMA_CHANNEL
 = 
AUDIO_I2S_DMA_CHANNEL
;

261 
ušt32_t
 
	gAUDIO_MAL_DMA_IRQ
 = 
AUDIO_I2S_DMA_IRQ
 ;

262 
ušt32_t
 
	gAUDIO_MAL_DMA_FLAG_TC
 = 
AUDIO_I2S_DMA_FLAG_TC
;

263 
ušt32_t
 
	gAUDIO_MAL_DMA_FLAG_HT
 = 
AUDIO_I2S_DMA_FLAG_HT
;

264 
ušt32_t
 
	gAUDIO_MAL_DMA_FLAG_FE
 = 
AUDIO_I2S_DMA_FLAG_FE
;

265 
ušt32_t
 
	gAUDIO_MAL_DMA_FLAG_TE
 = 
AUDIO_I2S_DMA_FLAG_TE
;

266 
ušt32_t
 
	gAUDIO_MAL_DMA_FLAG_DME
 = 
AUDIO_I2S_DMA_FLAG_DME
;

273 
	$EVAL_AUDIO_S‘AudioIÁ”çû
(
ušt32_t
 
IÁ”çû
)

275 
Cu¼AudioIÁ”çû
 = 
IÁ”çû
;

277 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_I2S
)

280 
AUDIO_MAL_DMA_CLOCK
 = 
AUDIO_I2S_DMA_CLOCK
;

281 
AUDIO_MAL_DMA_STREAM
 = 
AUDIO_I2S_DMA_STREAM
;

282 
AUDIO_MAL_DMA_DREG
 = 
AUDIO_I2S_DMA_DREG
;

283 
AUDIO_MAL_DMA_CHANNEL
 = 
AUDIO_I2S_DMA_CHANNEL
;

284 
AUDIO_MAL_DMA_IRQ
 = 
AUDIO_I2S_DMA_IRQ
 ;

285 
AUDIO_MAL_DMA_FLAG_TC
 = 
AUDIO_I2S_DMA_FLAG_TC
;

286 
AUDIO_MAL_DMA_FLAG_HT
 = 
AUDIO_I2S_DMA_FLAG_HT
;

287 
AUDIO_MAL_DMA_FLAG_FE
 = 
AUDIO_I2S_DMA_FLAG_FE
;

288 
AUDIO_MAL_DMA_FLAG_TE
 = 
AUDIO_I2S_DMA_FLAG_TE
;

289 
AUDIO_MAL_DMA_FLAG_DME
 = 
AUDIO_I2S_DMA_FLAG_DME
;

291 ià(
IÁ”çû
 =ğ
AUDIO_INTERFACE_DAC
)

294 
AUDIO_MAL_DMA_CLOCK
 = 
AUDIO_DAC_DMA_CLOCK
;

295 
AUDIO_MAL_DMA_STREAM
 = 
AUDIO_DAC_DMA_STREAM
;

296 
AUDIO_MAL_DMA_DREG
 = 
AUDIO_DAC_DMA_DREG
;

297 
AUDIO_MAL_DMA_CHANNEL
 = 
AUDIO_DAC_DMA_CHANNEL
;

298 
AUDIO_MAL_DMA_IRQ
 = 
AUDIO_DAC_DMA_IRQ
 ;

299 
AUDIO_MAL_DMA_FLAG_TC
 = 
AUDIO_DAC_DMA_FLAG_TC
;

300 
AUDIO_MAL_DMA_FLAG_HT
 = 
AUDIO_DAC_DMA_FLAG_HT
;

301 
AUDIO_MAL_DMA_FLAG_FE
 = 
AUDIO_DAC_DMA_FLAG_FE
;

302 
AUDIO_MAL_DMA_FLAG_TE
 = 
AUDIO_DAC_DMA_FLAG_TE
;

303 
AUDIO_MAL_DMA_FLAG_DME
 = 
AUDIO_DAC_DMA_FLAG_DME
;

305 
	}
}

315 
ušt32_t
 
	$EVAL_AUDIO_In™
(
ušt16_t
 
OuutDeviû
, 
ušt8_t
 
VŞume
, 
ušt32_t
 
AudioF»q
)

318 ià(
	`Codec_In™
(
OuutDeviû
, 
	`VOLUME_CONVERT
(
VŞume
), 
AudioF»q
) != 0)

326 
	`Audio_MAL_In™
();

331 
	}
}

339 
ušt32_t
 
	$EVAL_AUDIO_DeIn™
()

342 
	`Audio_MAL_DeIn™
();

345 
	`Codec_DeIn™
();

348 
	}
}

356 
ušt32_t
 
	$EVAL_AUDIO_PÏy
(
ušt16_t
* 
pBufãr
, 
ušt32_t
 
Size
)

359 
AudioTÙ®Size
 = 
Size
/2;

362 
	`Codec_PÏy
();

365 
	`Audio_MAL_PÏy
((
ušt32_t
)
pBufãr
, (ušt32_t)(
	`DMA_MAX
(
AudioTÙ®Size
 / 2)));

368 
AudioRemSize
 = (
Size
/2è- 
	`DMA_MAX
(
AudioTÙ®Size
);

371 
Cu¼’tPos
 = 
pBufãr
 + 
	`DMA_MAX
(
AudioTÙ®Size
);

374 
	}
}

389 
ušt32_t
 
	$EVAL_AUDIO_Pau£Resume
(
ušt32_t
 
Cmd
)

392 ià(
	`Codec_Pau£Resume
(
Cmd
) != 0)

399 
	`Audio_MAL_Pau£Resume
(
Cmd
, 0);

404 
	}
}

415 
ušt32_t
 
	$EVAL_AUDIO_Stİ
(
ušt32_t
 
O±iÚ
)

418 ià(
	`Codec_Stİ
(
O±iÚ
) != 0)

425 
	`Audio_MAL_Stİ
();

428 
AudioRemSize
 = 
AudioTÙ®Size
;

433 
	}
}

441 
ušt32_t
 
	$EVAL_AUDIO_VŞumeC
(
ušt8_t
 
VŞume
)

444  (
	`Codec_VŞumeCŒl
(
	`VOLUME_CONVERT
(
VŞume
)));

445 
	}
}

453 
ušt32_t
 
	$EVAL_AUDIO_Mu‹
(
ušt32_t
 
Cmd
)

456  (
	`Codec_Mu‹
(
Cmd
));

457 
	}
}

464 
	$Audio_MAL_IRQHªdËr
()

466 #iâdeà
AUDIO_MAL_MODE_NORMAL


467 
ušt16_t
 *
pAddr
 = (ušt16_ˆ*)
Cu¼’tPos
;

468 
ušt32_t
 
Size
 = 
AudioRemSize
;

471 #ifdeà
AUDIO_MAL_DMA_IT_TC_EN


473 ià(
	`DMA_G‘FÏgStus
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_TC
è!ğ
RESET
)

475 #ifdeà
AUDIO_MAL_MODE_NORMAL


477 ià(
AudioRemSize
 > 0)

480 
	`DMA_G‘CmdStus
(
AUDIO_MAL_DMA_STREAM
è!ğ
DISABLE
)

484 
	`DMA_CË¬FÏg
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_TC
);

487 
DMA_In™SŒuùu»
.
DMA_MemÜy0Ba£Addr
 = (
ušt32_t
è
Cu¼’tPos
;

488 
DMA_In™SŒuùu»
.
DMA_BufãrSize
 = (
ušt32_t
è(
	`DMA_MAX
(
AudioRemSize
));

491 
	`DMA_In™
(
AUDIO_MAL_DMA_STREAM
, &
DMA_In™SŒuùu»
);

494 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
ENABLE
);

497 
Cu¼’tPos
 +ğ
	`DMA_MAX
(
AudioRemSize
);

500 
AudioRemSize
 -ğ
	`DMA_MAX
(AudioRemSize);

505 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
DISABLE
);

508 
	`DMA_CË¬FÏg
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_TC
);

512 
	`EVAL_AUDIO_T¿nsãrCom¶‘e_C®lBack
((
ušt32_t
)
Cu¼’tPos
, 0);

515 #–ià
	`defšed
(
AUDIO_MAL_MODE_CIRCULAR
)

518 
	`EVAL_AUDIO_T¿nsãrCom¶‘e_C®lBack
(
pAddr
, 
Size
);

521 
	`DMA_CË¬FÏg
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_TC
);

526 #ifdeà
AUDIO_MAL_DMA_IT_HT_EN


528 ià(
	`DMA_G‘FÏgStus
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_HT
è!ğ
RESET
)

532 
	`EVAL_AUDIO_H®fT¿nsãr_C®lBack
((
ušt32_t
)
pAddr
, 
Size
);

535 
	`DMA_CË¬FÏg
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_HT
);

539 #ifdeà
AUDIO_MAL_DMA_IT_TE_EN


541 ià((
	`DMA_G‘FÏgStus
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_TE
è!ğ
RESET
) || \

542 (
	`DMA_G‘FÏgStus
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_FE
è!ğ
RESET
) || \

543 (
	`DMA_G‘FÏgStus
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_DME
è!ğ
RESET
))

548 
	`EVAL_AUDIO_E¼Ü_C®lBack
((
ušt32_t
*)&
pAddr
);

551 
	`DMA_CË¬FÏg
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_TE
 | 
AUDIO_MAL_DMA_FLAG_FE
 | \

552 
AUDIO_MAL_DMA_FLAG_DME
);

555 
	}
}

562 
	$Audio_MAL_I2S_IRQHªdËr
()

564 
	`Audio_MAL_IRQHªdËr
();

565 
	}
}

572 
	$Audio_MAL_DAC_IRQHªdËr
()

574 
	`Audio_MAL_IRQHªdËr
();

575 
	}
}

582 
	$Audio_I2S_IRQHªdËr
()

585 ià(
	`SPI_I2S_G‘FÏgStus
(
SPI3
, 
SPI_I2S_FLAG_TXE
è!ğ
RESET
)

587 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_DAC
)

590 
	`DAC_S‘ChªÃl1D©a
(
DAC_Align_12b_L
, 
	`EVAL_AUDIO_G‘Sam¶eC®lBack
());

594 
	`SPI_I2S_S’dD©a
(
CODEC_I2S
, 
	`EVAL_AUDIO_G‘Sam¶eC®lBack
());

596 
	}
}

610 
ušt32_t
 
	$Codec_In™
(
ušt16_t
 
OuutDeviû
, 
ušt8_t
 
VŞume
, 
ušt32_t
 
AudioF»q
)

612 
ušt32_t
 
couÁ”
 = 0;

615 
	`Codec_GPIO_In™
();

618 
	`Codec_Re£t
();

621 
	`Codec_CŒlIÁ”çû_In™
();

624 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x02, 0x01);

626 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x04, 0xAF);

627 
OuutDev
 = 0xAF;

630 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x05, 0x81);

633 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x06, 
CODEC_STANDARD
);

636 
	`Codec_VŞumeCŒl
(
VŞume
);

638 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_DAC
)

641 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x08, 0x01);

642 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x09, 0x01);

645 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x0E, 0xC0);

648 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x14, 0x00);

649 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x15, 0x00);

653 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x02, 0x9E);

663 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x0A, 0x00);

664 ià(
Cu¼AudioIÁ”çû
 !ğ
AUDIO_INTERFACE_DAC
)

667 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x0E, 0x04);

670 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x27, 0x00);

672 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x1F, 0x0F);

674 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x1A, 0x0A);

675 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x1B, 0x0A);

678 
	`Codec_AudioIÁ”çû_In™
(
AudioF»q
);

681  
couÁ”
;

682 
	}
}

690 
ušt32_t
 
	$Codec_DeIn™
()

692 
ušt32_t
 
couÁ”
 = 0;

695 
	`Codec_Re£t
();

698 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x02, 0x01);

701 
	`Codec_GPIO_DeIn™
();

704 
	`Codec_CŒlIÁ”çû_DeIn™
();

707 
	`Codec_AudioIÁ”çû_DeIn™
();

710  
couÁ”
;

711 
	}
}

719 
ušt32_t
 
	$Codec_PÏy
()

727 
	}
}

735 
ušt32_t
 
	$Codec_Pau£Resume
(
ušt32_t
 
Cmd
)

737 
ušt32_t
 
couÁ”
 = 0;

740 ià(
Cmd
 =ğ
AUDIO_PAUSE
)

743 
couÁ”
 +ğ
	`Codec_Mu‹
(
AUDIO_MUTE_ON
);

746 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x02, 0x01);

751 
couÁ”
 +ğ
	`Codec_Mu‹
(
AUDIO_MUTE_OFF
);

753 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x04, 
OuutDev
);

756 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x02, 0x9E);

759  
couÁ”
;

760 
	}
}

774 
ušt32_t
 
	$Codec_Stİ
(
ušt32_t
 
CodecPdwnMode
)

776 
ušt32_t
 
couÁ”
 = 0;

779 
	`Codec_Mu‹
(
AUDIO_MUTE_ON
);

781 ià(
CodecPdwnMode
 =ğ
CODEC_PDWN_SW
)

784 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x02, 0x9F);

789 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x02, 0x9F);

792 
	`D–ay
(0xFFF);

795 
	`GPIO_Wr™eB™
(
AUDIO_RESET_GPIO
, 
AUDIO_RESET_PIN
, 
B™_RESET
);

798  
couÁ”
;

799 
	}
}

807 
ušt32_t
 
	$Codec_VŞumeCŒl
(
ušt8_t
 
VŞume
)

809 
ušt32_t
 
couÁ”
 = 0;

811 ià(
VŞume
 > 0xE6)

814 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x20, 
VŞume
 - 0xE7);

815 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x21, 
VŞume
 - 0xE7);

820 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x20, 
VŞume
 + 0x19);

821 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x21, 
VŞume
 + 0x19);

824  
couÁ”
;

825 
	}
}

833 
ušt32_t
 
	$Codec_Mu‹
(
ušt32_t
 
Cmd
)

835 
ušt32_t
 
couÁ”
 = 0;

838 ià(
Cmd
 =ğ
AUDIO_MUTE_ON
)

840 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x04, 0xFF);

844 
couÁ”
 +ğ
	`Codec_Wr™eRegi¡”
(0x04, 
OuutDev
);

847  
couÁ”
;

848 
	}
}

857 
	$Codec_Re£t
()

860 
	`GPIO_Wr™eB™
(
AUDIO_RESET_GPIO
, 
AUDIO_RESET_PIN
, 
B™_RESET
);

863 
	`D–ay
(
CODEC_RESET_DELAY
);

866 
	`GPIO_Wr™eB™
(
AUDIO_RESET_GPIO
, 
AUDIO_RESET_PIN
, 
B™_SET
);

867 
	}
}

876 
ušt32_t
 
	$Codec_Wr™eRegi¡”
(
ušt8_t
 
Regi¡”Addr
, ušt8_ˆ
Regi¡”V®ue
)

878 
ušt32_t
 
»suÉ
 = 0;

881 
CODECTimeout
 = 
CODEC_LONG_TIMEOUT
;

882 
	`I2C_G‘FÏgStus
(
CODEC_I2C
, 
I2C_FLAG_BUSY
))

884 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

888 
	`I2C_G’”©eSTART
(
CODEC_I2C
, 
ENABLE
);

891 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

892 !
	`I2C_CheckEv’t
(
CODEC_I2C
, 
I2C_EVENT_MASTER_MODE_SELECT
))

894 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

898 
	`I2C_S’d7b™Add»ss
(
CODEC_I2C
, 
CODEC_ADDRESS
, 
I2C_DœeùiÚ_T¿nsm™‹r
);

901 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

902 !
	`I2C_CheckEv’t
(
CODEC_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

904 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

908 
	`I2C_S’dD©a
(
CODEC_I2C
, 
Regi¡”Addr
);

911 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

912 !
	`I2C_CheckEv’t
(
CODEC_I2C
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTING
))

914 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

918 
	`I2C_S’dD©a
(
CODEC_I2C
, 
Regi¡”V®ue
);

921 
CODECTimeout
 = 
CODEC_LONG_TIMEOUT
;

922 !
	`I2C_G‘FÏgStus
(
CODEC_I2C
, 
I2C_FLAG_BTF
))

924 if((
CODECTimeout
--è=ğ0è
	`Codec_TIMEOUT_U£rC®lback
();

928 
	`I2C_G’”©eSTOP
(
CODEC_I2C
, 
ENABLE
);

930 #ifdeà
VERIFY_WRITTENDATA


932 
»suÉ
 = (
	`Codec_R—dRegi¡”
(
Regi¡”Addr
è=ğ
Regi¡”V®ue
)? 0:1;

936  
»suÉ
;

937 
	}
}

946 
ušt32_t
 
	$Codec_R—dRegi¡”
(
ušt8_t
 
Regi¡”Addr
)

948 
ušt32_t
 
»suÉ
 = 0;

951 
CODECTimeout
 = 
CODEC_LONG_TIMEOUT
;

952 
	`I2C_G‘FÏgStus
(
CODEC_I2C
, 
I2C_FLAG_BUSY
))

954 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

958 
	`I2C_G’”©eSTART
(
CODEC_I2C
, 
ENABLE
);

961 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

962 !
	`I2C_CheckEv’t
(
CODEC_I2C
, 
I2C_EVENT_MASTER_MODE_SELECT
))

964 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

968 
	`I2C_S’d7b™Add»ss
(
CODEC_I2C
, 
CODEC_ADDRESS
, 
I2C_DœeùiÚ_T¿nsm™‹r
);

971 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

972 !
	`I2C_CheckEv’t
(
CODEC_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

974 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

978 
	`I2C_S’dD©a
(
CODEC_I2C
, 
Regi¡”Addr
);

981 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

982 
	`I2C_G‘FÏgStus
(
CODEC_I2C
, 
I2C_FLAG_BTF
è=ğ
RESET
)

984 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

988 
	`I2C_G’”©eSTART
(
CODEC_I2C
, 
ENABLE
);

991 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

992 !
	`I2C_CheckEv’t
(
CODEC_I2C
, 
I2C_EVENT_MASTER_MODE_SELECT
))

994 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

998 
	`I2C_S’d7b™Add»ss
(
CODEC_I2C
, 
CODEC_ADDRESS
, 
I2C_DœeùiÚ_Reûiv”
);

1001 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

1002 
	`I2C_G‘FÏgStus
(
CODEC_I2C
, 
I2C_FLAG_ADDR
è=ğ
RESET
)

1004 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

1008 
	`I2C_AcknowËdgeCÚfig
(
CODEC_I2C
, 
DISABLE
);

1011 ()
CODEC_I2C
->
SR2
;

1014 
	`I2C_G’”©eSTOP
(
CODEC_I2C
, 
ENABLE
);

1017 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

1018 
	`I2C_G‘FÏgStus
(
CODEC_I2C
, 
I2C_FLAG_RXNE
è=ğ
RESET
)

1020 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

1024 
»suÉ
 = 
	`I2C_ReûiveD©a
(
CODEC_I2C
);

1027 
CODECTimeout
 = 
CODEC_FLAG_TIMEOUT
;

1028 
CODEC_I2C
->
CR1
 & 
I2C_CR1_STOP
)

1030 if((
CODECTimeout
--è=ğ0è 
	`Codec_TIMEOUT_U£rC®lback
();

1034 
	`I2C_AcknowËdgeCÚfig
(
CODEC_I2C
, 
ENABLE
);

1037 
	`I2C_CË¬FÏg
(
CODEC_I2C
, 
I2C_FLAG_AF
);

1040  
»suÉ
;

1041 
	}
}

1048 
	$Codec_CŒlIÁ”çû_In™
()

1050 
I2C_In™Ty³Def
 
I2C_In™SŒuùu»
;

1053 
	`RCC_APB1P”hClockCmd
(
CODEC_I2C_CLK
, 
ENABLE
);

1056 
	`I2C_DeIn™
(
CODEC_I2C
);

1057 
I2C_In™SŒuùu»
.
I2C_Mode
 = 
I2C_Mode_I2C
;

1058 
I2C_In™SŒuùu»
.
I2C_DutyCyşe
 = 
I2C_DutyCyşe_2
;

1059 
I2C_In™SŒuùu»
.
I2C_OwnAdd»ss1
 = 0x33;

1060 
I2C_In™SŒuùu»
.
I2C_Ack
 = 
I2C_Ack_EÇbË
;

1061 
I2C_In™SŒuùu»
.
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

1062 
I2C_In™SŒuùu»
.
I2C_ClockS³ed
 = 
I2C_SPEED
;

1064 
	`I2C_Cmd
(
CODEC_I2C
, 
ENABLE
);

1065 
	`I2C_In™
(
CODEC_I2C
, &
I2C_In™SŒuùu»
);

1066 
	}
}

1075 
	$Codec_CŒlIÁ”çû_DeIn™
()

1080 
	}
}

1090 
	$Codec_AudioIÁ”çû_In™
(
ušt32_t
 
AudioF»q
)

1092 
I2S_In™Ty³Def
 
I2S_In™SŒuùu»
;

1093 
DAC_In™Ty³Def
 
DAC_In™SŒuùu»
;

1096 
	`RCC_APB1P”hClockCmd
(
CODEC_I2S_CLK
, 
ENABLE
);

1099 
	`SPI_I2S_DeIn™
(
CODEC_I2S
);

1100 
I2S_In™SŒuùu»
.
I2S_AudioF»q
 = 
AudioF»q
;

1101 
I2S_In™SŒuùu»
.
I2S_Snd¬d
 = 
I2S_STANDARD
;

1102 
I2S_In™SŒuùu»
.
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

1103 
I2S_In™SŒuùu»
.
I2S_CPOL
 = 
I2S_CPOL_Low
;

1104 #ifdeà
DAC_USE_I2S_DMA


1105 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_DAC
)

1107 
I2S_In™SŒuùu»
.
I2S_Mode
 = 
I2S_Mode_Ma¡”Rx
;

1112 
I2S_In™SŒuùu»
.
I2S_Mode
 = 
I2S_Mode_Ma¡”Tx
;

1114 #ifdeà
DAC_USE_I2S_DMA


1117 #ifdeà
CODEC_MCLK_ENABLED


1118 
I2S_In™SŒuùu»
.
I2S_MCLKOuut
 = 
I2S_MCLKOuut_EÇbË
;

1119 #–ià
	`defšed
(
CODEC_MCLK_DISABLED
)

1120 
I2S_In™SŒuùu»
.
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

1126 
	`I2S_In™
(
CODEC_I2S
, &
I2S_In™SŒuùu»
);

1130 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_DAC
)

1133 
	`RCC_APB1P”hClockCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

1136 
DAC_In™SŒuùu»
.
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

1137 
DAC_In™SŒuùu»
.
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

1138 
DAC_In™SŒuùu»
.
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

1139 
	`DAC_In™
(
AUDIO_DAC_CHANNEL
, &
DAC_In™SŒuùu»
);

1142 
	`DAC_Cmd
(
AUDIO_DAC_CHANNEL
, 
ENABLE
);

1154 
	`Codec_AudioIÁ”çû_DeIn™
()

1157 
	`I2S_Cmd
(
CODEC_I2S
, 
DISABLE
);

1160 
	`SPI_I2S_DeIn™
(
CODEC_I2S
);

1163 
	`RCC_APB1P”hClockCmd
(
CODEC_I2S_CLK
, 
DISABLE
);

1172 
	`Codec_GPIO_In™
()

1174 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

1177 
	`RCC_AHB1P”hClockCmd
(
AUDIO_RESET_GPIO_CLK
,
ENABLE
);

1180 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
AUDIO_RESET_PIN
;

1181 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

1182 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

1183 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

1184 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1185 
	`GPIO_In™
(
AUDIO_RESET_GPIO
, &
GPIO_In™SŒuùu»
);

1188 
	`RCC_AHB1P”hClockCmd
(
CODEC_I2C_GPIO_CLOCK
 | 
CODEC_I2S_GPIO_CLOCK
, 
ENABLE
);

1191 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
CODEC_I2C_SCL_PIN
 | 
CODEC_I2C_SDA_PIN
;

1192 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

1193 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

1194 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_OD
;

1195 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1196 
	`GPIO_In™
(
CODEC_I2C_GPIO
, &
GPIO_In™SŒuùu»
);

1198 
	`GPIO_PšAFCÚfig
(
CODEC_I2C_GPIO
, 
CODEC_I2S_SCL_PINSRC
, 
CODEC_I2C_GPIO_AF
);

1199 
	`GPIO_PšAFCÚfig
(
CODEC_I2C_GPIO
, 
CODEC_I2S_SDA_PINSRC
, 
CODEC_I2C_GPIO_AF
);

1202 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
CODEC_I2S_SCK_PIN
 | 
CODEC_I2S_SD_PIN
;

1203 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

1204 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

1205 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

1206 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1207 
	`GPIO_In™
(
CODEC_I2S_GPIO
, &
GPIO_In™SŒuùu»
);

1210 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_WS_GPIO
, 
CODEC_I2S_WS_PINSRC
, 
CODEC_I2S_GPIO_AF
);

1211 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_GPIO
, 
CODEC_I2S_SCK_PINSRC
, 
CODEC_I2S_GPIO_AF
);

1213 ià(
Cu¼AudioIÁ”çû
 !ğ
AUDIO_INTERFACE_DAC
)

1215 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
CODEC_I2S_WS_PIN
 ;

1216 
	`GPIO_In™
(
CODEC_I2S_WS_GPIO
, &
GPIO_In™SŒuùu»
);

1217 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_GPIO
, 
CODEC_I2S_SD_PINSRC
, 
CODEC_I2S_GPIO_AF
);

1222 
	`RCC_AHB1P”hClockCmd
(
RCC_AHB1P”h_GPIOA
, 
ENABLE
);

1225 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_4
;

1226 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AN
;

1227 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1228 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

1231 #ifdeà
CODEC_MCLK_ENABLED


1233 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
CODEC_I2S_MCK_PIN
;

1234 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

1235 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

1236 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

1237 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1238 
	`GPIO_In™
(
CODEC_I2S_MCK_GPIO
, &
GPIO_In™SŒuùu»
);

1240 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_MCK_GPIO
, 
CODEC_I2S_MCK_PINSRC
, 
CODEC_I2S_GPIO_AF
);

1249 
	`Codec_GPIO_DeIn™
()

1251 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

1254 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
CODEC_I2S_SCK_PIN
 | 
CODEC_I2S_SD_PIN
;

1255 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

1256 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_2MHz
;

1257 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

1258 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1259 
	`GPIO_In™
(
CODEC_I2S_GPIO
, &
GPIO_In™SŒuùu»
);

1261 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
CODEC_I2S_WS_PIN
 ;

1262 
	`GPIO_In™
(
CODEC_I2S_WS_GPIO
, &
GPIO_In™SŒuùu»
);

1265 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_WS_GPIO
, 
CODEC_I2S_WS_PINSRC
, 0x00);

1266 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_GPIO
, 
CODEC_I2S_SCK_PINSRC
, 0x00);

1267 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_GPIO
, 
CODEC_I2S_SD_PINSRC
, 0x00);

1269 #ifdeà
CODEC_MCLK_ENABLED


1271 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
CODEC_I2S_MCK_PIN
;

1272 
	`GPIO_In™
(
CODEC_I2S_MCK_GPIO
, &
GPIO_In™SŒuùu»
);

1274 
	`GPIO_PšAFCÚfig
(
CODEC_I2S_MCK_GPIO
, 
CODEC_I2S_MCK_PINSRC
, 
CODEC_I2S_GPIO_AF
);

1283 
	`D–ay
Ğ
__IO
 
ušt32_t
 
nCouÁ
)

1285 ; 
nCouÁ
 != 0;‚Count--);

1288 #ifdeà
USE_DEFAULT_TIMEOUT_CALLBACK


1294 
ušt32_t
 
	`Codec_TIMEOUT_U£rC®lback
()

1314 
	`Audio_MAL_In™
()

1317 #ifdeà
I2S_INTERRUPT


1318 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

1320 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
SPI3_IRQn
;

1321 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 0;

1322 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 =0;

1323 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

1324 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

1326 
	`SPI_I2S_ITCÚfig
(
SPI3
, 
SPI_I2S_IT_TXE
, 
ENABLE
);

1328 
	`I2S_Cmd
(
SPI3
, 
ENABLE
);

1330 #ià
	`defšed
(
AUDIO_MAL_DMA_IT_TC_EN
è|| defšed(
AUDIO_MAL_DMA_IT_HT_EN
è|| defšed(
AUDIO_MAL_DMA_IT_TE_EN
)

1331 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

1334 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_I2S
)

1337 
	`RCC_AHB1P”hClockCmd
(
AUDIO_MAL_DMA_CLOCK
, 
ENABLE
);

1340 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
DISABLE
);

1341 
	`DMA_DeIn™
(
AUDIO_MAL_DMA_STREAM
);

1343 
DMA_In™SŒuùu»
.
DMA_ChªÃl
 = 
AUDIO_MAL_DMA_CHANNEL
;

1344 
DMA_In™SŒuùu»
.
DMA_P”h”®Ba£Addr
 = 
AUDIO_MAL_DMA_DREG
;

1345 
DMA_In™SŒuùu»
.
DMA_MemÜy0Ba£Addr
 = (
ušt32_t
)0;

1346 
DMA_In™SŒuùu»
.
DMA_DIR
 = 
DMA_DIR_MemÜyToP”h”®
;

1347 
DMA_In™SŒuùu»
.
DMA_BufãrSize
 = (
ušt32_t
)0xFFFE;

1348 
DMA_In™SŒuùu»
.
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

1349 
DMA_In™SŒuùu»
.
DMA_MemÜyInc
 = 
DMA_MemÜyInc_EÇbË
;

1350 
DMA_In™SŒuùu»
.
DMA_P”h”®D©aSize
 = 
AUDIO_MAL_DMA_PERIPH_DATA_SIZE
;

1351 
DMA_In™SŒuùu»
.
DMA_MemÜyD©aSize
 = 
AUDIO_MAL_DMA_MEM_DATA_SIZE
;

1352 #ifdeà
AUDIO_MAL_MODE_NORMAL


1353 
DMA_In™SŒuùu»
.
DMA_Mode
 = 
DMA_Mode_NÜm®
;

1354 #–ià
	`defšed
(
AUDIO_MAL_MODE_CIRCULAR
)

1355 
DMA_In™SŒuùu»
.
DMA_Mode
 = 
DMA_Mode_CœcuÏr
;

1359 
DMA_In™SŒuùu»
.
DMA_PriÜ™y
 = 
DMA_PriÜ™y_High
;

1360 
DMA_In™SŒuùu»
.
DMA_FIFOMode
 = 
DMA_FIFOMode_EÇbË
;

1361 
DMA_In™SŒuùu»
.
DMA_FIFOTh»shŞd
 = 
DMA_FIFOTh»shŞd_FuÎ
;

1362 
DMA_In™SŒuùu»
.
DMA_MemÜyBur¡
 = 
DMA_MemÜyBur¡_SšgË
;

1363 
DMA_In™SŒuùu»
.
DMA_P”h”®Bur¡
 = 
DMA_P”h”®Bur¡_SšgË
;

1364 
	`DMA_In™
(
AUDIO_MAL_DMA_STREAM
, &
DMA_In™SŒuùu»
);

1367 #ifdeà
AUDIO_MAL_DMA_IT_TC_EN


1368 
	`DMA_ITCÚfig
(
AUDIO_MAL_DMA_STREAM
, 
DMA_IT_TC
, 
ENABLE
);

1370 #ifdeà
AUDIO_MAL_DMA_IT_HT_EN


1371 
	`DMA_ITCÚfig
(
AUDIO_MAL_DMA_STREAM
, 
DMA_IT_HT
, 
ENABLE
);

1373 #ifdeà
AUDIO_MAL_DMA_IT_TE_EN


1374 
	`DMA_ITCÚfig
(
AUDIO_MAL_DMA_STREAM
, 
DMA_IT_TE
 | 
DMA_IT_FE
 | 
DMA_IT_DME
, 
ENABLE
);

1377 #ià
	`defšed
(
AUDIO_MAL_DMA_IT_TC_EN
è|| defšed(
AUDIO_MAL_DMA_IT_HT_EN
è|| defšed(
AUDIO_MAL_DMA_IT_TE_EN
)

1379 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
AUDIO_MAL_DMA_IRQ
;

1380 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 
EVAL_AUDIO_IRQ_PREPRIO
;

1381 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 
EVAL_AUDIO_IRQ_SUBRIO
;

1382 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

1383 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

1387 #ifdeà
DAC_USE_I2S_DMA


1391 
	`RCC_AHB1P”hClockCmd
(
AUDIO_MAL_DMA_CLOCK
, 
ENABLE
);

1394 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
DISABLE
);

1395 
	`DMA_DeIn™
(
AUDIO_MAL_DMA_STREAM
);

1397 
DMA_In™SŒuùu»
.
DMA_ChªÃl
 = 
AUDIO_MAL_DMA_CHANNEL
;

1398 
DMA_In™SŒuùu»
.
DMA_P”h”®Ba£Addr
 = 
AUDIO_MAL_DMA_DREG
;

1399 
DMA_In™SŒuùu»
.
DMA_MemÜy0Ba£Addr
 = (
ušt32_t
)0;

1400 
DMA_In™SŒuùu»
.
DMA_DIR
 = 
DMA_DIR_MemÜyToP”h”®
;

1401 
DMA_In™SŒuùu»
.
DMA_BufãrSize
 = (
ušt32_t
)0xFFFE;

1402 
DMA_In™SŒuùu»
.
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

1403 
DMA_In™SŒuùu»
.
DMA_MemÜyInc
 = 
DMA_MemÜyInc_EÇbË
;

1404 
DMA_In™SŒuùu»
.
DMA_P”h”®D©aSize
 = 
AUDIO_MAL_DMA_PERIPH_DATA_SIZE
;

1405 
DMA_In™SŒuùu»
.
DMA_MemÜyD©aSize
 = 
AUDIO_MAL_DMA_MEM_DATA_SIZE
;

1406 #ifdeà
AUDIO_MAL_MODE_NORMAL


1407 
DMA_In™SŒuùu»
.
DMA_Mode
 = 
DMA_Mode_NÜm®
;

1408 #–ià
	`defšed
(
AUDIO_MAL_MODE_CIRCULAR
)

1409 
DMA_In™SŒuùu»
.
DMA_Mode
 = 
DMA_Mode_CœcuÏr
;

1413 
DMA_In™SŒuùu»
.
DMA_PriÜ™y
 = 
DMA_PriÜ™y_High
;

1414 
DMA_In™SŒuùu»
.
DMA_FIFOMode
 = 
DMA_FIFOMode_EÇbË
;

1415 
DMA_In™SŒuùu»
.
DMA_FIFOTh»shŞd
 = 
DMA_FIFOTh»shŞd_FuÎ
;

1416 
DMA_In™SŒuùu»
.
DMA_MemÜyBur¡
 = 
DMA_MemÜyBur¡_SšgË
;

1417 
DMA_In™SŒuùu»
.
DMA_P”h”®Bur¡
 = 
DMA_P”h”®Bur¡_SšgË
;

1418 
	`DMA_In™
(
AUDIO_MAL_DMA_STREAM
, &
DMA_In™SŒuùu»
);

1421 #ifdeà
AUDIO_MAL_DMA_IT_TC_EN


1422 
	`DMA_ITCÚfig
(
AUDIO_MAL_DMA_STREAM
, 
DMA_IT_TC
, 
ENABLE
);

1424 #ifdeà
AUDIO_MAL_DMA_IT_HT_EN


1425 
	`DMA_ITCÚfig
(
AUDIO_MAL_DMA_STREAM
, 
DMA_IT_HT
, 
ENABLE
);

1427 #ifdeà
AUDIO_MAL_DMA_IT_TE_EN


1428 
	`DMA_ITCÚfig
(
AUDIO_MAL_DMA_STREAM
, 
DMA_IT_TE
 | 
DMA_IT_FE
 | 
DMA_IT_DME
, 
ENABLE
);

1431 #ià
	`defšed
(
AUDIO_MAL_DMA_IT_TC_EN
è|| defšed(
AUDIO_MAL_DMA_IT_HT_EN
è|| defšed(
AUDIO_MAL_DMA_IT_TE_EN
)

1433 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
AUDIO_MAL_DMA_IRQ
;

1434 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 
EVAL_AUDIO_IRQ_PREPRIO
;

1435 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 
EVAL_AUDIO_IRQ_SUBRIO
;

1436 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

1437 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

1442 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_I2S
)

1445 
	`SPI_I2S_DMACmd
(
CODEC_I2S
, 
SPI_I2S_DMAReq_Tx
, 
ENABLE
);

1450 
	`DAC_CÚfig
();

1452 #iâdeà
DAC_USE_I2S_DMA


1454 
	`SPI_I2S_ITCÚfig
(
SPI3
, 
SPI_I2S_IT_TXE
, 
ENABLE
);

1457 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
CODEC_I2S_IRQ
;

1458 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 
EVAL_AUDIO_IRQ_PREPRIO
;

1459 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 
EVAL_AUDIO_IRQ_SUBRIO
;

1460 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

1461 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

1464 
	`SPI_I2S_DMACmd
(
CODEC_I2S
, 
SPI_I2S_DMAReq_Rx
, 
ENABLE
);

1475 
	`Audio_MAL_DeIn™
()

1477 #ià
	`defšed
(
AUDIO_MAL_DMA_IT_TC_EN
è|| defšed(
AUDIO_MAL_DMA_IT_HT_EN
è|| defšed(
AUDIO_MAL_DMA_IT_TE_EN
)

1478 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

1481 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
AUDIO_MAL_DMA_IRQ
;

1482 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 
EVAL_AUDIO_IRQ_PREPRIO
;

1483 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 
EVAL_AUDIO_IRQ_SUBRIO
;

1484 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
DISABLE
;

1485 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

1489 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
DISABLE
);

1492 
	`DMA_DeIn™
(
AUDIO_MAL_DMA_STREAM
);

1504 
	`Audio_MAL_PÏy
(
ušt32_t
 
Addr
, ušt32_ˆ
Size
)

1506 ià(
Cu¼AudioIÁ”çû
 =ğ
AUDIO_INTERFACE_I2S
)

1509 
DMA_In™SŒuùu»
.
DMA_MemÜy0Ba£Addr
 = (
ušt32_t
)
Addr
;

1510 
DMA_In™SŒuùu»
.
DMA_BufãrSize
 = (
ušt32_t
)
Size
;

1513 
	`DMA_In™
(
AUDIO_MAL_DMA_STREAM
, &
DMA_In™SŒuùu»
);

1516 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
ENABLE
);

1518 #iâdeà
DAC_USE_I2S_DMA


1522 
DMA_In™SŒuùu»
.
DMA_MemÜy0Ba£Addr
 = (
ušt32_t
)
Addr
;

1523 
DMA_In™SŒuùu»
.
DMA_BufãrSize
 = (
ušt32_t
)
Size
;

1526 
	`DMA_In™
(
AUDIO_MAL_DMA_STREAM
, &
DMA_In™SŒuùu»
);

1529 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
ENABLE
);

1534 ià((
CODEC_I2S
->
I2SCFGR
 & 
I2S_ENABLE_MASK
) == 0)

1536 
	`I2S_Cmd
(
CODEC_I2S
, 
ENABLE
);

1547 
	`Audio_MAL_Pau£Resume
(
ušt32_t
 
Cmd
, ušt32_ˆ
Addr
)

1550 ià(
Cmd
 =ğ
AUDIO_PAUSE
)

1553 
	`SPI_I2S_DMACmd
(
CODEC_I2S
, 
SPI_I2S_DMAReq_Tx
, 
DISABLE
);

1560 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
DISABLE
);

1565 
	`SPI_I2S_DMACmd
(
CODEC_I2S
, 
SPI_I2S_DMAReq_Tx
, 
ENABLE
);

1572 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
ENABLE
);

1575 ià((
CODEC_I2S
->
I2SCFGR
 & 
I2S_ENABLE_MASK
) == 0)

1577 
	`I2S_Cmd
(
CODEC_I2S
, 
ENABLE
);

1587 
	`Audio_MAL_Stİ
()

1590 
	`DMA_Cmd
(
AUDIO_MAL_DMA_STREAM
, 
DISABLE
);

1593 
	`DMA_CË¬FÏg
(
AUDIO_MAL_DMA_STREAM
, 
AUDIO_MAL_DMA_FLAG_TC
 |
AUDIO_MAL_DMA_FLAG_HT
 | \

1594 
AUDIO_MAL_DMA_FLAG_FE
 | 
AUDIO_MAL_DMA_FLAG_TE
);

1601 
	`I2S_Cmd
(
CODEC_I2S
, 
DISABLE
);

1609 
	`DAC_CÚfig
()

1611 
DAC_In™Ty³Def
 
DAC_In™SŒuùu»
;

1612 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

1615 
	`RCC_AHB1P”hClockCmd
(
RCC_AHB1P”h_DMA1
 | 
RCC_AHB1P”h_GPIOA
, 
ENABLE
);

1618 
	`RCC_APB1P”hClockCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

1621 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_4
;

1622 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AN
;

1623 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1624 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

1627 
DAC_In™SŒuùu»
.
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

1628 
DAC_In™SŒuùu»
.
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

1629 
DAC_In™SŒuùu»
.
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

1630 
	`DAC_In™
(
AUDIO_DAC_CHANNEL
, &
DAC_In™SŒuùu»
);

1633 
	`DAC_Cmd
(
AUDIO_DAC_CHANNEL
, 
ENABLE
);

	@libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_audio_codec.h

24 #iâdeà
__STM32F4_DISCOVERY_AUDIOCODEC_H


25 
	#__STM32F4_DISCOVERY_AUDIOCODEC_H


	)

28 
	~"¡m32f4xx.h
"

29 
	~"¡m32f4xx_gpio.h
"

56 
	#I2S_INTERRUPT


	)

58 
	#AUDIO_MAL_MODE_NORMAL


	)

64 
	#AUDIO_MAL_DMA_IT_TC_EN


	)

69 
	#EVAL_AUDIO_IRQ_PREPRIO
 0

	)

70 
	#EVAL_AUDIO_IRQ_SUBRIO
 0

	)

90 #iâdeà
I2C_SPEED


91 
	#I2C_SPEED
 100000

	)

96 
	#I2S_STANDARD_PHILLIPS


	)

102 
	#CODEC_MCLK_ENABLED


	)

107 
	#VERIFY_WRITTENDATA


	)

114 
	#AUDIO_RESET_GPIO_CLK
 
RCC_AHB1P”h_GPIOD


	)

115 
	#AUDIO_RESET_PIN
 
GPIO_Pš_4


	)

116 
	#AUDIO_RESET_GPIO
 
GPIOD


	)

119 
	#CODEC_I2S
 
SPI3


	)

120 
	#CODEC_I2S_CLK
 
RCC_APB1P”h_SPI3


	)

121 
	#CODEC_I2S_ADDRESS
 0x40003C0C

	)

122 
	#CODEC_I2S_GPIO_AF
 
GPIO_AF_SPI3


	)

123 
	#CODEC_I2S_IRQ
 
SPI3_IRQn


	)

124 
	#CODEC_I2S_GPIO_CLOCK
 (
RCC_AHB1P”h_GPIOC
 | 
RCC_AHB1P”h_GPIOA
)

	)

125 
	#CODEC_I2S_WS_PIN
 
GPIO_Pš_4


	)

126 
	#CODEC_I2S_SCK_PIN
 
GPIO_Pš_10


	)

127 
	#CODEC_I2S_SD_PIN
 
GPIO_Pš_12


	)

128 
	#CODEC_I2S_MCK_PIN
 
GPIO_Pš_7


	)

129 
	#CODEC_I2S_WS_PINSRC
 
GPIO_PšSourû4


	)

130 
	#CODEC_I2S_SCK_PINSRC
 
GPIO_PšSourû10


	)

131 
	#CODEC_I2S_SD_PINSRC
 
GPIO_PšSourû12


	)

132 
	#CODEC_I2S_MCK_PINSRC
 
GPIO_PšSourû7


	)

133 
	#CODEC_I2S_GPIO
 
GPIOC


	)

134 
	#CODEC_I2S_WS_GPIO
 
GPIOA


	)

135 
	#CODEC_I2S_MCK_GPIO
 
GPIOC


	)

136 
	#Audio_I2S_IRQHªdËr
 
SPI3_IRQHªdËr


	)

139 
	#AUDIO_MAL_DMA_PERIPH_DATA_SIZE
 
DMA_P”h”®D©aSize_H®fWÜd


	)

140 
	#AUDIO_MAL_DMA_MEM_DATA_SIZE
 
DMA_MemÜyD©aSize_H®fWÜd


	)

141 
	#DMA_MAX_SZE
 0xFFFF

	)

144 
	#DAC_DHR12L1_ADDRESS
 0x4000740C

	)

145 
	#DAC_DHR12R1_ADDRESS
 0x40007408

	)

146 
	#DAC_DHR8R1_ADDRESS
 0x40007410

	)

147 
	#AUDIO_DAC_CHANNEL
 
DAC_ChªÃl_1


	)

150 
	#AUDIO_I2S_DMA_CLOCK
 
RCC_AHB1P”h_DMA1


	)

151 
	#AUDIO_I2S_DMA_STREAM
 
DMA1_SŒ—m7


	)

152 
	#AUDIO_I2S_DMA_DREG
 
CODEC_I2S_ADDRESS


	)

153 
	#AUDIO_I2S_DMA_CHANNEL
 
DMA_ChªÃl_0


	)

154 
	#AUDIO_I2S_DMA_IRQ
 
DMA1_SŒ—m7_IRQn


	)

155 
	#AUDIO_I2S_DMA_FLAG_TC
 
DMA_FLAG_TCIF7


	)

156 
	#AUDIO_I2S_DMA_FLAG_HT
 
DMA_FLAG_HTIF7


	)

157 
	#AUDIO_I2S_DMA_FLAG_FE
 
DMA_FLAG_FEIF7


	)

158 
	#AUDIO_I2S_DMA_FLAG_TE
 
DMA_FLAG_TEIF7


	)

159 
	#AUDIO_I2S_DMA_FLAG_DME
 
DMA_FLAG_DMEIF7


	)

161 
	#Audio_MAL_I2S_IRQHªdËr
 
DMA1_SŒ—m7_IRQHªdËr


	)

165 
	#AUDIO_DAC_DMA_CLOCK
 
RCC_AHB1P”h_DMA1


	)

166 
	#AUDIO_DAC_DMA_STREAM
 
DMA1_SŒ—m0


	)

167 
	#AUDIO_DAC_DMA_DREG
 
DAC_DHR12L1_ADDRESS


	)

168 
	#AUDIO_DAC_DMA_CHANNEL
 
DMA_ChªÃl_0


	)

169 
	#AUDIO_DAC_DMA_IRQ
 
DMA1_SŒ—m0_IRQn


	)

170 
	#AUDIO_DAC_DMA_FLAG_TC
 
DMA_FLAG_TCIF0


	)

171 
	#AUDIO_DAC_DMA_FLAG_HT
 
DMA_FLAG_HTIF0


	)

172 
	#AUDIO_DAC_DMA_FLAG_FE
 
DMA_FLAG_FEIF0


	)

173 
	#AUDIO_DAC_DMA_FLAG_TE
 
DMA_FLAG_TEIF0


	)

174 
	#AUDIO_DAC_DMA_FLAG_DME
 
DMA_FLAG_DMEIF0


	)

176 
	#Audio_MAL_DAC_IRQHªdËr
 
DMA1_SŒ—m0_IRQHªdËr


	)

180 
	#CODEC_I2C
 
I2C1


	)

181 
	#CODEC_I2C_CLK
 
RCC_APB1P”h_I2C1


	)

182 
	#CODEC_I2C_GPIO_CLOCK
 
RCC_AHB1P”h_GPIOB


	)

183 
	#CODEC_I2C_GPIO_AF
 
GPIO_AF_I2C1


	)

184 
	#CODEC_I2C_GPIO
 
GPIOB


	)

185 
	#CODEC_I2C_SCL_PIN
 
GPIO_Pš_6


	)

186 
	#CODEC_I2C_SDA_PIN
 
GPIO_Pš_9


	)

187 
	#CODEC_I2S_SCL_PINSRC
 
GPIO_PšSourû6


	)

188 
	#CODEC_I2S_SDA_PINSRC
 
GPIO_PšSourû9


	)

195 
	#CODEC_FLAG_TIMEOUT
 ((
ušt32_t
)0x1000)

	)

196 
	#CODEC_LONG_TIMEOUT
 ((
ušt32_t
)(300 * 
CODEC_FLAG_TIMEOUT
))

	)

203 
	#AUDIO_INTERFACE_I2S
 1

	)

204 
	#AUDIO_INTERFACE_DAC
 2

	)

207 
	#OUTPUT_DEVICE_SPEAKER
 1

	)

208 
	#OUTPUT_DEVICE_HEADPHONE
 2

	)

209 
	#OUTPUT_DEVICE_BOTH
 3

	)

210 
	#OUTPUT_DEVICE_AUTO
 4

	)

213 
	#DEFAULT_VOLMIN
 0x00

	)

214 
	#DEFAULT_VOLMAX
 0xFF

	)

215 
	#DEFAULT_VOLSTEP
 0x04

	)

217 
	#AUDIO_PAUSE
 0

	)

218 
	#AUDIO_RESUME
 1

	)

221 
	#CODEC_PDWN_HW
 1

	)

222 
	#CODEC_PDWN_SW
 2

	)

225 
	#AUDIO_MUTE_ON
 1

	)

226 
	#AUDIO_MUTE_OFF
 0

	)

235 
	#VOLUME_CONVERT
(
x
è((
VŞume
 > 100)? 100:((
ušt8_t
)((VŞum* 255è/ 100)))

	)

236 
	#DMA_MAX
(
x
è(((xè<ğ
DMA_MAX_SZE
)? (x):DMA_MAX_SZE)

	)

245 
EVAL_AUDIO_S‘AudioIÁ”çû
(
ušt32_t
 
IÁ”çû
);

246 
ušt32_t
 
EVAL_AUDIO_In™
(
ušt16_t
 
OuutDeviû
, 
ušt8_t
 
VŞume
, ušt32_ˆ
AudioF»q
);

247 
ušt32_t
 
EVAL_AUDIO_DeIn™
();

248 
ušt32_t
 
EVAL_AUDIO_PÏy
(
ušt16_t
* 
pBufãr
, ušt32_ˆ
Size
);

249 
ušt32_t
 
EVAL_AUDIO_Pau£Resume
(ušt32_ˆ
Cmd
);

250 
ušt32_t
 
EVAL_AUDIO_Stİ
(ušt32_ˆ
CodecPow”Down_Mode
);

251 
ušt32_t
 
EVAL_AUDIO_VŞumeC
(
ušt8_t
 
VŞume
);

252 
ušt32_t
 
EVAL_AUDIO_Mu‹
(ušt32_ˆ
Commªd
);

253 
DAC_CÚfig
();

258 
ušt16_t
 
EVAL_AUDIO_G‘Sam¶eC®lBack
();

265 
EVAL_AUDIO_T¿nsãrCom¶‘e_C®lBack
(
ušt32_t
 
pBufãr
, ušt32_ˆ
Size
);

270 
EVAL_AUDIO_H®fT¿nsãr_C®lBack
(
ušt32_t
 
pBufãr
, ušt32_ˆ
Size
);

274 
EVAL_AUDIO_E¼Ü_C®lBack
(* 
pD©a
);

283 
ušt32_t
 
Codec_TIMEOUT_U£rC®lback
();

	@libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_lis302dl.c

24 
	~"¡m32f4_discov”y_lis302dl.h
"

26 
	~"¡m32f4xx_cÚf.h
"

52 
__IO
 
ušt32_t
 
	gLIS302DLTimeout
 = 
LIS302DL_FLAG_TIMEOUT
;

55 
	#READWRITE_CMD
 ((
ušt8_t
)0x80)

	)

57 
	#MULTIPLEBYTE_CMD
 ((
ušt8_t
)0x40)

	)

59 
	#DUMMY_BYTE
 ((
ušt8_t
)0x00)

	)

84 
ušt8_t
 
LIS302DL_S’dBy‹
(ušt8_ˆ
by‹
);

85 
LIS302DL_LowLev–_In™
();

101 
	$LIS302DL_In™
(
LIS302DL_In™Ty³Def
 *
LIS302DL_In™SŒuù
)

103 
ušt8_t
 
ù¾
 = 0x00;

106 
	`LIS302DL_LowLev–_In™
();

109 
ù¾
 = (
ušt8_t
è(
LIS302DL_In™SŒuù
->
Ouut_D©aR©e
 | LIS302DL_In™SŒuù->
Pow”_Mode
 | \

110 
LIS302DL_In™SŒuù
->
FuÎ_SÿË
 | LIS302DL_In™SŒuù->
S–f_Te¡
 | \

111 
LIS302DL_In™SŒuù
->
Axes_EÇbË
);

114 
	`LIS302DL_Wr™e
(&
ù¾
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

115 
	}
}

123 
	$LIS302DL_F‹rCÚfig
(
LIS302DL_F‹rCÚfigTy³Def
 *
LIS302DL_F‹rCÚfigSŒuù
)

125 
ušt8_t
 
ù¾
 = 0x00;

128 
	`LIS302DL_R—d
(&
ù¾
, 
LIS302DL_CTRL_REG2_ADDR
, 1);

131 
ù¾
 &ğ(
ušt8_t
)~(
LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER
 | \

132 
LIS302DL_HIGHPASSFILTER_LEVEL_3
 | \

133 
LIS302DL_HIGHPASSFILTERINTERRUPT_1_2
);

135 
ù¾
 |ğ(
ušt8_t
)(
LIS302DL_F‹rCÚfigSŒuù
->
HighPassF‹r_D©a_S–eùiÚ
 | \

136 
LIS302DL_F‹rCÚfigSŒuù
->
HighPassF‹r_CutOff_F»qu’cy
 | \

137 
LIS302DL_F‹rCÚfigSŒuù
->
HighPassF‹r_IÁ”ru±
);

140 
	`LIS302DL_Wr™e
(&
ù¾
, 
LIS302DL_CTRL_REG2_ADDR
, 1);

141 
	}
}

149 
	$LIS302DL_IÁ”ru±CÚfig
(
LIS302DL_IÁ”ru±CÚfigTy³Def
 *
LIS302DL_IÁCÚfigSŒuù
)

151 
ušt8_t
 
ù¾
 = 0x00;

154 
	`LIS302DL_R—d
(&
ù¾
, 
LIS302DL_CLICK_CFG_REG_ADDR
, 1);

157 
ù¾
 = (
ušt8_t
)(
LIS302DL_IÁCÚfigSŒuù
->
L©ch_Reque¡
| \

158 
LIS302DL_IÁCÚfigSŒuù
->
SšgËClick_Axes
 | \

159 
LIS302DL_IÁCÚfigSŒuù
->
DoubËClick_Axes
);

162 
	`LIS302DL_Wr™e
(&
ù¾
, 
LIS302DL_CLICK_CFG_REG_ADDR
, 1);

163 
	}
}

173 
	$LIS302DL_Lowpow”Cmd
(
ušt8_t
 
LowPow”Mode
)

175 
ušt8_t
 
tm´eg
;

178 
	`LIS302DL_R—d
(&
tm´eg
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

181 
tm´eg
 &ğ(
ušt8_t
)~
LIS302DL_LOWPOWERMODE_ACTIVE
;

182 
tm´eg
 |ğ
LowPow”Mode
;

185 
	`LIS302DL_Wr™e
(&
tm´eg
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

186 
	}
}

196 
	$LIS302DL_D©aR©eCmd
(
ušt8_t
 
D©aR©eV®ue
)

198 
ušt8_t
 
tm´eg
;

201 
	`LIS302DL_R—d
(&
tm´eg
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

204 
tm´eg
 &ğ(
ušt8_t
)~
LIS302DL_DATARATE_400
;

205 
tm´eg
 |ğ
D©aR©eV®ue
;

208 
	`LIS302DL_Wr™e
(&
tm´eg
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

209 
	}
}

219 
	$LIS302DL_FuÎSÿËCmd
(
ušt8_t
 
FS_v®ue
)

221 
ušt8_t
 
tm´eg
;

224 
	`LIS302DL_R—d
(&
tm´eg
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

227 
tm´eg
 &ğ(
ušt8_t
)~
LIS302DL_FULLSCALE_9_2
;

228 
tm´eg
 |ğ
FS_v®ue
;

231 
	`LIS302DL_Wr™e
(&
tm´eg
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

232 
	}
}

239 
	$LIS302DL_ReboÙCmd
()

241 
ušt8_t
 
tm´eg
;

243 
	`LIS302DL_R—d
(&
tm´eg
, 
LIS302DL_CTRL_REG2_ADDR
, 1);

246 
tm´eg
 |ğ
LIS302DL_BOOT_REBOOTMEMORY
;

249 
	`LIS302DL_Wr™e
(&
tm´eg
, 
LIS302DL_CTRL_REG2_ADDR
, 1);

250 
	}
}

259 
	$LIS302DL_Wr™e
(
ušt8_t
* 
pBufãr
, ušt8_ˆ
Wr™eAddr
, 
ušt16_t
 
NumBy‹ToWr™e
)

265 if(
NumBy‹ToWr™e
 > 0x01)

267 
Wr™eAddr
 |ğ(
ušt8_t
)
MULTIPLEBYTE_CMD
;

270 
	`LIS302DL_CS_LOW
();

273 
	`LIS302DL_S’dBy‹
(
Wr™eAddr
);

275 
NumBy‹ToWr™e
 >= 0x01)

277 
	`LIS302DL_S’dBy‹
(*
pBufãr
);

278 
NumBy‹ToWr™e
--;

279 
pBufãr
++;

283 
	`LIS302DL_CS_HIGH
();

284 
	}
}

293 
	$LIS302DL_R—d
(
ušt8_t
* 
pBufãr
, ušt8_ˆ
R—dAddr
, 
ušt16_t
 
NumBy‹ToR—d
)

295 if(
NumBy‹ToR—d
 > 0x01)

297 
R—dAddr
 |ğ(
ušt8_t
)(
READWRITE_CMD
 | 
MULTIPLEBYTE_CMD
);

301 
R—dAddr
 |ğ(
ušt8_t
)
READWRITE_CMD
;

304 
	`LIS302DL_CS_LOW
();

307 
	`LIS302DL_S’dBy‹
(
R—dAddr
);

310 
NumBy‹ToR—d
 > 0x00)

313 *
pBufãr
 = 
	`LIS302DL_S’dBy‹
(
DUMMY_BYTE
);

314 
NumBy‹ToR—d
--;

315 
pBufãr
++;

319 
	`LIS302DL_CS_HIGH
();

320 
	}
}

328 
	$LIS302DL_R—dACC
(
št32_t
* 
out
)

330 
ušt8_t
 
bufãr
[6];

331 
ušt8_t
 
ü
, 
i
 = 0x00;

333 
	`LIS302DL_R—d
(&
ü
, 
LIS302DL_CTRL_REG1_ADDR
, 1);

334 
	`LIS302DL_R—d
(
bufãr
, 
LIS302DL_OUT_X_ADDR
, 6);

336 
ü
 & 0x20)

340 
i
=0; i<0x03; i++)

342 *
out
 =(
št32_t
)(
LIS302DL_SENSITIVITY_2_3G
 * (
št8_t
)
bufãr
[2*
i
]);

343 
out
++;

348 
i
=0; i<0x03; i++)

350 *
out
 =(
št32_t
)(
LIS302DL_SENSITIVITY_9_2G
 * (
št8_t
)
bufãr
[2*
i
]);

351 
out
++;

357 
	}
}

364 
	$LIS302DL_LowLev–_In™
()

366 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

367 
SPI_In™Ty³Def
 
SPI_In™SŒuùu»
;

370 
	`RCC_APB2P”hClockCmd
(
LIS302DL_SPI_CLK
, 
ENABLE
);

373 
	`RCC_AHB1P”hClockCmd
(
LIS302DL_SPI_SCK_GPIO_CLK
 | 
LIS302DL_SPI_MISO_GPIO_CLK
 | 
LIS302DL_SPI_MOSI_GPIO_CLK
, 
ENABLE
);

376 
	`RCC_AHB1P”hClockCmd
(
LIS302DL_SPI_CS_GPIO_CLK
, 
ENABLE
);

379 
	`RCC_AHB1P”hClockCmd
(
LIS302DL_SPI_INT1_GPIO_CLK
, 
ENABLE
);

382 
	`RCC_AHB1P”hClockCmd
(
LIS302DL_SPI_INT2_GPIO_CLK
, 
ENABLE
);

384 
	`GPIO_PšAFCÚfig
(
LIS302DL_SPI_SCK_GPIO_PORT
, 
LIS302DL_SPI_SCK_SOURCE
, 
LIS302DL_SPI_SCK_AF
);

385 
	`GPIO_PšAFCÚfig
(
LIS302DL_SPI_MISO_GPIO_PORT
, 
LIS302DL_SPI_MISO_SOURCE
, 
LIS302DL_SPI_MISO_AF
);

386 
	`GPIO_PšAFCÚfig
(
LIS302DL_SPI_MOSI_GPIO_PORT
, 
LIS302DL_SPI_MOSI_SOURCE
, 
LIS302DL_SPI_MOSI_AF
);

388 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

389 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

390 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

391 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

394 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
LIS302DL_SPI_SCK_PIN
;

395 
	`GPIO_In™
(
LIS302DL_SPI_SCK_GPIO_PORT
, &
GPIO_In™SŒuùu»
);

398 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
LIS302DL_SPI_MOSI_PIN
;

399 
	`GPIO_In™
(
LIS302DL_SPI_MOSI_GPIO_PORT
, &
GPIO_In™SŒuùu»
);

402 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
LIS302DL_SPI_MISO_PIN
;

403 
	`GPIO_In™
(
LIS302DL_SPI_MISO_GPIO_PORT
, &
GPIO_In™SŒuùu»
);

406 
	`SPI_I2S_DeIn™
(
LIS302DL_SPI
);

407 
SPI_In™SŒuùu»
.
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

408 
SPI_In™SŒuùu»
.
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

409 
SPI_In™SŒuùu»
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

410 
SPI_In™SŒuùu»
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

411 
SPI_In™SŒuùu»
.
SPI_NSS
 = 
SPI_NSS_Soá
;

412 
SPI_In™SŒuùu»
.
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_4
;

413 
SPI_In™SŒuùu»
.
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

414 
SPI_In™SŒuùu»
.
SPI_CRCPŞynomŸl
 = 7;

415 
SPI_In™SŒuùu»
.
SPI_Mode
 = 
SPI_Mode_Ma¡”
;

416 
	`SPI_In™
(
LIS302DL_SPI
, &
SPI_In™SŒuùu»
);

419 
	`SPI_Cmd
(
LIS302DL_SPI
, 
ENABLE
);

422 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
LIS302DL_SPI_CS_PIN
;

423 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

424 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

425 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

426 
	`GPIO_In™
(
LIS302DL_SPI_CS_GPIO_PORT
, &
GPIO_In™SŒuùu»
);

429 
	`GPIO_S‘B™s
(
LIS302DL_SPI_CS_GPIO_PORT
, 
LIS302DL_SPI_CS_PIN
);

432 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
LIS302DL_SPI_INT1_PIN
;

433 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

434 
GPIO_In™SŒuùu»
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

435 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

436 
GPIO_In™SŒuùu»
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

437 
	`GPIO_In™
(
LIS302DL_SPI_INT1_GPIO_PORT
, &
GPIO_In™SŒuùu»
);

439 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
LIS302DL_SPI_INT2_PIN
;

440 
	`GPIO_In™
(
LIS302DL_SPI_INT2_GPIO_PORT
, &
GPIO_In™SŒuùu»
);

441 
	}
}

449 
ušt8_t
 
	$LIS302DL_S’dBy‹
(
ušt8_t
 
by‹
)

452 
LIS302DLTimeout
 = 
LIS302DL_FLAG_TIMEOUT
;

453 
	`SPI_I2S_G‘FÏgStus
(
LIS302DL_SPI
, 
SPI_I2S_FLAG_TXE
è=ğ
RESET
)

455 if((
LIS302DLTimeout
--è=ğ0è 
	`LIS302DL_TIMEOUT_U£rC®lback
();

459 
	`SPI_I2S_S’dD©a
(
LIS302DL_SPI
, 
by‹
);

462 
LIS302DLTimeout
 = 
LIS302DL_FLAG_TIMEOUT
;

463 
	`SPI_I2S_G‘FÏgStus
(
LIS302DL_SPI
, 
SPI_I2S_FLAG_RXNE
è=ğ
RESET
)

465 if((
LIS302DLTimeout
--è=ğ0è 
	`LIS302DL_TIMEOUT_U£rC®lback
();

469  (
ušt8_t
)
	`SPI_I2S_ReûiveD©a
(
LIS302DL_SPI
);

470 
	}
}

472 #ifdeà
USE_DEFAULT_TIMEOUT_CALLBACK


478 
ušt32_t
 
	$LIS302DL_TIMEOUT_U£rC®lback
()

484 
	}
}

	@libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_lis302dl.h

24 #iâdeà
__STM32F4_DISCOVERY_LIS302DL_H


25 
	#__STM32F4_DISCOVERY_LIS302DL_H


	)

27 #ifdeà
__ılu¥lus


32 
	~"¡m32f4xx.h
"

54 
ušt8_t
 
Pow”_Mode
;

55 
ušt8_t
 
Ouut_D©aR©e
;

56 
ušt8_t
 
Axes_EÇbË
;

57 
ušt8_t
 
FuÎ_SÿË
;

58 
ušt8_t
 
S–f_Te¡
;

59 }
	tLIS302DL_In™Ty³Def
;

64 
ušt8_t
 
HighPassF‹r_D©a_S–eùiÚ
;

65 
ušt8_t
 
HighPassF‹r_CutOff_F»qu’cy
;

66 
ušt8_t
 
HighPassF‹r_IÁ”ru±
;

67 }
	tLIS302DL_F‹rCÚfigTy³Def
;

72 
ušt8_t
 
L©ch_Reque¡
;

73 
ušt8_t
 
SšgËClick_Axes
;

74 
ušt8_t
 
DoubËClick_Axes
;

75 }
	tLIS302DL_IÁ”ru±CÚfigTy³Def
;

97 
	#LIS302DL_FLAG_TIMEOUT
 ((
ušt32_t
)0x1000)

	)

102 
	#LIS302DL_SPI
 
SPI1


	)

103 
	#LIS302DL_SPI_CLK
 
RCC_APB2P”h_SPI1


	)

105 
	#LIS302DL_SPI_SCK_PIN
 
GPIO_Pš_5


	)

106 
	#LIS302DL_SPI_SCK_GPIO_PORT
 
GPIOA


	)

107 
	#LIS302DL_SPI_SCK_GPIO_CLK
 
RCC_AHB1P”h_GPIOA


	)

108 
	#LIS302DL_SPI_SCK_SOURCE
 
GPIO_PšSourû5


	)

109 
	#LIS302DL_SPI_SCK_AF
 
GPIO_AF_SPI1


	)

111 
	#LIS302DL_SPI_MISO_PIN
 
GPIO_Pš_6


	)

112 
	#LIS302DL_SPI_MISO_GPIO_PORT
 
GPIOA


	)

113 
	#LIS302DL_SPI_MISO_GPIO_CLK
 
RCC_AHB1P”h_GPIOA


	)

114 
	#LIS302DL_SPI_MISO_SOURCE
 
GPIO_PšSourû6


	)

115 
	#LIS302DL_SPI_MISO_AF
 
GPIO_AF_SPI1


	)

117 
	#LIS302DL_SPI_MOSI_PIN
 
GPIO_Pš_7


	)

118 
	#LIS302DL_SPI_MOSI_GPIO_PORT
 
GPIOA


	)

119 
	#LIS302DL_SPI_MOSI_GPIO_CLK
 
RCC_AHB1P”h_GPIOA


	)

120 
	#LIS302DL_SPI_MOSI_SOURCE
 
GPIO_PšSourû7


	)

121 
	#LIS302DL_SPI_MOSI_AF
 
GPIO_AF_SPI1


	)

123 
	#LIS302DL_SPI_CS_PIN
 
GPIO_Pš_3


	)

124 
	#LIS302DL_SPI_CS_GPIO_PORT
 
GPIOE


	)

125 
	#LIS302DL_SPI_CS_GPIO_CLK
 
RCC_AHB1P”h_GPIOE


	)

127 
	#LIS302DL_SPI_INT1_PIN
 
GPIO_Pš_0


	)

128 
	#LIS302DL_SPI_INT1_GPIO_PORT
 
GPIOE


	)

129 
	#LIS302DL_SPI_INT1_GPIO_CLK
 
RCC_AHB1P”h_GPIOE


	)

130 
	#LIS302DL_SPI_INT1_EXTI_LINE
 
EXTI_Lše0


	)

131 
	#LIS302DL_SPI_INT1_EXTI_PORT_SOURCE
 
EXTI_PÜtSourûGPIOE


	)

132 
	#LIS302DL_SPI_INT1_EXTI_PIN_SOURCE
 
EXTI_PšSourû0


	)

133 
	#LIS302DL_SPI_INT1_EXTI_IRQn
 
EXTI0_IRQn


	)

135 
	#LIS302DL_SPI_INT2_PIN
 
GPIO_Pš_1


	)

136 
	#LIS302DL_SPI_INT2_GPIO_PORT
 
GPIOE


	)

137 
	#LIS302DL_SPI_INT2_GPIO_CLK
 
RCC_AHB1P”h_GPIOE


	)

138 
	#LIS302DL_SPI_INT2_EXTI_LINE
 
EXTI_Lše1


	)

139 
	#LIS302DL_SPI_INT2_EXTI_PORT_SOURCE
 
EXTI_PÜtSourûGPIOE


	)

140 
	#LIS302DL_SPI_INT2_EXTI_PIN_SOURCE
 
EXTI_PšSourû1


	)

141 
	#LIS302DL_SPI_INT2_EXTI_IRQn
 
EXTI1_IRQn


	)

153 
	#LIS302DL_WHO_AM_I_ADDR
 0x0F

	)

184 
	#LIS302DL_CTRL_REG1_ADDR
 0x20

	)

222 
	#LIS302DL_CTRL_REG2_ADDR
 0x21

	)

245 
	#LIS302DL_CTRL_REG3_ADDR
 0x22

	)

255 
	#LIS302DL_HP_FILTER_RESET_REG_ADDR
 0x23

	)

285 
	#LIS302DL_STATUS_REG_ADDR
 0x27

	)

293 
	#LIS302DL_OUT_X_ADDR
 0x29

	)

301 
	#LIS302DL_OUT_Y_ADDR
 0x2B

	)

309 
	#LIS302DL_OUT_Z_ADDR
 0x2D

	)

340 
	#LIS302DL_FF_WU_CFG1_REG_ADDR
 0x30

	)

372 
	#LIS302DL_FF_WU_SRC1_REG_ADDR
 0x31

	)

383 
	#LIS302DL_FF_WU_THS1_REG_ADDR
 0x32

	)

391 
	#LIS302DL_FF_WU_DURATION1_REG_ADDR
 0x33

	)

422 
	#LIS302DL_FF_WU_CFG2_REG_ADDR
 0x34

	)

454 
	#LIS302DL_FF_WU_SRC2_REG_ADDR
 0x35

	)

465 
	#LIS302DL_FF_WU_THS2_REG_ADDR
 0x36

	)

473 
	#LIS302DL_FF_WU_DURATION2_REG_ADDR
 0x37

	)

502 
	#LIS302DL_CLICK_CFG_REG_ADDR
 0x38

	)

531 
	#LIS302DL_CLICK_SRC_REG_ADDR
 0x39

	)

540 
	#LIS302DL_CLICK_THSY_X_REG_ADDR
 0x3B

	)

549 
	#LIS302DL_CLICK_THSZ_REG_ADDR
 0x3C

	)

557 
	#LIS302DL_CLICK_TIMELIMIT_REG_ADDR
 0x3D

	)

565 
	#LIS302DL_CLICK_LATENCY_REG_ADDR
 0x3E

	)

573 
	#LIS302DL_CLICK_WINDOW_REG_ADDR
 0x3F

	)

579 
	#LIS302DL_SENSITIVITY_2_3G
 18

	)

580 
	#LIS302DL_SENSITIVITY_9_2G
 72

	)

585 
	#LIS302DL_DATARATE_100
 ((
ušt8_t
)0x00)

	)

586 
	#LIS302DL_DATARATE_400
 ((
ušt8_t
)0x80)

	)

594 
	#LIS302DL_LOWPOWERMODE_POWERDOWN
 ((
ušt8_t
)0x00)

	)

595 
	#LIS302DL_LOWPOWERMODE_ACTIVE
 ((
ušt8_t
)0x40)

	)

603 
	#LIS302DL_FULLSCALE_2_3
 ((
ušt8_t
)0x00)

	)

604 
	#LIS302DL_FULLSCALE_9_2
 ((
ušt8_t
)0x20)

	)

612 
	#LIS302DL_SELFTEST_NORMAL
 ((
ušt8_t
)0x00)

	)

613 
	#LIS302DL_SELFTEST_P
 ((
ušt8_t
)0x10)

	)

614 
	#LIS302DL_SELFTEST_M
 ((
ušt8_t
)0x08)

	)

622 
	#LIS302DL_X_ENABLE
 ((
ušt8_t
)0x01)

	)

623 
	#LIS302DL_Y_ENABLE
 ((
ušt8_t
)0x02)

	)

624 
	#LIS302DL_Z_ENABLE
 ((
ušt8_t
)0x04)

	)

625 
	#LIS302DL_XYZ_ENABLE
 ((
ušt8_t
)0x07)

	)

633 
	#LIS302DL_SERIALINTERFACE_4WIRE
 ((
ušt8_t
)0x00)

	)

634 
	#LIS302DL_SERIALINTERFACE_3WIRE
 ((
ušt8_t
)0x80)

	)

642 
	#LIS302DL_BOOT_NORMALMODE
 ((
ušt8_t
)0x00)

	)

643 
	#LIS302DL_BOOT_REBOOTMEMORY
 ((
ušt8_t
)0x40)

	)

651 
	#LIS302DL_FILTEREDDATASELECTION_BYPASSED
 ((
ušt8_t
)0x00)

	)

652 
	#LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER
 ((
ušt8_t
)0x20)

	)

660 
	#LIS302DL_HIGHPASSFILTERINTERRUPT_OFF
 ((
ušt8_t
)0x00)

	)

661 
	#LIS302DL_HIGHPASSFILTERINTERRUPT_1
 ((
ušt8_t
)0x04)

	)

662 
	#LIS302DL_HIGHPASSFILTERINTERRUPT_2
 ((
ušt8_t
)0x08)

	)

663 
	#LIS302DL_HIGHPASSFILTERINTERRUPT_1_2
 ((
ušt8_t
)0x0C)

	)

671 
	#LIS302DL_HIGHPASSFILTER_LEVEL_0
 ((
ušt8_t
)0x00)

	)

672 
	#LIS302DL_HIGHPASSFILTER_LEVEL_1
 ((
ušt8_t
)0x01)

	)

673 
	#LIS302DL_HIGHPASSFILTER_LEVEL_2
 ((
ušt8_t
)0x02)

	)

674 
	#LIS302DL_HIGHPASSFILTER_LEVEL_3
 ((
ušt8_t
)0x03)

	)

683 
	#LIS302DL_INTERRUPTREQUEST_NOTLATCHED
 ((
ušt8_t
)0x00)

	)

684 
	#LIS302DL_INTERRUPTREQUEST_LATCHED
 ((
ušt8_t
)0x40)

	)

692 
	#LIS302DL_CLICKINTERRUPT_XYZ_DISABLE
 ((
ušt8_t
)0x00)

	)

693 
	#LIS302DL_CLICKINTERRUPT_X_ENABLE
 ((
ušt8_t
)0x01)

	)

694 
	#LIS302DL_CLICKINTERRUPT_Y_ENABLE
 ((
ušt8_t
)0x04)

	)

695 
	#LIS302DL_CLICKINTERRUPT_Z_ENABLE
 ((
ušt8_t
)0x10)

	)

696 
	#LIS302DL_CLICKINTERRUPT_XYZ_ENABLE
 ((
ušt8_t
)0x15)

	)

704 
	#LIS302DL_DOUBLECLICKINTERRUPT_XYZ_DISABLE
 ((
ušt8_t
)0x00)

	)

705 
	#LIS302DL_DOUBLECLICKINTERRUPT_X_ENABLE
 ((
ušt8_t
)0x02)

	)

706 
	#LIS302DL_DOUBLECLICKINTERRUPT_Y_ENABLE
 ((
ušt8_t
)0x08)

	)

707 
	#LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE
 ((
ušt8_t
)0x20)

	)

708 
	#LIS302DL_DOUBLECLICKINTERRUPT_XYZ_ENABLE
 ((
ušt8_t
)0x2A)

	)

719 
	#LIS302DL_CS_LOW
(è
	`GPIO_Re£tB™s
(
LIS302DL_SPI_CS_GPIO_PORT
, 
LIS302DL_SPI_CS_PIN
)

	)

720 
	#LIS302DL_CS_HIGH
(è
	`GPIO_S‘B™s
(
LIS302DL_SPI_CS_GPIO_PORT
, 
LIS302DL_SPI_CS_PIN
)

	)

728 
LIS302DL_In™
(
LIS302DL_In™Ty³Def
 *
LIS302DL_In™SŒuù
);

729 
LIS302DL_IÁ”ru±CÚfig
(
LIS302DL_IÁ”ru±CÚfigTy³Def
 *
LIS302DL_IÁ”ru±CÚfigSŒuù
);

730 
LIS302DL_F‹rCÚfig
(
LIS302DL_F‹rCÚfigTy³Def
 *
LIS302DL_F‹rCÚfigSŒuù
);

731 
LIS302DL_Lowpow”Cmd
(
ušt8_t
 
LowPow”Mode
);

732 
LIS302DL_FuÎSÿËCmd
(
ušt8_t
 
FS_v®ue
);

733 
LIS302DL_D©aR©eCmd
(
ušt8_t
 
D©aR©eV®ue
);

734 
LIS302DL_ReboÙCmd
();

735 
LIS302DL_R—dACC
(
št32_t
* 
out
);

736 
LIS302DL_Wr™e
(
ušt8_t
* 
pBufãr
, ušt8_ˆ
Wr™eAddr
, 
ušt16_t
 
NumBy‹ToWr™e
);

737 
LIS302DL_R—d
(
ušt8_t
* 
pBufãr
, ušt8_ˆ
R—dAddr
, 
ušt16_t
 
NumBy‹ToR—d
);

748 
ušt32_t
 
LIS302DL_TIMEOUT_U£rC®lback
();

750 #ifdeà
__ılu¥lus


	@libstm/Utilities/printf.c

23 
	~<¡d¬g.h
>

26 
	$´štch¬
(**
¡r
, 
c
)

28 ià(
¡r
) {

29 **
¡r
 = 
c
;

30 ++(*
¡r
);

33 ià(
c
 =ğ'\n' ) 
	`u¬tPutch
('\r');

34 
	`u¬tPutch
(
c
);

36 
	}
}

38 
	#PAD_RIGHT
 1

	)

39 
	#PAD_ZERO
 2

	)

41 
	$´šts
(**
out
, cÚ¡ *
¡ršg
, 
width
, 
·d
)

43 
pc
 = 0, 
·dch¬
 = ' ';

45 ià(
width
 > 0) {

46 
Ën
 = 0;

47 cÚ¡ *
±r
;

48 
±r
 = 
¡ršg
; *±r; ++±rè++
Ën
;

49 ià(
Ën
 >ğ
width
) width = 0;

50 
width
 -ğ
Ën
;

51 ià(
·d
 & 
PAD_ZERO
è
·dch¬
 = '0';

53 ià(!(
·d
 & 
PAD_RIGHT
)) {

54  ; 
width
 > 0; --width) {

55 
	`´štch¬
 (
out
, 
·dch¬
);

56 ++
pc
;

59  ; *
¡ršg
 ; ++string) {

60 
	`´štch¬
 (
out
, *
¡ršg
);

61 ++
pc
;

63  ; 
width
 > 0; --width) {

64 
	`´štch¬
 (
out
, 
·dch¬
);

65 ++
pc
;

68  
pc
;

69 
	}
}

72 
	#PRINT_BUF_LEN
 12

	)

74 
	$´šti
(**
out
, 
i
, 
b
, 
sg
, 
width
, 
·d
, 
Ëtba£
)

76 
´št_buf
[
PRINT_BUF_LEN
];

77 *
s
;

78 
t
, 
Ãg
 = 0, 
pc
 = 0;

79 
u
 = 
i
;

81 ià(
i
 == 0) {

82 
´št_buf
[0] = '0';

83 
´št_buf
[1] = '\0';

84  
	`´šts
 (
out
, 
´št_buf
, 
width
, 
·d
);

87 ià(
sg
 && 
b
 =ğ10 && 
i
 < 0) {

88 
Ãg
 = 1;

89 
u
 = -
i
;

92 
s
 = 
´št_buf
 + 
PRINT_BUF_LEN
-1;

93 *
s
 = '\0';

95 
u
) {

96 
t
 = 
u
 % 
b
;

97 ifĞ
t
 >= 10 )

98 
t
 +ğ
Ëtba£
 - '0' - 10;

99 *--
s
 = 
t
 + '0';

100 
u
 /ğ
b
;

103 ià(
Ãg
) {

104 ifĞ
width
 && (
·d
 & 
PAD_ZERO
) ) {

105 
	`´štch¬
 (
out
, '-');

106 ++
pc
;

107 --
width
;

110 *--
s
 = '-';

114  
pc
 + 
	`´šts
 (
out
, 
s
, 
width
, 
·d
);

115 
	}
}

117 
	$´št
(**
out
, cÚ¡ *
fÜm©
, 
va_li¡
 
¬gs
 )

119 
width
, 
·d
;

120 
pc
 = 0;

121 
sü
[2];

123 ; *
fÜm©
 != 0; ++format) {

124 ià(*
fÜm©
 == '%') {

125 ++
fÜm©
;

126 
width
 = 
·d
 = 0;

127 ià(*
fÜm©
 == '\0') ;

128 ià(*
fÜm©
 =ğ'%'è
out
;

129 ià(*
fÜm©
 == '-') {

130 ++
fÜm©
;

131 
·d
 = 
PAD_RIGHT
;

133 *
fÜm©
 == '0') {

134 ++
fÜm©
;

135 
·d
 |ğ
PAD_ZERO
;

137  ; *
fÜm©
 >= '0' && *format <= '9'; ++format) {

138 
width
 *= 10;

139 
width
 +ğ*
fÜm©
 - '0';

141 ifĞ*
fÜm©
 == 's' ) {

142 *
s
 = (*)
	`va_¬g
Ğ
¬gs
, );

143 
pc
 +ğ
	`´šts
 (
out
, 
s
?s:"ÒuÎ)", 
width
, 
·d
);

146 ifĞ*
fÜm©
 == 'd' ) {

147 
pc
 +ğ
	`´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 10, 1, 
width
, 
·d
, 'a');

150 ifĞ*
fÜm©
 == 'x' ) {

151 
pc
 +ğ
	`´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 16, 0, 
width
, 
·d
, 'a');

154 ifĞ*
fÜm©
 == 'X' ) {

155 
pc
 +ğ
	`´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 16, 0, 
width
, 
·d
, 'A');

158 ifĞ*
fÜm©
 == 'u' ) {

159 
pc
 +ğ
	`´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 10, 0, 
width
, 
·d
, 'a');

162 ifĞ*
fÜm©
 == 'c' ) {

164 
sü
[0] = ()
	`va_¬g
Ğ
¬gs
, );

165 
sü
[1] = '\0';

166 
pc
 +ğ
	`´šts
 (
out
, 
sü
, 
width
, 
·d
);

171 
out
:

172 
	`´štch¬
 (
out
, *
fÜm©
);

173 ++
pc
;

176 ià(
out
) **out = '\0';

177 
	`va_’d
Ğ
¬gs
 );

178  
pc
;

179 
	}
}

181 
	$´štf
(cÚ¡ *
fÜm©
, ...)

183 
va_li¡
 
¬gs
;

185 
	`va_¡¬t
Ğ
¬gs
, 
fÜm©
 );

186  
	`´št
Ğ0, 
fÜm©
, 
¬gs
 );

187 
	}
}

189 
	$¥rštf
(*
out
, cÚ¡ *
fÜm©
, ...)

191 
va_li¡
 
¬gs
;

193 
	`va_¡¬t
Ğ
¬gs
, 
fÜm©
 );

194  
	`´št
Ğ&
out
, 
fÜm©
, 
¬gs
 );

195 
	}
}

198 
	$Te¡Prštf
()

200 *
±r
 = "Hello world!";

201 *
Å
 = 0;

202 
i
 = 5;

203 
bs
 = ()*8;

204 
mi
;

205 
buf
[80];

207 
mi
 = (1 << (
bs
-1)) + 1;

208 
	`´štf
("%s\n", 
±r
);

209 
	`´štf
("SERIAL…rintfest\n");

210 
	`´štf
("% i nuÎ…oš‹r\n", 
Å
);

211 
	`´štf
("%d = 5\n", 
i
);

212 
	`´štf
("%d = - max iÁ\n", 
mi
);

213 
	`´štf
("char %c = 'a'\n", 'a');

214 
	`´štf
("hex %x = ff\n", 0xff);

215 
	`´štf
("hex %02x = 00\n", 0);

216 
	`´štf
("signed %d = unsigned %u = hex %x\n", -3, -3, -3);

217 
	`´štf
("%d %s(s)%", 0, "message");

218 
	`´štf
("\n");

219 
	`´štf
("%d %s(s) with %%\n", 0, "message");

220 
	`¥rštf
(
buf
, "ju¡if: \"%-10s\"\n", "Ëá"); 
	`´štf
("%s", buf);

221 
	`¥rštf
(
buf
, "ju¡if: \"%10s\"\n", "right"); 
	`´štf
("%s", buf);

222 
	`¥rštf
(
buf
, " 3: %04d z”Ø·dded\n", 3); 
	`´štf
("%s", buf);

223 
	`¥rštf
(
buf
, " 3: %-4d†eá ju¡if.\n", 3); 
	`´štf
("%s", buf);

224 
	`¥rštf
(
buf
, " 3: %4d„ighˆju¡if.\n", 3); 
	`´štf
("%s", buf);

225 
	`¥rštf
(
buf
, "-3: %04d z”Ø·dded\n", -3); 
	`´štf
("%s", buf);

226 
	`¥rštf
(
buf
, "-3: %-4d†eá ju¡if.\n", -3); 
	`´štf
("%s", buf);

227 
	`¥rštf
(
buf
, "-3: %4d„ighˆju¡if.\n", -3); 
	`´štf
("%s", buf);

230 
	}
}

	@libstm/Utilities/syscalls.c

12 
	~<¡dlib.h
>

13 
	~<»’t.h
>

14 
	~<sys/¡©.h
>

18 
_ssize_t
 
	$_»ad_r
(
_»’t
 *
r
, 
fe
, *
±r
, 
size_t
 
Ën
)

20 
c
;

21 
i
;

22 *
p
;

24 
p
 = (*)
±r
;

26 
i
 = 0; i < 
Ën
; i++)

30 *
p
++ = 
c
;

31 
	`u¬tPutch
(
c
);

33 ià(
c
 =ğ0x0D && 
i
 <ğ(
Ën
 - 2))

35 *
p
 = 0x0A;

36 
	`u¬tPutch
(0x0A);

37  
i
 + 2;

40  
i
;

41 
	}
}

46 
_ssize_t
 
	$_»ad_r
(

47 
_»’t
 *
r
,

48 
fe
,

49 *
±r
,

50 
size_t
 
Ën
)

52 
c
;

53 
i
;

54 *
p
;

56 
p
 = (*)
±r
;

58 
i
 = 0; i < 
Ën
; i++) {

60 
c
 = 
	`u¬t0G‘chW
();

61 ià(
c
 == 0x0D) {

62 *
p
='\0';

65 *
p
++ = 
c
;

66 
	`u¬t0Putch
(
c
);

68  
Ën
 - 
i
;

69 
	}
}

72 
_ssize_t
 
	$_wr™e_r
 (

73 
_»’t
 *
r
,

74 
fe
,

75 cÚ¡ *
±r
,

76 
size_t
 
Ën
)

78 
i
;

79 cÚ¡ *
p
;

81 
p
 = (cÚ¡ *è
±r
;

83 
i
 = 0; i < 
Ën
; i++) {

84 ià(*
p
 =ğ'\n' ) 
	`u¬tPutch
('\r');

85 
	`u¬tPutch
(*
p
++);

88  
Ën
;

89 
	}
}

91 
	$_şo£_r
(

92 
_»’t
 *
r
,

93 
fe
)

96 
	}
}

98 
_off_t
 
	$_l£ek_r
(

99 
_»’t
 *
r
,

100 
fe
,

101 
_off_t
 
±r
,

102 
dœ
)

104  (
_off_t
)0;

105 
	}
}

108 
	$_f¡©_r
(

109 
_»’t
 *
r
,

110 
fe
,

111 
¡©
 *
¡
)

114 
¡
->
¡_mode
 = 
S_IFCHR
;

120 
	}
}

124 
	$_i§‰y
(
fe
)

127 
	}
}

130 
	$_ex™
 (
n
) {

131 
Ïb–
: label;

132 
	}
}

138 
’d
[];

142 *
	gh—p_±r
;

156 * 
	$_sbrk_r
(

157 
_»’t
 *
_s_r
,

158 
±rdiff_t
 
nby‹s
)

160 *
ba£
;

162 ià(!
h—p_±r
) {

163 
h—p_±r
 = 
’d
;

165 
ba£
 = 
h—p_±r
;

166 
h—p_±r
 +ğ
nby‹s
;

168  
ba£
;

169 
	}
}

	@libstm/Utilities/uprintf.c

23 
	~<¡d¬g.h
>

26 
	$u´štch¬
(**
¡r
, 
c
)

28 ià(
¡r
) {

29 **
¡r
 = 
c
;

30 ++(*
¡r
);

33 ià(
c
 =ğ'\n' ) 
	`UsbOutBy‹
('\r');

34 
	`UsbOutBy‹
(
c
);

36 
	}
}

38 
	#PAD_RIGHT
 1

	)

39 
	#PAD_ZERO
 2

	)

41 
	$u´šts
(**
out
, cÚ¡ *
¡ršg
, 
width
, 
·d
)

43 
pc
 = 0, 
·dch¬
 = ' ';

45 ià(
width
 > 0) {

46 
Ën
 = 0;

47 cÚ¡ *
±r
;

48 
±r
 = 
¡ršg
; *±r; ++±rè++
Ën
;

49 ià(
Ën
 >ğ
width
) width = 0;

50 
width
 -ğ
Ën
;

51 ià(
·d
 & 
PAD_ZERO
è
·dch¬
 = '0';

53 ià(!(
·d
 & 
PAD_RIGHT
)) {

54  ; 
width
 > 0; --width) {

55 
	`u´štch¬
 (
out
, 
·dch¬
);

56 ++
pc
;

59  ; *
¡ršg
 ; ++string) {

60 
	`u´štch¬
 (
out
, *
¡ršg
);

61 ++
pc
;

63  ; 
width
 > 0; --width) {

64 
	`u´štch¬
 (
out
, 
·dch¬
);

65 ++
pc
;

68  
pc
;

69 
	}
}

72 
	#PRINT_BUF_LEN
 12

	)

74 
	$u´šti
(**
out
, 
i
, 
b
, 
sg
, 
width
, 
·d
, 
Ëtba£
)

76 
´št_buf
[
PRINT_BUF_LEN
];

77 *
s
;

78 
t
, 
Ãg
 = 0, 
pc
 = 0;

79 
u
 = 
i
;

81 ià(
i
 == 0) {

82 
´št_buf
[0] = '0';

83 
´št_buf
[1] = '\0';

84  
	`u´šts
 (
out
, 
´št_buf
, 
width
, 
·d
);

87 ià(
sg
 && 
b
 =ğ10 && 
i
 < 0) {

88 
Ãg
 = 1;

89 
u
 = -
i
;

92 
s
 = 
´št_buf
 + 
PRINT_BUF_LEN
-1;

93 *
s
 = '\0';

95 
u
) {

96 
t
 = 
u
 % 
b
;

97 ifĞ
t
 >= 10 )

98 
t
 +ğ
Ëtba£
 - '0' - 10;

99 *--
s
 = 
t
 + '0';

100 
u
 /ğ
b
;

103 ià(
Ãg
) {

104 ifĞ
width
 && (
·d
 & 
PAD_ZERO
) ) {

105 
	`u´štch¬
 (
out
, '-');

106 ++
pc
;

107 --
width
;

110 *--
s
 = '-';

114  
pc
 + 
	`u´šts
 (
out
, 
s
, 
width
, 
·d
);

115 
	}
}

117 
	$u´št
(**
out
, cÚ¡ *
fÜm©
, 
va_li¡
 
¬gs
 )

119 
width
, 
·d
;

120 
pc
 = 0;

121 
sü
[2];

123 ; *
fÜm©
 != 0; ++format) {

124 ià(*
fÜm©
 == '%') {

125 ++
fÜm©
;

126 
width
 = 
·d
 = 0;

127 ià(*
fÜm©
 == '\0') ;

128 ià(*
fÜm©
 =ğ'%'è
out
;

129 ià(*
fÜm©
 == '-') {

130 ++
fÜm©
;

131 
·d
 = 
PAD_RIGHT
;

133 *
fÜm©
 == '0') {

134 ++
fÜm©
;

135 
·d
 |ğ
PAD_ZERO
;

137  ; *
fÜm©
 >= '0' && *format <= '9'; ++format) {

138 
width
 *= 10;

139 
width
 +ğ*
fÜm©
 - '0';

141 ifĞ*
fÜm©
 == 's' ) {

142 *
s
 = (*)
	`va_¬g
Ğ
¬gs
, );

143 
pc
 +ğ
	`u´šts
 (
out
, 
s
?s:"ÒuÎ)", 
width
, 
·d
);

146 ifĞ*
fÜm©
 == 'd' ) {

147 
pc
 +ğ
	`u´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 10, 1, 
width
, 
·d
, 'a');

150 ifĞ*
fÜm©
 == 'x' ) {

151 
pc
 +ğ
	`u´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 16, 0, 
width
, 
·d
, 'a');

154 ifĞ*
fÜm©
 == 'X' ) {

155 
pc
 +ğ
	`u´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 16, 0, 
width
, 
·d
, 'A');

158 ifĞ*
fÜm©
 == 'u' ) {

159 
pc
 +ğ
	`u´šti
 (
out
, 
	`va_¬g
Ğ
¬gs
, ), 10, 0, 
width
, 
·d
, 'a');

162 ifĞ*
fÜm©
 == 'c' ) {

164 
sü
[0] = ()
	`va_¬g
Ğ
¬gs
, );

165 
sü
[1] = '\0';

166 
pc
 +ğ
	`u´šts
 (
out
, 
sü
, 
width
, 
·d
);

171 
out
:

172 
	`u´štch¬
 (
out
, *
fÜm©
);

173 ++
pc
;

176 ià(
out
) **out = '\0';

177 
	`va_’d
Ğ
¬gs
 );

178  
pc
;

179 
	}
}

181 
	$u´štf
(cÚ¡ *
fÜm©
, ...)

183 
va_li¡
 
¬gs
;

185 
	`va_¡¬t
Ğ
¬gs
, 
fÜm©
 );

186  
	`u´št
Ğ0, 
fÜm©
, 
¬gs
 );

187 
	}
}

189 
	$u¥rštf
(*
out
, cÚ¡ *
fÜm©
, ...)

191 
va_li¡
 
¬gs
;

193 
	`va_¡¬t
Ğ
¬gs
, 
fÜm©
 );

194  
	`u´št
Ğ&
out
, 
fÜm©
, 
¬gs
 );

195 
	}
}

198 
	$uTe¡Prštf
()

200 *
±r
 = "Hello world!";

201 *
Å
 = 0;

202 
i
 = 5;

203 
bs
 = ()*8;

204 
mi
;

205 
buf
[80];

207 
mi
 = (1 << (
bs
-1)) + 1;

208 
	`u´štf
("%s\n", 
±r
);

209 
	`u´štf
("USB…rintfest\n");

210 
	`u´štf
("% i nuÎ…oš‹r\n", 
Å
);

211 
	`u´štf
("%d = 5\n", 
i
);

212 
	`u´štf
("%d = - max iÁ\n", 
mi
);

213 
	`u´štf
("char %c = 'a'\n", 'a');

214 
	`u´štf
("hex %x = ff\n", 0xff);

215 
	`u´štf
("hex %02x = 00\n", 0);

216 
	`u´štf
("signed %d = unsigned %u = hex %x\n", -3, -3, -3);

217 
	`u´štf
("%d %s(s)%", 0, "message");

218 
	`u´štf
("\n");

219 
	`u´štf
("%d %s(s) with %%\n", 0, "message");

220 
	`u¥rštf
(
buf
, "ju¡if: \"%-10s\"\n", "Ëá"); 
	`u´štf
("%s", buf);

221 
	`u¥rštf
(
buf
, "ju¡if: \"%10s\"\n", "right"); 
	`u´štf
("%s", buf);

222 
	`u¥rštf
(
buf
, " 3: %04d z”Ø·dded\n", 3); 
	`u´štf
("%s", buf);

223 
	`u¥rštf
(
buf
, " 3: %-4d†eá ju¡if.\n", 3); 
	`u´štf
("%s", buf);

224 
	`u¥rštf
(
buf
, " 3: %4d„ighˆju¡if.\n", 3); 
	`u´štf
("%s", buf);

225 
	`u¥rštf
(
buf
, "-3: %04d z”Ø·dded\n", -3); 
	`u´štf
("%s", buf);

226 
	`u¥rštf
(
buf
, "-3: %-4d†eá ju¡if.\n", -3); 
	`u´štf
("%s", buf);

227 
	`u¥rštf
(
buf
, "-3: %4d„ighˆju¡if.\n", -3); 
	`u´štf
("%s", buf);

230 
	}
}

	@
1
.
0
188
10148
TIM_PWM_Output/main.c
TIM_PWM_Output/main.h
TIM_PWM_Output/stm32f4xx_conf.h
TIM_PWM_Output/stm32f4xx_it.c
TIM_PWM_Output/stm32f4xx_it.h
TIM_PWM_Output/system_stm32f4xx.c
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/arm_common_tables.h
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/arm_math.h
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm0.h
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm3.c
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm3.h
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm4.h
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cm4_simd.h
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cmFunc.h
libstm/STM32F4xx_StdPeriph_Driver/inc/core_support/core_cmInstr.h
libstm/STM32F4xx_StdPeriph_Driver/inc/device_support/stm32f4xx.h
libstm/STM32F4xx_StdPeriph_Driver/inc/device_support/system_stm32f4xx.h
libstm/STM32F4xx_StdPeriph_Driver/inc/misc.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h
libstm/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h
libstm/STM32F4xx_StdPeriph_Driver/src/misc.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c
libstm/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c
libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_cal.h
libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_dev.h
libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_int.h
libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_pcd.h
libstm/STM32_USB-FS-Device_Lib/inc/otgd_fs_regs.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_core.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_def.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_init.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_int.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_lib.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_mem.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_regs.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_sil.h
libstm/STM32_USB-FS-Device_Lib/inc/usb_type.h
libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_cal.c
libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_dev.c
libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_int.c
libstm/STM32_USB-FS-Device_Lib/src/otgd_fs_pcd.c
libstm/STM32_USB-FS-Device_Lib/src/usb_core.c
libstm/STM32_USB-FS-Device_Lib/src/usb_init.c
libstm/STM32_USB-FS-Device_Lib/src/usb_int.c
libstm/STM32_USB-FS-Device_Lib/src/usb_mem.c
libstm/STM32_USB-FS-Device_Lib/src/usb_regs.c
libstm/STM32_USB-FS-Device_Lib/src/usb_sil.c
libstm/STM32_USB_Device_Library/Class/audio/inc/usbd_audio_core.h
libstm/STM32_USB_Device_Library/Class/audio/inc/usbd_audio_out_if.h
libstm/STM32_USB_Device_Library/Class/audio/src/usbd_audio_core.c
libstm/STM32_USB_Device_Library/Class/audio/src/usbd_audio_out_if.c
libstm/STM32_USB_Device_Library/Class/cdc/inc/usbd_cdc_core.h
libstm/STM32_USB_Device_Library/Class/cdc/inc/usbd_cdc_if_template.h
libstm/STM32_USB_Device_Library/Class/cdc/src/usbd_cdc_core.c
libstm/STM32_USB_Device_Library/Class/cdc/src/usbd_cdc_if_template.c
libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_dfu_core.h
libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_dfu_mal.h
libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_flash_if.h
libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_mem_if_template.h
libstm/STM32_USB_Device_Library/Class/dfu/inc/usbd_otp_if.h
libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_dfu_core.c
libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_dfu_mal.c
libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_flash_if.c
libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_mem_if_template.c
libstm/STM32_USB_Device_Library/Class/dfu/src/usbd_otp_if.c
libstm/STM32_USB_Device_Library/Class/hid/inc/usbd_hid_core.h
libstm/STM32_USB_Device_Library/Class/hid/src/usbd_hid_core.c
libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_bot.h
libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_core.h
libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_data.h
libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_mem.h
libstm/STM32_USB_Device_Library/Class/msc/inc/usbd_msc_scsi.h
libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_bot.c
libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_core.c
libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_data.c
libstm/STM32_USB_Device_Library/Class/msc/src/usbd_msc_scsi.c
libstm/STM32_USB_Device_Library/Class/msc/src/usbd_storage_template.c
libstm/STM32_USB_Device_Library/Core/inc/usbd_conf_template.h
libstm/STM32_USB_Device_Library/Core/inc/usbd_core.h
libstm/STM32_USB_Device_Library/Core/inc/usbd_def.h
libstm/STM32_USB_Device_Library/Core/inc/usbd_ioreq.h
libstm/STM32_USB_Device_Library/Core/inc/usbd_req.h
libstm/STM32_USB_Device_Library/Core/inc/usbd_usr.h
libstm/STM32_USB_Device_Library/Core/src/usbd_core.c
libstm/STM32_USB_Device_Library/Core/src/usbd_ioreq.c
libstm/STM32_USB_Device_Library/Core/src/usbd_req.c
libstm/STM32_USB_HOST_Library/Class/HID/inc/usbh_hid_core.h
libstm/STM32_USB_HOST_Library/Class/HID/inc/usbh_hid_keybd.h
libstm/STM32_USB_HOST_Library/Class/HID/inc/usbh_hid_mouse.h
libstm/STM32_USB_HOST_Library/Class/HID/src/usbh_hid_core.c
libstm/STM32_USB_HOST_Library/Class/HID/src/usbh_hid_keybd.c
libstm/STM32_USB_HOST_Library/Class/HID/src/usbh_hid_mouse.c
libstm/STM32_USB_HOST_Library/Class/MSC/inc/usbh_msc_bot.h
libstm/STM32_USB_HOST_Library/Class/MSC/inc/usbh_msc_core.h
libstm/STM32_USB_HOST_Library/Class/MSC/inc/usbh_msc_scsi.h
libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_bot.c
libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_core.c
libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_fatfs.c
libstm/STM32_USB_HOST_Library/Class/MSC/src/usbh_msc_scsi.c
libstm/STM32_USB_HOST_Library/Core/inc/usbh_conf_template.h
libstm/STM32_USB_HOST_Library/Core/inc/usbh_core.h
libstm/STM32_USB_HOST_Library/Core/inc/usbh_def.h
libstm/STM32_USB_HOST_Library/Core/inc/usbh_hcs.h
libstm/STM32_USB_HOST_Library/Core/inc/usbh_ioreq.h
libstm/STM32_USB_HOST_Library/Core/inc/usbh_stdreq.h
libstm/STM32_USB_HOST_Library/Core/src/usbh_core.c
libstm/STM32_USB_HOST_Library/Core/src/usbh_hcs.c
libstm/STM32_USB_HOST_Library/Core/src/usbh_ioreq.c
libstm/STM32_USB_HOST_Library/Core/src/usbh_stdreq.c
libstm/STM32_USB_OTG_Driver/inc/usb_bsp.h
libstm/STM32_USB_OTG_Driver/inc/usb_conf_template.h
libstm/STM32_USB_OTG_Driver/inc/usb_core.h
libstm/STM32_USB_OTG_Driver/inc/usb_dcd.h
libstm/STM32_USB_OTG_Driver/inc/usb_dcd_int.h
libstm/STM32_USB_OTG_Driver/inc/usb_defines.h
libstm/STM32_USB_OTG_Driver/inc/usb_hcd.h
libstm/STM32_USB_OTG_Driver/inc/usb_hcd_int.h
libstm/STM32_USB_OTG_Driver/inc/usb_otg.h
libstm/STM32_USB_OTG_Driver/inc/usb_regs.h
libstm/STM32_USB_OTG_Driver/src/usb_bsp_template.c
libstm/STM32_USB_OTG_Driver/src/usb_core.c
libstm/STM32_USB_OTG_Driver/src/usb_dcd.c
libstm/STM32_USB_OTG_Driver/src/usb_dcd_int.c
libstm/STM32_USB_OTG_Driver/src/usb_hcd.c
libstm/STM32_USB_OTG_Driver/src/usb_hcd_int.c
libstm/STM32_USB_OTG_Driver/src/usb_otg.c
libstm/Utilities/STM32F4-Discovery/discoveryf4utils.c
libstm/Utilities/STM32F4-Discovery/discoveryf4utils.h
libstm/Utilities/STM32F4-Discovery/stm32f4_discovery.c
libstm/Utilities/STM32F4-Discovery/stm32f4_discovery.h
libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_audio_codec.c
libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_audio_codec.h
libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_lis302dl.c
libstm/Utilities/STM32F4-Discovery/stm32f4_discovery_lis302dl.h
libstm/Utilities/printf.c
libstm/Utilities/syscalls.c
libstm/Utilities/uprintf.c
