Loading plugins phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -d CY8C4248LQI-BL583 -s H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.234ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Custom_BLE_Profile_Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -dcpsoc3 Custom_BLE_Profile_Test.v -verilog
======================================================================

======================================================================
Compiling:  Custom_BLE_Profile_Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -dcpsoc3 Custom_BLE_Profile_Test.v -verilog
======================================================================

======================================================================
Compiling:  Custom_BLE_Profile_Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -dcpsoc3 -verilog Custom_BLE_Profile_Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Mar 24 11:33:09 2018


======================================================================
Compiling:  Custom_BLE_Profile_Test.v
Program  :   vpp
Options  :    -yv2 -q10 Custom_BLE_Profile_Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Mar 24 11:33:09 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Custom_BLE_Profile_Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Custom_BLE_Profile_Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -dcpsoc3 -verilog Custom_BLE_Profile_Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Mar 24 11:33:09 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\codegentemp\Custom_BLE_Profile_Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\codegentemp\Custom_BLE_Profile_Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Custom_BLE_Profile_Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -dcpsoc3 -verilog Custom_BLE_Profile_Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Mar 24 11:33:09 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\codegentemp\Custom_BLE_Profile_Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\codegentemp\Custom_BLE_Profile_Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1
	\BLE:Net_55\


Deleted 2 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_8 to one
Aliasing Net_9 to zero
Aliasing \PrISM_1:cs_addr_2\ to zero
Aliasing \PrISM_1:cs_addr_0\ to one
Aliasing Net_10 to zero
Aliasing Net_16 to one
Aliasing Net_17 to zero
Aliasing \PrISM_2:cs_addr_2\ to zero
Aliasing \PrISM_2:cs_addr_0\ to one
Aliasing Net_18 to zero
Aliasing tmpOE__RED_net_0 to one
Aliasing tmpOE__GREEN_net_0 to one
Aliasing tmpOE__BLUE_net_0 to one
Removing Rhs of wire \PrISM_1:ctrl_enable\[10] = \PrISM_1:control_0\[11]
Removing Rhs of wire \PrISM_1:compare_type0\[12] = \PrISM_1:control_1\[13]
Removing Rhs of wire \PrISM_1:compare_type1\[14] = \PrISM_1:control_2\[15]
Removing Lhs of wire Net_8[27] = one[17]
Removing Lhs of wire Net_9[31] = zero[20]
Removing Lhs of wire \PrISM_1:cs_addr_2\[32] = zero[20]
Removing Lhs of wire \PrISM_1:cs_addr_1\[33] = \PrISM_1:reset_reg\[30]
Removing Lhs of wire \PrISM_1:cs_addr_0\[34] = one[17]
Removing Lhs of wire Net_10[44] = zero[20]
Removing Rhs of wire \PrISM_2:ctrl_enable\[75] = \PrISM_2:control_0\[76]
Removing Rhs of wire \PrISM_2:compare_type0\[77] = \PrISM_2:control_1\[78]
Removing Rhs of wire \PrISM_2:compare_type1\[79] = \PrISM_2:control_2\[80]
Removing Lhs of wire Net_16[90] = one[17]
Removing Lhs of wire Net_17[94] = zero[20]
Removing Lhs of wire \PrISM_2:cs_addr_2\[95] = zero[20]
Removing Lhs of wire \PrISM_2:cs_addr_1\[96] = \PrISM_2:reset_reg\[93]
Removing Lhs of wire \PrISM_2:cs_addr_0\[97] = one[17]
Removing Lhs of wire Net_18[107] = zero[20]
Removing Lhs of wire tmpOE__RED_net_0[139] = one[17]
Removing Lhs of wire tmpOE__GREEN_net_0[145] = one[17]
Removing Lhs of wire tmpOE__BLUE_net_0[151] = one[17]
Removing Lhs of wire \PrISM_1:reset_reg\\D\[157] = zero[20]
Removing Lhs of wire \PrISM_2:reset_reg\\D\[161] = zero[20]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_1:Pd0a\' (cost = 2):
\PrISM_1:Pd0a\ <= ((not \PrISM_1:compare_type0\ and \PrISM_1:cl0\)
	OR (not \PrISM_1:compare_type0\ and \PrISM_1:ce0\));

Note:  Expanding virtual equation for '\PrISM_1:Pd0b\' (cost = 1):
\PrISM_1:Pd0b\ <= ((not \PrISM_1:cl0\ and \PrISM_1:compare_type0\));

Note:  Expanding virtual equation for '\PrISM_1:Pd1a\' (cost = 2):
\PrISM_1:Pd1a\ <= ((not \PrISM_1:compare_type1\ and \PrISM_1:cl1\)
	OR (not \PrISM_1:compare_type1\ and \PrISM_1:ce1\));

Note:  Expanding virtual equation for '\PrISM_1:Pd1b\' (cost = 1):
\PrISM_1:Pd1b\ <= ((not \PrISM_1:cl1\ and \PrISM_1:compare_type1\));

Note:  Expanding virtual equation for '\PrISM_2:Pd0a\' (cost = 2):
\PrISM_2:Pd0a\ <= ((not \PrISM_2:compare_type0\ and \PrISM_2:cl0\)
	OR (not \PrISM_2:compare_type0\ and \PrISM_2:ce0\));

Note:  Expanding virtual equation for '\PrISM_2:Pd0b\' (cost = 1):
\PrISM_2:Pd0b\ <= ((not \PrISM_2:cl0\ and \PrISM_2:compare_type0\));

Note:  Expanding virtual equation for '\PrISM_2:Pd1a\' (cost = 2):
\PrISM_2:Pd1a\ <= ((not \PrISM_2:compare_type1\ and \PrISM_2:cl1\)
	OR (not \PrISM_2:compare_type1\ and \PrISM_2:ce1\));

Note:  Expanding virtual equation for '\PrISM_2:Pd1b\' (cost = 1):
\PrISM_2:Pd1b\ <= ((not \PrISM_2:cl1\ and \PrISM_2:compare_type1\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 10 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \PrISM_1:enable_final_reg\\D\[156] = \PrISM_1:ctrl_enable\[10]
Removing Lhs of wire \PrISM_2:enable_final_reg\\D\[160] = \PrISM_2:ctrl_enable\[75]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -dcpsoc3 Custom_BLE_Profile_Test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.453ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 24 March 2018 11:33:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\R_D\Smart_house_PSoC_part\Workspace0\Custom_BLE_Profile_Test.cydsn\Custom_BLE_Profile_Test.cyprj -d CY8C4248LQI-BL583 Custom_BLE_Profile_Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \PrISM_1:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_2:reset_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=4, Signal=Net_15_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PrISM_1:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: \PrISM_1:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: \PrISM_1:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_2:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_2:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: \PrISM_2:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: \PrISM_2:enable_final_reg\:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            pin_input => Net_11 ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN(0)__PA ,
            pin_input => Net_12 ,
            pad => GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            pin_input => Net_19 ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\PrISM_1:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_1:ctrl_enable\
        );
        Output = \PrISM_1:enable_final_reg\ (fanout=3)

    MacroCell: Name=Net_11, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type0\ * !\PrISM_1:ce0\ * !\PrISM_1:cl0\
            + \PrISM_1:compare_type0\ * \PrISM_1:cl0\
        );
        Output = Net_11 (fanout=1)

    MacroCell: Name=Net_12, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type1\ * !\PrISM_1:ce1\ * !\PrISM_1:cl1\
            + \PrISM_1:compare_type1\ * \PrISM_1:cl1\
        );
        Output = Net_12 (fanout=1)

    MacroCell: Name=\PrISM_2:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_2:ctrl_enable\
        );
        Output = \PrISM_2:enable_final_reg\ (fanout=2)

    MacroCell: Name=Net_19, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_2:compare_type0\ * !\PrISM_2:ce0\ * !\PrISM_2:cl0\
            + \PrISM_2:compare_type0\ * \PrISM_2:cl0\
        );
        Output = Net_19 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PrISM_1:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_15_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_1:ce0\ ,
            cl0_comb => \PrISM_1:cl0\ ,
            ce1_comb => \PrISM_1:ce1\ ,
            cl1_comb => \PrISM_1:cl1\ ,
            clk_en => \PrISM_1:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)

    datapathcell: Name =\PrISM_2:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_15_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_2:ce0\ ,
            cl0_comb => \PrISM_2:cl0\ ,
            ce1_comb => \PrISM_2:ce1\ ,
            cl1_comb => \PrISM_2:cl1\ ,
            clk_en => \PrISM_2:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PrISM_1:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_15_digital ,
            control_7 => \PrISM_1:control_7\ ,
            control_6 => \PrISM_1:control_6\ ,
            control_5 => \PrISM_1:control_5\ ,
            control_4 => \PrISM_1:control_4\ ,
            control_3 => \PrISM_1:control_3\ ,
            control_2 => \PrISM_1:compare_type1\ ,
            control_1 => \PrISM_1:compare_type0\ ,
            control_0 => \PrISM_1:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PrISM_2:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_15_digital ,
            control_7 => \PrISM_2:control_7\ ,
            control_6 => \PrISM_2:control_6\ ,
            control_5 => \PrISM_2:control_5\ ,
            control_4 => \PrISM_2:control_4\ ,
            control_3 => \PrISM_2:control_3\ ,
            control_2 => \PrISM_2:compare_type1\ ,
            control_1 => \PrISM_2:compare_type0\ ,
            control_0 => \PrISM_2:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    7 :   31 :   38 : 18.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    6 :   26 :   32 : 18.75 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    8 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.078ms
Tech Mapping phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
RED(0)                              : [IOP=(2)][IoId=(6)]                
GREEN(0)                            : [IOP=(3)][IoId=(6)]                
BLUE(0)                             : [IOP=(3)][IoId=(7)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\BLE:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1375490s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0007217 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :    3 :    8 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.20
                   Pterms :            1.60
               Macrocells :            1.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       3.67 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PrISM_2:enable_final_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_2:ctrl_enable\
        );
        Output = \PrISM_2:enable_final_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_19, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_2:compare_type0\ * !\PrISM_2:ce0\ * !\PrISM_2:cl0\
            + \PrISM_2:compare_type0\ * \PrISM_2:cl0\
        );
        Output = Net_19 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_2:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_15_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_2:ce0\ ,
        cl0_comb => \PrISM_2:cl0\ ,
        ce1_comb => \PrISM_2:ce1\ ,
        cl1_comb => \PrISM_2:cl1\ ,
        clk_en => \PrISM_2:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)

controlcell: Name =\PrISM_2:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_15_digital ,
        control_7 => \PrISM_2:control_7\ ,
        control_6 => \PrISM_2:control_6\ ,
        control_5 => \PrISM_2:control_5\ ,
        control_4 => \PrISM_2:control_4\ ,
        control_3 => \PrISM_2:control_3\ ,
        control_2 => \PrISM_2:compare_type1\ ,
        control_1 => \PrISM_2:compare_type0\ ,
        control_0 => \PrISM_2:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PrISM_1:enable_final_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_1:ctrl_enable\
        );
        Output = \PrISM_1:enable_final_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_11, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type0\ * !\PrISM_1:ce0\ * !\PrISM_1:cl0\
            + \PrISM_1:compare_type0\ * \PrISM_1:cl0\
        );
        Output = Net_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_12, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_15_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type1\ * !\PrISM_1:ce1\ * !\PrISM_1:cl1\
            + \PrISM_1:compare_type1\ * \PrISM_1:cl1\
        );
        Output = Net_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_1:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_15_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_1:ce0\ ,
        cl0_comb => \PrISM_1:cl0\ ,
        ce1_comb => \PrISM_1:ce1\ ,
        cl1_comb => \PrISM_1:cl1\ ,
        clk_en => \PrISM_1:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)

controlcell: Name =\PrISM_1:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_15_digital ,
        control_7 => \PrISM_1:control_7\ ,
        control_6 => \PrISM_1:control_6\ ,
        control_5 => \PrISM_1:control_5\ ,
        control_4 => \PrISM_1:control_4\ ,
        control_3 => \PrISM_1:control_3\ ,
        control_2 => \PrISM_1:compare_type1\ ,
        control_1 => \PrISM_1:compare_type0\ ,
        control_0 => \PrISM_1:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        pin_input => Net_11 ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN(0)__PA ,
        pin_input => Net_12 ,
        pad => GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        pin_input => Net_19 ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_15_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_2 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   2 |   6 |     * |      NONE |         CMOS_OUT |   RED(0) | In(Net_11)
-----+-----+-------+-----------+------------------+----------+------------
   3 |   6 |     * |      NONE |         CMOS_OUT | GREEN(0) | In(Net_12)
     |   7 |     * |      NONE |         CMOS_OUT |  BLUE(0) | In(Net_19)
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "Custom_BLE_Profile_Test_r.vh2" --pcf-path "Custom_BLE_Profile_Test.pco" --des-name "Custom_BLE_Profile_Test" --dsf-path "Custom_BLE_Profile_Test.dsf" --sdc-path "Custom_BLE_Profile_Test.sdc" --lib-path "Custom_BLE_Profile_Test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Custom_BLE_Profile_Test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.901ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.901ms
API generation phase: Elapsed time ==> 0s.926ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
