#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 18 00:07:16 2021
# Process ID: 9528
# Current directory: E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20576 E:\GitHub\PFRL_pizzamiglio_prisciantelli\project_reti_logiche_MERGE\project_reti_logiche.xpr
# Log file: E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/vivado.log
# Journal file: E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.gen/sources_1', nor could it be found using path 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd] -no_script -reset -force -quiet
remove_files  E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/counter_4_bit.vhd] -no_script -reset -force -quiet
remove_files  E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/counter_4_bit.vhd
update_compile_order -fileset sources_1
add_files -norecurse E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/mux_4_1_16_bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_16_bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_4_bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_8_bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_8_bit_h.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_9_bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_sll_8_bit.vhd] -no_script -reset -force -quiet
remove_files  {E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/mux_4_1_16_bit.vhd E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_16_bit.vhd E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_4_bit.vhd E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_8_bit.vhd E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_8_bit_h.vhd E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_9_bit.vhd E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/reg_sll_8_bit.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/counter_16_bit.vhd] -no_script -reset -force -quiet
remove_files  E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/counter_16_bit.vhd
add_files -norecurse E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd] -no_script -reset -force -quiet
remove_files  E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_MERGE/project_reti_logiche.srcs/sources_1/new/datapath.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 18 00:16:00 2021...
