<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="final_imageCompression.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RLC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RLC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RLC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RLC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RLC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RLC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RLC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RLC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RLC_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RLC_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RLC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Registers.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Registers.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Registers.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Registers.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registers.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Registers.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Registers.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Registers_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Zigzag.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Zigzag.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Zigzag.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Zigzag.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Zigzag.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Zigzag.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Zigzag.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Zigzag.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Zigzag_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Zigzag_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Zigzag_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Zigzag_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_main_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_main_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_main_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_register_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_register_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_registers_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1595172897" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1595172897">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174374" xil_pn:in_ck="-7949643807626710387" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1595174374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="DCT.vhd"/>
      <outfile xil_pn:name="FileReader.vhd"/>
      <outfile xil_pn:name="Quantization.vhd"/>
      <outfile xil_pn:name="RLC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="Writer.vhd"/>
      <outfile xil_pn:name="ZigZag.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="matrix.vhd"/>
      <outfile xil_pn:name="test_DCT.vhd"/>
      <outfile xil_pn:name="test_RLC.vhd"/>
      <outfile xil_pn:name="test_counter.vhd"/>
      <outfile xil_pn:name="test_file_reader.vhd"/>
      <outfile xil_pn:name="test_main.vhd"/>
      <outfile xil_pn:name="test_quantization.vhd"/>
      <outfile xil_pn:name="test_register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1595172897" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4062557488999267044" xil_pn:start_ts="1595172897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595172897" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6991213691050056354" xil_pn:start_ts="1595172897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595172897" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3984132048807084777" xil_pn:start_ts="1595172897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174374" xil_pn:in_ck="-7949643807626710387" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1595174374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="DCT.vhd"/>
      <outfile xil_pn:name="FileReader.vhd"/>
      <outfile xil_pn:name="Quantization.vhd"/>
      <outfile xil_pn:name="RLC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="Writer.vhd"/>
      <outfile xil_pn:name="ZigZag.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="matrix.vhd"/>
      <outfile xil_pn:name="test_DCT.vhd"/>
      <outfile xil_pn:name="test_RLC.vhd"/>
      <outfile xil_pn:name="test_counter.vhd"/>
      <outfile xil_pn:name="test_file_reader.vhd"/>
      <outfile xil_pn:name="test_main.vhd"/>
      <outfile xil_pn:name="test_quantization.vhd"/>
      <outfile xil_pn:name="test_register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1595174384" xil_pn:in_ck="-7949643807626710387" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5123792132484338914" xil_pn:start_ts="1595174374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1595174385" xil_pn:in_ck="4879964750713498637" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3660828671630045569" xil_pn:start_ts="1595174384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1595172068" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1595172068">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174286" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1175604409879627636" xil_pn:start_ts="1595174286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174286" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3984132048807084777" xil_pn:start_ts="1595174286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174286" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1595174286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174286" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4999948846344270386" xil_pn:start_ts="1595174286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174286" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1595174286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174286" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5229827575133062879" xil_pn:start_ts="1595174286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595174358" xil_pn:in_ck="441559022105622949" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2630273842053746374" xil_pn:start_ts="1595174334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
