|mkMFpgaTop
CLK => CLK.IN4
RST_N => RST_N.IN6
putFlit0_put[0] => xfpga1$putFlit0_put[0].IN1
putFlit0_put[1] => xfpga1$putFlit0_put[1].IN1
putFlit0_put[2] => xfpga1$putFlit0_put[2].IN1
putFlit0_put[3] => xfpga1$putFlit0_put[3].IN1
putFlit0_put[4] => xfpga1$putFlit0_put[4].IN1
putFlit0_put[5] => xfpga1$putFlit0_put[5].IN1
putFlit0_put[6] => xfpga1$putFlit0_put[6].IN1
putFlit0_put[7] => xfpga1$putFlit0_put[7].IN1
putFlit0_put[8] => xfpga1$putFlit0_put[8].IN1
putFlit0_put[9] => xfpga1$putFlit0_put[9].IN1
putFlit0_put[10] => xfpga1$putFlit0_put[10].IN1
putFlit0_put[11] => xfpga1$putFlit0_put[11].IN1
putFlit0_put[12] => xfpga1$putFlit0_put[12].IN1
putFlit0_put[13] => xfpga1$putFlit0_put[13].IN1
putFlit0_put[14] => xfpga1$putFlit0_put[14].IN1
putFlit0_put[15] => xfpga1$putFlit0_put[15].IN1
putFlit0_put[16] => xfpga1$putFlit0_put[16].IN1
putFlit0_put[17] => xfpga1$putFlit0_put[17].IN1
putFlit0_put[18] => xfpga1$putFlit0_put[18].IN1
putFlit0_put[19] => xfpga1$putFlit0_put[19].IN1
putFlit0_put[20] => xfpga1$putFlit0_put[20].IN1
putFlit0_put[21] => xfpga1$putFlit0_put[21].IN1
putFlit0_put[22] => xfpga1$putFlit0_put[22].IN1
putFlit0_put[23] => xfpga1$putFlit0_put[23].IN1
putFlit0_put[24] => xfpga1$putFlit0_put[24].IN1
putFlit0_put[25] => xfpga1$putFlit0_put[25].IN1
putFlit0_put[26] => xfpga1$putFlit0_put[26].IN1
putFlit0_put[27] => xfpga1$putFlit0_put[27].IN1
putFlit0_put[28] => xfpga1$putFlit0_put[28].IN1
putFlit0_put[29] => xfpga1$putFlit0_put[29].IN1
putFlit0_put[30] => xfpga1$putFlit0_put[30].IN1
putFlit0_put[31] => xfpga1$putFlit0_put[31].IN1
EN_putFlit0_put => xfpga1$EN_putFlit0_put.IN1
RDY_putFlit0_put << mkTop_fpga1:xfpga1.RDY_putFlit0_put
EN_getFlit0_get => xfpga1$EN_getFlit0_get.IN1
getFlit0_get[0] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[1] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[2] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[3] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[4] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[5] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[6] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[7] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[8] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[9] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[10] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[11] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[12] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[13] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[14] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[15] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[16] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[17] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[18] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[19] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[20] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[21] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[22] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[23] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[24] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[25] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[26] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[27] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[28] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[29] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[30] << mkTop_fpga1:xfpga1.getFlit0_get
getFlit0_get[31] << mkTop_fpga1:xfpga1.getFlit0_get
RDY_getFlit0_get << mkTop_fpga1:xfpga1.RDY_getFlit0_get


|mkMFpgaTop|mkTop_fpga1:xfpga1
CLK_clkinX4 => CLK_clkinX4.IN1
RST_N_rstinX4 => RST_N_rstinX4.IN1
CLK => CLK.IN7
RST_N => RST_N.IN7
putFlit0_put[0] => flitsr_port_in_0_f$D_IN[0].IN1
putFlit0_put[1] => flitsr_port_in_0_f$D_IN[1].IN1
putFlit0_put[2] => flitsr_port_in_0_f$D_IN[2].IN1
putFlit0_put[3] => flitsr_port_in_0_f$D_IN[3].IN1
putFlit0_put[4] => flitsr_port_in_0_f$D_IN[4].IN1
putFlit0_put[5] => flitsr_port_in_0_f$D_IN[5].IN1
putFlit0_put[6] => flitsr_port_in_0_f$D_IN[6].IN1
putFlit0_put[7] => flitsr_port_in_0_f$D_IN[7].IN1
putFlit0_put[8] => flitsr_port_in_0_f$D_IN[8].IN1
putFlit0_put[9] => flitsr_port_in_0_f$D_IN[9].IN1
putFlit0_put[10] => flitsr_port_in_0_f$D_IN[10].IN1
putFlit0_put[11] => flitsr_port_in_0_f$D_IN[11].IN1
putFlit0_put[12] => flitsr_port_in_0_f$D_IN[12].IN1
putFlit0_put[13] => flitsr_port_in_0_f$D_IN[13].IN1
putFlit0_put[14] => flitsr_port_in_0_f$D_IN[14].IN1
putFlit0_put[15] => flitsr_port_in_0_f$D_IN[15].IN1
putFlit0_put[16] => flitsr_port_in_0_f$D_IN[16].IN1
putFlit0_put[17] => flitsr_port_in_0_f$D_IN[17].IN1
putFlit0_put[18] => flitsr_port_in_0_f$D_IN[18].IN1
putFlit0_put[19] => flitsr_port_in_0_f$D_IN[19].IN1
putFlit0_put[20] => flitsr_port_in_0_f$D_IN[20].IN1
putFlit0_put[21] => flitsr_port_in_0_f$D_IN[21].IN1
putFlit0_put[22] => flitsr_port_in_0_f$D_IN[22].IN1
putFlit0_put[23] => flitsr_port_in_0_f$D_IN[23].IN1
putFlit0_put[24] => flitsr_port_in_0_f$D_IN[24].IN1
putFlit0_put[25] => flitsr_port_in_0_f$D_IN[25].IN1
putFlit0_put[26] => flitsr_port_in_0_f$D_IN[26].IN1
putFlit0_put[27] => flitsr_port_in_0_f$D_IN[27].IN1
putFlit0_put[28] => flitsr_port_in_0_f$D_IN[28].IN1
putFlit0_put[29] => flitsr_port_in_0_f$D_IN[29].IN1
putFlit0_put[30] => flitsr_port_in_0_f$D_IN[30].IN1
putFlit0_put[31] => flitsr_port_in_0_f$D_IN[31].IN1
EN_putFlit0_put => flitsr_port_in_0_f$ENQ.IN1
RDY_putFlit0_put <= SizedFIFO:flitsr_port_in_0_f.FULL_N
EN_getFlit0_get => flitsr_port_out_0_f$DEQ.IN1
getFlit0_get[0] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[1] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[2] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[3] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[4] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[5] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[6] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[7] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[8] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[9] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[10] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[11] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[12] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[13] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[14] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[15] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[16] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[17] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[18] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[19] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[20] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[21] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[22] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[23] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[24] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[25] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[26] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[27] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[28] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[29] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[30] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[31] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
RDY_getFlit0_get <= SizedFIFO:flitsr_port_out_0_f.EMPTY_N
EN_deq_serial4_get => xfpga4$EN_deq_serial_get.IN1
deq_serial4_get[0] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[1] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[2] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[3] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[4] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[5] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[6] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[7] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[8] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[9] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[10] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[11] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[12] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[13] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[14] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[15] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[16] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[17] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[18] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[19] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[20] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[21] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[22] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[23] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[24] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[25] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[26] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[27] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[28] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[29] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[30] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[31] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
RDY_deq_serial4_get <= mkInterFPGA_LVDS:xfpga4.RDY_deq_serial_get
enq_serial4_put[0] => xfpga4$enq_serial_put[0].IN1
enq_serial4_put[1] => xfpga4$enq_serial_put[1].IN1
enq_serial4_put[2] => xfpga4$enq_serial_put[2].IN1
enq_serial4_put[3] => xfpga4$enq_serial_put[3].IN1
enq_serial4_put[4] => xfpga4$enq_serial_put[4].IN1
enq_serial4_put[5] => xfpga4$enq_serial_put[5].IN1
enq_serial4_put[6] => xfpga4$enq_serial_put[6].IN1
enq_serial4_put[7] => xfpga4$enq_serial_put[7].IN1
enq_serial4_put[8] => xfpga4$enq_serial_put[8].IN1
enq_serial4_put[9] => xfpga4$enq_serial_put[9].IN1
enq_serial4_put[10] => xfpga4$enq_serial_put[10].IN1
enq_serial4_put[11] => xfpga4$enq_serial_put[11].IN1
enq_serial4_put[12] => xfpga4$enq_serial_put[12].IN1
enq_serial4_put[13] => xfpga4$enq_serial_put[13].IN1
enq_serial4_put[14] => xfpga4$enq_serial_put[14].IN1
enq_serial4_put[15] => xfpga4$enq_serial_put[15].IN1
enq_serial4_put[16] => xfpga4$enq_serial_put[16].IN1
enq_serial4_put[17] => xfpga4$enq_serial_put[17].IN1
enq_serial4_put[18] => xfpga4$enq_serial_put[18].IN1
enq_serial4_put[19] => xfpga4$enq_serial_put[19].IN1
enq_serial4_put[20] => xfpga4$enq_serial_put[20].IN1
enq_serial4_put[21] => xfpga4$enq_serial_put[21].IN1
enq_serial4_put[22] => xfpga4$enq_serial_put[22].IN1
enq_serial4_put[23] => xfpga4$enq_serial_put[23].IN1
enq_serial4_put[24] => xfpga4$enq_serial_put[24].IN1
enq_serial4_put[25] => xfpga4$enq_serial_put[25].IN1
enq_serial4_put[26] => xfpga4$enq_serial_put[26].IN1
enq_serial4_put[27] => xfpga4$enq_serial_put[27].IN1
enq_serial4_put[28] => xfpga4$enq_serial_put[28].IN1
enq_serial4_put[29] => xfpga4$enq_serial_put[29].IN1
enq_serial4_put[30] => xfpga4$enq_serial_put[30].IN1
enq_serial4_put[31] => xfpga4$enq_serial_put[31].IN1
EN_enq_serial4_put => xfpga4$EN_enq_serial_put.IN1
RDY_enq_serial4_put <= mkInterFPGA_LVDS:xfpga4.RDY_enq_serial_put


|mkMFpgaTop|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_in_0_f
CLK => arr.we_a.CLK
CLK => arr.waddr_a[5].CLK
CLK => arr.waddr_a[4].CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[31].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => D_OUT[0]~reg0.CLK
CLK => D_OUT[1]~reg0.CLK
CLK => D_OUT[2]~reg0.CLK
CLK => D_OUT[3]~reg0.CLK
CLK => D_OUT[4]~reg0.CLK
CLK => D_OUT[5]~reg0.CLK
CLK => D_OUT[6]~reg0.CLK
CLK => D_OUT[7]~reg0.CLK
CLK => D_OUT[8]~reg0.CLK
CLK => D_OUT[9]~reg0.CLK
CLK => D_OUT[10]~reg0.CLK
CLK => D_OUT[11]~reg0.CLK
CLK => D_OUT[12]~reg0.CLK
CLK => D_OUT[13]~reg0.CLK
CLK => D_OUT[14]~reg0.CLK
CLK => D_OUT[15]~reg0.CLK
CLK => D_OUT[16]~reg0.CLK
CLK => D_OUT[17]~reg0.CLK
CLK => D_OUT[18]~reg0.CLK
CLK => D_OUT[19]~reg0.CLK
CLK => D_OUT[20]~reg0.CLK
CLK => D_OUT[21]~reg0.CLK
CLK => D_OUT[22]~reg0.CLK
CLK => D_OUT[23]~reg0.CLK
CLK => D_OUT[24]~reg0.CLK
CLK => D_OUT[25]~reg0.CLK
CLK => D_OUT[26]~reg0.CLK
CLK => D_OUT[27]~reg0.CLK
CLK => D_OUT[28]~reg0.CLK
CLK => D_OUT[29]~reg0.CLK
CLK => D_OUT[30]~reg0.CLK
CLK => D_OUT[31]~reg0.CLK
CLK => hasodata.CLK
CLK => not_ring_full.CLK
CLK => ring_empty.CLK
CLK => tail[0].CLK
CLK => tail[1].CLK
CLK => tail[2].CLK
CLK => tail[3].CLK
CLK => tail[4].CLK
CLK => tail[5].CLK
CLK => head[0].CLK
CLK => head[1].CLK
CLK => head[2].CLK
CLK => head[3].CLK
CLK => head[4].CLK
CLK => head[5].CLK
CLK => arr.CLK0
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => ring_empty.OUTPUTSELECT
RST => not_ring_full.OUTPUTSELECT
RST => hasodata.OUTPUTSELECT
D_IN[0] => Selector46.IN3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => Selector45.IN3
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => Selector44.IN3
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => Selector43.IN3
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => Selector42.IN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => Selector41.IN3
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => Selector40.IN3
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => Selector39.IN3
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => Selector38.IN3
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => Selector37.IN3
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => Selector36.IN3
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => Selector35.IN3
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => Selector34.IN3
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => Selector33.IN3
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => Selector32.IN3
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => Selector31.IN3
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => Selector30.IN3
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => Selector29.IN3
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => Selector28.IN3
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => Selector27.IN3
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => Selector26.IN3
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => Selector25.IN3
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => Selector24.IN3
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => Selector23.IN3
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => Selector22.IN3
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => Selector21.IN3
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => Selector20.IN3
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => Selector19.IN3
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => Selector18.IN3
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => Selector17.IN3
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => Selector16.IN3
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
D_IN[31] => Selector15.IN3
D_IN[31] => arr.data_a[31].DATAIN
D_IN[31] => arr.DATAIN31
ENQ => Decoder0.IN1
ENQ => always2.IN0
FULL_N <= not_ring_full.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= D_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= D_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= D_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= D_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= D_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= D_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= D_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= D_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= D_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= D_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= D_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= D_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= D_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= D_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= D_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= D_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= D_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= D_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= D_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= D_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= D_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= D_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= D_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= D_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= D_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DEQ => Decoder0.IN2
DEQ => always2.IN1
DEQ => always2.IN1
EMPTY_N <= hasodata.DB_MAX_OUTPUT_PORT_TYPE
CLR => Decoder0.IN0
CLR => always2.IN1


|mkMFpgaTop|mkTop_fpga1:xfpga1|SizedFIFO:flitsr_port_out_0_f
CLK => arr.we_a.CLK
CLK => arr.waddr_a[5].CLK
CLK => arr.waddr_a[4].CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[31].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => D_OUT[0]~reg0.CLK
CLK => D_OUT[1]~reg0.CLK
CLK => D_OUT[2]~reg0.CLK
CLK => D_OUT[3]~reg0.CLK
CLK => D_OUT[4]~reg0.CLK
CLK => D_OUT[5]~reg0.CLK
CLK => D_OUT[6]~reg0.CLK
CLK => D_OUT[7]~reg0.CLK
CLK => D_OUT[8]~reg0.CLK
CLK => D_OUT[9]~reg0.CLK
CLK => D_OUT[10]~reg0.CLK
CLK => D_OUT[11]~reg0.CLK
CLK => D_OUT[12]~reg0.CLK
CLK => D_OUT[13]~reg0.CLK
CLK => D_OUT[14]~reg0.CLK
CLK => D_OUT[15]~reg0.CLK
CLK => D_OUT[16]~reg0.CLK
CLK => D_OUT[17]~reg0.CLK
CLK => D_OUT[18]~reg0.CLK
CLK => D_OUT[19]~reg0.CLK
CLK => D_OUT[20]~reg0.CLK
CLK => D_OUT[21]~reg0.CLK
CLK => D_OUT[22]~reg0.CLK
CLK => D_OUT[23]~reg0.CLK
CLK => D_OUT[24]~reg0.CLK
CLK => D_OUT[25]~reg0.CLK
CLK => D_OUT[26]~reg0.CLK
CLK => D_OUT[27]~reg0.CLK
CLK => D_OUT[28]~reg0.CLK
CLK => D_OUT[29]~reg0.CLK
CLK => D_OUT[30]~reg0.CLK
CLK => D_OUT[31]~reg0.CLK
CLK => hasodata.CLK
CLK => not_ring_full.CLK
CLK => ring_empty.CLK
CLK => tail[0].CLK
CLK => tail[1].CLK
CLK => tail[2].CLK
CLK => tail[3].CLK
CLK => tail[4].CLK
CLK => tail[5].CLK
CLK => head[0].CLK
CLK => head[1].CLK
CLK => head[2].CLK
CLK => head[3].CLK
CLK => head[4].CLK
CLK => head[5].CLK
CLK => arr.CLK0
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => ring_empty.OUTPUTSELECT
RST => not_ring_full.OUTPUTSELECT
RST => hasodata.OUTPUTSELECT
D_IN[0] => Selector46.IN3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => Selector45.IN3
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => Selector44.IN3
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => Selector43.IN3
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => Selector42.IN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => Selector41.IN3
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => Selector40.IN3
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => Selector39.IN3
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => Selector38.IN3
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => Selector37.IN3
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => Selector36.IN3
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => Selector35.IN3
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => Selector34.IN3
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => Selector33.IN3
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => Selector32.IN3
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => Selector31.IN3
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => Selector30.IN3
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => Selector29.IN3
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => Selector28.IN3
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => Selector27.IN3
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => Selector26.IN3
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => Selector25.IN3
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => Selector24.IN3
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => Selector23.IN3
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => Selector22.IN3
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => Selector21.IN3
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => Selector20.IN3
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => Selector19.IN3
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => Selector18.IN3
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => Selector17.IN3
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => Selector16.IN3
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
D_IN[31] => Selector15.IN3
D_IN[31] => arr.data_a[31].DATAIN
D_IN[31] => arr.DATAIN31
ENQ => Decoder0.IN1
ENQ => always2.IN0
FULL_N <= not_ring_full.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= D_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= D_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= D_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= D_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= D_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= D_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= D_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= D_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= D_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= D_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= D_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= D_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= D_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= D_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= D_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= D_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= D_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= D_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= D_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= D_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= D_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= D_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= D_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= D_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= D_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DEQ => Decoder0.IN2
DEQ => always2.IN1
DEQ => always2.IN1
EMPTY_N <= hasodata.DB_MAX_OUTPUT_PORT_TYPE
CLR => Decoder0.IN0
CLR => always2.IN1


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc
CLK => CLK.IN36
RST_N => RST_N.IN36
send_ports_0_putFlit_flit_in[0] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_0_putFlit_flit_in[1] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_0_putFlit_flit_in[2] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_0_putFlit_flit_in[3] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_0_putFlit_flit_in[4] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_0_putFlit_flit_in[5] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_0_putFlit_flit_in[6] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_0_putFlit_flit_in[7] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_0_putFlit_flit_in[8] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_0_putFlit_flit_in[9] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_0_putFlit_flit_in[10] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_0_putFlit_flit_in[11] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_0_putFlit_flit_in[12] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_0_putFlit_flit_in[13] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_0_putFlit_flit_in[14] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_0_putFlit_flit_in[15] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_0_putFlit_flit_in[16] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_0_putFlit_flit_in[17] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_0_putFlit_flit_in[18] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_0_putFlit_flit_in[19] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_0_putFlit_flit_in[20] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_0_putFlit_flit_in[21] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_0_putFlit_flit_in[22] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_0_putFlit_flit_in[23] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_0_putFlit_flit_in[24] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_0_putFlit_flit_in[25] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_0_putFlit_flit_in[26] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_0_putFlit_flit_in[27] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_0_putFlit_flit_in[28] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_0_putFlit_flit_in[29] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_0_putFlit_flit_in[30] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_0_putFlit_flit_in[31] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_0_putFlit => net_routers_router_core$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_0_getNonFullVCs => net_routers_router_core$EN_in_ports_0_getNonFullVCs.IN1
send_ports_0_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core.in_ports_0_getNonFullVCs
send_ports_0_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core.in_ports_0_getNonFullVCs
send_ports_1_putFlit_flit_in[0] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_1_putFlit_flit_in[1] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_1_putFlit_flit_in[2] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_1_putFlit_flit_in[3] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_1_putFlit_flit_in[4] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_1_putFlit_flit_in[5] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_1_putFlit_flit_in[6] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_1_putFlit_flit_in[7] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_1_putFlit_flit_in[8] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_1_putFlit_flit_in[9] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_1_putFlit_flit_in[10] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_1_putFlit_flit_in[11] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_1_putFlit_flit_in[12] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_1_putFlit_flit_in[13] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_1_putFlit_flit_in[14] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_1_putFlit_flit_in[15] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_1_putFlit_flit_in[16] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_1_putFlit_flit_in[17] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_1_putFlit_flit_in[18] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_1_putFlit_flit_in[19] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_1_putFlit_flit_in[20] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_1_putFlit_flit_in[21] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_1_putFlit_flit_in[22] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_1_putFlit_flit_in[23] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_1_putFlit_flit_in[24] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_1_putFlit_flit_in[25] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_1_putFlit_flit_in[26] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_1_putFlit_flit_in[27] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_1_putFlit_flit_in[28] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_1_putFlit_flit_in[29] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_1_putFlit_flit_in[30] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_1_putFlit_flit_in[31] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_1_putFlit => net_routers_router_core_1$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_1_getNonFullVCs => net_routers_router_core_1$EN_in_ports_0_getNonFullVCs.IN1
send_ports_1_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_1.in_ports_0_getNonFullVCs
send_ports_1_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_1.in_ports_0_getNonFullVCs
send_ports_2_putFlit_flit_in[0] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_2_putFlit_flit_in[1] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_2_putFlit_flit_in[2] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_2_putFlit_flit_in[3] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_2_putFlit_flit_in[4] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_2_putFlit_flit_in[5] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_2_putFlit_flit_in[6] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_2_putFlit_flit_in[7] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_2_putFlit_flit_in[8] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_2_putFlit_flit_in[9] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_2_putFlit_flit_in[10] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_2_putFlit_flit_in[11] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_2_putFlit_flit_in[12] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_2_putFlit_flit_in[13] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_2_putFlit_flit_in[14] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_2_putFlit_flit_in[15] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_2_putFlit_flit_in[16] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_2_putFlit_flit_in[17] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_2_putFlit_flit_in[18] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_2_putFlit_flit_in[19] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_2_putFlit_flit_in[20] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_2_putFlit_flit_in[21] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_2_putFlit_flit_in[22] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_2_putFlit_flit_in[23] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_2_putFlit_flit_in[24] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_2_putFlit_flit_in[25] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_2_putFlit_flit_in[26] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_2_putFlit_flit_in[27] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_2_putFlit_flit_in[28] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_2_putFlit_flit_in[29] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_2_putFlit_flit_in[30] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_2_putFlit_flit_in[31] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_2_putFlit => net_routers_router_core_2$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_2_getNonFullVCs => net_routers_router_core_2$EN_in_ports_0_getNonFullVCs.IN1
send_ports_2_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_2.in_ports_0_getNonFullVCs
send_ports_2_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_2.in_ports_0_getNonFullVCs
send_ports_3_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_3_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_3_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_3_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_3_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_3_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_3_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_3_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_3_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_3_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_3_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_3_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_3_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_3_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_3_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_3_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_3_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_3_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_3_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_3_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_3_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_3_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_3_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_3_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_3_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_3_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_3_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_3_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_3_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_3_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_3_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_3_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_3_putFlit => net_routers_router_core_3$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_3_getNonFullVCs => net_routers_router_core_3$EN_in_ports_0_getNonFullVCs.IN1
send_ports_3_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_0_getNonFullVCs
send_ports_3_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_0_getNonFullVCs
send_ports_4_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[3].IN1
send_ports_4_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[4].IN1
send_ports_4_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[5].IN1
send_ports_4_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[6].IN1
send_ports_4_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[7].IN1
send_ports_4_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[8].IN1
send_ports_4_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[9].IN1
send_ports_4_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[10].IN1
send_ports_4_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[11].IN1
send_ports_4_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[12].IN1
send_ports_4_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[13].IN1
send_ports_4_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[14].IN1
send_ports_4_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[15].IN1
send_ports_4_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[16].IN1
send_ports_4_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[17].IN1
send_ports_4_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[18].IN1
send_ports_4_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[19].IN1
send_ports_4_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[20].IN1
send_ports_4_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[21].IN1
send_ports_4_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[22].IN1
send_ports_4_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[23].IN1
send_ports_4_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[24].IN1
send_ports_4_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[25].IN1
send_ports_4_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[26].IN1
send_ports_4_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[27].IN1
send_ports_4_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[28].IN1
send_ports_4_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[29].IN2
send_ports_4_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[30].IN2
send_ports_4_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[31].IN2
send_ports_4_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[32].IN2
send_ports_4_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[33].IN1
send_ports_4_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[34].IN1
EN_send_ports_4_putFlit => net_routers_router_core_3$EN_in_ports_3_putRoutedFlit.IN1
EN_send_ports_4_getNonFullVCs => net_routers_router_core_3$EN_in_ports_3_getNonFullVCs.IN1
send_ports_4_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_3_getNonFullVCs
send_ports_4_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_3_getNonFullVCs
send_ports_5_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[3].IN1
send_ports_5_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[4].IN1
send_ports_5_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[5].IN1
send_ports_5_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[6].IN1
send_ports_5_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[7].IN1
send_ports_5_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[8].IN1
send_ports_5_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[9].IN1
send_ports_5_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[10].IN1
send_ports_5_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[11].IN1
send_ports_5_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[12].IN1
send_ports_5_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[13].IN1
send_ports_5_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[14].IN1
send_ports_5_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[15].IN1
send_ports_5_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[16].IN1
send_ports_5_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[17].IN1
send_ports_5_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[18].IN1
send_ports_5_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[19].IN1
send_ports_5_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[20].IN1
send_ports_5_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[21].IN1
send_ports_5_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[22].IN1
send_ports_5_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[23].IN1
send_ports_5_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[24].IN1
send_ports_5_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[25].IN1
send_ports_5_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[26].IN1
send_ports_5_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[27].IN1
send_ports_5_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[28].IN1
send_ports_5_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[29].IN2
send_ports_5_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[30].IN2
send_ports_5_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[31].IN2
send_ports_5_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[32].IN2
send_ports_5_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[33].IN1
send_ports_5_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[34].IN1
EN_send_ports_5_putFlit => net_routers_router_core_3$EN_in_ports_4_putRoutedFlit.IN1
EN_send_ports_5_getNonFullVCs => net_routers_router_core_3$EN_in_ports_4_getNonFullVCs.IN1
send_ports_5_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_4_getNonFullVCs
send_ports_5_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_4_getNonFullVCs
send_ports_6_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[3].IN1
send_ports_6_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[4].IN1
send_ports_6_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[5].IN1
send_ports_6_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[6].IN1
send_ports_6_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[7].IN1
send_ports_6_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[8].IN1
send_ports_6_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[9].IN1
send_ports_6_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[10].IN1
send_ports_6_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[11].IN1
send_ports_6_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[12].IN1
send_ports_6_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[13].IN1
send_ports_6_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[14].IN1
send_ports_6_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[15].IN1
send_ports_6_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[16].IN1
send_ports_6_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[17].IN1
send_ports_6_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[18].IN1
send_ports_6_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[19].IN1
send_ports_6_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[20].IN1
send_ports_6_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[21].IN1
send_ports_6_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[22].IN1
send_ports_6_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[23].IN1
send_ports_6_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[24].IN1
send_ports_6_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[25].IN1
send_ports_6_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[26].IN1
send_ports_6_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[27].IN1
send_ports_6_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[28].IN1
send_ports_6_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[29].IN2
send_ports_6_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[30].IN2
send_ports_6_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[31].IN2
send_ports_6_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[32].IN2
send_ports_6_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[33].IN1
send_ports_6_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[34].IN1
EN_send_ports_6_putFlit => net_routers_router_core_3$EN_in_ports_5_putRoutedFlit.IN1
EN_send_ports_6_getNonFullVCs => net_routers_router_core_3$EN_in_ports_5_getNonFullVCs.IN1
send_ports_6_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_5_getNonFullVCs
send_ports_6_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_5_getNonFullVCs
send_ports_7_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[3].IN1
send_ports_7_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[4].IN1
send_ports_7_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[5].IN1
send_ports_7_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[6].IN1
send_ports_7_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[7].IN1
send_ports_7_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[8].IN1
send_ports_7_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[9].IN1
send_ports_7_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[10].IN1
send_ports_7_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[11].IN1
send_ports_7_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[12].IN1
send_ports_7_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[13].IN1
send_ports_7_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[14].IN1
send_ports_7_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[15].IN1
send_ports_7_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[16].IN1
send_ports_7_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[17].IN1
send_ports_7_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[18].IN1
send_ports_7_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[19].IN1
send_ports_7_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[20].IN1
send_ports_7_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[21].IN1
send_ports_7_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[22].IN1
send_ports_7_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[23].IN1
send_ports_7_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[24].IN1
send_ports_7_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[25].IN1
send_ports_7_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[26].IN1
send_ports_7_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[27].IN1
send_ports_7_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[28].IN1
send_ports_7_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[29].IN2
send_ports_7_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[30].IN2
send_ports_7_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[31].IN2
send_ports_7_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[32].IN2
send_ports_7_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[33].IN1
send_ports_7_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[34].IN1
EN_send_ports_7_putFlit => net_routers_router_core_3$EN_in_ports_6_putRoutedFlit.IN1
EN_send_ports_7_getNonFullVCs => net_routers_router_core_3$EN_in_ports_6_getNonFullVCs.IN1
send_ports_7_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_6_getNonFullVCs
send_ports_7_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_6_getNonFullVCs
send_ports_8_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[3].IN1
send_ports_8_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[4].IN1
send_ports_8_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[5].IN1
send_ports_8_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[6].IN1
send_ports_8_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[7].IN1
send_ports_8_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[8].IN1
send_ports_8_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[9].IN1
send_ports_8_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[10].IN1
send_ports_8_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[11].IN1
send_ports_8_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[12].IN1
send_ports_8_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[13].IN1
send_ports_8_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[14].IN1
send_ports_8_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[15].IN1
send_ports_8_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[16].IN1
send_ports_8_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[17].IN1
send_ports_8_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[18].IN1
send_ports_8_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[19].IN1
send_ports_8_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[20].IN1
send_ports_8_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[21].IN1
send_ports_8_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[22].IN1
send_ports_8_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[23].IN1
send_ports_8_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[24].IN1
send_ports_8_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[25].IN1
send_ports_8_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[26].IN1
send_ports_8_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[27].IN1
send_ports_8_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[28].IN1
send_ports_8_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[29].IN2
send_ports_8_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[30].IN2
send_ports_8_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[31].IN2
send_ports_8_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[32].IN2
send_ports_8_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[33].IN1
send_ports_8_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[34].IN1
EN_send_ports_8_putFlit => net_routers_router_core_3$EN_in_ports_7_putRoutedFlit.IN1
EN_send_ports_8_getNonFullVCs => net_routers_router_core_3$EN_in_ports_7_getNonFullVCs.IN1
send_ports_8_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_7_getNonFullVCs
send_ports_8_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_7_getNonFullVCs
EN_recv_ports_0_getFlit => net_routers_router_core$EN_out_ports_0_getFlit.IN1
recv_ports_0_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_putNonFullVCs_nonFullVCs[0] => net_routers_router_core$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_0_putNonFullVCs_nonFullVCs[1] => net_routers_router_core$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_0_putNonFullVCs => net_routers_router_core$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_1_getFlit => net_routers_router_core_1$EN_out_ports_0_getFlit.IN1
recv_ports_1_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_1$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_1_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_1$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_1_putNonFullVCs => net_routers_router_core_1$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_2_getFlit => net_routers_router_core_2$EN_out_ports_0_getFlit.IN1
recv_ports_2_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_2$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_2_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_2$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_2_putNonFullVCs => net_routers_router_core_2$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_3_getFlit => net_routers_router_core_3$EN_out_ports_0_getFlit.IN1
recv_ports_3_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_3_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_3_putNonFullVCs => net_routers_router_core_3$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_4_getFlit => net_routers_router_core_3$EN_out_ports_3_getFlit.IN1
recv_ports_4_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_3_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_4_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_3_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_4_putNonFullVCs => net_routers_router_core_3$EN_out_ports_3_putNonFullVCs.IN1
EN_recv_ports_5_getFlit => net_routers_router_core_3$EN_out_ports_4_getFlit.IN1
recv_ports_5_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_4_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_5_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_4_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_5_putNonFullVCs => net_routers_router_core_3$EN_out_ports_4_putNonFullVCs.IN1
EN_recv_ports_6_getFlit => net_routers_router_core_3$EN_out_ports_5_getFlit.IN1
recv_ports_6_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_5_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_6_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_5_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_6_putNonFullVCs => net_routers_router_core_3$EN_out_ports_5_putNonFullVCs.IN1
EN_recv_ports_7_getFlit => net_routers_router_core_3$EN_out_ports_6_getFlit.IN1
recv_ports_7_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_6_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_7_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_6_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_7_putNonFullVCs => net_routers_router_core_3$EN_out_ports_6_putNonFullVCs.IN1
EN_recv_ports_8_getFlit => net_routers_router_core_3$EN_out_ports_7_getFlit.IN1
recv_ports_8_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_7_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_8_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_7_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_8_putNonFullVCs => net_routers_router_core_3$EN_out_ports_7_putNonFullVCs.IN1
recv_ports_info_0_getRecvPortID[0] <= <GND>
recv_ports_info_0_getRecvPortID[1] <= <GND>
recv_ports_info_0_getRecvPortID[2] <= <GND>
recv_ports_info_0_getRecvPortID[3] <= <GND>
recv_ports_info_1_getRecvPortID[0] <= <VCC>
recv_ports_info_1_getRecvPortID[1] <= <GND>
recv_ports_info_1_getRecvPortID[2] <= <GND>
recv_ports_info_1_getRecvPortID[3] <= <GND>
recv_ports_info_2_getRecvPortID[0] <= <GND>
recv_ports_info_2_getRecvPortID[1] <= <VCC>
recv_ports_info_2_getRecvPortID[2] <= <GND>
recv_ports_info_2_getRecvPortID[3] <= <GND>
recv_ports_info_3_getRecvPortID[0] <= <VCC>
recv_ports_info_3_getRecvPortID[1] <= <VCC>
recv_ports_info_3_getRecvPortID[2] <= <GND>
recv_ports_info_3_getRecvPortID[3] <= <GND>
recv_ports_info_4_getRecvPortID[0] <= <GND>
recv_ports_info_4_getRecvPortID[1] <= <GND>
recv_ports_info_4_getRecvPortID[2] <= <VCC>
recv_ports_info_4_getRecvPortID[3] <= <GND>
recv_ports_info_5_getRecvPortID[0] <= <VCC>
recv_ports_info_5_getRecvPortID[1] <= <GND>
recv_ports_info_5_getRecvPortID[2] <= <VCC>
recv_ports_info_5_getRecvPortID[3] <= <GND>
recv_ports_info_6_getRecvPortID[0] <= <GND>
recv_ports_info_6_getRecvPortID[1] <= <VCC>
recv_ports_info_6_getRecvPortID[2] <= <VCC>
recv_ports_info_6_getRecvPortID[3] <= <GND>
recv_ports_info_7_getRecvPortID[0] <= <VCC>
recv_ports_info_7_getRecvPortID[1] <= <VCC>
recv_ports_info_7_getRecvPortID[2] <= <VCC>
recv_ports_info_7_getRecvPortID[3] <= <GND>
recv_ports_info_8_getRecvPortID[0] <= <GND>
recv_ports_info_8_getRecvPortID[1] <= <GND>
recv_ports_info_8_getRecvPortID[2] <= <GND>
recv_ports_info_8_getRecvPortID[3] <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0
CLK => CLK.IN1
RST_N => RST_N.IN1
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1
CLK => CLK.IN14
RST_N => RST_N.IN14
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data1_reg[34].CLK
CLK => data1_reg[35].CLK
CLK => data1_reg[36].CLK
CLK => data1_reg[37].CLK
CLK => data1_reg[38].CLK
CLK => data1_reg[39].CLK
CLK => data1_reg[40].CLK
CLK => data1_reg[41].CLK
CLK => data1_reg[42].CLK
CLK => data1_reg[43].CLK
CLK => data1_reg[44].CLK
CLK => data1_reg[45].CLK
CLK => data1_reg[46].CLK
CLK => data1_reg[47].CLK
CLK => data1_reg[48].CLK
CLK => data1_reg[49].CLK
CLK => data1_reg[50].CLK
CLK => data1_reg[51].CLK
CLK => data1_reg[52].CLK
CLK => data1_reg[53].CLK
CLK => data1_reg[54].CLK
CLK => data1_reg[55].CLK
CLK => data1_reg[56].CLK
CLK => data1_reg[57].CLK
CLK => data1_reg[58].CLK
CLK => data1_reg[59].CLK
CLK => data1_reg[60].CLK
CLK => data1_reg[61].CLK
CLK => data1_reg[62].CLK
CLK => data1_reg[63].CLK
CLK => data1_reg[64].CLK
CLK => data1_reg[65].CLK
CLK => data1_reg[66].CLK
CLK => data1_reg[67].CLK
CLK => data1_reg[68].CLK
CLK => data1_reg[69].CLK
CLK => data1_reg[70].CLK
CLK => data1_reg[71].CLK
CLK => data1_reg[72].CLK
CLK => data1_reg[73].CLK
CLK => data1_reg[74].CLK
CLK => data1_reg[75].CLK
CLK => data1_reg[76].CLK
CLK => data1_reg[77].CLK
CLK => data1_reg[78].CLK
CLK => data1_reg[79].CLK
CLK => data1_reg[80].CLK
CLK => data1_reg[81].CLK
CLK => data1_reg[82].CLK
CLK => data1_reg[83].CLK
CLK => data1_reg[84].CLK
CLK => data1_reg[85].CLK
CLK => data1_reg[86].CLK
CLK => data1_reg[87].CLK
CLK => data1_reg[88].CLK
CLK => data1_reg[89].CLK
CLK => data1_reg[90].CLK
CLK => data1_reg[91].CLK
CLK => data1_reg[92].CLK
CLK => data1_reg[93].CLK
CLK => data1_reg[94].CLK
CLK => data1_reg[95].CLK
CLK => data1_reg[96].CLK
CLK => data1_reg[97].CLK
CLK => data1_reg[98].CLK
CLK => data1_reg[99].CLK
CLK => data1_reg[100].CLK
CLK => data1_reg[101].CLK
CLK => data1_reg[102].CLK
CLK => data1_reg[103].CLK
CLK => data1_reg[104].CLK
CLK => data1_reg[105].CLK
CLK => data1_reg[106].CLK
CLK => data1_reg[107].CLK
CLK => data1_reg[108].CLK
CLK => data1_reg[109].CLK
CLK => data1_reg[110].CLK
CLK => data1_reg[111].CLK
CLK => data1_reg[112].CLK
CLK => data1_reg[113].CLK
CLK => data1_reg[114].CLK
CLK => data1_reg[115].CLK
CLK => data1_reg[116].CLK
CLK => data1_reg[117].CLK
CLK => data1_reg[118].CLK
CLK => data1_reg[119].CLK
CLK => data1_reg[120].CLK
CLK => data1_reg[121].CLK
CLK => data1_reg[122].CLK
CLK => data1_reg[123].CLK
CLK => data1_reg[124].CLK
CLK => data1_reg[125].CLK
CLK => data1_reg[126].CLK
CLK => data1_reg[127].CLK
CLK => data1_reg[128].CLK
CLK => data1_reg[129].CLK
CLK => data1_reg[130].CLK
CLK => data1_reg[131].CLK
CLK => data1_reg[132].CLK
CLK => data1_reg[133].CLK
CLK => data1_reg[134].CLK
CLK => data1_reg[135].CLK
CLK => data1_reg[136].CLK
CLK => data1_reg[137].CLK
CLK => data1_reg[138].CLK
CLK => data1_reg[139].CLK
CLK => data1_reg[140].CLK
CLK => data1_reg[141].CLK
CLK => data1_reg[142].CLK
CLK => data1_reg[143].CLK
CLK => data1_reg[144].CLK
CLK => data1_reg[145].CLK
CLK => data1_reg[146].CLK
CLK => data1_reg[147].CLK
CLK => data1_reg[148].CLK
CLK => data1_reg[149].CLK
CLK => data1_reg[150].CLK
CLK => data1_reg[151].CLK
CLK => data1_reg[152].CLK
CLK => data1_reg[153].CLK
CLK => data1_reg[154].CLK
CLK => data1_reg[155].CLK
CLK => data1_reg[156].CLK
CLK => data1_reg[157].CLK
CLK => data1_reg[158].CLK
CLK => data1_reg[159].CLK
CLK => data1_reg[160].CLK
CLK => data1_reg[161].CLK
CLK => data1_reg[162].CLK
CLK => data1_reg[163].CLK
CLK => data1_reg[164].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => data0_reg[34].CLK
CLK => data0_reg[35].CLK
CLK => data0_reg[36].CLK
CLK => data0_reg[37].CLK
CLK => data0_reg[38].CLK
CLK => data0_reg[39].CLK
CLK => data0_reg[40].CLK
CLK => data0_reg[41].CLK
CLK => data0_reg[42].CLK
CLK => data0_reg[43].CLK
CLK => data0_reg[44].CLK
CLK => data0_reg[45].CLK
CLK => data0_reg[46].CLK
CLK => data0_reg[47].CLK
CLK => data0_reg[48].CLK
CLK => data0_reg[49].CLK
CLK => data0_reg[50].CLK
CLK => data0_reg[51].CLK
CLK => data0_reg[52].CLK
CLK => data0_reg[53].CLK
CLK => data0_reg[54].CLK
CLK => data0_reg[55].CLK
CLK => data0_reg[56].CLK
CLK => data0_reg[57].CLK
CLK => data0_reg[58].CLK
CLK => data0_reg[59].CLK
CLK => data0_reg[60].CLK
CLK => data0_reg[61].CLK
CLK => data0_reg[62].CLK
CLK => data0_reg[63].CLK
CLK => data0_reg[64].CLK
CLK => data0_reg[65].CLK
CLK => data0_reg[66].CLK
CLK => data0_reg[67].CLK
CLK => data0_reg[68].CLK
CLK => data0_reg[69].CLK
CLK => data0_reg[70].CLK
CLK => data0_reg[71].CLK
CLK => data0_reg[72].CLK
CLK => data0_reg[73].CLK
CLK => data0_reg[74].CLK
CLK => data0_reg[75].CLK
CLK => data0_reg[76].CLK
CLK => data0_reg[77].CLK
CLK => data0_reg[78].CLK
CLK => data0_reg[79].CLK
CLK => data0_reg[80].CLK
CLK => data0_reg[81].CLK
CLK => data0_reg[82].CLK
CLK => data0_reg[83].CLK
CLK => data0_reg[84].CLK
CLK => data0_reg[85].CLK
CLK => data0_reg[86].CLK
CLK => data0_reg[87].CLK
CLK => data0_reg[88].CLK
CLK => data0_reg[89].CLK
CLK => data0_reg[90].CLK
CLK => data0_reg[91].CLK
CLK => data0_reg[92].CLK
CLK => data0_reg[93].CLK
CLK => data0_reg[94].CLK
CLK => data0_reg[95].CLK
CLK => data0_reg[96].CLK
CLK => data0_reg[97].CLK
CLK => data0_reg[98].CLK
CLK => data0_reg[99].CLK
CLK => data0_reg[100].CLK
CLK => data0_reg[101].CLK
CLK => data0_reg[102].CLK
CLK => data0_reg[103].CLK
CLK => data0_reg[104].CLK
CLK => data0_reg[105].CLK
CLK => data0_reg[106].CLK
CLK => data0_reg[107].CLK
CLK => data0_reg[108].CLK
CLK => data0_reg[109].CLK
CLK => data0_reg[110].CLK
CLK => data0_reg[111].CLK
CLK => data0_reg[112].CLK
CLK => data0_reg[113].CLK
CLK => data0_reg[114].CLK
CLK => data0_reg[115].CLK
CLK => data0_reg[116].CLK
CLK => data0_reg[117].CLK
CLK => data0_reg[118].CLK
CLK => data0_reg[119].CLK
CLK => data0_reg[120].CLK
CLK => data0_reg[121].CLK
CLK => data0_reg[122].CLK
CLK => data0_reg[123].CLK
CLK => data0_reg[124].CLK
CLK => data0_reg[125].CLK
CLK => data0_reg[126].CLK
CLK => data0_reg[127].CLK
CLK => data0_reg[128].CLK
CLK => data0_reg[129].CLK
CLK => data0_reg[130].CLK
CLK => data0_reg[131].CLK
CLK => data0_reg[132].CLK
CLK => data0_reg[133].CLK
CLK => data0_reg[134].CLK
CLK => data0_reg[135].CLK
CLK => data0_reg[136].CLK
CLK => data0_reg[137].CLK
CLK => data0_reg[138].CLK
CLK => data0_reg[139].CLK
CLK => data0_reg[140].CLK
CLK => data0_reg[141].CLK
CLK => data0_reg[142].CLK
CLK => data0_reg[143].CLK
CLK => data0_reg[144].CLK
CLK => data0_reg[145].CLK
CLK => data0_reg[146].CLK
CLK => data0_reg[147].CLK
CLK => data0_reg[148].CLK
CLK => data0_reg[149].CLK
CLK => data0_reg[150].CLK
CLK => data0_reg[151].CLK
CLK => data0_reg[152].CLK
CLK => data0_reg[153].CLK
CLK => data0_reg[154].CLK
CLK => data0_reg[155].CLK
CLK => data0_reg[156].CLK
CLK => data0_reg[157].CLK
CLK => data0_reg[158].CLK
CLK => data0_reg[159].CLK
CLK => data0_reg[160].CLK
CLK => data0_reg[161].CLK
CLK => data0_reg[162].CLK
CLK => data0_reg[163].CLK
CLK => data0_reg[164].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
D_IN[34] => data0_reg.IN1
D_IN[34] => data1_reg[34].DATAIN
D_IN[35] => data0_reg.IN1
D_IN[35] => data1_reg[35].DATAIN
D_IN[36] => data0_reg.IN1
D_IN[36] => data1_reg[36].DATAIN
D_IN[37] => data0_reg.IN1
D_IN[37] => data1_reg[37].DATAIN
D_IN[38] => data0_reg.IN1
D_IN[38] => data1_reg[38].DATAIN
D_IN[39] => data0_reg.IN1
D_IN[39] => data1_reg[39].DATAIN
D_IN[40] => data0_reg.IN1
D_IN[40] => data1_reg[40].DATAIN
D_IN[41] => data0_reg.IN1
D_IN[41] => data1_reg[41].DATAIN
D_IN[42] => data0_reg.IN1
D_IN[42] => data1_reg[42].DATAIN
D_IN[43] => data0_reg.IN1
D_IN[43] => data1_reg[43].DATAIN
D_IN[44] => data0_reg.IN1
D_IN[44] => data1_reg[44].DATAIN
D_IN[45] => data0_reg.IN1
D_IN[45] => data1_reg[45].DATAIN
D_IN[46] => data0_reg.IN1
D_IN[46] => data1_reg[46].DATAIN
D_IN[47] => data0_reg.IN1
D_IN[47] => data1_reg[47].DATAIN
D_IN[48] => data0_reg.IN1
D_IN[48] => data1_reg[48].DATAIN
D_IN[49] => data0_reg.IN1
D_IN[49] => data1_reg[49].DATAIN
D_IN[50] => data0_reg.IN1
D_IN[50] => data1_reg[50].DATAIN
D_IN[51] => data0_reg.IN1
D_IN[51] => data1_reg[51].DATAIN
D_IN[52] => data0_reg.IN1
D_IN[52] => data1_reg[52].DATAIN
D_IN[53] => data0_reg.IN1
D_IN[53] => data1_reg[53].DATAIN
D_IN[54] => data0_reg.IN1
D_IN[54] => data1_reg[54].DATAIN
D_IN[55] => data0_reg.IN1
D_IN[55] => data1_reg[55].DATAIN
D_IN[56] => data0_reg.IN1
D_IN[56] => data1_reg[56].DATAIN
D_IN[57] => data0_reg.IN1
D_IN[57] => data1_reg[57].DATAIN
D_IN[58] => data0_reg.IN1
D_IN[58] => data1_reg[58].DATAIN
D_IN[59] => data0_reg.IN1
D_IN[59] => data1_reg[59].DATAIN
D_IN[60] => data0_reg.IN1
D_IN[60] => data1_reg[60].DATAIN
D_IN[61] => data0_reg.IN1
D_IN[61] => data1_reg[61].DATAIN
D_IN[62] => data0_reg.IN1
D_IN[62] => data1_reg[62].DATAIN
D_IN[63] => data0_reg.IN1
D_IN[63] => data1_reg[63].DATAIN
D_IN[64] => data0_reg.IN1
D_IN[64] => data1_reg[64].DATAIN
D_IN[65] => data0_reg.IN1
D_IN[65] => data1_reg[65].DATAIN
D_IN[66] => data0_reg.IN1
D_IN[66] => data1_reg[66].DATAIN
D_IN[67] => data0_reg.IN1
D_IN[67] => data1_reg[67].DATAIN
D_IN[68] => data0_reg.IN1
D_IN[68] => data1_reg[68].DATAIN
D_IN[69] => data0_reg.IN1
D_IN[69] => data1_reg[69].DATAIN
D_IN[70] => data0_reg.IN1
D_IN[70] => data1_reg[70].DATAIN
D_IN[71] => data0_reg.IN1
D_IN[71] => data1_reg[71].DATAIN
D_IN[72] => data0_reg.IN1
D_IN[72] => data1_reg[72].DATAIN
D_IN[73] => data0_reg.IN1
D_IN[73] => data1_reg[73].DATAIN
D_IN[74] => data0_reg.IN1
D_IN[74] => data1_reg[74].DATAIN
D_IN[75] => data0_reg.IN1
D_IN[75] => data1_reg[75].DATAIN
D_IN[76] => data0_reg.IN1
D_IN[76] => data1_reg[76].DATAIN
D_IN[77] => data0_reg.IN1
D_IN[77] => data1_reg[77].DATAIN
D_IN[78] => data0_reg.IN1
D_IN[78] => data1_reg[78].DATAIN
D_IN[79] => data0_reg.IN1
D_IN[79] => data1_reg[79].DATAIN
D_IN[80] => data0_reg.IN1
D_IN[80] => data1_reg[80].DATAIN
D_IN[81] => data0_reg.IN1
D_IN[81] => data1_reg[81].DATAIN
D_IN[82] => data0_reg.IN1
D_IN[82] => data1_reg[82].DATAIN
D_IN[83] => data0_reg.IN1
D_IN[83] => data1_reg[83].DATAIN
D_IN[84] => data0_reg.IN1
D_IN[84] => data1_reg[84].DATAIN
D_IN[85] => data0_reg.IN1
D_IN[85] => data1_reg[85].DATAIN
D_IN[86] => data0_reg.IN1
D_IN[86] => data1_reg[86].DATAIN
D_IN[87] => data0_reg.IN1
D_IN[87] => data1_reg[87].DATAIN
D_IN[88] => data0_reg.IN1
D_IN[88] => data1_reg[88].DATAIN
D_IN[89] => data0_reg.IN1
D_IN[89] => data1_reg[89].DATAIN
D_IN[90] => data0_reg.IN1
D_IN[90] => data1_reg[90].DATAIN
D_IN[91] => data0_reg.IN1
D_IN[91] => data1_reg[91].DATAIN
D_IN[92] => data0_reg.IN1
D_IN[92] => data1_reg[92].DATAIN
D_IN[93] => data0_reg.IN1
D_IN[93] => data1_reg[93].DATAIN
D_IN[94] => data0_reg.IN1
D_IN[94] => data1_reg[94].DATAIN
D_IN[95] => data0_reg.IN1
D_IN[95] => data1_reg[95].DATAIN
D_IN[96] => data0_reg.IN1
D_IN[96] => data1_reg[96].DATAIN
D_IN[97] => data0_reg.IN1
D_IN[97] => data1_reg[97].DATAIN
D_IN[98] => data0_reg.IN1
D_IN[98] => data1_reg[98].DATAIN
D_IN[99] => data0_reg.IN1
D_IN[99] => data1_reg[99].DATAIN
D_IN[100] => data0_reg.IN1
D_IN[100] => data1_reg[100].DATAIN
D_IN[101] => data0_reg.IN1
D_IN[101] => data1_reg[101].DATAIN
D_IN[102] => data0_reg.IN1
D_IN[102] => data1_reg[102].DATAIN
D_IN[103] => data0_reg.IN1
D_IN[103] => data1_reg[103].DATAIN
D_IN[104] => data0_reg.IN1
D_IN[104] => data1_reg[104].DATAIN
D_IN[105] => data0_reg.IN1
D_IN[105] => data1_reg[105].DATAIN
D_IN[106] => data0_reg.IN1
D_IN[106] => data1_reg[106].DATAIN
D_IN[107] => data0_reg.IN1
D_IN[107] => data1_reg[107].DATAIN
D_IN[108] => data0_reg.IN1
D_IN[108] => data1_reg[108].DATAIN
D_IN[109] => data0_reg.IN1
D_IN[109] => data1_reg[109].DATAIN
D_IN[110] => data0_reg.IN1
D_IN[110] => data1_reg[110].DATAIN
D_IN[111] => data0_reg.IN1
D_IN[111] => data1_reg[111].DATAIN
D_IN[112] => data0_reg.IN1
D_IN[112] => data1_reg[112].DATAIN
D_IN[113] => data0_reg.IN1
D_IN[113] => data1_reg[113].DATAIN
D_IN[114] => data0_reg.IN1
D_IN[114] => data1_reg[114].DATAIN
D_IN[115] => data0_reg.IN1
D_IN[115] => data1_reg[115].DATAIN
D_IN[116] => data0_reg.IN1
D_IN[116] => data1_reg[116].DATAIN
D_IN[117] => data0_reg.IN1
D_IN[117] => data1_reg[117].DATAIN
D_IN[118] => data0_reg.IN1
D_IN[118] => data1_reg[118].DATAIN
D_IN[119] => data0_reg.IN1
D_IN[119] => data1_reg[119].DATAIN
D_IN[120] => data0_reg.IN1
D_IN[120] => data1_reg[120].DATAIN
D_IN[121] => data0_reg.IN1
D_IN[121] => data1_reg[121].DATAIN
D_IN[122] => data0_reg.IN1
D_IN[122] => data1_reg[122].DATAIN
D_IN[123] => data0_reg.IN1
D_IN[123] => data1_reg[123].DATAIN
D_IN[124] => data0_reg.IN1
D_IN[124] => data1_reg[124].DATAIN
D_IN[125] => data0_reg.IN1
D_IN[125] => data1_reg[125].DATAIN
D_IN[126] => data0_reg.IN1
D_IN[126] => data1_reg[126].DATAIN
D_IN[127] => data0_reg.IN1
D_IN[127] => data1_reg[127].DATAIN
D_IN[128] => data0_reg.IN1
D_IN[128] => data1_reg[128].DATAIN
D_IN[129] => data0_reg.IN1
D_IN[129] => data1_reg[129].DATAIN
D_IN[130] => data0_reg.IN1
D_IN[130] => data1_reg[130].DATAIN
D_IN[131] => data0_reg.IN1
D_IN[131] => data1_reg[131].DATAIN
D_IN[132] => data0_reg.IN1
D_IN[132] => data1_reg[132].DATAIN
D_IN[133] => data0_reg.IN1
D_IN[133] => data1_reg[133].DATAIN
D_IN[134] => data0_reg.IN1
D_IN[134] => data1_reg[134].DATAIN
D_IN[135] => data0_reg.IN1
D_IN[135] => data1_reg[135].DATAIN
D_IN[136] => data0_reg.IN1
D_IN[136] => data1_reg[136].DATAIN
D_IN[137] => data0_reg.IN1
D_IN[137] => data1_reg[137].DATAIN
D_IN[138] => data0_reg.IN1
D_IN[138] => data1_reg[138].DATAIN
D_IN[139] => data0_reg.IN1
D_IN[139] => data1_reg[139].DATAIN
D_IN[140] => data0_reg.IN1
D_IN[140] => data1_reg[140].DATAIN
D_IN[141] => data0_reg.IN1
D_IN[141] => data1_reg[141].DATAIN
D_IN[142] => data0_reg.IN1
D_IN[142] => data1_reg[142].DATAIN
D_IN[143] => data0_reg.IN1
D_IN[143] => data1_reg[143].DATAIN
D_IN[144] => data0_reg.IN1
D_IN[144] => data1_reg[144].DATAIN
D_IN[145] => data0_reg.IN1
D_IN[145] => data1_reg[145].DATAIN
D_IN[146] => data0_reg.IN1
D_IN[146] => data1_reg[146].DATAIN
D_IN[147] => data0_reg.IN1
D_IN[147] => data1_reg[147].DATAIN
D_IN[148] => data0_reg.IN1
D_IN[148] => data1_reg[148].DATAIN
D_IN[149] => data0_reg.IN1
D_IN[149] => data1_reg[149].DATAIN
D_IN[150] => data0_reg.IN1
D_IN[150] => data1_reg[150].DATAIN
D_IN[151] => data0_reg.IN1
D_IN[151] => data1_reg[151].DATAIN
D_IN[152] => data0_reg.IN1
D_IN[152] => data1_reg[152].DATAIN
D_IN[153] => data0_reg.IN1
D_IN[153] => data1_reg[153].DATAIN
D_IN[154] => data0_reg.IN1
D_IN[154] => data1_reg[154].DATAIN
D_IN[155] => data0_reg.IN1
D_IN[155] => data1_reg[155].DATAIN
D_IN[156] => data0_reg.IN1
D_IN[156] => data1_reg[156].DATAIN
D_IN[157] => data0_reg.IN1
D_IN[157] => data1_reg[157].DATAIN
D_IN[158] => data0_reg.IN1
D_IN[158] => data1_reg[158].DATAIN
D_IN[159] => data0_reg.IN1
D_IN[159] => data1_reg[159].DATAIN
D_IN[160] => data0_reg.IN1
D_IN[160] => data1_reg[160].DATAIN
D_IN[161] => data0_reg.IN1
D_IN[161] => data1_reg[161].DATAIN
D_IN[162] => data0_reg.IN1
D_IN[162] => data1_reg[162].DATAIN
D_IN[163] => data0_reg.IN1
D_IN[163] => data1_reg[163].DATAIN
D_IN[164] => data0_reg.IN1
D_IN[164] => data1_reg[164].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[34] <= data0_reg[34].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[35] <= data0_reg[35].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[36] <= data0_reg[36].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[37] <= data0_reg[37].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[38] <= data0_reg[38].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[39] <= data0_reg[39].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[40] <= data0_reg[40].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[41] <= data0_reg[41].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[42] <= data0_reg[42].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[43] <= data0_reg[43].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[44] <= data0_reg[44].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[45] <= data0_reg[45].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[46] <= data0_reg[46].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[47] <= data0_reg[47].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[48] <= data0_reg[48].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[49] <= data0_reg[49].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[50] <= data0_reg[50].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[51] <= data0_reg[51].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[52] <= data0_reg[52].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[53] <= data0_reg[53].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[54] <= data0_reg[54].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[55] <= data0_reg[55].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[56] <= data0_reg[56].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[57] <= data0_reg[57].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[58] <= data0_reg[58].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[59] <= data0_reg[59].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[60] <= data0_reg[60].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[61] <= data0_reg[61].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[62] <= data0_reg[62].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[63] <= data0_reg[63].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[64] <= data0_reg[64].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[65] <= data0_reg[65].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[66] <= data0_reg[66].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[67] <= data0_reg[67].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[68] <= data0_reg[68].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[69] <= data0_reg[69].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[70] <= data0_reg[70].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[71] <= data0_reg[71].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[72] <= data0_reg[72].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[73] <= data0_reg[73].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[74] <= data0_reg[74].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[75] <= data0_reg[75].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[76] <= data0_reg[76].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[77] <= data0_reg[77].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[78] <= data0_reg[78].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[79] <= data0_reg[79].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[80] <= data0_reg[80].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[81] <= data0_reg[81].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[82] <= data0_reg[82].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[83] <= data0_reg[83].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[84] <= data0_reg[84].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[85] <= data0_reg[85].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[86] <= data0_reg[86].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[87] <= data0_reg[87].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[88] <= data0_reg[88].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[89] <= data0_reg[89].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[90] <= data0_reg[90].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[91] <= data0_reg[91].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[92] <= data0_reg[92].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[93] <= data0_reg[93].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[94] <= data0_reg[94].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[95] <= data0_reg[95].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[96] <= data0_reg[96].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[97] <= data0_reg[97].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[98] <= data0_reg[98].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[99] <= data0_reg[99].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[100] <= data0_reg[100].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[101] <= data0_reg[101].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[102] <= data0_reg[102].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[103] <= data0_reg[103].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[104] <= data0_reg[104].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[105] <= data0_reg[105].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[106] <= data0_reg[106].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[107] <= data0_reg[107].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[108] <= data0_reg[108].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[109] <= data0_reg[109].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[110] <= data0_reg[110].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[111] <= data0_reg[111].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[112] <= data0_reg[112].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[113] <= data0_reg[113].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[114] <= data0_reg[114].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[115] <= data0_reg[115].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[116] <= data0_reg[116].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[117] <= data0_reg[117].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[118] <= data0_reg[118].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[119] <= data0_reg[119].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[120] <= data0_reg[120].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[121] <= data0_reg[121].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[122] <= data0_reg[122].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[123] <= data0_reg[123].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[124] <= data0_reg[124].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[125] <= data0_reg[125].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[126] <= data0_reg[126].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[127] <= data0_reg[127].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[128] <= data0_reg[128].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[129] <= data0_reg[129].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[130] <= data0_reg[130].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[131] <= data0_reg[131].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[132] <= data0_reg[132].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[133] <= data0_reg[133].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[134] <= data0_reg[134].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[135] <= data0_reg[135].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[136] <= data0_reg[136].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[137] <= data0_reg[137].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[138] <= data0_reg[138].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[139] <= data0_reg[139].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[140] <= data0_reg[140].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[141] <= data0_reg[141].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[142] <= data0_reg[142].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[143] <= data0_reg[143].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[144] <= data0_reg[144].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[145] <= data0_reg[145].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[146] <= data0_reg[146].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[147] <= data0_reg[147].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[148] <= data0_reg[148].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[149] <= data0_reg[149].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[150] <= data0_reg[150].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[151] <= data0_reg[151].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[152] <= data0_reg[152].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[153] <= data0_reg[153].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[154] <= data0_reg[154].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[155] <= data0_reg[155].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[156] <= data0_reg[156].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[157] <= data0_reg[157].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[158] <= data0_reg[158].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[159] <= data0_reg[159].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[160] <= data0_reg[160].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[161] <= data0_reg[161].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[162] <= data0_reg[162].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[163] <= data0_reg[163].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[164] <= data0_reg[164].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4
CLK => CLK.IN1
RST_N => RST_N.IN1
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4
instnum[0] => ~NO_FANOUT~
instnum[1] => ~NO_FANOUT~
instnum[2] => ~NO_FANOUT~
CLK_clkinB => CLK_clkinB.IN1
RST_N_reset_B => RST_N_reset_B.IN1
CLK_clkinA => CLK_clkinA.IN2
reset_A => reset_A.IN1
tx_put[0] => inout_$D_IN[0].IN1
tx_put[1] => inout_$D_IN[1].IN1
tx_put[2] => inout_$D_IN[2].IN1
tx_put[3] => inout_$D_IN[3].IN1
tx_put[4] => inout_$D_IN[4].IN1
tx_put[5] => inout_$D_IN[5].IN1
tx_put[6] => inout_$D_IN[6].IN1
tx_put[7] => inout_$D_IN[7].IN1
tx_put[8] => inout_$D_IN[8].IN1
tx_put[9] => inout_$D_IN[9].IN1
tx_put[10] => inout_$D_IN[10].IN1
tx_put[11] => inout_$D_IN[11].IN1
tx_put[12] => inout_$D_IN[12].IN1
tx_put[13] => inout_$D_IN[13].IN1
tx_put[14] => inout_$D_IN[14].IN1
tx_put[15] => inout_$D_IN[15].IN1
tx_put[16] => inout_$D_IN[16].IN1
tx_put[17] => inout_$D_IN[17].IN1
tx_put[18] => inout_$D_IN[18].IN1
tx_put[19] => inout_$D_IN[19].IN1
tx_put[20] => inout_$D_IN[20].IN1
tx_put[21] => inout_$D_IN[21].IN1
tx_put[22] => inout_$D_IN[22].IN1
tx_put[23] => inout_$D_IN[23].IN1
tx_put[24] => inout_$D_IN[24].IN1
tx_put[25] => inout_$D_IN[25].IN1
tx_put[26] => inout_$D_IN[26].IN1
tx_put[27] => inout_$D_IN[27].IN1
tx_put[28] => inout_$D_IN[28].IN1
tx_put[29] => inout_$D_IN[29].IN1
tx_put[30] => inout_$D_IN[30].IN1
tx_put[31] => inout_$D_IN[31].IN1
EN_tx_put => inout_$ENQ.IN1
RDY_tx_put <= FIFO2:inout_.FULL_N
EN_rx_get => outin_$dDEQ.IN1
rx_get[0] <= SyncFIFO:outin_.dD_OUT
rx_get[1] <= SyncFIFO:outin_.dD_OUT
rx_get[2] <= SyncFIFO:outin_.dD_OUT
rx_get[3] <= SyncFIFO:outin_.dD_OUT
rx_get[4] <= SyncFIFO:outin_.dD_OUT
rx_get[5] <= SyncFIFO:outin_.dD_OUT
rx_get[6] <= SyncFIFO:outin_.dD_OUT
rx_get[7] <= SyncFIFO:outin_.dD_OUT
rx_get[8] <= SyncFIFO:outin_.dD_OUT
rx_get[9] <= SyncFIFO:outin_.dD_OUT
rx_get[10] <= SyncFIFO:outin_.dD_OUT
rx_get[11] <= SyncFIFO:outin_.dD_OUT
rx_get[12] <= SyncFIFO:outin_.dD_OUT
rx_get[13] <= SyncFIFO:outin_.dD_OUT
rx_get[14] <= SyncFIFO:outin_.dD_OUT
rx_get[15] <= SyncFIFO:outin_.dD_OUT
rx_get[16] <= SyncFIFO:outin_.dD_OUT
rx_get[17] <= SyncFIFO:outin_.dD_OUT
rx_get[18] <= SyncFIFO:outin_.dD_OUT
rx_get[19] <= SyncFIFO:outin_.dD_OUT
rx_get[20] <= SyncFIFO:outin_.dD_OUT
rx_get[21] <= SyncFIFO:outin_.dD_OUT
rx_get[22] <= SyncFIFO:outin_.dD_OUT
rx_get[23] <= SyncFIFO:outin_.dD_OUT
rx_get[24] <= SyncFIFO:outin_.dD_OUT
rx_get[25] <= SyncFIFO:outin_.dD_OUT
rx_get[26] <= SyncFIFO:outin_.dD_OUT
rx_get[27] <= SyncFIFO:outin_.dD_OUT
rx_get[28] <= SyncFIFO:outin_.dD_OUT
rx_get[29] <= SyncFIFO:outin_.dD_OUT
rx_get[30] <= SyncFIFO:outin_.dD_OUT
rx_get[31] <= SyncFIFO:outin_.dD_OUT
RDY_rx_get <= SyncFIFO:outin_.dEMPTY_N
EN_deq_serial_get => inout_$DEQ.IN1
deq_serial_get[0] <= FIFO2:inout_.D_OUT
deq_serial_get[1] <= FIFO2:inout_.D_OUT
deq_serial_get[2] <= FIFO2:inout_.D_OUT
deq_serial_get[3] <= FIFO2:inout_.D_OUT
deq_serial_get[4] <= FIFO2:inout_.D_OUT
deq_serial_get[5] <= FIFO2:inout_.D_OUT
deq_serial_get[6] <= FIFO2:inout_.D_OUT
deq_serial_get[7] <= FIFO2:inout_.D_OUT
deq_serial_get[8] <= FIFO2:inout_.D_OUT
deq_serial_get[9] <= FIFO2:inout_.D_OUT
deq_serial_get[10] <= FIFO2:inout_.D_OUT
deq_serial_get[11] <= FIFO2:inout_.D_OUT
deq_serial_get[12] <= FIFO2:inout_.D_OUT
deq_serial_get[13] <= FIFO2:inout_.D_OUT
deq_serial_get[14] <= FIFO2:inout_.D_OUT
deq_serial_get[15] <= FIFO2:inout_.D_OUT
deq_serial_get[16] <= FIFO2:inout_.D_OUT
deq_serial_get[17] <= FIFO2:inout_.D_OUT
deq_serial_get[18] <= FIFO2:inout_.D_OUT
deq_serial_get[19] <= FIFO2:inout_.D_OUT
deq_serial_get[20] <= FIFO2:inout_.D_OUT
deq_serial_get[21] <= FIFO2:inout_.D_OUT
deq_serial_get[22] <= FIFO2:inout_.D_OUT
deq_serial_get[23] <= FIFO2:inout_.D_OUT
deq_serial_get[24] <= FIFO2:inout_.D_OUT
deq_serial_get[25] <= FIFO2:inout_.D_OUT
deq_serial_get[26] <= FIFO2:inout_.D_OUT
deq_serial_get[27] <= FIFO2:inout_.D_OUT
deq_serial_get[28] <= FIFO2:inout_.D_OUT
deq_serial_get[29] <= FIFO2:inout_.D_OUT
deq_serial_get[30] <= FIFO2:inout_.D_OUT
deq_serial_get[31] <= FIFO2:inout_.D_OUT
RDY_deq_serial_get <= FIFO2:inout_.EMPTY_N
enq_serial_put[0] => outin_$sD_IN[0].IN1
enq_serial_put[1] => outin_$sD_IN[1].IN1
enq_serial_put[2] => outin_$sD_IN[2].IN1
enq_serial_put[3] => outin_$sD_IN[3].IN1
enq_serial_put[4] => outin_$sD_IN[4].IN1
enq_serial_put[5] => outin_$sD_IN[5].IN1
enq_serial_put[6] => outin_$sD_IN[6].IN1
enq_serial_put[7] => outin_$sD_IN[7].IN1
enq_serial_put[8] => outin_$sD_IN[8].IN1
enq_serial_put[9] => outin_$sD_IN[9].IN1
enq_serial_put[10] => outin_$sD_IN[10].IN1
enq_serial_put[11] => outin_$sD_IN[11].IN1
enq_serial_put[12] => outin_$sD_IN[12].IN1
enq_serial_put[13] => outin_$sD_IN[13].IN1
enq_serial_put[14] => outin_$sD_IN[14].IN1
enq_serial_put[15] => outin_$sD_IN[15].IN1
enq_serial_put[16] => outin_$sD_IN[16].IN1
enq_serial_put[17] => outin_$sD_IN[17].IN1
enq_serial_put[18] => outin_$sD_IN[18].IN1
enq_serial_put[19] => outin_$sD_IN[19].IN1
enq_serial_put[20] => outin_$sD_IN[20].IN1
enq_serial_put[21] => outin_$sD_IN[21].IN1
enq_serial_put[22] => outin_$sD_IN[22].IN1
enq_serial_put[23] => outin_$sD_IN[23].IN1
enq_serial_put[24] => outin_$sD_IN[24].IN1
enq_serial_put[25] => outin_$sD_IN[25].IN1
enq_serial_put[26] => outin_$sD_IN[26].IN1
enq_serial_put[27] => outin_$sD_IN[27].IN1
enq_serial_put[28] => outin_$sD_IN[28].IN1
enq_serial_put[29] => outin_$sD_IN[29].IN1
enq_serial_put[30] => outin_$sD_IN[30].IN1
enq_serial_put[31] => outin_$sD_IN[31].IN1
EN_enq_serial_put => outin_$sENQ.IN1
RDY_enq_serial_put <= SyncFIFO:outin_.sFULL_N


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|FIFO2:inout_
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga1:xfpga1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_
sCLK => fifoMem.we_a.CLK
sCLK => fifoMem.waddr_a[2].CLK
sCLK => fifoMem.waddr_a[1].CLK
sCLK => fifoMem.waddr_a[0].CLK
sCLK => fifoMem.data_a[31].CLK
sCLK => fifoMem.data_a[30].CLK
sCLK => fifoMem.data_a[29].CLK
sCLK => fifoMem.data_a[28].CLK
sCLK => fifoMem.data_a[27].CLK
sCLK => fifoMem.data_a[26].CLK
sCLK => fifoMem.data_a[25].CLK
sCLK => fifoMem.data_a[24].CLK
sCLK => fifoMem.data_a[23].CLK
sCLK => fifoMem.data_a[22].CLK
sCLK => fifoMem.data_a[21].CLK
sCLK => fifoMem.data_a[20].CLK
sCLK => fifoMem.data_a[19].CLK
sCLK => fifoMem.data_a[18].CLK
sCLK => fifoMem.data_a[17].CLK
sCLK => fifoMem.data_a[16].CLK
sCLK => fifoMem.data_a[15].CLK
sCLK => fifoMem.data_a[14].CLK
sCLK => fifoMem.data_a[13].CLK
sCLK => fifoMem.data_a[12].CLK
sCLK => fifoMem.data_a[11].CLK
sCLK => fifoMem.data_a[10].CLK
sCLK => fifoMem.data_a[9].CLK
sCLK => fifoMem.data_a[8].CLK
sCLK => fifoMem.data_a[7].CLK
sCLK => fifoMem.data_a[6].CLK
sCLK => fifoMem.data_a[5].CLK
sCLK => fifoMem.data_a[4].CLK
sCLK => fifoMem.data_a[3].CLK
sCLK => fifoMem.data_a[2].CLK
sCLK => fifoMem.data_a[1].CLK
sCLK => fifoMem.data_a[0].CLK
sCLK => sDeqPtr[0].CLK
sCLK => sDeqPtr[1].CLK
sCLK => sDeqPtr[2].CLK
sCLK => sDeqPtr[3].CLK
sCLK => sSyncReg1[0].CLK
sCLK => sSyncReg1[1].CLK
sCLK => sSyncReg1[2].CLK
sCLK => sSyncReg1[3].CLK
sCLK => sNotFullReg.CLK
sCLK => sGEnqPtr1[0].CLK
sCLK => sGEnqPtr1[1].CLK
sCLK => sGEnqPtr1[2].CLK
sCLK => sGEnqPtr1[3].CLK
sCLK => sGEnqPtr1[4].CLK
sCLK => sGEnqPtr[0].CLK
sCLK => sGEnqPtr[1].CLK
sCLK => sGEnqPtr[2].CLK
sCLK => sGEnqPtr[3].CLK
sCLK => sGEnqPtr[4].CLK
sCLK => fifoMem.CLK0
sRST => sNotFullReg.ACLR
sRST => sGEnqPtr1[0].PRESET
sRST => sGEnqPtr1[1].PRESET
sRST => sGEnqPtr1[2].ACLR
sRST => sGEnqPtr1[3].ACLR
sRST => sGEnqPtr1[4].ACLR
sRST => sGEnqPtr[0].ACLR
sRST => sGEnqPtr[1].ACLR
sRST => sGEnqPtr[2].ACLR
sRST => sGEnqPtr[3].ACLR
sRST => sGEnqPtr[4].ACLR
sRST => dNotEmptyReg.ACLR
sRST => dGDeqPtr1[0].PRESET
sRST => dGDeqPtr1[1].PRESET
sRST => dGDeqPtr1[2].ACLR
sRST => dGDeqPtr1[3].ACLR
sRST => dGDeqPtr1[4].ACLR
sRST => dGDeqPtr[0].ACLR
sRST => dGDeqPtr[1].ACLR
sRST => dGDeqPtr[2].ACLR
sRST => dGDeqPtr[3].ACLR
sRST => dGDeqPtr[4].ACLR
sRST => dEnqPtr[0].ACLR
sRST => dEnqPtr[1].ACLR
sRST => dEnqPtr[2].ACLR
sRST => dEnqPtr[3].ACLR
sRST => dSyncReg1[0].ACLR
sRST => dSyncReg1[1].ACLR
sRST => dSyncReg1[2].ACLR
sRST => dSyncReg1[3].ACLR
sRST => sDeqPtr[0].ACLR
sRST => sDeqPtr[1].ACLR
sRST => sDeqPtr[2].ACLR
sRST => sDeqPtr[3].ACLR
sRST => sSyncReg1[0].ACLR
sRST => sSyncReg1[1].ACLR
sRST => sSyncReg1[2].ACLR
sRST => sSyncReg1[3].ACLR
dCLK => dDoutReg[0].CLK
dCLK => dDoutReg[1].CLK
dCLK => dDoutReg[2].CLK
dCLK => dDoutReg[3].CLK
dCLK => dDoutReg[4].CLK
dCLK => dDoutReg[5].CLK
dCLK => dDoutReg[6].CLK
dCLK => dDoutReg[7].CLK
dCLK => dDoutReg[8].CLK
dCLK => dDoutReg[9].CLK
dCLK => dDoutReg[10].CLK
dCLK => dDoutReg[11].CLK
dCLK => dDoutReg[12].CLK
dCLK => dDoutReg[13].CLK
dCLK => dDoutReg[14].CLK
dCLK => dDoutReg[15].CLK
dCLK => dDoutReg[16].CLK
dCLK => dDoutReg[17].CLK
dCLK => dDoutReg[18].CLK
dCLK => dDoutReg[19].CLK
dCLK => dDoutReg[20].CLK
dCLK => dDoutReg[21].CLK
dCLK => dDoutReg[22].CLK
dCLK => dDoutReg[23].CLK
dCLK => dDoutReg[24].CLK
dCLK => dDoutReg[25].CLK
dCLK => dDoutReg[26].CLK
dCLK => dDoutReg[27].CLK
dCLK => dDoutReg[28].CLK
dCLK => dDoutReg[29].CLK
dCLK => dDoutReg[30].CLK
dCLK => dDoutReg[31].CLK
dCLK => dNotEmptyReg.CLK
dCLK => dGDeqPtr1[0].CLK
dCLK => dGDeqPtr1[1].CLK
dCLK => dGDeqPtr1[2].CLK
dCLK => dGDeqPtr1[3].CLK
dCLK => dGDeqPtr1[4].CLK
dCLK => dGDeqPtr[0].CLK
dCLK => dGDeqPtr[1].CLK
dCLK => dGDeqPtr[2].CLK
dCLK => dGDeqPtr[3].CLK
dCLK => dGDeqPtr[4].CLK
dCLK => dEnqPtr[0].CLK
dCLK => dEnqPtr[1].CLK
dCLK => dEnqPtr[2].CLK
dCLK => dEnqPtr[3].CLK
dCLK => dSyncReg1[0].CLK
dCLK => dSyncReg1[1].CLK
dCLK => dSyncReg1[2].CLK
dCLK => dSyncReg1[3].CLK
sENQ => sNotFullReg.OUTPUTSELECT
sENQ => fifoMem.we_a.DATAIN
sENQ => sGEnqPtr[4].ENA
sENQ => sGEnqPtr[3].ENA
sENQ => sGEnqPtr[2].ENA
sENQ => sGEnqPtr[1].ENA
sENQ => sGEnqPtr[0].ENA
sENQ => sGEnqPtr1[4].ENA
sENQ => sGEnqPtr1[3].ENA
sENQ => sGEnqPtr1[2].ENA
sENQ => sGEnqPtr1[1].ENA
sENQ => sGEnqPtr1[0].ENA
sENQ => fifoMem.WE
sD_IN[0] => fifoMem.data_a[0].DATAIN
sD_IN[0] => fifoMem.DATAIN
sD_IN[1] => fifoMem.data_a[1].DATAIN
sD_IN[1] => fifoMem.DATAIN1
sD_IN[2] => fifoMem.data_a[2].DATAIN
sD_IN[2] => fifoMem.DATAIN2
sD_IN[3] => fifoMem.data_a[3].DATAIN
sD_IN[3] => fifoMem.DATAIN3
sD_IN[4] => fifoMem.data_a[4].DATAIN
sD_IN[4] => fifoMem.DATAIN4
sD_IN[5] => fifoMem.data_a[5].DATAIN
sD_IN[5] => fifoMem.DATAIN5
sD_IN[6] => fifoMem.data_a[6].DATAIN
sD_IN[6] => fifoMem.DATAIN6
sD_IN[7] => fifoMem.data_a[7].DATAIN
sD_IN[7] => fifoMem.DATAIN7
sD_IN[8] => fifoMem.data_a[8].DATAIN
sD_IN[8] => fifoMem.DATAIN8
sD_IN[9] => fifoMem.data_a[9].DATAIN
sD_IN[9] => fifoMem.DATAIN9
sD_IN[10] => fifoMem.data_a[10].DATAIN
sD_IN[10] => fifoMem.DATAIN10
sD_IN[11] => fifoMem.data_a[11].DATAIN
sD_IN[11] => fifoMem.DATAIN11
sD_IN[12] => fifoMem.data_a[12].DATAIN
sD_IN[12] => fifoMem.DATAIN12
sD_IN[13] => fifoMem.data_a[13].DATAIN
sD_IN[13] => fifoMem.DATAIN13
sD_IN[14] => fifoMem.data_a[14].DATAIN
sD_IN[14] => fifoMem.DATAIN14
sD_IN[15] => fifoMem.data_a[15].DATAIN
sD_IN[15] => fifoMem.DATAIN15
sD_IN[16] => fifoMem.data_a[16].DATAIN
sD_IN[16] => fifoMem.DATAIN16
sD_IN[17] => fifoMem.data_a[17].DATAIN
sD_IN[17] => fifoMem.DATAIN17
sD_IN[18] => fifoMem.data_a[18].DATAIN
sD_IN[18] => fifoMem.DATAIN18
sD_IN[19] => fifoMem.data_a[19].DATAIN
sD_IN[19] => fifoMem.DATAIN19
sD_IN[20] => fifoMem.data_a[20].DATAIN
sD_IN[20] => fifoMem.DATAIN20
sD_IN[21] => fifoMem.data_a[21].DATAIN
sD_IN[21] => fifoMem.DATAIN21
sD_IN[22] => fifoMem.data_a[22].DATAIN
sD_IN[22] => fifoMem.DATAIN22
sD_IN[23] => fifoMem.data_a[23].DATAIN
sD_IN[23] => fifoMem.DATAIN23
sD_IN[24] => fifoMem.data_a[24].DATAIN
sD_IN[24] => fifoMem.DATAIN24
sD_IN[25] => fifoMem.data_a[25].DATAIN
sD_IN[25] => fifoMem.DATAIN25
sD_IN[26] => fifoMem.data_a[26].DATAIN
sD_IN[26] => fifoMem.DATAIN26
sD_IN[27] => fifoMem.data_a[27].DATAIN
sD_IN[27] => fifoMem.DATAIN27
sD_IN[28] => fifoMem.data_a[28].DATAIN
sD_IN[28] => fifoMem.DATAIN28
sD_IN[29] => fifoMem.data_a[29].DATAIN
sD_IN[29] => fifoMem.DATAIN29
sD_IN[30] => fifoMem.data_a[30].DATAIN
sD_IN[30] => fifoMem.DATAIN30
sD_IN[31] => fifoMem.data_a[31].DATAIN
sD_IN[31] => fifoMem.DATAIN31
sFULL_N <= sNotFullReg.DB_MAX_OUTPUT_PORT_TYPE
dDEQ => always3.IN1
dDEQ => always4.IN1
dD_OUT[0] <= dDoutReg[0].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[1] <= dDoutReg[1].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[2] <= dDoutReg[2].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[3] <= dDoutReg[3].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[4] <= dDoutReg[4].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[5] <= dDoutReg[5].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[6] <= dDoutReg[6].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[7] <= dDoutReg[7].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[8] <= dDoutReg[8].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[9] <= dDoutReg[9].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[10] <= dDoutReg[10].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[11] <= dDoutReg[11].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[12] <= dDoutReg[12].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[13] <= dDoutReg[13].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[14] <= dDoutReg[14].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[15] <= dDoutReg[15].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[16] <= dDoutReg[16].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[17] <= dDoutReg[17].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[18] <= dDoutReg[18].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[19] <= dDoutReg[19].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[20] <= dDoutReg[20].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[21] <= dDoutReg[21].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[22] <= dDoutReg[22].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[23] <= dDoutReg[23].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[24] <= dDoutReg[24].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[25] <= dDoutReg[25].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[26] <= dDoutReg[26].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[27] <= dDoutReg[27].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[28] <= dDoutReg[28].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[29] <= dDoutReg[29].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[30] <= dDoutReg[30].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[31] <= dDoutReg[31].DB_MAX_OUTPUT_PORT_TYPE
dEMPTY_N <= dNotEmptyReg.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2
CLK_clkinX5 => CLK_clkinX5.IN1
RST_N_rstinX5 => RST_N_rstinX5.IN1
CLK => CLK.IN4
RST_N => RST_N.IN4
EN_deq_serial5_get => xfpga5$EN_deq_serial_get.IN1
deq_serial5_get[0] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[1] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[2] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[3] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[4] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[5] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[6] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[7] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[8] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[9] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[10] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[11] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[12] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[13] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[14] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[15] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[16] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[17] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[18] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[19] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[20] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[21] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[22] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[23] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[24] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[25] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[26] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[27] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[28] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[29] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[30] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
deq_serial5_get[31] <= mkInterFPGA_LVDS:xfpga5.deq_serial_get
RDY_deq_serial5_get <= mkInterFPGA_LVDS:xfpga5.RDY_deq_serial_get
enq_serial5_put[0] => xfpga5$enq_serial_put[0].IN1
enq_serial5_put[1] => xfpga5$enq_serial_put[1].IN1
enq_serial5_put[2] => xfpga5$enq_serial_put[2].IN1
enq_serial5_put[3] => xfpga5$enq_serial_put[3].IN1
enq_serial5_put[4] => xfpga5$enq_serial_put[4].IN1
enq_serial5_put[5] => xfpga5$enq_serial_put[5].IN1
enq_serial5_put[6] => xfpga5$enq_serial_put[6].IN1
enq_serial5_put[7] => xfpga5$enq_serial_put[7].IN1
enq_serial5_put[8] => xfpga5$enq_serial_put[8].IN1
enq_serial5_put[9] => xfpga5$enq_serial_put[9].IN1
enq_serial5_put[10] => xfpga5$enq_serial_put[10].IN1
enq_serial5_put[11] => xfpga5$enq_serial_put[11].IN1
enq_serial5_put[12] => xfpga5$enq_serial_put[12].IN1
enq_serial5_put[13] => xfpga5$enq_serial_put[13].IN1
enq_serial5_put[14] => xfpga5$enq_serial_put[14].IN1
enq_serial5_put[15] => xfpga5$enq_serial_put[15].IN1
enq_serial5_put[16] => xfpga5$enq_serial_put[16].IN1
enq_serial5_put[17] => xfpga5$enq_serial_put[17].IN1
enq_serial5_put[18] => xfpga5$enq_serial_put[18].IN1
enq_serial5_put[19] => xfpga5$enq_serial_put[19].IN1
enq_serial5_put[20] => xfpga5$enq_serial_put[20].IN1
enq_serial5_put[21] => xfpga5$enq_serial_put[21].IN1
enq_serial5_put[22] => xfpga5$enq_serial_put[22].IN1
enq_serial5_put[23] => xfpga5$enq_serial_put[23].IN1
enq_serial5_put[24] => xfpga5$enq_serial_put[24].IN1
enq_serial5_put[25] => xfpga5$enq_serial_put[25].IN1
enq_serial5_put[26] => xfpga5$enq_serial_put[26].IN1
enq_serial5_put[27] => xfpga5$enq_serial_put[27].IN1
enq_serial5_put[28] => xfpga5$enq_serial_put[28].IN1
enq_serial5_put[29] => xfpga5$enq_serial_put[29].IN1
enq_serial5_put[30] => xfpga5$enq_serial_put[30].IN1
enq_serial5_put[31] => xfpga5$enq_serial_put[31].IN1
EN_enq_serial5_put => xfpga5$EN_enq_serial_put.IN1
RDY_enq_serial5_put <= mkInterFPGA_LVDS:xfpga5.RDY_enq_serial_put


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc
CLK => CLK.IN36
RST_N => RST_N.IN36
send_ports_0_putFlit_flit_in[0] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_0_putFlit_flit_in[1] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_0_putFlit_flit_in[2] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_0_putFlit_flit_in[3] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_0_putFlit_flit_in[4] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_0_putFlit_flit_in[5] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_0_putFlit_flit_in[6] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_0_putFlit_flit_in[7] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_0_putFlit_flit_in[8] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_0_putFlit_flit_in[9] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_0_putFlit_flit_in[10] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_0_putFlit_flit_in[11] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_0_putFlit_flit_in[12] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_0_putFlit_flit_in[13] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_0_putFlit_flit_in[14] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_0_putFlit_flit_in[15] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_0_putFlit_flit_in[16] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_0_putFlit_flit_in[17] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_0_putFlit_flit_in[18] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_0_putFlit_flit_in[19] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_0_putFlit_flit_in[20] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_0_putFlit_flit_in[21] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_0_putFlit_flit_in[22] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_0_putFlit_flit_in[23] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_0_putFlit_flit_in[24] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_0_putFlit_flit_in[25] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_0_putFlit_flit_in[26] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_0_putFlit_flit_in[27] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_0_putFlit_flit_in[28] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_0_putFlit_flit_in[29] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_0_putFlit_flit_in[30] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_0_putFlit_flit_in[31] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_0_putFlit => net_routers_router_core$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_0_getNonFullVCs => net_routers_router_core$EN_in_ports_0_getNonFullVCs.IN1
send_ports_0_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core.in_ports_0_getNonFullVCs
send_ports_0_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core.in_ports_0_getNonFullVCs
send_ports_1_putFlit_flit_in[0] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_1_putFlit_flit_in[1] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_1_putFlit_flit_in[2] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_1_putFlit_flit_in[3] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_1_putFlit_flit_in[4] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_1_putFlit_flit_in[5] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_1_putFlit_flit_in[6] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_1_putFlit_flit_in[7] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_1_putFlit_flit_in[8] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_1_putFlit_flit_in[9] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_1_putFlit_flit_in[10] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_1_putFlit_flit_in[11] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_1_putFlit_flit_in[12] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_1_putFlit_flit_in[13] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_1_putFlit_flit_in[14] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_1_putFlit_flit_in[15] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_1_putFlit_flit_in[16] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_1_putFlit_flit_in[17] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_1_putFlit_flit_in[18] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_1_putFlit_flit_in[19] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_1_putFlit_flit_in[20] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_1_putFlit_flit_in[21] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_1_putFlit_flit_in[22] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_1_putFlit_flit_in[23] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_1_putFlit_flit_in[24] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_1_putFlit_flit_in[25] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_1_putFlit_flit_in[26] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_1_putFlit_flit_in[27] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_1_putFlit_flit_in[28] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_1_putFlit_flit_in[29] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_1_putFlit_flit_in[30] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_1_putFlit_flit_in[31] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_1_putFlit => net_routers_router_core_1$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_1_getNonFullVCs => net_routers_router_core_1$EN_in_ports_0_getNonFullVCs.IN1
send_ports_1_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_1.in_ports_0_getNonFullVCs
send_ports_1_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_1.in_ports_0_getNonFullVCs
send_ports_2_putFlit_flit_in[0] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_2_putFlit_flit_in[1] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_2_putFlit_flit_in[2] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_2_putFlit_flit_in[3] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_2_putFlit_flit_in[4] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_2_putFlit_flit_in[5] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_2_putFlit_flit_in[6] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_2_putFlit_flit_in[7] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_2_putFlit_flit_in[8] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_2_putFlit_flit_in[9] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_2_putFlit_flit_in[10] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_2_putFlit_flit_in[11] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_2_putFlit_flit_in[12] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_2_putFlit_flit_in[13] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_2_putFlit_flit_in[14] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_2_putFlit_flit_in[15] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_2_putFlit_flit_in[16] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_2_putFlit_flit_in[17] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_2_putFlit_flit_in[18] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_2_putFlit_flit_in[19] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_2_putFlit_flit_in[20] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_2_putFlit_flit_in[21] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_2_putFlit_flit_in[22] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_2_putFlit_flit_in[23] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_2_putFlit_flit_in[24] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_2_putFlit_flit_in[25] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_2_putFlit_flit_in[26] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_2_putFlit_flit_in[27] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_2_putFlit_flit_in[28] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_2_putFlit_flit_in[29] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_2_putFlit_flit_in[30] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_2_putFlit_flit_in[31] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_2_putFlit => net_routers_router_core_2$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_2_getNonFullVCs => net_routers_router_core_2$EN_in_ports_0_getNonFullVCs.IN1
send_ports_2_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_2.in_ports_0_getNonFullVCs
send_ports_2_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_2.in_ports_0_getNonFullVCs
send_ports_3_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_3_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_3_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_3_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_3_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_3_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_3_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_3_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_3_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_3_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_3_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_3_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_3_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_3_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_3_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_3_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_3_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_3_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_3_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_3_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_3_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_3_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_3_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_3_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_3_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_3_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_3_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_3_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_3_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_3_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_3_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_3_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_3_putFlit => net_routers_router_core_3$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_3_getNonFullVCs => net_routers_router_core_3$EN_in_ports_0_getNonFullVCs.IN1
send_ports_3_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_0_getNonFullVCs
send_ports_3_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_0_getNonFullVCs
send_ports_4_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[3].IN1
send_ports_4_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[4].IN1
send_ports_4_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[5].IN1
send_ports_4_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[6].IN1
send_ports_4_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[7].IN1
send_ports_4_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[8].IN1
send_ports_4_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[9].IN1
send_ports_4_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[10].IN1
send_ports_4_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[11].IN1
send_ports_4_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[12].IN1
send_ports_4_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[13].IN1
send_ports_4_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[14].IN1
send_ports_4_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[15].IN1
send_ports_4_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[16].IN1
send_ports_4_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[17].IN1
send_ports_4_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[18].IN1
send_ports_4_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[19].IN1
send_ports_4_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[20].IN1
send_ports_4_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[21].IN1
send_ports_4_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[22].IN1
send_ports_4_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[23].IN1
send_ports_4_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[24].IN1
send_ports_4_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[25].IN1
send_ports_4_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[26].IN1
send_ports_4_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[27].IN1
send_ports_4_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[28].IN1
send_ports_4_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[29].IN2
send_ports_4_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[30].IN2
send_ports_4_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[31].IN2
send_ports_4_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[32].IN2
send_ports_4_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[33].IN1
send_ports_4_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[34].IN1
EN_send_ports_4_putFlit => net_routers_router_core_3$EN_in_ports_3_putRoutedFlit.IN1
EN_send_ports_4_getNonFullVCs => net_routers_router_core_3$EN_in_ports_3_getNonFullVCs.IN1
send_ports_4_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_3_getNonFullVCs
send_ports_4_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_3_getNonFullVCs
send_ports_5_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[3].IN1
send_ports_5_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[4].IN1
send_ports_5_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[5].IN1
send_ports_5_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[6].IN1
send_ports_5_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[7].IN1
send_ports_5_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[8].IN1
send_ports_5_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[9].IN1
send_ports_5_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[10].IN1
send_ports_5_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[11].IN1
send_ports_5_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[12].IN1
send_ports_5_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[13].IN1
send_ports_5_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[14].IN1
send_ports_5_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[15].IN1
send_ports_5_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[16].IN1
send_ports_5_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[17].IN1
send_ports_5_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[18].IN1
send_ports_5_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[19].IN1
send_ports_5_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[20].IN1
send_ports_5_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[21].IN1
send_ports_5_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[22].IN1
send_ports_5_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[23].IN1
send_ports_5_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[24].IN1
send_ports_5_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[25].IN1
send_ports_5_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[26].IN1
send_ports_5_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[27].IN1
send_ports_5_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[28].IN1
send_ports_5_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[29].IN2
send_ports_5_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[30].IN2
send_ports_5_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[31].IN2
send_ports_5_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[32].IN2
send_ports_5_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[33].IN1
send_ports_5_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[34].IN1
EN_send_ports_5_putFlit => net_routers_router_core_3$EN_in_ports_4_putRoutedFlit.IN1
EN_send_ports_5_getNonFullVCs => net_routers_router_core_3$EN_in_ports_4_getNonFullVCs.IN1
send_ports_5_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_4_getNonFullVCs
send_ports_5_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_4_getNonFullVCs
send_ports_6_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[3].IN1
send_ports_6_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[4].IN1
send_ports_6_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[5].IN1
send_ports_6_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[6].IN1
send_ports_6_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[7].IN1
send_ports_6_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[8].IN1
send_ports_6_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[9].IN1
send_ports_6_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[10].IN1
send_ports_6_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[11].IN1
send_ports_6_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[12].IN1
send_ports_6_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[13].IN1
send_ports_6_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[14].IN1
send_ports_6_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[15].IN1
send_ports_6_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[16].IN1
send_ports_6_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[17].IN1
send_ports_6_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[18].IN1
send_ports_6_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[19].IN1
send_ports_6_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[20].IN1
send_ports_6_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[21].IN1
send_ports_6_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[22].IN1
send_ports_6_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[23].IN1
send_ports_6_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[24].IN1
send_ports_6_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[25].IN1
send_ports_6_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[26].IN1
send_ports_6_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[27].IN1
send_ports_6_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[28].IN1
send_ports_6_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[29].IN2
send_ports_6_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[30].IN2
send_ports_6_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[31].IN2
send_ports_6_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[32].IN2
send_ports_6_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[33].IN1
send_ports_6_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[34].IN1
EN_send_ports_6_putFlit => net_routers_router_core_3$EN_in_ports_5_putRoutedFlit.IN1
EN_send_ports_6_getNonFullVCs => net_routers_router_core_3$EN_in_ports_5_getNonFullVCs.IN1
send_ports_6_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_5_getNonFullVCs
send_ports_6_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_5_getNonFullVCs
send_ports_7_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[3].IN1
send_ports_7_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[4].IN1
send_ports_7_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[5].IN1
send_ports_7_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[6].IN1
send_ports_7_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[7].IN1
send_ports_7_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[8].IN1
send_ports_7_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[9].IN1
send_ports_7_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[10].IN1
send_ports_7_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[11].IN1
send_ports_7_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[12].IN1
send_ports_7_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[13].IN1
send_ports_7_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[14].IN1
send_ports_7_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[15].IN1
send_ports_7_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[16].IN1
send_ports_7_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[17].IN1
send_ports_7_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[18].IN1
send_ports_7_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[19].IN1
send_ports_7_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[20].IN1
send_ports_7_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[21].IN1
send_ports_7_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[22].IN1
send_ports_7_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[23].IN1
send_ports_7_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[24].IN1
send_ports_7_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[25].IN1
send_ports_7_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[26].IN1
send_ports_7_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[27].IN1
send_ports_7_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[28].IN1
send_ports_7_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[29].IN2
send_ports_7_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[30].IN2
send_ports_7_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[31].IN2
send_ports_7_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[32].IN2
send_ports_7_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[33].IN1
send_ports_7_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[34].IN1
EN_send_ports_7_putFlit => net_routers_router_core_3$EN_in_ports_6_putRoutedFlit.IN1
EN_send_ports_7_getNonFullVCs => net_routers_router_core_3$EN_in_ports_6_getNonFullVCs.IN1
send_ports_7_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_6_getNonFullVCs
send_ports_7_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_6_getNonFullVCs
send_ports_8_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[3].IN1
send_ports_8_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[4].IN1
send_ports_8_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[5].IN1
send_ports_8_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[6].IN1
send_ports_8_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[7].IN1
send_ports_8_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[8].IN1
send_ports_8_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[9].IN1
send_ports_8_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[10].IN1
send_ports_8_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[11].IN1
send_ports_8_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[12].IN1
send_ports_8_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[13].IN1
send_ports_8_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[14].IN1
send_ports_8_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[15].IN1
send_ports_8_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[16].IN1
send_ports_8_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[17].IN1
send_ports_8_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[18].IN1
send_ports_8_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[19].IN1
send_ports_8_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[20].IN1
send_ports_8_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[21].IN1
send_ports_8_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[22].IN1
send_ports_8_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[23].IN1
send_ports_8_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[24].IN1
send_ports_8_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[25].IN1
send_ports_8_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[26].IN1
send_ports_8_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[27].IN1
send_ports_8_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[28].IN1
send_ports_8_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[29].IN2
send_ports_8_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[30].IN2
send_ports_8_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[31].IN2
send_ports_8_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[32].IN2
send_ports_8_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[33].IN1
send_ports_8_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[34].IN1
EN_send_ports_8_putFlit => net_routers_router_core_3$EN_in_ports_7_putRoutedFlit.IN1
EN_send_ports_8_getNonFullVCs => net_routers_router_core_3$EN_in_ports_7_getNonFullVCs.IN1
send_ports_8_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_7_getNonFullVCs
send_ports_8_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_7_getNonFullVCs
EN_recv_ports_0_getFlit => net_routers_router_core$EN_out_ports_0_getFlit.IN1
recv_ports_0_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_putNonFullVCs_nonFullVCs[0] => net_routers_router_core$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_0_putNonFullVCs_nonFullVCs[1] => net_routers_router_core$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_0_putNonFullVCs => net_routers_router_core$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_1_getFlit => net_routers_router_core_1$EN_out_ports_0_getFlit.IN1
recv_ports_1_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_1$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_1_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_1$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_1_putNonFullVCs => net_routers_router_core_1$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_2_getFlit => net_routers_router_core_2$EN_out_ports_0_getFlit.IN1
recv_ports_2_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_2$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_2_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_2$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_2_putNonFullVCs => net_routers_router_core_2$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_3_getFlit => net_routers_router_core_3$EN_out_ports_0_getFlit.IN1
recv_ports_3_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_3_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_3_putNonFullVCs => net_routers_router_core_3$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_4_getFlit => net_routers_router_core_3$EN_out_ports_3_getFlit.IN1
recv_ports_4_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_3_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_4_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_3_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_4_putNonFullVCs => net_routers_router_core_3$EN_out_ports_3_putNonFullVCs.IN1
EN_recv_ports_5_getFlit => net_routers_router_core_3$EN_out_ports_4_getFlit.IN1
recv_ports_5_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_4_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_5_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_4_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_5_putNonFullVCs => net_routers_router_core_3$EN_out_ports_4_putNonFullVCs.IN1
EN_recv_ports_6_getFlit => net_routers_router_core_3$EN_out_ports_5_getFlit.IN1
recv_ports_6_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_5_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_6_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_5_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_6_putNonFullVCs => net_routers_router_core_3$EN_out_ports_5_putNonFullVCs.IN1
EN_recv_ports_7_getFlit => net_routers_router_core_3$EN_out_ports_6_getFlit.IN1
recv_ports_7_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_6_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_7_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_6_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_7_putNonFullVCs => net_routers_router_core_3$EN_out_ports_6_putNonFullVCs.IN1
EN_recv_ports_8_getFlit => net_routers_router_core_3$EN_out_ports_7_getFlit.IN1
recv_ports_8_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_7_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_8_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_7_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_8_putNonFullVCs => net_routers_router_core_3$EN_out_ports_7_putNonFullVCs.IN1
recv_ports_info_0_getRecvPortID[0] <= <GND>
recv_ports_info_0_getRecvPortID[1] <= <GND>
recv_ports_info_0_getRecvPortID[2] <= <GND>
recv_ports_info_0_getRecvPortID[3] <= <GND>
recv_ports_info_1_getRecvPortID[0] <= <VCC>
recv_ports_info_1_getRecvPortID[1] <= <GND>
recv_ports_info_1_getRecvPortID[2] <= <GND>
recv_ports_info_1_getRecvPortID[3] <= <GND>
recv_ports_info_2_getRecvPortID[0] <= <GND>
recv_ports_info_2_getRecvPortID[1] <= <VCC>
recv_ports_info_2_getRecvPortID[2] <= <GND>
recv_ports_info_2_getRecvPortID[3] <= <GND>
recv_ports_info_3_getRecvPortID[0] <= <VCC>
recv_ports_info_3_getRecvPortID[1] <= <VCC>
recv_ports_info_3_getRecvPortID[2] <= <GND>
recv_ports_info_3_getRecvPortID[3] <= <GND>
recv_ports_info_4_getRecvPortID[0] <= <GND>
recv_ports_info_4_getRecvPortID[1] <= <GND>
recv_ports_info_4_getRecvPortID[2] <= <VCC>
recv_ports_info_4_getRecvPortID[3] <= <GND>
recv_ports_info_5_getRecvPortID[0] <= <VCC>
recv_ports_info_5_getRecvPortID[1] <= <GND>
recv_ports_info_5_getRecvPortID[2] <= <VCC>
recv_ports_info_5_getRecvPortID[3] <= <GND>
recv_ports_info_6_getRecvPortID[0] <= <GND>
recv_ports_info_6_getRecvPortID[1] <= <VCC>
recv_ports_info_6_getRecvPortID[2] <= <VCC>
recv_ports_info_6_getRecvPortID[3] <= <GND>
recv_ports_info_7_getRecvPortID[0] <= <VCC>
recv_ports_info_7_getRecvPortID[1] <= <VCC>
recv_ports_info_7_getRecvPortID[2] <= <VCC>
recv_ports_info_7_getRecvPortID[3] <= <GND>
recv_ports_info_8_getRecvPortID[0] <= <GND>
recv_ports_info_8_getRecvPortID[1] <= <GND>
recv_ports_info_8_getRecvPortID[2] <= <GND>
recv_ports_info_8_getRecvPortID[3] <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5
CLK => CLK.IN1
RST_N => RST_N.IN1
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6
CLK => CLK.IN14
RST_N => RST_N.IN14
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:core_mergeF_dataQ
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:fromCore_outFifo_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_c2nw
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:pkt_nw2c_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_c2nw_dataQ
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data1_reg[34].CLK
CLK => data1_reg[35].CLK
CLK => data1_reg[36].CLK
CLK => data1_reg[37].CLK
CLK => data1_reg[38].CLK
CLK => data1_reg[39].CLK
CLK => data1_reg[40].CLK
CLK => data1_reg[41].CLK
CLK => data1_reg[42].CLK
CLK => data1_reg[43].CLK
CLK => data1_reg[44].CLK
CLK => data1_reg[45].CLK
CLK => data1_reg[46].CLK
CLK => data1_reg[47].CLK
CLK => data1_reg[48].CLK
CLK => data1_reg[49].CLK
CLK => data1_reg[50].CLK
CLK => data1_reg[51].CLK
CLK => data1_reg[52].CLK
CLK => data1_reg[53].CLK
CLK => data1_reg[54].CLK
CLK => data1_reg[55].CLK
CLK => data1_reg[56].CLK
CLK => data1_reg[57].CLK
CLK => data1_reg[58].CLK
CLK => data1_reg[59].CLK
CLK => data1_reg[60].CLK
CLK => data1_reg[61].CLK
CLK => data1_reg[62].CLK
CLK => data1_reg[63].CLK
CLK => data1_reg[64].CLK
CLK => data1_reg[65].CLK
CLK => data1_reg[66].CLK
CLK => data1_reg[67].CLK
CLK => data1_reg[68].CLK
CLK => data1_reg[69].CLK
CLK => data1_reg[70].CLK
CLK => data1_reg[71].CLK
CLK => data1_reg[72].CLK
CLK => data1_reg[73].CLK
CLK => data1_reg[74].CLK
CLK => data1_reg[75].CLK
CLK => data1_reg[76].CLK
CLK => data1_reg[77].CLK
CLK => data1_reg[78].CLK
CLK => data1_reg[79].CLK
CLK => data1_reg[80].CLK
CLK => data1_reg[81].CLK
CLK => data1_reg[82].CLK
CLK => data1_reg[83].CLK
CLK => data1_reg[84].CLK
CLK => data1_reg[85].CLK
CLK => data1_reg[86].CLK
CLK => data1_reg[87].CLK
CLK => data1_reg[88].CLK
CLK => data1_reg[89].CLK
CLK => data1_reg[90].CLK
CLK => data1_reg[91].CLK
CLK => data1_reg[92].CLK
CLK => data1_reg[93].CLK
CLK => data1_reg[94].CLK
CLK => data1_reg[95].CLK
CLK => data1_reg[96].CLK
CLK => data1_reg[97].CLK
CLK => data1_reg[98].CLK
CLK => data1_reg[99].CLK
CLK => data1_reg[100].CLK
CLK => data1_reg[101].CLK
CLK => data1_reg[102].CLK
CLK => data1_reg[103].CLK
CLK => data1_reg[104].CLK
CLK => data1_reg[105].CLK
CLK => data1_reg[106].CLK
CLK => data1_reg[107].CLK
CLK => data1_reg[108].CLK
CLK => data1_reg[109].CLK
CLK => data1_reg[110].CLK
CLK => data1_reg[111].CLK
CLK => data1_reg[112].CLK
CLK => data1_reg[113].CLK
CLK => data1_reg[114].CLK
CLK => data1_reg[115].CLK
CLK => data1_reg[116].CLK
CLK => data1_reg[117].CLK
CLK => data1_reg[118].CLK
CLK => data1_reg[119].CLK
CLK => data1_reg[120].CLK
CLK => data1_reg[121].CLK
CLK => data1_reg[122].CLK
CLK => data1_reg[123].CLK
CLK => data1_reg[124].CLK
CLK => data1_reg[125].CLK
CLK => data1_reg[126].CLK
CLK => data1_reg[127].CLK
CLK => data1_reg[128].CLK
CLK => data1_reg[129].CLK
CLK => data1_reg[130].CLK
CLK => data1_reg[131].CLK
CLK => data1_reg[132].CLK
CLK => data1_reg[133].CLK
CLK => data1_reg[134].CLK
CLK => data1_reg[135].CLK
CLK => data1_reg[136].CLK
CLK => data1_reg[137].CLK
CLK => data1_reg[138].CLK
CLK => data1_reg[139].CLK
CLK => data1_reg[140].CLK
CLK => data1_reg[141].CLK
CLK => data1_reg[142].CLK
CLK => data1_reg[143].CLK
CLK => data1_reg[144].CLK
CLK => data1_reg[145].CLK
CLK => data1_reg[146].CLK
CLK => data1_reg[147].CLK
CLK => data1_reg[148].CLK
CLK => data1_reg[149].CLK
CLK => data1_reg[150].CLK
CLK => data1_reg[151].CLK
CLK => data1_reg[152].CLK
CLK => data1_reg[153].CLK
CLK => data1_reg[154].CLK
CLK => data1_reg[155].CLK
CLK => data1_reg[156].CLK
CLK => data1_reg[157].CLK
CLK => data1_reg[158].CLK
CLK => data1_reg[159].CLK
CLK => data1_reg[160].CLK
CLK => data1_reg[161].CLK
CLK => data1_reg[162].CLK
CLK => data1_reg[163].CLK
CLK => data1_reg[164].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => data0_reg[34].CLK
CLK => data0_reg[35].CLK
CLK => data0_reg[36].CLK
CLK => data0_reg[37].CLK
CLK => data0_reg[38].CLK
CLK => data0_reg[39].CLK
CLK => data0_reg[40].CLK
CLK => data0_reg[41].CLK
CLK => data0_reg[42].CLK
CLK => data0_reg[43].CLK
CLK => data0_reg[44].CLK
CLK => data0_reg[45].CLK
CLK => data0_reg[46].CLK
CLK => data0_reg[47].CLK
CLK => data0_reg[48].CLK
CLK => data0_reg[49].CLK
CLK => data0_reg[50].CLK
CLK => data0_reg[51].CLK
CLK => data0_reg[52].CLK
CLK => data0_reg[53].CLK
CLK => data0_reg[54].CLK
CLK => data0_reg[55].CLK
CLK => data0_reg[56].CLK
CLK => data0_reg[57].CLK
CLK => data0_reg[58].CLK
CLK => data0_reg[59].CLK
CLK => data0_reg[60].CLK
CLK => data0_reg[61].CLK
CLK => data0_reg[62].CLK
CLK => data0_reg[63].CLK
CLK => data0_reg[64].CLK
CLK => data0_reg[65].CLK
CLK => data0_reg[66].CLK
CLK => data0_reg[67].CLK
CLK => data0_reg[68].CLK
CLK => data0_reg[69].CLK
CLK => data0_reg[70].CLK
CLK => data0_reg[71].CLK
CLK => data0_reg[72].CLK
CLK => data0_reg[73].CLK
CLK => data0_reg[74].CLK
CLK => data0_reg[75].CLK
CLK => data0_reg[76].CLK
CLK => data0_reg[77].CLK
CLK => data0_reg[78].CLK
CLK => data0_reg[79].CLK
CLK => data0_reg[80].CLK
CLK => data0_reg[81].CLK
CLK => data0_reg[82].CLK
CLK => data0_reg[83].CLK
CLK => data0_reg[84].CLK
CLK => data0_reg[85].CLK
CLK => data0_reg[86].CLK
CLK => data0_reg[87].CLK
CLK => data0_reg[88].CLK
CLK => data0_reg[89].CLK
CLK => data0_reg[90].CLK
CLK => data0_reg[91].CLK
CLK => data0_reg[92].CLK
CLK => data0_reg[93].CLK
CLK => data0_reg[94].CLK
CLK => data0_reg[95].CLK
CLK => data0_reg[96].CLK
CLK => data0_reg[97].CLK
CLK => data0_reg[98].CLK
CLK => data0_reg[99].CLK
CLK => data0_reg[100].CLK
CLK => data0_reg[101].CLK
CLK => data0_reg[102].CLK
CLK => data0_reg[103].CLK
CLK => data0_reg[104].CLK
CLK => data0_reg[105].CLK
CLK => data0_reg[106].CLK
CLK => data0_reg[107].CLK
CLK => data0_reg[108].CLK
CLK => data0_reg[109].CLK
CLK => data0_reg[110].CLK
CLK => data0_reg[111].CLK
CLK => data0_reg[112].CLK
CLK => data0_reg[113].CLK
CLK => data0_reg[114].CLK
CLK => data0_reg[115].CLK
CLK => data0_reg[116].CLK
CLK => data0_reg[117].CLK
CLK => data0_reg[118].CLK
CLK => data0_reg[119].CLK
CLK => data0_reg[120].CLK
CLK => data0_reg[121].CLK
CLK => data0_reg[122].CLK
CLK => data0_reg[123].CLK
CLK => data0_reg[124].CLK
CLK => data0_reg[125].CLK
CLK => data0_reg[126].CLK
CLK => data0_reg[127].CLK
CLK => data0_reg[128].CLK
CLK => data0_reg[129].CLK
CLK => data0_reg[130].CLK
CLK => data0_reg[131].CLK
CLK => data0_reg[132].CLK
CLK => data0_reg[133].CLK
CLK => data0_reg[134].CLK
CLK => data0_reg[135].CLK
CLK => data0_reg[136].CLK
CLK => data0_reg[137].CLK
CLK => data0_reg[138].CLK
CLK => data0_reg[139].CLK
CLK => data0_reg[140].CLK
CLK => data0_reg[141].CLK
CLK => data0_reg[142].CLK
CLK => data0_reg[143].CLK
CLK => data0_reg[144].CLK
CLK => data0_reg[145].CLK
CLK => data0_reg[146].CLK
CLK => data0_reg[147].CLK
CLK => data0_reg[148].CLK
CLK => data0_reg[149].CLK
CLK => data0_reg[150].CLK
CLK => data0_reg[151].CLK
CLK => data0_reg[152].CLK
CLK => data0_reg[153].CLK
CLK => data0_reg[154].CLK
CLK => data0_reg[155].CLK
CLK => data0_reg[156].CLK
CLK => data0_reg[157].CLK
CLK => data0_reg[158].CLK
CLK => data0_reg[159].CLK
CLK => data0_reg[160].CLK
CLK => data0_reg[161].CLK
CLK => data0_reg[162].CLK
CLK => data0_reg[163].CLK
CLK => data0_reg[164].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
D_IN[34] => data0_reg.IN1
D_IN[34] => data1_reg[34].DATAIN
D_IN[35] => data0_reg.IN1
D_IN[35] => data1_reg[35].DATAIN
D_IN[36] => data0_reg.IN1
D_IN[36] => data1_reg[36].DATAIN
D_IN[37] => data0_reg.IN1
D_IN[37] => data1_reg[37].DATAIN
D_IN[38] => data0_reg.IN1
D_IN[38] => data1_reg[38].DATAIN
D_IN[39] => data0_reg.IN1
D_IN[39] => data1_reg[39].DATAIN
D_IN[40] => data0_reg.IN1
D_IN[40] => data1_reg[40].DATAIN
D_IN[41] => data0_reg.IN1
D_IN[41] => data1_reg[41].DATAIN
D_IN[42] => data0_reg.IN1
D_IN[42] => data1_reg[42].DATAIN
D_IN[43] => data0_reg.IN1
D_IN[43] => data1_reg[43].DATAIN
D_IN[44] => data0_reg.IN1
D_IN[44] => data1_reg[44].DATAIN
D_IN[45] => data0_reg.IN1
D_IN[45] => data1_reg[45].DATAIN
D_IN[46] => data0_reg.IN1
D_IN[46] => data1_reg[46].DATAIN
D_IN[47] => data0_reg.IN1
D_IN[47] => data1_reg[47].DATAIN
D_IN[48] => data0_reg.IN1
D_IN[48] => data1_reg[48].DATAIN
D_IN[49] => data0_reg.IN1
D_IN[49] => data1_reg[49].DATAIN
D_IN[50] => data0_reg.IN1
D_IN[50] => data1_reg[50].DATAIN
D_IN[51] => data0_reg.IN1
D_IN[51] => data1_reg[51].DATAIN
D_IN[52] => data0_reg.IN1
D_IN[52] => data1_reg[52].DATAIN
D_IN[53] => data0_reg.IN1
D_IN[53] => data1_reg[53].DATAIN
D_IN[54] => data0_reg.IN1
D_IN[54] => data1_reg[54].DATAIN
D_IN[55] => data0_reg.IN1
D_IN[55] => data1_reg[55].DATAIN
D_IN[56] => data0_reg.IN1
D_IN[56] => data1_reg[56].DATAIN
D_IN[57] => data0_reg.IN1
D_IN[57] => data1_reg[57].DATAIN
D_IN[58] => data0_reg.IN1
D_IN[58] => data1_reg[58].DATAIN
D_IN[59] => data0_reg.IN1
D_IN[59] => data1_reg[59].DATAIN
D_IN[60] => data0_reg.IN1
D_IN[60] => data1_reg[60].DATAIN
D_IN[61] => data0_reg.IN1
D_IN[61] => data1_reg[61].DATAIN
D_IN[62] => data0_reg.IN1
D_IN[62] => data1_reg[62].DATAIN
D_IN[63] => data0_reg.IN1
D_IN[63] => data1_reg[63].DATAIN
D_IN[64] => data0_reg.IN1
D_IN[64] => data1_reg[64].DATAIN
D_IN[65] => data0_reg.IN1
D_IN[65] => data1_reg[65].DATAIN
D_IN[66] => data0_reg.IN1
D_IN[66] => data1_reg[66].DATAIN
D_IN[67] => data0_reg.IN1
D_IN[67] => data1_reg[67].DATAIN
D_IN[68] => data0_reg.IN1
D_IN[68] => data1_reg[68].DATAIN
D_IN[69] => data0_reg.IN1
D_IN[69] => data1_reg[69].DATAIN
D_IN[70] => data0_reg.IN1
D_IN[70] => data1_reg[70].DATAIN
D_IN[71] => data0_reg.IN1
D_IN[71] => data1_reg[71].DATAIN
D_IN[72] => data0_reg.IN1
D_IN[72] => data1_reg[72].DATAIN
D_IN[73] => data0_reg.IN1
D_IN[73] => data1_reg[73].DATAIN
D_IN[74] => data0_reg.IN1
D_IN[74] => data1_reg[74].DATAIN
D_IN[75] => data0_reg.IN1
D_IN[75] => data1_reg[75].DATAIN
D_IN[76] => data0_reg.IN1
D_IN[76] => data1_reg[76].DATAIN
D_IN[77] => data0_reg.IN1
D_IN[77] => data1_reg[77].DATAIN
D_IN[78] => data0_reg.IN1
D_IN[78] => data1_reg[78].DATAIN
D_IN[79] => data0_reg.IN1
D_IN[79] => data1_reg[79].DATAIN
D_IN[80] => data0_reg.IN1
D_IN[80] => data1_reg[80].DATAIN
D_IN[81] => data0_reg.IN1
D_IN[81] => data1_reg[81].DATAIN
D_IN[82] => data0_reg.IN1
D_IN[82] => data1_reg[82].DATAIN
D_IN[83] => data0_reg.IN1
D_IN[83] => data1_reg[83].DATAIN
D_IN[84] => data0_reg.IN1
D_IN[84] => data1_reg[84].DATAIN
D_IN[85] => data0_reg.IN1
D_IN[85] => data1_reg[85].DATAIN
D_IN[86] => data0_reg.IN1
D_IN[86] => data1_reg[86].DATAIN
D_IN[87] => data0_reg.IN1
D_IN[87] => data1_reg[87].DATAIN
D_IN[88] => data0_reg.IN1
D_IN[88] => data1_reg[88].DATAIN
D_IN[89] => data0_reg.IN1
D_IN[89] => data1_reg[89].DATAIN
D_IN[90] => data0_reg.IN1
D_IN[90] => data1_reg[90].DATAIN
D_IN[91] => data0_reg.IN1
D_IN[91] => data1_reg[91].DATAIN
D_IN[92] => data0_reg.IN1
D_IN[92] => data1_reg[92].DATAIN
D_IN[93] => data0_reg.IN1
D_IN[93] => data1_reg[93].DATAIN
D_IN[94] => data0_reg.IN1
D_IN[94] => data1_reg[94].DATAIN
D_IN[95] => data0_reg.IN1
D_IN[95] => data1_reg[95].DATAIN
D_IN[96] => data0_reg.IN1
D_IN[96] => data1_reg[96].DATAIN
D_IN[97] => data0_reg.IN1
D_IN[97] => data1_reg[97].DATAIN
D_IN[98] => data0_reg.IN1
D_IN[98] => data1_reg[98].DATAIN
D_IN[99] => data0_reg.IN1
D_IN[99] => data1_reg[99].DATAIN
D_IN[100] => data0_reg.IN1
D_IN[100] => data1_reg[100].DATAIN
D_IN[101] => data0_reg.IN1
D_IN[101] => data1_reg[101].DATAIN
D_IN[102] => data0_reg.IN1
D_IN[102] => data1_reg[102].DATAIN
D_IN[103] => data0_reg.IN1
D_IN[103] => data1_reg[103].DATAIN
D_IN[104] => data0_reg.IN1
D_IN[104] => data1_reg[104].DATAIN
D_IN[105] => data0_reg.IN1
D_IN[105] => data1_reg[105].DATAIN
D_IN[106] => data0_reg.IN1
D_IN[106] => data1_reg[106].DATAIN
D_IN[107] => data0_reg.IN1
D_IN[107] => data1_reg[107].DATAIN
D_IN[108] => data0_reg.IN1
D_IN[108] => data1_reg[108].DATAIN
D_IN[109] => data0_reg.IN1
D_IN[109] => data1_reg[109].DATAIN
D_IN[110] => data0_reg.IN1
D_IN[110] => data1_reg[110].DATAIN
D_IN[111] => data0_reg.IN1
D_IN[111] => data1_reg[111].DATAIN
D_IN[112] => data0_reg.IN1
D_IN[112] => data1_reg[112].DATAIN
D_IN[113] => data0_reg.IN1
D_IN[113] => data1_reg[113].DATAIN
D_IN[114] => data0_reg.IN1
D_IN[114] => data1_reg[114].DATAIN
D_IN[115] => data0_reg.IN1
D_IN[115] => data1_reg[115].DATAIN
D_IN[116] => data0_reg.IN1
D_IN[116] => data1_reg[116].DATAIN
D_IN[117] => data0_reg.IN1
D_IN[117] => data1_reg[117].DATAIN
D_IN[118] => data0_reg.IN1
D_IN[118] => data1_reg[118].DATAIN
D_IN[119] => data0_reg.IN1
D_IN[119] => data1_reg[119].DATAIN
D_IN[120] => data0_reg.IN1
D_IN[120] => data1_reg[120].DATAIN
D_IN[121] => data0_reg.IN1
D_IN[121] => data1_reg[121].DATAIN
D_IN[122] => data0_reg.IN1
D_IN[122] => data1_reg[122].DATAIN
D_IN[123] => data0_reg.IN1
D_IN[123] => data1_reg[123].DATAIN
D_IN[124] => data0_reg.IN1
D_IN[124] => data1_reg[124].DATAIN
D_IN[125] => data0_reg.IN1
D_IN[125] => data1_reg[125].DATAIN
D_IN[126] => data0_reg.IN1
D_IN[126] => data1_reg[126].DATAIN
D_IN[127] => data0_reg.IN1
D_IN[127] => data1_reg[127].DATAIN
D_IN[128] => data0_reg.IN1
D_IN[128] => data1_reg[128].DATAIN
D_IN[129] => data0_reg.IN1
D_IN[129] => data1_reg[129].DATAIN
D_IN[130] => data0_reg.IN1
D_IN[130] => data1_reg[130].DATAIN
D_IN[131] => data0_reg.IN1
D_IN[131] => data1_reg[131].DATAIN
D_IN[132] => data0_reg.IN1
D_IN[132] => data1_reg[132].DATAIN
D_IN[133] => data0_reg.IN1
D_IN[133] => data1_reg[133].DATAIN
D_IN[134] => data0_reg.IN1
D_IN[134] => data1_reg[134].DATAIN
D_IN[135] => data0_reg.IN1
D_IN[135] => data1_reg[135].DATAIN
D_IN[136] => data0_reg.IN1
D_IN[136] => data1_reg[136].DATAIN
D_IN[137] => data0_reg.IN1
D_IN[137] => data1_reg[137].DATAIN
D_IN[138] => data0_reg.IN1
D_IN[138] => data1_reg[138].DATAIN
D_IN[139] => data0_reg.IN1
D_IN[139] => data1_reg[139].DATAIN
D_IN[140] => data0_reg.IN1
D_IN[140] => data1_reg[140].DATAIN
D_IN[141] => data0_reg.IN1
D_IN[141] => data1_reg[141].DATAIN
D_IN[142] => data0_reg.IN1
D_IN[142] => data1_reg[142].DATAIN
D_IN[143] => data0_reg.IN1
D_IN[143] => data1_reg[143].DATAIN
D_IN[144] => data0_reg.IN1
D_IN[144] => data1_reg[144].DATAIN
D_IN[145] => data0_reg.IN1
D_IN[145] => data1_reg[145].DATAIN
D_IN[146] => data0_reg.IN1
D_IN[146] => data1_reg[146].DATAIN
D_IN[147] => data0_reg.IN1
D_IN[147] => data1_reg[147].DATAIN
D_IN[148] => data0_reg.IN1
D_IN[148] => data1_reg[148].DATAIN
D_IN[149] => data0_reg.IN1
D_IN[149] => data1_reg[149].DATAIN
D_IN[150] => data0_reg.IN1
D_IN[150] => data1_reg[150].DATAIN
D_IN[151] => data0_reg.IN1
D_IN[151] => data1_reg[151].DATAIN
D_IN[152] => data0_reg.IN1
D_IN[152] => data1_reg[152].DATAIN
D_IN[153] => data0_reg.IN1
D_IN[153] => data1_reg[153].DATAIN
D_IN[154] => data0_reg.IN1
D_IN[154] => data1_reg[154].DATAIN
D_IN[155] => data0_reg.IN1
D_IN[155] => data1_reg[155].DATAIN
D_IN[156] => data0_reg.IN1
D_IN[156] => data1_reg[156].DATAIN
D_IN[157] => data0_reg.IN1
D_IN[157] => data1_reg[157].DATAIN
D_IN[158] => data0_reg.IN1
D_IN[158] => data1_reg[158].DATAIN
D_IN[159] => data0_reg.IN1
D_IN[159] => data1_reg[159].DATAIN
D_IN[160] => data0_reg.IN1
D_IN[160] => data1_reg[160].DATAIN
D_IN[161] => data0_reg.IN1
D_IN[161] => data1_reg[161].DATAIN
D_IN[162] => data0_reg.IN1
D_IN[162] => data1_reg[162].DATAIN
D_IN[163] => data0_reg.IN1
D_IN[163] => data1_reg[163].DATAIN
D_IN[164] => data0_reg.IN1
D_IN[164] => data1_reg[164].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[34] <= data0_reg[34].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[35] <= data0_reg[35].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[36] <= data0_reg[36].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[37] <= data0_reg[37].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[38] <= data0_reg[38].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[39] <= data0_reg[39].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[40] <= data0_reg[40].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[41] <= data0_reg[41].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[42] <= data0_reg[42].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[43] <= data0_reg[43].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[44] <= data0_reg[44].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[45] <= data0_reg[45].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[46] <= data0_reg[46].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[47] <= data0_reg[47].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[48] <= data0_reg[48].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[49] <= data0_reg[49].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[50] <= data0_reg[50].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[51] <= data0_reg[51].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[52] <= data0_reg[52].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[53] <= data0_reg[53].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[54] <= data0_reg[54].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[55] <= data0_reg[55].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[56] <= data0_reg[56].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[57] <= data0_reg[57].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[58] <= data0_reg[58].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[59] <= data0_reg[59].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[60] <= data0_reg[60].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[61] <= data0_reg[61].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[62] <= data0_reg[62].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[63] <= data0_reg[63].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[64] <= data0_reg[64].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[65] <= data0_reg[65].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[66] <= data0_reg[66].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[67] <= data0_reg[67].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[68] <= data0_reg[68].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[69] <= data0_reg[69].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[70] <= data0_reg[70].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[71] <= data0_reg[71].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[72] <= data0_reg[72].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[73] <= data0_reg[73].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[74] <= data0_reg[74].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[75] <= data0_reg[75].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[76] <= data0_reg[76].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[77] <= data0_reg[77].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[78] <= data0_reg[78].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[79] <= data0_reg[79].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[80] <= data0_reg[80].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[81] <= data0_reg[81].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[82] <= data0_reg[82].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[83] <= data0_reg[83].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[84] <= data0_reg[84].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[85] <= data0_reg[85].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[86] <= data0_reg[86].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[87] <= data0_reg[87].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[88] <= data0_reg[88].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[89] <= data0_reg[89].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[90] <= data0_reg[90].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[91] <= data0_reg[91].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[92] <= data0_reg[92].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[93] <= data0_reg[93].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[94] <= data0_reg[94].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[95] <= data0_reg[95].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[96] <= data0_reg[96].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[97] <= data0_reg[97].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[98] <= data0_reg[98].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[99] <= data0_reg[99].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[100] <= data0_reg[100].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[101] <= data0_reg[101].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[102] <= data0_reg[102].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[103] <= data0_reg[103].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[104] <= data0_reg[104].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[105] <= data0_reg[105].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[106] <= data0_reg[106].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[107] <= data0_reg[107].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[108] <= data0_reg[108].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[109] <= data0_reg[109].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[110] <= data0_reg[110].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[111] <= data0_reg[111].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[112] <= data0_reg[112].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[113] <= data0_reg[113].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[114] <= data0_reg[114].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[115] <= data0_reg[115].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[116] <= data0_reg[116].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[117] <= data0_reg[117].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[118] <= data0_reg[118].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[119] <= data0_reg[119].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[120] <= data0_reg[120].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[121] <= data0_reg[121].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[122] <= data0_reg[122].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[123] <= data0_reg[123].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[124] <= data0_reg[124].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[125] <= data0_reg[125].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[126] <= data0_reg[126].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[127] <= data0_reg[127].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[128] <= data0_reg[128].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[129] <= data0_reg[129].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[130] <= data0_reg[130].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[131] <= data0_reg[131].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[132] <= data0_reg[132].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[133] <= data0_reg[133].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[134] <= data0_reg[134].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[135] <= data0_reg[135].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[136] <= data0_reg[136].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[137] <= data0_reg[137].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[138] <= data0_reg[138].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[139] <= data0_reg[139].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[140] <= data0_reg[140].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[141] <= data0_reg[141].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[142] <= data0_reg[142].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[143] <= data0_reg[143].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[144] <= data0_reg[144].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[145] <= data0_reg[145].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[146] <= data0_reg[146].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[147] <= data0_reg[147].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[148] <= data0_reg[148].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[149] <= data0_reg[149].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[150] <= data0_reg[150].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[151] <= data0_reg[151].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[152] <= data0_reg[152].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[153] <= data0_reg[153].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[154] <= data0_reg[154].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[155] <= data0_reg[155].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[156] <= data0_reg[156].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[157] <= data0_reg[157].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[158] <= data0_reg[158].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[159] <= data0_reg[159].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[160] <= data0_reg[160].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[161] <= data0_reg[161].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[162] <= data0_reg[162].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[163] <= data0_reg[163].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[164] <= data0_reg[164].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_2
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_3
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:splf_nw2c_4
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5
instnum[0] => ~NO_FANOUT~
instnum[1] => ~NO_FANOUT~
instnum[2] => ~NO_FANOUT~
CLK_clkinB => CLK_clkinB.IN1
RST_N_reset_B => RST_N_reset_B.IN1
CLK_clkinA => CLK_clkinA.IN2
reset_A => reset_A.IN1
tx_put[0] => inout_$D_IN[0].IN1
tx_put[1] => inout_$D_IN[1].IN1
tx_put[2] => inout_$D_IN[2].IN1
tx_put[3] => inout_$D_IN[3].IN1
tx_put[4] => inout_$D_IN[4].IN1
tx_put[5] => inout_$D_IN[5].IN1
tx_put[6] => inout_$D_IN[6].IN1
tx_put[7] => inout_$D_IN[7].IN1
tx_put[8] => inout_$D_IN[8].IN1
tx_put[9] => inout_$D_IN[9].IN1
tx_put[10] => inout_$D_IN[10].IN1
tx_put[11] => inout_$D_IN[11].IN1
tx_put[12] => inout_$D_IN[12].IN1
tx_put[13] => inout_$D_IN[13].IN1
tx_put[14] => inout_$D_IN[14].IN1
tx_put[15] => inout_$D_IN[15].IN1
tx_put[16] => inout_$D_IN[16].IN1
tx_put[17] => inout_$D_IN[17].IN1
tx_put[18] => inout_$D_IN[18].IN1
tx_put[19] => inout_$D_IN[19].IN1
tx_put[20] => inout_$D_IN[20].IN1
tx_put[21] => inout_$D_IN[21].IN1
tx_put[22] => inout_$D_IN[22].IN1
tx_put[23] => inout_$D_IN[23].IN1
tx_put[24] => inout_$D_IN[24].IN1
tx_put[25] => inout_$D_IN[25].IN1
tx_put[26] => inout_$D_IN[26].IN1
tx_put[27] => inout_$D_IN[27].IN1
tx_put[28] => inout_$D_IN[28].IN1
tx_put[29] => inout_$D_IN[29].IN1
tx_put[30] => inout_$D_IN[30].IN1
tx_put[31] => inout_$D_IN[31].IN1
EN_tx_put => inout_$ENQ.IN1
RDY_tx_put <= FIFO2:inout_.FULL_N
EN_rx_get => outin_$dDEQ.IN1
rx_get[0] <= SyncFIFO:outin_.dD_OUT
rx_get[1] <= SyncFIFO:outin_.dD_OUT
rx_get[2] <= SyncFIFO:outin_.dD_OUT
rx_get[3] <= SyncFIFO:outin_.dD_OUT
rx_get[4] <= SyncFIFO:outin_.dD_OUT
rx_get[5] <= SyncFIFO:outin_.dD_OUT
rx_get[6] <= SyncFIFO:outin_.dD_OUT
rx_get[7] <= SyncFIFO:outin_.dD_OUT
rx_get[8] <= SyncFIFO:outin_.dD_OUT
rx_get[9] <= SyncFIFO:outin_.dD_OUT
rx_get[10] <= SyncFIFO:outin_.dD_OUT
rx_get[11] <= SyncFIFO:outin_.dD_OUT
rx_get[12] <= SyncFIFO:outin_.dD_OUT
rx_get[13] <= SyncFIFO:outin_.dD_OUT
rx_get[14] <= SyncFIFO:outin_.dD_OUT
rx_get[15] <= SyncFIFO:outin_.dD_OUT
rx_get[16] <= SyncFIFO:outin_.dD_OUT
rx_get[17] <= SyncFIFO:outin_.dD_OUT
rx_get[18] <= SyncFIFO:outin_.dD_OUT
rx_get[19] <= SyncFIFO:outin_.dD_OUT
rx_get[20] <= SyncFIFO:outin_.dD_OUT
rx_get[21] <= SyncFIFO:outin_.dD_OUT
rx_get[22] <= SyncFIFO:outin_.dD_OUT
rx_get[23] <= SyncFIFO:outin_.dD_OUT
rx_get[24] <= SyncFIFO:outin_.dD_OUT
rx_get[25] <= SyncFIFO:outin_.dD_OUT
rx_get[26] <= SyncFIFO:outin_.dD_OUT
rx_get[27] <= SyncFIFO:outin_.dD_OUT
rx_get[28] <= SyncFIFO:outin_.dD_OUT
rx_get[29] <= SyncFIFO:outin_.dD_OUT
rx_get[30] <= SyncFIFO:outin_.dD_OUT
rx_get[31] <= SyncFIFO:outin_.dD_OUT
RDY_rx_get <= SyncFIFO:outin_.dEMPTY_N
EN_deq_serial_get => inout_$DEQ.IN1
deq_serial_get[0] <= FIFO2:inout_.D_OUT
deq_serial_get[1] <= FIFO2:inout_.D_OUT
deq_serial_get[2] <= FIFO2:inout_.D_OUT
deq_serial_get[3] <= FIFO2:inout_.D_OUT
deq_serial_get[4] <= FIFO2:inout_.D_OUT
deq_serial_get[5] <= FIFO2:inout_.D_OUT
deq_serial_get[6] <= FIFO2:inout_.D_OUT
deq_serial_get[7] <= FIFO2:inout_.D_OUT
deq_serial_get[8] <= FIFO2:inout_.D_OUT
deq_serial_get[9] <= FIFO2:inout_.D_OUT
deq_serial_get[10] <= FIFO2:inout_.D_OUT
deq_serial_get[11] <= FIFO2:inout_.D_OUT
deq_serial_get[12] <= FIFO2:inout_.D_OUT
deq_serial_get[13] <= FIFO2:inout_.D_OUT
deq_serial_get[14] <= FIFO2:inout_.D_OUT
deq_serial_get[15] <= FIFO2:inout_.D_OUT
deq_serial_get[16] <= FIFO2:inout_.D_OUT
deq_serial_get[17] <= FIFO2:inout_.D_OUT
deq_serial_get[18] <= FIFO2:inout_.D_OUT
deq_serial_get[19] <= FIFO2:inout_.D_OUT
deq_serial_get[20] <= FIFO2:inout_.D_OUT
deq_serial_get[21] <= FIFO2:inout_.D_OUT
deq_serial_get[22] <= FIFO2:inout_.D_OUT
deq_serial_get[23] <= FIFO2:inout_.D_OUT
deq_serial_get[24] <= FIFO2:inout_.D_OUT
deq_serial_get[25] <= FIFO2:inout_.D_OUT
deq_serial_get[26] <= FIFO2:inout_.D_OUT
deq_serial_get[27] <= FIFO2:inout_.D_OUT
deq_serial_get[28] <= FIFO2:inout_.D_OUT
deq_serial_get[29] <= FIFO2:inout_.D_OUT
deq_serial_get[30] <= FIFO2:inout_.D_OUT
deq_serial_get[31] <= FIFO2:inout_.D_OUT
RDY_deq_serial_get <= FIFO2:inout_.EMPTY_N
enq_serial_put[0] => outin_$sD_IN[0].IN1
enq_serial_put[1] => outin_$sD_IN[1].IN1
enq_serial_put[2] => outin_$sD_IN[2].IN1
enq_serial_put[3] => outin_$sD_IN[3].IN1
enq_serial_put[4] => outin_$sD_IN[4].IN1
enq_serial_put[5] => outin_$sD_IN[5].IN1
enq_serial_put[6] => outin_$sD_IN[6].IN1
enq_serial_put[7] => outin_$sD_IN[7].IN1
enq_serial_put[8] => outin_$sD_IN[8].IN1
enq_serial_put[9] => outin_$sD_IN[9].IN1
enq_serial_put[10] => outin_$sD_IN[10].IN1
enq_serial_put[11] => outin_$sD_IN[11].IN1
enq_serial_put[12] => outin_$sD_IN[12].IN1
enq_serial_put[13] => outin_$sD_IN[13].IN1
enq_serial_put[14] => outin_$sD_IN[14].IN1
enq_serial_put[15] => outin_$sD_IN[15].IN1
enq_serial_put[16] => outin_$sD_IN[16].IN1
enq_serial_put[17] => outin_$sD_IN[17].IN1
enq_serial_put[18] => outin_$sD_IN[18].IN1
enq_serial_put[19] => outin_$sD_IN[19].IN1
enq_serial_put[20] => outin_$sD_IN[20].IN1
enq_serial_put[21] => outin_$sD_IN[21].IN1
enq_serial_put[22] => outin_$sD_IN[22].IN1
enq_serial_put[23] => outin_$sD_IN[23].IN1
enq_serial_put[24] => outin_$sD_IN[24].IN1
enq_serial_put[25] => outin_$sD_IN[25].IN1
enq_serial_put[26] => outin_$sD_IN[26].IN1
enq_serial_put[27] => outin_$sD_IN[27].IN1
enq_serial_put[28] => outin_$sD_IN[28].IN1
enq_serial_put[29] => outin_$sD_IN[29].IN1
enq_serial_put[30] => outin_$sD_IN[30].IN1
enq_serial_put[31] => outin_$sD_IN[31].IN1
EN_enq_serial_put => outin_$sENQ.IN1
RDY_enq_serial_put <= SyncFIFO:outin_.sFULL_N


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|mkMFpgaTop|mkTop_fpga2:xfpga2|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_
sCLK => fifoMem.we_a.CLK
sCLK => fifoMem.waddr_a[2].CLK
sCLK => fifoMem.waddr_a[1].CLK
sCLK => fifoMem.waddr_a[0].CLK
sCLK => fifoMem.data_a[31].CLK
sCLK => fifoMem.data_a[30].CLK
sCLK => fifoMem.data_a[29].CLK
sCLK => fifoMem.data_a[28].CLK
sCLK => fifoMem.data_a[27].CLK
sCLK => fifoMem.data_a[26].CLK
sCLK => fifoMem.data_a[25].CLK
sCLK => fifoMem.data_a[24].CLK
sCLK => fifoMem.data_a[23].CLK
sCLK => fifoMem.data_a[22].CLK
sCLK => fifoMem.data_a[21].CLK
sCLK => fifoMem.data_a[20].CLK
sCLK => fifoMem.data_a[19].CLK
sCLK => fifoMem.data_a[18].CLK
sCLK => fifoMem.data_a[17].CLK
sCLK => fifoMem.data_a[16].CLK
sCLK => fifoMem.data_a[15].CLK
sCLK => fifoMem.data_a[14].CLK
sCLK => fifoMem.data_a[13].CLK
sCLK => fifoMem.data_a[12].CLK
sCLK => fifoMem.data_a[11].CLK
sCLK => fifoMem.data_a[10].CLK
sCLK => fifoMem.data_a[9].CLK
sCLK => fifoMem.data_a[8].CLK
sCLK => fifoMem.data_a[7].CLK
sCLK => fifoMem.data_a[6].CLK
sCLK => fifoMem.data_a[5].CLK
sCLK => fifoMem.data_a[4].CLK
sCLK => fifoMem.data_a[3].CLK
sCLK => fifoMem.data_a[2].CLK
sCLK => fifoMem.data_a[1].CLK
sCLK => fifoMem.data_a[0].CLK
sCLK => sDeqPtr[0].CLK
sCLK => sDeqPtr[1].CLK
sCLK => sDeqPtr[2].CLK
sCLK => sDeqPtr[3].CLK
sCLK => sSyncReg1[0].CLK
sCLK => sSyncReg1[1].CLK
sCLK => sSyncReg1[2].CLK
sCLK => sSyncReg1[3].CLK
sCLK => sNotFullReg.CLK
sCLK => sGEnqPtr1[0].CLK
sCLK => sGEnqPtr1[1].CLK
sCLK => sGEnqPtr1[2].CLK
sCLK => sGEnqPtr1[3].CLK
sCLK => sGEnqPtr1[4].CLK
sCLK => sGEnqPtr[0].CLK
sCLK => sGEnqPtr[1].CLK
sCLK => sGEnqPtr[2].CLK
sCLK => sGEnqPtr[3].CLK
sCLK => sGEnqPtr[4].CLK
sCLK => fifoMem.CLK0
sRST => sNotFullReg.ACLR
sRST => sGEnqPtr1[0].PRESET
sRST => sGEnqPtr1[1].PRESET
sRST => sGEnqPtr1[2].ACLR
sRST => sGEnqPtr1[3].ACLR
sRST => sGEnqPtr1[4].ACLR
sRST => sGEnqPtr[0].ACLR
sRST => sGEnqPtr[1].ACLR
sRST => sGEnqPtr[2].ACLR
sRST => sGEnqPtr[3].ACLR
sRST => sGEnqPtr[4].ACLR
sRST => dNotEmptyReg.ACLR
sRST => dGDeqPtr1[0].PRESET
sRST => dGDeqPtr1[1].PRESET
sRST => dGDeqPtr1[2].ACLR
sRST => dGDeqPtr1[3].ACLR
sRST => dGDeqPtr1[4].ACLR
sRST => dGDeqPtr[0].ACLR
sRST => dGDeqPtr[1].ACLR
sRST => dGDeqPtr[2].ACLR
sRST => dGDeqPtr[3].ACLR
sRST => dGDeqPtr[4].ACLR
sRST => dEnqPtr[0].ACLR
sRST => dEnqPtr[1].ACLR
sRST => dEnqPtr[2].ACLR
sRST => dEnqPtr[3].ACLR
sRST => dSyncReg1[0].ACLR
sRST => dSyncReg1[1].ACLR
sRST => dSyncReg1[2].ACLR
sRST => dSyncReg1[3].ACLR
sRST => sDeqPtr[0].ACLR
sRST => sDeqPtr[1].ACLR
sRST => sDeqPtr[2].ACLR
sRST => sDeqPtr[3].ACLR
sRST => sSyncReg1[0].ACLR
sRST => sSyncReg1[1].ACLR
sRST => sSyncReg1[2].ACLR
sRST => sSyncReg1[3].ACLR
dCLK => dDoutReg[0].CLK
dCLK => dDoutReg[1].CLK
dCLK => dDoutReg[2].CLK
dCLK => dDoutReg[3].CLK
dCLK => dDoutReg[4].CLK
dCLK => dDoutReg[5].CLK
dCLK => dDoutReg[6].CLK
dCLK => dDoutReg[7].CLK
dCLK => dDoutReg[8].CLK
dCLK => dDoutReg[9].CLK
dCLK => dDoutReg[10].CLK
dCLK => dDoutReg[11].CLK
dCLK => dDoutReg[12].CLK
dCLK => dDoutReg[13].CLK
dCLK => dDoutReg[14].CLK
dCLK => dDoutReg[15].CLK
dCLK => dDoutReg[16].CLK
dCLK => dDoutReg[17].CLK
dCLK => dDoutReg[18].CLK
dCLK => dDoutReg[19].CLK
dCLK => dDoutReg[20].CLK
dCLK => dDoutReg[21].CLK
dCLK => dDoutReg[22].CLK
dCLK => dDoutReg[23].CLK
dCLK => dDoutReg[24].CLK
dCLK => dDoutReg[25].CLK
dCLK => dDoutReg[26].CLK
dCLK => dDoutReg[27].CLK
dCLK => dDoutReg[28].CLK
dCLK => dDoutReg[29].CLK
dCLK => dDoutReg[30].CLK
dCLK => dDoutReg[31].CLK
dCLK => dNotEmptyReg.CLK
dCLK => dGDeqPtr1[0].CLK
dCLK => dGDeqPtr1[1].CLK
dCLK => dGDeqPtr1[2].CLK
dCLK => dGDeqPtr1[3].CLK
dCLK => dGDeqPtr1[4].CLK
dCLK => dGDeqPtr[0].CLK
dCLK => dGDeqPtr[1].CLK
dCLK => dGDeqPtr[2].CLK
dCLK => dGDeqPtr[3].CLK
dCLK => dGDeqPtr[4].CLK
dCLK => dEnqPtr[0].CLK
dCLK => dEnqPtr[1].CLK
dCLK => dEnqPtr[2].CLK
dCLK => dEnqPtr[3].CLK
dCLK => dSyncReg1[0].CLK
dCLK => dSyncReg1[1].CLK
dCLK => dSyncReg1[2].CLK
dCLK => dSyncReg1[3].CLK
sENQ => sNotFullReg.OUTPUTSELECT
sENQ => fifoMem.we_a.DATAIN
sENQ => sGEnqPtr[4].ENA
sENQ => sGEnqPtr[3].ENA
sENQ => sGEnqPtr[2].ENA
sENQ => sGEnqPtr[1].ENA
sENQ => sGEnqPtr[0].ENA
sENQ => sGEnqPtr1[4].ENA
sENQ => sGEnqPtr1[3].ENA
sENQ => sGEnqPtr1[2].ENA
sENQ => sGEnqPtr1[1].ENA
sENQ => sGEnqPtr1[0].ENA
sENQ => fifoMem.WE
sD_IN[0] => fifoMem.data_a[0].DATAIN
sD_IN[0] => fifoMem.DATAIN
sD_IN[1] => fifoMem.data_a[1].DATAIN
sD_IN[1] => fifoMem.DATAIN1
sD_IN[2] => fifoMem.data_a[2].DATAIN
sD_IN[2] => fifoMem.DATAIN2
sD_IN[3] => fifoMem.data_a[3].DATAIN
sD_IN[3] => fifoMem.DATAIN3
sD_IN[4] => fifoMem.data_a[4].DATAIN
sD_IN[4] => fifoMem.DATAIN4
sD_IN[5] => fifoMem.data_a[5].DATAIN
sD_IN[5] => fifoMem.DATAIN5
sD_IN[6] => fifoMem.data_a[6].DATAIN
sD_IN[6] => fifoMem.DATAIN6
sD_IN[7] => fifoMem.data_a[7].DATAIN
sD_IN[7] => fifoMem.DATAIN7
sD_IN[8] => fifoMem.data_a[8].DATAIN
sD_IN[8] => fifoMem.DATAIN8
sD_IN[9] => fifoMem.data_a[9].DATAIN
sD_IN[9] => fifoMem.DATAIN9
sD_IN[10] => fifoMem.data_a[10].DATAIN
sD_IN[10] => fifoMem.DATAIN10
sD_IN[11] => fifoMem.data_a[11].DATAIN
sD_IN[11] => fifoMem.DATAIN11
sD_IN[12] => fifoMem.data_a[12].DATAIN
sD_IN[12] => fifoMem.DATAIN12
sD_IN[13] => fifoMem.data_a[13].DATAIN
sD_IN[13] => fifoMem.DATAIN13
sD_IN[14] => fifoMem.data_a[14].DATAIN
sD_IN[14] => fifoMem.DATAIN14
sD_IN[15] => fifoMem.data_a[15].DATAIN
sD_IN[15] => fifoMem.DATAIN15
sD_IN[16] => fifoMem.data_a[16].DATAIN
sD_IN[16] => fifoMem.DATAIN16
sD_IN[17] => fifoMem.data_a[17].DATAIN
sD_IN[17] => fifoMem.DATAIN17
sD_IN[18] => fifoMem.data_a[18].DATAIN
sD_IN[18] => fifoMem.DATAIN18
sD_IN[19] => fifoMem.data_a[19].DATAIN
sD_IN[19] => fifoMem.DATAIN19
sD_IN[20] => fifoMem.data_a[20].DATAIN
sD_IN[20] => fifoMem.DATAIN20
sD_IN[21] => fifoMem.data_a[21].DATAIN
sD_IN[21] => fifoMem.DATAIN21
sD_IN[22] => fifoMem.data_a[22].DATAIN
sD_IN[22] => fifoMem.DATAIN22
sD_IN[23] => fifoMem.data_a[23].DATAIN
sD_IN[23] => fifoMem.DATAIN23
sD_IN[24] => fifoMem.data_a[24].DATAIN
sD_IN[24] => fifoMem.DATAIN24
sD_IN[25] => fifoMem.data_a[25].DATAIN
sD_IN[25] => fifoMem.DATAIN25
sD_IN[26] => fifoMem.data_a[26].DATAIN
sD_IN[26] => fifoMem.DATAIN26
sD_IN[27] => fifoMem.data_a[27].DATAIN
sD_IN[27] => fifoMem.DATAIN27
sD_IN[28] => fifoMem.data_a[28].DATAIN
sD_IN[28] => fifoMem.DATAIN28
sD_IN[29] => fifoMem.data_a[29].DATAIN
sD_IN[29] => fifoMem.DATAIN29
sD_IN[30] => fifoMem.data_a[30].DATAIN
sD_IN[30] => fifoMem.DATAIN30
sD_IN[31] => fifoMem.data_a[31].DATAIN
sD_IN[31] => fifoMem.DATAIN31
sFULL_N <= sNotFullReg.DB_MAX_OUTPUT_PORT_TYPE
dDEQ => always3.IN1
dDEQ => always4.IN1
dD_OUT[0] <= dDoutReg[0].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[1] <= dDoutReg[1].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[2] <= dDoutReg[2].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[3] <= dDoutReg[3].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[4] <= dDoutReg[4].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[5] <= dDoutReg[5].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[6] <= dDoutReg[6].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[7] <= dDoutReg[7].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[8] <= dDoutReg[8].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[9] <= dDoutReg[9].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[10] <= dDoutReg[10].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[11] <= dDoutReg[11].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[12] <= dDoutReg[12].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[13] <= dDoutReg[13].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[14] <= dDoutReg[14].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[15] <= dDoutReg[15].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[16] <= dDoutReg[16].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[17] <= dDoutReg[17].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[18] <= dDoutReg[18].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[19] <= dDoutReg[19].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[20] <= dDoutReg[20].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[21] <= dDoutReg[21].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[22] <= dDoutReg[22].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[23] <= dDoutReg[23].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[24] <= dDoutReg[24].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[25] <= dDoutReg[25].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[26] <= dDoutReg[26].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[27] <= dDoutReg[27].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[28] <= dDoutReg[28].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[29] <= dDoutReg[29].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[30] <= dDoutReg[30].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[31] <= dDoutReg[31].DB_MAX_OUTPUT_PORT_TYPE
dEMPTY_N <= dNotEmptyReg.DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => align_done.OUTPUTSELECT
reset_n => rx_data_align.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => EN_deq_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => EN_enq_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => deq_rx[30]~reg0.ENA
reset_n => deq_rx[29]~reg0.ENA
reset_n => deq_rx[28]~reg0.ENA
reset_n => deq_rx[27]~reg0.ENA
reset_n => deq_rx[26]~reg0.ENA
reset_n => deq_rx[12]~reg0.ENA
reset_n => deq_rx[25]~reg0.ENA
reset_n => deq_rx[24]~reg0.ENA
reset_n => deq_rx[11]~reg0.ENA
reset_n => deq_rx[10]~reg0.ENA
reset_n => deq_rx[9]~reg0.ENA
reset_n => deq_rx[8]~reg0.ENA
reset_n => deq_rx[23]~reg0.ENA
reset_n => deq_rx[22]~reg0.ENA
reset_n => led_tx_state[0].ENA
reset_n => deq_rx[21]~reg0.ENA
reset_n => deq_rx[20]~reg0.ENA
reset_n => deq_rx[19]~reg0.ENA
reset_n => deq_rx[18]~reg0.ENA
reset_n => deq_rx[17]~reg0.ENA
reset_n => deq_rx[7]~reg0.ENA
reset_n => deq_rx[6]~reg0.ENA
reset_n => deq_rx[5]~reg0.ENA
reset_n => deq_rx[16]~reg0.ENA
reset_n => deq_rx[15]~reg0.ENA
reset_n => deq_rx[4]~reg0.ENA
reset_n => deq_rx[3]~reg0.ENA
reset_n => deq_rx[2]~reg0.ENA
reset_n => deq_rx[1]~reg0.ENA
reset_n => deq_rx[0]~reg0.ENA
reset_n => deq_rx[14]~reg0.ENA
reset_n => deq_rx[13]~reg0.ENA
reset_n => deq_rx[31]~reg0.ENA
reset_n => led_rx_state[0].ENA
reset_n => led_rx_state[1].ENA
reset_n => led_rx_state[2].ENA
reset_n => led_rx_state[3].ENA
reset_n => led_tx_state[1].ENA
reset_n => led_tx_state[2].ENA
reset_n => led_tx_state[3].ENA
tx_inclock => tx_inclock.IN1
tx_out[0] <= tx:tx1.tx_out
tx_out[1] <= tx:tx1.tx_out
tx_outclock <= tx:tx1.tx_outclock
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => next_state_tx.DATAB
tx_align_done => Selector4.IN1
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => rx_inclock.IN1
rx_align_done <= align_done.DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= rx:rx1.rx_outclock
enq_tx[0] => sub_3_tx.DATAB
enq_tx[1] => sub_3_tx.DATAB
enq_tx[2] => sub_3_tx.DATAB
enq_tx[3] => sub_3_tx.DATAB
enq_tx[4] => sub_3_tx.DATAB
enq_tx[5] => sub_3_tx.DATAB
enq_tx[6] => sub_3_tx.DATAB
enq_tx[7] => sub_3_tx.DATAB
enq_tx[8] => sub_2_tx.DATAB
enq_tx[9] => sub_2_tx.DATAB
enq_tx[10] => sub_2_tx.DATAB
enq_tx[11] => sub_2_tx.DATAB
enq_tx[12] => sub_2_tx.DATAB
enq_tx[13] => sub_2_tx.DATAB
enq_tx[14] => sub_2_tx.DATAB
enq_tx[15] => sub_2_tx.DATAB
enq_tx[16] => sub_1_tx.DATAB
enq_tx[17] => sub_1_tx.DATAB
enq_tx[18] => sub_1_tx.DATAB
enq_tx[19] => sub_1_tx.DATAB
enq_tx[20] => sub_1_tx.DATAB
enq_tx[21] => sub_1_tx.DATAB
enq_tx[22] => sub_1_tx.DATAB
enq_tx[23] => sub_1_tx.DATAB
enq_tx[24] => tx_in.DATAB
enq_tx[25] => tx_in.DATAB
enq_tx[26] => tx_in.DATAB
enq_tx[27] => tx_in.DATAB
enq_tx[28] => tx_in.DATAB
enq_tx[29] => tx_in.DATAB
enq_tx[30] => tx_in.DATAB
enq_tx[31] => tx_in.DATAB
EN_enq_tx <= EN_enq_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => EN_enq_tx.DATAB
deq_rx[0] <= deq_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[1] <= deq_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[2] <= deq_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[3] <= deq_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[4] <= deq_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[5] <= deq_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[6] <= deq_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[7] <= deq_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[8] <= deq_rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[9] <= deq_rx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[10] <= deq_rx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[11] <= deq_rx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[12] <= deq_rx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[13] <= deq_rx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[14] <= deq_rx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[15] <= deq_rx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[16] <= deq_rx[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[17] <= deq_rx[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[18] <= deq_rx[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[19] <= deq_rx[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[20] <= deq_rx[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[21] <= deq_rx[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[22] <= deq_rx[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[23] <= deq_rx[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[24] <= deq_rx[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[25] <= deq_rx[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[26] <= deq_rx[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[27] <= deq_rx[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[28] <= deq_rx[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[29] <= deq_rx[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[30] <= deq_rx[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[31] <= deq_rx[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN_deq_rx <= EN_deq_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY_deq_rx => led_rx_state.DATAB
RDY_deq_rx => led_rx_state.DATAB
RDY_deq_rx => led_rx_state.DATAB
RDY_deq_rx => EN_deq_rx.DATAB
led_out[0] <= led_rx_state[0].DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= led_rx_state[1].DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= led_rx_state[2].DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= led_rx_state[3].DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= led_tx_state[0].DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= led_tx_state[1].DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= led_tx_state[2].DB_MAX_OUTPUT_PORT_TYPE
led_out[7] <= led_tx_state[3].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1
pll_areset => pll_areset.IN1
tx_in[0] => tx_in[0].IN1
tx_in[1] => tx_in[1].IN1
tx_in[2] => tx_in[2].IN1
tx_in[3] => tx_in[3].IN1
tx_in[4] => tx_in[4].IN1
tx_in[5] => tx_in[5].IN1
tx_in[6] => tx_in[6].IN1
tx_in[7] => tx_in[7].IN1
tx_inclock => tx_inclock.IN1
tx_locked <= altlvds_tx:ALTLVDS_TX_component.tx_locked
tx_out[0] <= altlvds_tx:ALTLVDS_TX_component.tx_out
tx_out[1] <= altlvds_tx:ALTLVDS_TX_component.tx_out
tx_outclock <= altlvds_tx:ALTLVDS_TX_component.tx_outclock


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component
tx_in[0] => tx_lvds_tx:auto_generated.tx_in[0]
tx_in[1] => tx_lvds_tx:auto_generated.tx_in[1]
tx_in[2] => tx_lvds_tx:auto_generated.tx_in[2]
tx_in[3] => tx_lvds_tx:auto_generated.tx_in[3]
tx_in[4] => tx_lvds_tx:auto_generated.tx_in[4]
tx_in[5] => tx_lvds_tx:auto_generated.tx_in[5]
tx_in[6] => tx_lvds_tx:auto_generated.tx_in[6]
tx_in[7] => tx_lvds_tx:auto_generated.tx_in[7]
tx_inclock => tx_lvds_tx:auto_generated.tx_inclock
tx_syncclock => ~NO_FANOUT~
tx_enable => ~NO_FANOUT~
sync_inclock => ~NO_FANOUT~
tx_pll_enable => ~NO_FANOUT~
pll_areset => tx_lvds_tx:auto_generated.pll_areset
tx_data_reset => ~NO_FANOUT~
tx_out[0] <= tx_lvds_tx:auto_generated.tx_out[0]
tx_out[1] <= tx_lvds_tx:auto_generated.tx_out[1]
tx_outclock <= tx_lvds_tx:auto_generated.tx_outclock
tx_coreclock <= <GND>
tx_locked <= tx_lvds_tx:auto_generated.tx_locked


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated
pll_areset => w_reset.IN9
tx_in[0] => tx_reg[0].DATAIN
tx_in[1] => tx_reg[1].DATAIN
tx_in[2] => tx_reg[2].DATAIN
tx_in[3] => tx_reg[3].DATAIN
tx_in[4] => tx_reg[4].DATAIN
tx_in[5] => tx_reg[5].DATAIN
tx_in[6] => tx_reg[6].DATAIN
tx_in[7] => tx_reg[7].DATAIN
tx_inclock => lvds_tx_pll.CLK
tx_locked <= tx_locked.DB_MAX_OUTPUT_PORT_TYPE
tx_out[0] <= tx_ddio_out:ddio_out.dataout
tx_out[1] <= tx_ddio_out:ddio_out.dataout
tx_outclock <= tx_ddio_out1:outclock_ddio.dataout


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out
aclr => ddio_outa_0.ARESET
aclr => ddio_outa_1.ARESET
datain_h[0] => ddio_outa_0.DATAINHI
datain_h[1] => ddio_outa_1.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
datain_l[1] => ddio_outa_1.DATAINLO
dataout[0] <= ddio_outa_0.DATAOUT
dataout[1] <= ddio_outa_1.DATAOUT
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL
outclock => ddio_outa_1.CLKHI
outclock => ddio_outa_1.CLKLO
outclock => ddio_outa_1.MUXSEL


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio
aclr => ddio_outa_0.ARESET
datain_h[0] => ddio_outa_0.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
dataout[0] <= ddio_outa_0.DATAOUT
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr10
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr20
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr9
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13
aclr => counter_reg_bit[0].ACLR
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
updown => ~NO_FANOUT~


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2
aclr => counter_reg_bit[0].ACLR
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
updown => ~NO_FANOUT~


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
aclr => shift_reg[2].ACLR
aclr => shift_reg[3].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
data[2] => shift_reg.DATAB
data[3] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1
pll_areset => pll_areset.IN1
rx_data_align => rx_data_align.IN1
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => rx_inclock.IN1
rx_locked <= altlvds_rx:ALTLVDS_RX_component.rx_locked
rx_out[0] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[1] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[2] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[3] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[4] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[5] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[6] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[7] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_outclock <= altlvds_rx:ALTLVDS_RX_component.rx_outclock


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component
rx_in[0] => rx_lvds_rx:auto_generated.rx_in[0]
rx_in[1] => rx_lvds_rx:auto_generated.rx_in[1]
rx_inclock => rx_lvds_rx:auto_generated.rx_inclock
rx_syncclock => ~NO_FANOUT~
rx_dpaclock => ~NO_FANOUT~
rx_readclock => ~NO_FANOUT~
rx_enable => ~NO_FANOUT~
rx_deskew => ~NO_FANOUT~
rx_pll_enable => ~NO_FANOUT~
rx_data_align => rx_lvds_rx:auto_generated.rx_data_align
rx_data_align_reset => ~NO_FANOUT~
rx_reset[0] => ~NO_FANOUT~
rx_reset[1] => ~NO_FANOUT~
rx_dpll_reset[0] => ~NO_FANOUT~
rx_dpll_reset[1] => ~NO_FANOUT~
rx_dpll_hold[0] => ~NO_FANOUT~
rx_dpll_hold[1] => ~NO_FANOUT~
rx_dpll_enable[0] => ~NO_FANOUT~
rx_dpll_enable[1] => ~NO_FANOUT~
rx_fifo_reset[0] => ~NO_FANOUT~
rx_fifo_reset[1] => ~NO_FANOUT~
rx_channel_data_align[0] => ~NO_FANOUT~
rx_channel_data_align[1] => ~NO_FANOUT~
rx_cda_reset[0] => ~NO_FANOUT~
rx_cda_reset[1] => ~NO_FANOUT~
rx_coreclk[0] => ~NO_FANOUT~
rx_coreclk[1] => ~NO_FANOUT~
pll_areset => rx_lvds_rx:auto_generated.pll_areset
rx_data_reset => ~NO_FANOUT~
pll_phasedone => ~NO_FANOUT~
rx_dpa_lock_reset[0] => ~NO_FANOUT~
rx_dpa_lock_reset[1] => ~NO_FANOUT~
dpa_pll_recal => ~NO_FANOUT~
rx_out[0] <= rx_lvds_rx:auto_generated.rx_out[0]
rx_out[1] <= rx_lvds_rx:auto_generated.rx_out[1]
rx_out[2] <= rx_lvds_rx:auto_generated.rx_out[2]
rx_out[3] <= rx_lvds_rx:auto_generated.rx_out[3]
rx_out[4] <= rx_lvds_rx:auto_generated.rx_out[4]
rx_out[5] <= rx_lvds_rx:auto_generated.rx_out[5]
rx_out[6] <= rx_lvds_rx:auto_generated.rx_out[6]
rx_out[7] <= rx_lvds_rx:auto_generated.rx_out[7]
rx_outclock <= rx_lvds_rx:auto_generated.rx_outclock
rx_locked <= rx_lvds_rx:auto_generated.rx_locked
rx_dpa_locked[0] <= <GND>
rx_dpa_locked[1] <= <GND>
rx_cda_max[0] <= <GND>
rx_cda_max[1] <= <GND>
rx_divfwdclk[0] <= <GND>
rx_divfwdclk[1] <= <GND>
dpa_pll_cal_busy <= <GND>
pll_phaseupdown <= <GND>
pll_phasestep <= <GND>
pll_phasecounterselect[0] <= <GND>
pll_phasecounterselect[1] <= <GND>
pll_phasecounterselect[2] <= <GND>
pll_phasecounterselect[3] <= <GND>
pll_scanclk <= <GND>


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated
pll_areset => w_reset.IN1
rx_data_align => rx_data_align_reg.DATAIN
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => lvds_rx_pll.CLK
rx_locked <= rx_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_out[0] <= rx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_out[1] <= rx_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_out[2] <= rx_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_out[3] <= rx_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_out[4] <= rx_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_out[5] <= rx_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_out[6] <= rx_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_out[7] <= rx_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= lvds_rx_pll.CLK1


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in
aclr => ddio_l_reg[0].ACLR
aclr => ddio_l_reg[1].ACLR
aclr => ddio_h_reg[0].ACLR
aclr => ddio_h_reg[1].ACLR
aclr => dataout_l_reg[0].ACLR
aclr => dataout_l_reg[1].ACLR
aclr => dataout_l_latch[0].ACLR
aclr => dataout_l_latch[1].ACLR
aclr => dataout_h_reg[0].ACLR
aclr => dataout_h_reg[1].ACLR
clock => ddio_h_reg[0].CLK
clock => ddio_h_reg[1].CLK
clock => dataout_l_reg[0].CLK
clock => dataout_l_reg[1].CLK
clock => dataout_h_reg[0].CLK
clock => dataout_h_reg[1].CLK
clock => dataout_l_latch[0].CLK
clock => dataout_l_latch[1].CLK
clock => ddio_l_reg[0].CLK
clock => ddio_l_reg[1].CLK
datain[0] => ddio_l_reg[0].DATAIN
datain[0] => ddio_h_reg[0].DATAIN
datain[1] => ddio_l_reg[1].DATAIN
datain[1] => ddio_h_reg[1].DATAIN
dataout_h[0] <= dataout_l_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= dataout_l_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= dataout_h_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= dataout_h_reg[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe
clock => dffe13a[0].CLK
clock => dffe13a[1].CLK
clrn => dffe13a[0].ACLR
clrn => dffe13a[1].ACLR
d[0] => dffe13a[0].DATAIN
d[1] => dffe13a[1].DATAIN
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe
clock => dffe13a[0].CLK
clock => dffe13a[1].CLK
clrn => dffe13a[0].ACLR
clrn => dffe13a[1].ACLR
d[0] => dffe13a[0].DATAIN
d[1] => dffe13a[1].DATAIN
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].ENA
cnt_en => counter_reg_bit[0].ENA
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux11a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux5a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:l_mux12a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|mkMFpgaTop|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:l_mux6a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|mkMFpgaTop|LVDS_fpga:fpga2
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => align_done.OUTPUTSELECT
reset_n => rx_data_align.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => EN_deq_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => EN_enq_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_tx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => state_rx.OUTPUTSELECT
reset_n => deq_rx[30]~reg0.ENA
reset_n => deq_rx[29]~reg0.ENA
reset_n => deq_rx[28]~reg0.ENA
reset_n => deq_rx[27]~reg0.ENA
reset_n => deq_rx[26]~reg0.ENA
reset_n => deq_rx[12]~reg0.ENA
reset_n => deq_rx[25]~reg0.ENA
reset_n => deq_rx[24]~reg0.ENA
reset_n => deq_rx[11]~reg0.ENA
reset_n => deq_rx[10]~reg0.ENA
reset_n => deq_rx[9]~reg0.ENA
reset_n => deq_rx[8]~reg0.ENA
reset_n => deq_rx[23]~reg0.ENA
reset_n => deq_rx[22]~reg0.ENA
reset_n => led_tx_state[0].ENA
reset_n => deq_rx[21]~reg0.ENA
reset_n => deq_rx[20]~reg0.ENA
reset_n => deq_rx[19]~reg0.ENA
reset_n => deq_rx[18]~reg0.ENA
reset_n => deq_rx[17]~reg0.ENA
reset_n => deq_rx[7]~reg0.ENA
reset_n => deq_rx[6]~reg0.ENA
reset_n => deq_rx[5]~reg0.ENA
reset_n => deq_rx[16]~reg0.ENA
reset_n => deq_rx[15]~reg0.ENA
reset_n => deq_rx[4]~reg0.ENA
reset_n => deq_rx[3]~reg0.ENA
reset_n => deq_rx[2]~reg0.ENA
reset_n => deq_rx[1]~reg0.ENA
reset_n => deq_rx[0]~reg0.ENA
reset_n => deq_rx[14]~reg0.ENA
reset_n => deq_rx[13]~reg0.ENA
reset_n => deq_rx[31]~reg0.ENA
reset_n => led_rx_state[0].ENA
reset_n => led_rx_state[1].ENA
reset_n => led_rx_state[2].ENA
reset_n => led_rx_state[3].ENA
reset_n => led_tx_state[1].ENA
reset_n => led_tx_state[2].ENA
reset_n => led_tx_state[3].ENA
tx_inclock => tx_inclock.IN1
tx_out[0] <= tx:tx1.tx_out
tx_out[1] <= tx:tx1.tx_out
tx_outclock <= tx:tx1.tx_outclock
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => next_state_tx.DATAB
tx_align_done => Selector4.IN1
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => rx_inclock.IN1
rx_align_done <= align_done.DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= rx:rx1.rx_outclock
enq_tx[0] => sub_3_tx.DATAB
enq_tx[1] => sub_3_tx.DATAB
enq_tx[2] => sub_3_tx.DATAB
enq_tx[3] => sub_3_tx.DATAB
enq_tx[4] => sub_3_tx.DATAB
enq_tx[5] => sub_3_tx.DATAB
enq_tx[6] => sub_3_tx.DATAB
enq_tx[7] => sub_3_tx.DATAB
enq_tx[8] => sub_2_tx.DATAB
enq_tx[9] => sub_2_tx.DATAB
enq_tx[10] => sub_2_tx.DATAB
enq_tx[11] => sub_2_tx.DATAB
enq_tx[12] => sub_2_tx.DATAB
enq_tx[13] => sub_2_tx.DATAB
enq_tx[14] => sub_2_tx.DATAB
enq_tx[15] => sub_2_tx.DATAB
enq_tx[16] => sub_1_tx.DATAB
enq_tx[17] => sub_1_tx.DATAB
enq_tx[18] => sub_1_tx.DATAB
enq_tx[19] => sub_1_tx.DATAB
enq_tx[20] => sub_1_tx.DATAB
enq_tx[21] => sub_1_tx.DATAB
enq_tx[22] => sub_1_tx.DATAB
enq_tx[23] => sub_1_tx.DATAB
enq_tx[24] => tx_in.DATAB
enq_tx[25] => tx_in.DATAB
enq_tx[26] => tx_in.DATAB
enq_tx[27] => tx_in.DATAB
enq_tx[28] => tx_in.DATAB
enq_tx[29] => tx_in.DATAB
enq_tx[30] => tx_in.DATAB
enq_tx[31] => tx_in.DATAB
EN_enq_tx <= EN_enq_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => led_tx_state.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => EN_enq_tx.DATAB
deq_rx[0] <= deq_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[1] <= deq_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[2] <= deq_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[3] <= deq_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[4] <= deq_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[5] <= deq_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[6] <= deq_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[7] <= deq_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[8] <= deq_rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[9] <= deq_rx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[10] <= deq_rx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[11] <= deq_rx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[12] <= deq_rx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[13] <= deq_rx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[14] <= deq_rx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[15] <= deq_rx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[16] <= deq_rx[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[17] <= deq_rx[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[18] <= deq_rx[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[19] <= deq_rx[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[20] <= deq_rx[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[21] <= deq_rx[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[22] <= deq_rx[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[23] <= deq_rx[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[24] <= deq_rx[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[25] <= deq_rx[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[26] <= deq_rx[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[27] <= deq_rx[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[28] <= deq_rx[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[29] <= deq_rx[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[30] <= deq_rx[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[31] <= deq_rx[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN_deq_rx <= EN_deq_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY_deq_rx => led_rx_state.DATAB
RDY_deq_rx => led_rx_state.DATAB
RDY_deq_rx => led_rx_state.DATAB
RDY_deq_rx => EN_deq_rx.DATAB
led_out[0] <= led_rx_state[0].DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= led_rx_state[1].DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= led_rx_state[2].DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= led_rx_state[3].DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= led_tx_state[0].DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= led_tx_state[1].DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= led_tx_state[2].DB_MAX_OUTPUT_PORT_TYPE
led_out[7] <= led_tx_state[3].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1
pll_areset => pll_areset.IN1
tx_in[0] => tx_in[0].IN1
tx_in[1] => tx_in[1].IN1
tx_in[2] => tx_in[2].IN1
tx_in[3] => tx_in[3].IN1
tx_in[4] => tx_in[4].IN1
tx_in[5] => tx_in[5].IN1
tx_in[6] => tx_in[6].IN1
tx_in[7] => tx_in[7].IN1
tx_inclock => tx_inclock.IN1
tx_locked <= altlvds_tx:ALTLVDS_TX_component.tx_locked
tx_out[0] <= altlvds_tx:ALTLVDS_TX_component.tx_out
tx_out[1] <= altlvds_tx:ALTLVDS_TX_component.tx_out
tx_outclock <= altlvds_tx:ALTLVDS_TX_component.tx_outclock


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component
tx_in[0] => tx_lvds_tx:auto_generated.tx_in[0]
tx_in[1] => tx_lvds_tx:auto_generated.tx_in[1]
tx_in[2] => tx_lvds_tx:auto_generated.tx_in[2]
tx_in[3] => tx_lvds_tx:auto_generated.tx_in[3]
tx_in[4] => tx_lvds_tx:auto_generated.tx_in[4]
tx_in[5] => tx_lvds_tx:auto_generated.tx_in[5]
tx_in[6] => tx_lvds_tx:auto_generated.tx_in[6]
tx_in[7] => tx_lvds_tx:auto_generated.tx_in[7]
tx_inclock => tx_lvds_tx:auto_generated.tx_inclock
tx_syncclock => ~NO_FANOUT~
tx_enable => ~NO_FANOUT~
sync_inclock => ~NO_FANOUT~
tx_pll_enable => ~NO_FANOUT~
pll_areset => tx_lvds_tx:auto_generated.pll_areset
tx_data_reset => ~NO_FANOUT~
tx_out[0] <= tx_lvds_tx:auto_generated.tx_out[0]
tx_out[1] <= tx_lvds_tx:auto_generated.tx_out[1]
tx_outclock <= tx_lvds_tx:auto_generated.tx_outclock
tx_coreclock <= <GND>
tx_locked <= tx_lvds_tx:auto_generated.tx_locked


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated
pll_areset => w_reset.IN9
tx_in[0] => tx_reg[0].DATAIN
tx_in[1] => tx_reg[1].DATAIN
tx_in[2] => tx_reg[2].DATAIN
tx_in[3] => tx_reg[3].DATAIN
tx_in[4] => tx_reg[4].DATAIN
tx_in[5] => tx_reg[5].DATAIN
tx_in[6] => tx_reg[6].DATAIN
tx_in[7] => tx_reg[7].DATAIN
tx_inclock => lvds_tx_pll.CLK
tx_locked <= tx_locked.DB_MAX_OUTPUT_PORT_TYPE
tx_out[0] <= tx_ddio_out:ddio_out.dataout
tx_out[1] <= tx_ddio_out:ddio_out.dataout
tx_outclock <= tx_ddio_out1:outclock_ddio.dataout


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out
aclr => ddio_outa_0.ARESET
aclr => ddio_outa_1.ARESET
datain_h[0] => ddio_outa_0.DATAINHI
datain_h[1] => ddio_outa_1.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
datain_l[1] => ddio_outa_1.DATAINLO
dataout[0] <= ddio_outa_0.DATAOUT
dataout[1] <= ddio_outa_1.DATAOUT
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL
outclock => ddio_outa_1.CLKHI
outclock => ddio_outa_1.CLKLO
outclock => ddio_outa_1.MUXSEL


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio
aclr => ddio_outa_0.ARESET
datain_h[0] => ddio_outa_0.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
dataout[0] <= ddio_outa_0.DATAOUT
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr10
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr20
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr9
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13
aclr => counter_reg_bit[0].ACLR
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
updown => ~NO_FANOUT~


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2
aclr => counter_reg_bit[0].ACLR
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
updown => ~NO_FANOUT~


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
aclr => shift_reg[2].ACLR
aclr => shift_reg[3].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
data[2] => shift_reg.DATAB
data[3] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1
pll_areset => pll_areset.IN1
rx_data_align => rx_data_align.IN1
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => rx_inclock.IN1
rx_locked <= altlvds_rx:ALTLVDS_RX_component.rx_locked
rx_out[0] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[1] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[2] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[3] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[4] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[5] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[6] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[7] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_outclock <= altlvds_rx:ALTLVDS_RX_component.rx_outclock


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component
rx_in[0] => rx_lvds_rx:auto_generated.rx_in[0]
rx_in[1] => rx_lvds_rx:auto_generated.rx_in[1]
rx_inclock => rx_lvds_rx:auto_generated.rx_inclock
rx_syncclock => ~NO_FANOUT~
rx_dpaclock => ~NO_FANOUT~
rx_readclock => ~NO_FANOUT~
rx_enable => ~NO_FANOUT~
rx_deskew => ~NO_FANOUT~
rx_pll_enable => ~NO_FANOUT~
rx_data_align => rx_lvds_rx:auto_generated.rx_data_align
rx_data_align_reset => ~NO_FANOUT~
rx_reset[0] => ~NO_FANOUT~
rx_reset[1] => ~NO_FANOUT~
rx_dpll_reset[0] => ~NO_FANOUT~
rx_dpll_reset[1] => ~NO_FANOUT~
rx_dpll_hold[0] => ~NO_FANOUT~
rx_dpll_hold[1] => ~NO_FANOUT~
rx_dpll_enable[0] => ~NO_FANOUT~
rx_dpll_enable[1] => ~NO_FANOUT~
rx_fifo_reset[0] => ~NO_FANOUT~
rx_fifo_reset[1] => ~NO_FANOUT~
rx_channel_data_align[0] => ~NO_FANOUT~
rx_channel_data_align[1] => ~NO_FANOUT~
rx_cda_reset[0] => ~NO_FANOUT~
rx_cda_reset[1] => ~NO_FANOUT~
rx_coreclk[0] => ~NO_FANOUT~
rx_coreclk[1] => ~NO_FANOUT~
pll_areset => rx_lvds_rx:auto_generated.pll_areset
rx_data_reset => ~NO_FANOUT~
pll_phasedone => ~NO_FANOUT~
rx_dpa_lock_reset[0] => ~NO_FANOUT~
rx_dpa_lock_reset[1] => ~NO_FANOUT~
dpa_pll_recal => ~NO_FANOUT~
rx_out[0] <= rx_lvds_rx:auto_generated.rx_out[0]
rx_out[1] <= rx_lvds_rx:auto_generated.rx_out[1]
rx_out[2] <= rx_lvds_rx:auto_generated.rx_out[2]
rx_out[3] <= rx_lvds_rx:auto_generated.rx_out[3]
rx_out[4] <= rx_lvds_rx:auto_generated.rx_out[4]
rx_out[5] <= rx_lvds_rx:auto_generated.rx_out[5]
rx_out[6] <= rx_lvds_rx:auto_generated.rx_out[6]
rx_out[7] <= rx_lvds_rx:auto_generated.rx_out[7]
rx_outclock <= rx_lvds_rx:auto_generated.rx_outclock
rx_locked <= rx_lvds_rx:auto_generated.rx_locked
rx_dpa_locked[0] <= <GND>
rx_dpa_locked[1] <= <GND>
rx_cda_max[0] <= <GND>
rx_cda_max[1] <= <GND>
rx_divfwdclk[0] <= <GND>
rx_divfwdclk[1] <= <GND>
dpa_pll_cal_busy <= <GND>
pll_phaseupdown <= <GND>
pll_phasestep <= <GND>
pll_phasecounterselect[0] <= <GND>
pll_phasecounterselect[1] <= <GND>
pll_phasecounterselect[2] <= <GND>
pll_phasecounterselect[3] <= <GND>
pll_scanclk <= <GND>


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated
pll_areset => w_reset.IN1
rx_data_align => rx_data_align_reg.DATAIN
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => lvds_rx_pll.CLK
rx_locked <= rx_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_out[0] <= rx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_out[1] <= rx_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_out[2] <= rx_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_out[3] <= rx_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_out[4] <= rx_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_out[5] <= rx_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_out[6] <= rx_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_out[7] <= rx_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= lvds_rx_pll.CLK1


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in
aclr => ddio_l_reg[0].ACLR
aclr => ddio_l_reg[1].ACLR
aclr => ddio_h_reg[0].ACLR
aclr => ddio_h_reg[1].ACLR
aclr => dataout_l_reg[0].ACLR
aclr => dataout_l_reg[1].ACLR
aclr => dataout_l_latch[0].ACLR
aclr => dataout_l_latch[1].ACLR
aclr => dataout_h_reg[0].ACLR
aclr => dataout_h_reg[1].ACLR
clock => ddio_h_reg[0].CLK
clock => ddio_h_reg[1].CLK
clock => dataout_l_reg[0].CLK
clock => dataout_l_reg[1].CLK
clock => dataout_h_reg[0].CLK
clock => dataout_h_reg[1].CLK
clock => dataout_l_latch[0].CLK
clock => dataout_l_latch[1].CLK
clock => ddio_l_reg[0].CLK
clock => ddio_l_reg[1].CLK
datain[0] => ddio_l_reg[0].DATAIN
datain[0] => ddio_h_reg[0].DATAIN
datain[1] => ddio_l_reg[1].DATAIN
datain[1] => ddio_h_reg[1].DATAIN
dataout_h[0] <= dataout_l_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= dataout_l_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= dataout_h_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= dataout_h_reg[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe
clock => dffe13a[0].CLK
clock => dffe13a[1].CLK
clrn => dffe13a[0].ACLR
clrn => dffe13a[1].ACLR
d[0] => dffe13a[0].DATAIN
d[1] => dffe13a[1].DATAIN
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe
clock => dffe13a[0].CLK
clock => dffe13a[1].CLK
clrn => dffe13a[0].ACLR
clrn => dffe13a[1].ACLR
d[0] => dffe13a[0].DATAIN
d[1] => dffe13a[1].DATAIN
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].ENA
cnt_en => counter_reg_bit[0].ENA
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux11a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux5a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:l_mux12a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|mkMFpgaTop|LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:l_mux6a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


