$date
	Thu Oct 21 01:53:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_RCA_16 $end
$var wire 16 ! s [15:0] $end
$var wire 1 " co $end
$var reg 16 # a [15:0] $end
$var reg 16 $ b [15:0] $end
$scope module rca $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 ' c0 $end
$var wire 16 ( s [15:0] $end
$var wire 1 " co $end
$var wire 17 ) c [16:0] $end
$scope begin genblk1[0] $end
$scope module adder $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , ci $end
$var wire 1 - co $end
$var wire 1 . g $end
$var wire 1 / p $end
$var wire 1 0 s $end
$var wire 1 1 w1 $end
$var wire 1 2 w2 $end
$var wire 1 3 w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module adder $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 6 ci $end
$var wire 1 7 co $end
$var wire 1 8 g $end
$var wire 1 9 p $end
$var wire 1 : s $end
$var wire 1 ; w1 $end
$var wire 1 < w2 $end
$var wire 1 = w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module adder $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ ci $end
$var wire 1 A co $end
$var wire 1 B g $end
$var wire 1 C p $end
$var wire 1 D s $end
$var wire 1 E w1 $end
$var wire 1 F w2 $end
$var wire 1 G w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module adder $end
$var wire 1 H a $end
$var wire 1 I b $end
$var wire 1 J ci $end
$var wire 1 K co $end
$var wire 1 L g $end
$var wire 1 M p $end
$var wire 1 N s $end
$var wire 1 O w1 $end
$var wire 1 P w2 $end
$var wire 1 Q w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module adder $end
$var wire 1 R a $end
$var wire 1 S b $end
$var wire 1 T ci $end
$var wire 1 U co $end
$var wire 1 V g $end
$var wire 1 W p $end
$var wire 1 X s $end
$var wire 1 Y w1 $end
$var wire 1 Z w2 $end
$var wire 1 [ w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module adder $end
$var wire 1 \ a $end
$var wire 1 ] b $end
$var wire 1 ^ ci $end
$var wire 1 _ co $end
$var wire 1 ` g $end
$var wire 1 a p $end
$var wire 1 b s $end
$var wire 1 c w1 $end
$var wire 1 d w2 $end
$var wire 1 e w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module adder $end
$var wire 1 f a $end
$var wire 1 g b $end
$var wire 1 h ci $end
$var wire 1 i co $end
$var wire 1 j g $end
$var wire 1 k p $end
$var wire 1 l s $end
$var wire 1 m w1 $end
$var wire 1 n w2 $end
$var wire 1 o w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module adder $end
$var wire 1 p a $end
$var wire 1 q b $end
$var wire 1 r ci $end
$var wire 1 s co $end
$var wire 1 t g $end
$var wire 1 u p $end
$var wire 1 v s $end
$var wire 1 w w1 $end
$var wire 1 x w2 $end
$var wire 1 y w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$scope module adder $end
$var wire 1 z a $end
$var wire 1 { b $end
$var wire 1 | ci $end
$var wire 1 } co $end
$var wire 1 ~ g $end
$var wire 1 !" p $end
$var wire 1 "" s $end
$var wire 1 #" w1 $end
$var wire 1 $" w2 $end
$var wire 1 %" w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$scope module adder $end
$var wire 1 &" a $end
$var wire 1 '" b $end
$var wire 1 (" ci $end
$var wire 1 )" co $end
$var wire 1 *" g $end
$var wire 1 +" p $end
$var wire 1 ," s $end
$var wire 1 -" w1 $end
$var wire 1 ." w2 $end
$var wire 1 /" w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[10] $end
$scope module adder $end
$var wire 1 0" a $end
$var wire 1 1" b $end
$var wire 1 2" ci $end
$var wire 1 3" co $end
$var wire 1 4" g $end
$var wire 1 5" p $end
$var wire 1 6" s $end
$var wire 1 7" w1 $end
$var wire 1 8" w2 $end
$var wire 1 9" w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[11] $end
$scope module adder $end
$var wire 1 :" a $end
$var wire 1 ;" b $end
$var wire 1 <" ci $end
$var wire 1 =" co $end
$var wire 1 >" g $end
$var wire 1 ?" p $end
$var wire 1 @" s $end
$var wire 1 A" w1 $end
$var wire 1 B" w2 $end
$var wire 1 C" w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[12] $end
$scope module adder $end
$var wire 1 D" a $end
$var wire 1 E" b $end
$var wire 1 F" ci $end
$var wire 1 G" co $end
$var wire 1 H" g $end
$var wire 1 I" p $end
$var wire 1 J" s $end
$var wire 1 K" w1 $end
$var wire 1 L" w2 $end
$var wire 1 M" w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[13] $end
$scope module adder $end
$var wire 1 N" a $end
$var wire 1 O" b $end
$var wire 1 P" ci $end
$var wire 1 Q" co $end
$var wire 1 R" g $end
$var wire 1 S" p $end
$var wire 1 T" s $end
$var wire 1 U" w1 $end
$var wire 1 V" w2 $end
$var wire 1 W" w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[14] $end
$scope module adder $end
$var wire 1 X" a $end
$var wire 1 Y" b $end
$var wire 1 Z" ci $end
$var wire 1 [" co $end
$var wire 1 \" g $end
$var wire 1 ]" p $end
$var wire 1 ^" s $end
$var wire 1 _" w1 $end
$var wire 1 `" w2 $end
$var wire 1 a" w3 $end
$upscope $end
$upscope $end
$scope begin genblk1[15] $end
$scope module adder $end
$var wire 1 b" a $end
$var wire 1 c" b $end
$var wire 1 d" ci $end
$var wire 1 e" co $end
$var wire 1 f" g $end
$var wire 1 g" p $end
$var wire 1 h" s $end
$var wire 1 i" w1 $end
$var wire 1 j" w2 $end
$var wire 1 k" w3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
0c"
0b"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
1Y"
0X"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
0O"
0N"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
1E"
1D"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
0;"
0:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
11"
00"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
1'"
1&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
0{
0z
xy
xx
xw
xv
xu
xt
xs
xr
0q
0p
xo
xn
xm
xl
xk
xj
xi
xh
1g
0f
xe
xd
xc
xb
xa
x`
x_
x^
1]
1\
x[
xZ
xY
xX
xW
xV
xU
xT
1S
1R
xQ
xP
xO
xN
xM
xL
xK
xJ
1I
0H
xG
xF
xE
xD
xC
xB
xA
x@
0?
1>
x=
x<
x;
x:
x9
x8
x7
x6
05
04
x3
x2
x1
x0
x/
x.
x-
0,
0+
0*
bx0 )
bx (
0'
b101011001111000 &
b1001000110100 %
b101011001111000 $
b1001000110100 #
x"
bx !
$end
#100
0=
0G
0y
0%"
0C"
0W"
0k"
0.
08
0<
0B
0L
0P
1V
1`
0j
0n
0t
0x
0~
0$"
1*"
04"
08"
0>"
0B"
1H"
0R"
0V"
0\"
0`"
0f"
0j"
03
02
#150
0/
09
1C
1M
1W
1a
1k
0u
0!"
1+"
15"
0?"
1I"
0S"
1]"
0g"
#200
01
0;
1E
1O
0Y
0c
1m
0w
0#"
0-"
17"
0A"
0K"
0U"
1_"
0i"
#300
0@
1^
1h
0|
0("
12"
0F"
1P"
0Z"
0"
06
07
1U
1_
0s
0}
1)"
0="
1G"
0Q"
0e"
b0x010x100x11xx000 )
0-
#400
0F
1d
1e
1o
0."
0/"
19"
0L"
0M"
0a"
bx0 !
bx0 (
00
#500
1D
1b
0l
0""
0,"
06"
0J"
1T"
1^"
bx110x000x01xx100 !
bx110x000x01xx100 (
0:
#600
0J
1r
1<"
0d"
0A
1i
13"
b101100111x0000 )
0["
#700
0Q
#800
1N
1v
1@"
b1101000101x1100 !
b1101000101x1100 (
0h"
#900
0T
b10110011100000 )
0K
#1000
0Z
0[
#1100
b110100010101100 !
b110100010101100 (
0X
#5000
