//
// Created by gesper on 15.04.24.
//

#ifndef SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_1000_2VPRO_H
#define SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_1000_2VPRO_H

#include <vpro.h>

static void vpro_random_1000_2(){
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(756, 1, 0, 2), SRC_ADDR(469, 4, 39, 5), SRC_ADDR(553, 2, 19, 6), 20, 1, 9);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(40, 4, 15, 26), SRC_ADDR(460, 9, 19, 8), SRC_ADDR(585, 9, 4, 18), 12, 10, 3, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(442, 590, 61, 37, 15, 6, 0, 62);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(12, 21, 36, 2), SRC_IMM_3D(7120732), SRC_ADDR(482, 34, 23, 4), 0, 10, 60);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(246, 6, 19, 2), SRC_ADDR(557, 2, 15, 1), SRC_IMM_3D(260939093), 6, 0, 126);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(325, 6, 2, 1), SRC_ADDR(92, 11, 11, 0), SRC_IMM_3D(5239770), 0, 0, 540);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(191, 46, 50, 3), SRC_IMM_3D(5649928), SRC_ADDR(67, 18, 43, 1), 1, 0, 250);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(243, 45, 35, 2), SRC_ADDR(337, 13, 24, 3), SRC_LS_3D, 2, 0, 146);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(260, 35, 27, 35), SRC_ADDR(142, 41, 17, 3), SRC_ADDR(6, 33, 12, 22), 3, 3, 16, false, true, false);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(323, 49, 35, 2), SRC_IMM_3D(268408396), SRC_IMM_3D(263628862), 1, 0, 276);
VPRO::DIM3::LOADSTORE::loads(601, 1009, 38, 50, 18, 0, 0, 292);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(15, 23, 37, 1), SRC_ADDR(465, 29, 7, 5), SRC_ADDR(299, 31, 21, 6), 0, 1, 108, true, false, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(621, 20, 2, 6), SRC_ADDR(182, 19, 8, 17), SRC_ADDR(327, 7, 1, 10), 1, 52, 7);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(173, 12, 13, 7), SRC_ADDR(619, 56, 40, 6), SRC_CHAINING_NEIGHBOR_LANE, 2, 0, 36);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(123, 4, 3, 1), SRC_IMM_3D(4921326), SRC_ADDR(137, 1, 0, 1), 0, 0, 718);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(190, 27, 49, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(31, 35, 14, 5), 0, 0, 106);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(185, 13, 50, 0), SRC_IMM_3D(265925852), SRC_LS_3D, 0, 0, 292);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(190, 0, 8, 26), SRC_LS_3D, SRC_ADDR(407, 8, 11, 14), 12, 40, 0);
VPRO::DIM3::LOADSTORE::loads(2554, 556, 53, 57, 57, 53, 10, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(845, 35, 53, 52), SRC_ADDR(232, 36, 30, 41), SRC_ADDR(186, 34, 26, 41), 0, 1, 1);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(360, 50, 11, 3), SRC_IMM_3D(1459027), SRC_IMM_3D(4786341), 0, 0, 178);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(503, 0, 14, 30), SRC_ADDR(191, 18, 11, 30), SRC_IMM_3D(1452331), 12, 21, 2);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(116, 27, 31, 9), SRC_ADDR(552, 60, 21, 15), SRC_ADDR(12, 11, 26, 9), 1, 10, 5);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(314, 16, 15, 5), SRC_ADDR(305, 0, 13, 2), SRC_IMM_3D(261452048), 3, 0, 112, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(546, 17, 35, 0), SRC_LS_3D, SRC_ADDR(16, 15, 53, 12), 0, 0, 60);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);


vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(82, 0, 42, 58), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(241, 14, 27, 49), 32, 11, 0);
VPRO::DIM3::LOADSTORE::loadbs(939, 496, 51, 11, 5, 0, 0, 966);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(9, 33, 43, 10), SRC_IMM_3D(8159359), SRC_ADDR(278, 22, 44, 9), 0, 0, 82);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(608, 20, 5, 18), SRC_ADDR(20, 31, 0, 33), SRC_ADDR(132, 0, 16, 9), 4, 18, 6);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(332, 1, 1, 0), SRC_ADDR(727, 1, 0, 1), SRC_ADDR(18, 0, 1, 1), 2, 0, 280);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(361, 0, 2, 19), SRC_ADDR(737, 1, 1, 18), SRC_ADDR(587, 30, 0, 23), 8, 11, 6);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(441, 35, 23, 0), SRC_ADDR(118, 10, 19, 23), SRC_ADDR(227, 30, 14, 12), 2, 22, 10);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(913, 42, 34, 0), SRC_IMM_3D(263513042), SRC_LS_3D, 0, 0, 966);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(37, 34, 23, 2), SRC_ADDR(546, 15, 28, 10), SRC_ADDR(240, 20, 22, 7), 2, 5, 21, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(67, 6, 1, 27), SRC_ADDR(544, 8, 0, 12), SRC_IMM_3D(4384702), 18, 36, 0, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(444, 27, 15, 17), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(190, 48, 18, 12), 3, 13, 4, false, true, false);
VPRO::DIM3::LOADSTORE::load(5987, 423, 60, 45, 35, 15, 1, 4);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(10, 11, 26, 54), SRC_ADDR(709, 3, 6, 58), SRC_ADDR(237, 4, 34, 53), 20, 2, 4);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(218, 62, 16, 0), SRC_IMM_3D(2731508), SRC_IMM_3D(3501443), 1, 8, 36);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(576, 37, 15, 1), SRC_ADDR(57, 5, 12, 2), SRC_IMM_3D(8091127), 0, 9, 96);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(42, 18, 50, 11), SRC_IMM_3D(263767985), SRC_ADDR(160, 31, 31, 3), 15, 2, 0, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(499, 45, 23, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(700, 10, 34, 5), 2, 2, 46);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(330, 16, 3, 43), SRC_ADDR(583, 28, 22, 16), SRC_LS_3D, 3, 9, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(46, 2, 42, 47), SRC_IMM_3D(265409293), SRC_ADDR(292, 4, 27, 47), 18, 12, 2);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(437, 28, 52, 1), SRC_IMM_3D(1390391), SRC_ADDR(623, 32, 13, 23), 6, 3, 4, true, false, false);
VPRO::DIM3::LOADSTORE::store(1137, 6, 53, 40, 15, 4, 0, 58, L0);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(11, 8, 61, 33), SRC_ADDR(953, 4, 1, 34), SRC_IMM_3D(3099056), 16, 1, 0, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(1, 11, 20, 9), SRC_ADDR(654, 7, 11, 12), SRC_ADDR(313, 39, 14, 16), 4, 6, 16);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(230, 24, 33, 3), SRC_IMM_3D(5400156), SRC_ADDR(64, 40, 34, 1), 0, 3, 193);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(26, 2, 58, 46), SRC_IMM_3D(267264530), SRC_ADDR(809, 13, 13, 33), 0, 6, 2, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(556, 12, 23, 26), SRC_IMM_3D(5100759), SRC_ADDR(340, 3, 20, 46), 30, 0, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(190, 8, 12, 5), SRC_ADDR(438, 4, 12, 11), SRC_ADDR(735, 2, 10, 12), 60, 11, 0);
VPRO::DIM3::LOADSTORE::loadb(616, 950, 60, 1, 17, 2, 49, 0);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(284, 17, 3, 13), SRC_ADDR(713, 15, 3, 6), SRC_ADDR(127, 31, 0, 11), 1, 18, 16);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(260, 6, 19, 34), SRC_ADDR(108, 5, 12, 34), SRC_ADDR(29, 13, 6, 4), 28, 25, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(572, 8, 16, 0), SRC_LS_3D, SRC_ADDR(211, 50, 19, 16), 3, 0, 37);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(342, 10, 23, 0), SRC_IMM_3D(1981859), SRC_ADDR(890, 12, 31, 0), 6, 0, 130);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(418, 58, 23, 3), SRC_IMM_3D(266414228), SRC_IMM_3D(699847), 1, 0, 156);
VPRO::DIM3::LOADSTORE::loadbs(3481, 517, 61, 43, 13, 1, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(232, 13, 5, 0), SRC_ADDR(699, 13, 38, 0), SRC_IMM_3D(261686443), 0, 2, 240);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(491, 14, 7, 29), SRC_ADDR(329, 5, 8, 38), SRC_IMM_3D(266347162), 4, 52, 1);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(308, 6, 2, 3), SRC_ADDR(428, 6, 0, 3), SRC_ADDR(118, 6, 0, 0), 1, 2, 136);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(736, 49, 36, 1), SRC_ADDR(314, 22, 52, 0), SRC_IMM_3D(263597161), 0, 0, 261);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(562, 25, 10, 0), SRC_ADDR(564, 17, 23, 0), SRC_IMM_3D(777534), 0, 1, 316);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(599, 37, 2, 26), SRC_ADDR(13, 25, 3, 44), SRC_IMM_3D(4544151), 0, 48, 2);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(352, 5, 30, 0), SRC_LS_3D, SRC_ADDR(65, 12, 10, 1), 1, 3, 123);
VPRO::DIM3::LOADSTORE::loadbs(2541, 620, 25, 23, 34, 15, 61, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(187, 8, 9, 1), SRC_LS_3D, SRC_ADDR(574, 9, 6, 0), 0, 0, 372);
VPRO::DIM3::LOADSTORE::loads(4768, 647, 1, 6, 52, 6, 10, 6);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(321, 39, 52, 0), SRC_IMM_3D(1779677), SRC_IMM_3D(265959172), 0, 0, 396, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(453, 41, 51, 3), SRC_ADDR(282, 23, 38, 8), SRC_ADDR(69, 5, 33, 1), 6, 0, 18);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(651, 17, 5, 3), SRC_IMM_3D(268351751), SRC_ADDR(233, 16, 36, 17), 18, 6, 4);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(29, 7, 0, 57), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(171, 0, 6, 26), 44, 0, 0, false, true, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(482, 1, 2, 1), SRC_ADDR(183, 4, 1, 1), SRC_ADDR(375, 2, 1, 0), 1, 0, 372);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(367, 28, 30, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(150, 30, 27, 7), 10, 1, 15);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(443, 55, 7, 1), SRC_ADDR(535, 10, 22, 0), SRC_LS_3D, 0, 1, 82);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(71, 49, 2, 9), SRC_IMM_3D(2106277), SRC_LS_3D, 1, 12, 30);
VPRO::DIM3::LOADSTORE::load(2845, 202, 58, 52, 0, 0, 0, 830);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(490, 5, 35, 0), SRC_ADDR(294, 22, 14, 0), SRC_ADDR(196, 3, 27, 2), 5, 0, 88);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(497, 15, 4, 8), SRC_IMM_3D(260936195), SRC_ADDR(80, 25, 5, 1), 3, 4, 49);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(352, 9, 16, 2), SRC_ADDR(571, 11, 1, 0), SRC_ADDR(876, 15, 12, 0), 0, 4, 70);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(607, 2, 36, 37), SRC_ADDR(162, 10, 46, 31), SRC_ADDR(109, 6, 10, 47), 28, 2, 5);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(140, 14, 55, 4), SRC_LS_3D, SRC_ADDR(255, 7, 21, 3), 58, 0, 0);
VPRO::DIM3::LOADSTORE::load(3088, 517, 26, 27, 40, 33, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(146, 48, 20, 1), SRC_LS_3D, SRC_ADDR(425, 18, 12, 1), 0, 0, 442);
VPRO::DIM3::LOADSTORE::loadbs(5270, 645, 0, 15, 0, 0, 0, 586);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(230, 14, 6, 2), SRC_ADDR(181, 5, 10, 1), SRC_ADDR(317, 4, 5, 4), 2, 1, 165, false, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(485, 1, 27, 40), SRC_IMM_3D(260506534), SRC_ADDR(183, 12, 26, 49), 18, 1, 2);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(91, 42, 7, 2), SRC_IMM_3D(266667870), SRC_ADDR(525, 12, 3, 38), 10, 17, 2);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(462, 10, 12, 2), SRC_ADDR(353, 13, 14, 1), SRC_ADDR(41, 14, 7, 0), 1, 0, 273);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(179, 2, 11, 5), SRC_IMM_3D(1166073), SRC_ADDR(187, 30, 12, 47), 1, 28, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(123, 39, 45, 26), SRC_IMM_3D(7138984), SRC_LS_3D, 7, 8, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(2406, 865, 39, 19, 5, 12, 50, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(636, 35, 7, 33), SRC_ADDR(305, 32, 17, 28), SRC_ADDR(329, 14, 27, 18), 2, 8, 6, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(595, 4, 49, 7), SRC_ADDR(55, 3, 1, 38), SRC_IMM_3D(264374469), 60, 3, 0);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(77, 7, 7, 19), SRC_ADDR(235, 17, 45, 28), SRC_ADDR(172, 13, 22, 37), 16, 0, 10);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(348, 33, 43, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(310, 40, 11, 2), 0, 0, 150);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(253, 1, 0, 2), SRC_ADDR(166, 1, 2, 1), SRC_ADDR(222, 0, 0, 1), 2, 0, 268, true, false, false);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(399, 18, 6, 1), SRC_ADDR(658, 10, 8, 1), SRC_IMM_3D(263419905), 1, 0, 228);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(305, 40, 6, 8), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(278, 12, 8, 2), 0, 7, 81);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(284, 6, 19, 48), SRC_IMM_3D(263448640), SRC_LS_3D, 38, 16, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(212, 20, 1, 27), SRC_ADDR(454, 34, 2, 11), SRC_ADDR(535, 48, 0, 42), 5, 58, 0);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(25, 29, 13, 3), SRC_ADDR(449, 17, 22, 2), SRC_ADDR(5, 48, 30, 3), 5, 0, 45);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(576, 39, 48, 1), SRC_IMM_3D(260637551), SRC_ADDR(475, 36, 37, 0), 0, 0, 430);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(25, 18, 55, 11), SRC_ADDR(547, 7, 41, 9), SRC_ADDR(288, 9, 46, 34), 14, 2, 14);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(65, 41, 8, 13), SRC_IMM_3D(8026560), SRC_ADDR(582, 8, 6, 6), 0, 22, 42);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(520, 27, 9, 2), SRC_IMM_3D(264202791), SRC_ADDR(210, 9, 56, 2), 2, 1, 46);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(157, 30, 3, 0), SRC_IMM_3D(6994273), SRC_ADDR(267, 23, 34, 2), 0, 0, 358);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(911, 5, 0, 33), SRC_ADDR(397, 11, 26, 33), SRC_ADDR(5, 2, 25, 31), 10, 16, 1);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(465, 4, 21, 1), SRC_ADDR(303, 19, 23, 15), SRC_ADDR(307, 28, 20, 32), 2, 26, 2);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(529, 2, 2, 12), SRC_IMM_3D(8215507), SRC_ADDR(124, 16, 1, 21), 21, 40, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(42, 3, 2, 21), SRC_ADDR(40, 15, 43, 36), SRC_IMM_3D(4584238), 58, 2, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(96, 1, 27, 39), SRC_ADDR(963, 2, 0, 0), SRC_ADDR(748, 13, 6, 7), 7, 22, 0);
VPRO::DIM3::LOADSTORE::load(3381, 824, 60, 9, 57, 20, 43, 0);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(78, 15, 6, 5), SRC_ADDR(236, 24, 7, 0), SRC_IMM_3D(267947328), 1, 0, 180);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(21, 46, 31, 13), SRC_ADDR(386, 51, 4, 13), SRC_LS_3D, 6, 5, 21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(2472, 186, 28, 51, 58, 8, 0, 16, L0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(548, 14, 36, 57), SRC_IMM_3D(264542961), SRC_ADDR(228, 17, 50, 38), 10, 0, 0);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(721, 27, 58, 37), SRC_IMM_3D(5280225), SRC_ADDR(427, 53, 29, 10), 2, 0, 4);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(328, 47, 43, 4), SRC_IMM_3D(264562182), SRC_IMM_3D(5343237), 0, 12, 40);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(592, 23, 10, 59), SRC_IMM_3D(264707974), SRC_IMM_3D(8062291), 8, 4, 3);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(282, 0, 59, 55), SRC_IMM_3D(264943042), SRC_IMM_3D(266527208), 21, 0, 5);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(5, 2, 1, 1), SRC_ADDR(340, 1, 1, 1), SRC_ADDR(417, 2, 1, 0), 0, 1, 222);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(102, 16, 52, 17), SRC_ADDR(266, 30, 58, 23), SRC_ADDR(456, 54, 61, 1), 8, 0, 16, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(6955, 693, 36, 0, 1, 0, 1, 481);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(900, 2, 24, 2), SRC_ADDR(114, 18, 30, 0), SRC_ADDR(208, 0, 2, 33), 38, 0, 19);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(723, 27, 0, 42), SRC_IMM_3D(2512593), SRC_ADDR(531, 11, 0, 20), 6, 30, 1);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(16, 39, 3, 39), SRC_LS_3D, SRC_IMM_3D(3648315), 12, 56, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(538, 1, 10, 3), SRC_ADDR(63, 0, 31, 0), SRC_IMM_3D(7511168), 40, 12, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(199, 7, 14, 7), SRC_ADDR(125, 26, 10, 7), SRC_IMM_3D(267854010), 10, 0, 70, true, false, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(567, 16, 16, 17), SRC_ADDR(568, 4, 37, 37), SRC_ADDR(13, 62, 44, 27), 3, 8, 2);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(129, 27, 48, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(266352809), 10, 0, 70);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(322, 35, 23, 1), SRC_LS_3D, SRC_IMM_3D(475313), 0, 0, 222);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(15, 9, 12, 0), SRC_IMM_3D(263695400), SRC_ADDR(671, 5, 6, 0), 0, 0, 952);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(17, 1, 31, 5), SRC_IMM_3D(262272213), SRC_CHAINING_NEIGHBOR_LANE, 0, 20, 22);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(677, 6, 1, 5), SRC_IMM_3D(262443268), SRC_IMM_3D(8080685), 44, 5, 1);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(296, 26, 14, 6), SRC_ADDR(211, 20, 36, 4), SRC_IMM_3D(265129029), 3, 1, 100, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(671, 5, 33, 41), SRC_IMM_3D(260324777), SRC_ADDR(156, 23, 32, 24), 18, 2, 1);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(628, 2, 31, 31), SRC_ADDR(16, 30, 31, 27), SRC_ADDR(132, 9, 37, 5), 15, 7, 3);
VPRO::DIM3::LOADSTORE::loadb(7583, 370, 44, 4, 30, 1, 18, 2);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(134, 26, 2, 22), SRC_IMM_3D(267123043), SRC_LS_3D, 5, 0, 18);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(74, 19, 21, 28), SRC_ADDR(31, 9, 18, 5), SRC_ADDR(22, 0, 20, 11), 2, 6, 22, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(684, 5, 1, 0), SRC_ADDR(147, 12, 13, 5), SRC_ADDR(3, 6, 3, 3), 58, 0, 7);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(8, 18, 0, 1), SRC_IMM_3D(264607464), SRC_ADDR(164, 14, 15, 1), 0, 0, 400);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(898, 5, 32, 0), SRC_IMM_3D(260455666), SRC_ADDR(6, 34, 15, 5), 8, 0, 100);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(593, 18, 3, 46), SRC_ADDR(178, 34, 3, 21), SRC_IMM_3D(261840405), 4, 36, 3);
VPRO::DIM3::LOADSTORE::load(86, 302, 46, 18, 6, 2, 0, 106);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(453, 1, 3, 0), SRC_ADDR(713, 10, 9, 0), SRC_IMM_3D(263994247), 0, 2, 166);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(417, 1, 7, 2), SRC_ADDR(823, 2, 7, 1), SRC_ADDR(579, 9, 1, 2), 4, 0, 178);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(233, 55, 17, 4), SRC_LS_3D, SRC_ADDR(869, 14, 43, 0), 2, 0, 106);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(145, 11, 12, 55), SRC_LS_3D, SRC_ADDR(51, 11, 4, 9), 30, 6, 2);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(772, 1, 2, 0), SRC_ADDR(166, 0, 2, 0), SRC_ADDR(592, 0, 1, 0), 0, 0, 576);
VPRO::DIM3::LOADSTORE::store(1870, 6, 47, 16, 4, 7, 0, 121, L0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(840, 51, 4, 1), SRC_ADDR(441, 41, 21, 0), SRC_IMM_3D(261453775), 0, 1, 130, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(35, 38, 22, 14), SRC_ADDR(406, 49, 13, 9), SRC_ADDR(655, 27, 9, 8), 1, 6, 28, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(101, 23, 18, 7), SRC_IMM_3D(265772301), SRC_ADDR(252, 5, 3, 19), 0, 30, 28);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(572, 3, 6, 19), SRC_ADDR(21, 11, 5, 24), SRC_IMM_3D(266415102), 9, 58, 0, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(22, 3, 32, 1), SRC_ADDR(504, 15, 19, 0), SRC_IMM_3D(265503306), 1, 0, 192, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(1097, 128, 28, 48, 33, 20, 30, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(669, 24, 8, 14), SRC_LS_3D, SRC_ADDR(67, 25, 46, 47), 4, 0, 0);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(278, 31, 16, 1), SRC_IMM_3D(7793363), SRC_IMM_3D(1342071), 0, 1, 327, false, true, false);
VPRO::DIM3::LOADSTORE::store(764, 787, 10, 41, 4, 8, 0, 112, L0);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(58, 19, 12, 0), SRC_ADDR(214, 31, 17, 3), SRC_IMM_3D(1272539), 1, 2, 162);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(111, 4, 10, 1), SRC_IMM_3D(2407660), SRC_ADDR(479, 9, 6, 1), 1, 0, 372);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(559, 3, 27, 5), SRC_ADDR(177, 31, 6, 5), SRC_ADDR(158, 6, 21, 23), 3, 3, 22);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(582, 43, 58, 42), SRC_ADDR(117, 58, 41, 28), SRC_ADDR(256, 33, 0, 31), 6, 1, 2);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(433, 16, 7, 3), SRC_IMM_3D(267553506), SRC_ADDR(187, 28, 25, 2), 2, 2, 112, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(2631, 909, 0, 31, 22, 0, 4, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(559, 4, 1, 0), SRC_ADDR(289, 1, 2, 0), SRC_IMM_3D(1663601), 0, 0, 1020);
VPRO::DIM3::LOADSTORE::loadbs(456, 418, 37, 8, 13, 1, 0, 408);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(685, 40, 21, 1), SRC_ADDR(48, 31, 20, 8), SRC_ADDR(808, 4, 22, 1), 3, 6, 22);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(136, 4, 32, 3), SRC_ADDR(660, 13, 12, 1), SRC_IMM_3D(4689697), 2, 0, 240, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(13, 6, 6, 4), SRC_ADDR(375, 14, 3, 3), SRC_ADDR(99, 15, 5, 4), 7, 0, 82);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(123, 50, 27, 29), SRC_ADDR(154, 56, 52, 30), SRC_CHAINING_NEIGHBOR_LANE, 2, 8, 8);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(274, 4, 19, 3), SRC_IMM_3D(7547503), SRC_ADDR(675, 5, 10, 1), 2, 1, 26, false, true, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(321, 25, 35, 0), SRC_IMM_3D(4856394), SRC_LS_3D, 1, 0, 408);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(360, 19, 7, 6), SRC_ADDR(47, 18, 14, 27), SRC_ADDR(368, 40, 22, 43), 2, 8, 8, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(5678, 79, 29, 44, 41, 4, 21, 2);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(500, 6, 53, 0), SRC_IMM_3D(5732418), SRC_IMM_3D(7621277), 1, 0, 448);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(845, 1, 0, 0), SRC_ADDR(787, 1, 0, 0), SRC_ADDR(78, 0, 5, 0), 0, 0, 955);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(63, 13, 59, 11), SRC_IMM_3D(2513054), SRC_ADDR(457, 7, 47, 8), 18, 0, 50);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(476, 18, 34, 6), SRC_IMM_3D(2227357), SRC_ADDR(130, 16, 26, 13), 5, 5, 23, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(111, 4, 0, 0), SRC_ADDR(724, 2, 0, 0), SRC_ADDR(235, 3, 4, 2), 1, 0, 238);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(100, 9, 8, 1), SRC_ADDR(324, 6, 1, 1), SRC_IMM_3D(268223123), 1, 0, 408);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(73, 23, 35, 38), SRC_ADDR(182, 24, 27, 60), SRC_LS_3D, 14, 10, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(608, 19, 35, 0), SRC_ADDR(662, 4, 49, 3), SRC_ADDR(263, 58, 42, 4), 0, 0, 70);
VPRO::DIM3::LOADSTORE::loadb(4100, 964, 23, 41, 1, 0, 0, 481);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(2, 32, 12, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(4982144), 1, 0, 213);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(113, 13, 40, 61), SRC_ADDR(516, 5, 44, 52), SRC_ADDR(714, 1, 10, 1), 11, 0, 8);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(437, 3, 47, 28), SRC_IMM_3D(264904296), SRC_ADDR(792, 8, 21, 20), 12, 2, 0);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(19, 15, 22, 39), SRC_ADDR(551, 0, 47, 52), SRC_IMM_3D(8202545), 10, 7, 1);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(561, 41, 46, 4), SRC_IMM_3D(6049228), SRC_ADDR(570, 42, 29, 4), 2, 0, 82, true, false, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(175, 18, 19, 3), SRC_LS_3D, SRC_ADDR(210, 17, 18, 0), 1, 0, 240);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(328, 42, 38, 0), SRC_ADDR(270, 3, 10, 3), SRC_IMM_3D(260831244), 0, 0, 178, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(312, 19, 12, 0), SRC_ADDR(702, 0, 11, 0), SRC_IMM_3D(265837962), 0, 1, 372);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(571, 13, 4, 3), SRC_ADDR(390, 29, 5, 2), SRC_IMM_3D(261322966), 0, 0, 148);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(60, 16, 0, 5), SRC_IMM_3D(262239285), SRC_ADDR(237, 35, 2, 5), 9, 0, 70, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(513, 2, 0, 0), SRC_IMM_3D(261510165), SRC_ADDR(499, 4, 3, 0), 0, 0, 682);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(512, 10, 5, 0), SRC_ADDR(280, 4, 9, 0), SRC_IMM_3D(262928872), 0, 0, 976);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(95, 9, 7, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262766323), 1, 0, 264);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(325, 30, 3, 24), SRC_ADDR(768, 7, 3, 10), SRC_ADDR(102, 14, 5, 5), 6, 46, 1);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(241, 3, 29, 25), SRC_ADDR(158, 3, 0, 12), SRC_ADDR(102, 0, 5, 31), 52, 4, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(2658, 862, 14, 39, 5, 0, 1, 478);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(633, 7, 14, 0), SRC_LS_3D, SRC_ADDR(675, 16, 17, 0), 1, 0, 397);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(242, 0, 46, 17), SRC_ADDR(334, 17, 43, 18), SRC_IMM_3D(3110024), 22, 0, 6);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(15, 48, 16, 12), SRC_LS_3D, SRC_IMM_3D(265128645), 4, 0, 40);
VPRO::DIM3::LOADSTORE::load(2429, 563, 45, 32, 4, 1, 0, 366);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(507, 25, 23, 1), SRC_ADDR(8, 6, 0, 1), SRC_IMM_3D(261738704), 1, 0, 292);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(134, 13, 10, 7), SRC_ADDR(369, 22, 24, 24), SRC_ADDR(321, 31, 26, 40), 10, 10, 2);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(153, 8, 4, 1), SRC_ADDR(845, 10, 6, 0), SRC_LS_3D, 0, 0, 690);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(425, 24, 27, 18), SRC_ADDR(93, 33, 21, 38), SRC_ADDR(219, 33, 18, 42), 6, 11, 5);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(128, 8, 22, 2), SRC_IMM_3D(261489483), SRC_ADDR(164, 0, 31, 3), 0, 0, 190);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(175, 48, 1, 2), SRC_IMM_3D(6764261), SRC_ADDR(499, 40, 19, 4), 4, 0, 48);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(158, 23, 23, 3), SRC_ADDR(51, 11, 33, 0), SRC_IMM_3D(7903163), 4, 0, 136);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(699, 14, 28, 50), SRC_IMM_3D(2680053), SRC_ADDR(392, 15, 56, 0), 13, 3, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(44, 7, 19, 4), SRC_ADDR(515, 16, 4, 32), SRC_ADDR(704, 6, 19, 6), 8, 11, 5);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(8, 17, 22, 2), SRC_ADDR(250, 16, 11, 5), SRC_ADDR(650, 31, 31, 2), 2, 0, 136);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(622, 7, 15, 2), SRC_ADDR(578, 7, 6, 1), SRC_ADDR(90, 12, 14, 3), 6, 0, 112);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(982, 8, 16, 0), SRC_IMM_3D(525804), SRC_IMM_3D(3047622), 1, 0, 460, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(159, 6, 17, 7), SRC_LS_3D, SRC_ADDR(45, 13, 12, 19), 10, 42, 1);
VPRO::DIM3::LOADSTORE::loads(1864, 623, 53, 45, 2, 0, 0, 541);
VPRO::DIM3::LOADSTORE::load(5797, 90, 15, 12, 10, 3, 0, 190);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(389, 22, 34, 0), SRC_ADDR(268, 4, 17, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 642);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(506, 5, 7, 0), SRC_ADDR(811, 7, 4, 0), SRC_ADDR(313, 8, 10, 0), 1, 0, 388);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(874, 5, 31, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(7831272), 2, 2, 30);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(535, 20, 12, 35), SRC_IMM_3D(5380891), SRC_LS_3D, 7, 14, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(1256, 523, 0, 36, 4, 1, 1, 198, L0);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(198, 4, 13, 13), SRC_LS_3D, SRC_ADDR(26, 0, 6, 30), 28, 26, 0);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(477, 41, 60, 1), SRC_IMM_3D(268083487), SRC_ADDR(160, 4, 53, 1), 9, 0, 18);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(315, 21, 40, 6), SRC_IMM_3D(1045645), SRC_ADDR(50, 24, 21, 0), 1, 2, 88);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(457, 33, 22, 6), SRC_IMM_3D(265031919), SRC_ADDR(2, 44, 12, 11), 1, 6, 63);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(383, 2, 61, 12), SRC_ADDR(504, 11, 32, 24), SRC_ADDR(994, 6, 16, 0), 0, 0, 0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(340, 42, 15, 50), SRC_IMM_3D(1361203), SRC_IMM_3D(262244992), 1, 28, 4);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(473, 0, 7, 1), SRC_ADDR(110, 19, 18, 1), SRC_IMM_3D(265481606), 1, 1, 198, true, false, false);
VPRO::DIM3::LOADSTORE::loads(848, 52, 62, 31, 19, 8, 0, 86);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(825, 0, 4, 0), SRC_ADDR(616, 2, 5, 0), SRC_ADDR(565, 2, 3, 0), 0, 0, 502);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(563, 5, 56, 4), SRC_LS_3D, SRC_IMM_3D(263546959), 36, 0, 0);
VPRO::DIM3::LOADSTORE::loadbs(5029, 966, 23, 33, 17, 0, 6, 108);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(617, 8, 18, 0), SRC_ADDR(65, 18, 7, 1), SRC_ADDR(702, 20, 5, 0), 2, 0, 102);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(217, 10, 24, 49), SRC_IMM_3D(266860457), SRC_ADDR(246, 34, 10, 49), 5, 12, 6);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(372, 55, 3, 14), SRC_ADDR(267, 12, 3, 4), SRC_CHAINING_NEIGHBOR_LANE, 8, 8, 3);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(466, 3, 28, 13), SRC_ADDR(146, 32, 10, 26), SRC_IMM_3D(5313116), 4, 10, 6);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(481, 41, 11, 16), SRC_ADDR(60, 18, 40, 20), SRC_LS_3D, 5, 10, 10);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(18, 28, 6, 58), SRC_ADDR(281, 33, 8, 54), SRC_IMM_3D(1112255), 2, 11, 8, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(392, 2, 10, 0), SRC_IMM_3D(260482871), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 238);
VPRO::DIM3::LOADSTORE::loadbs(4252, 517, 17, 26, 52, 20, 9, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(351, 7, 1, 0), SRC_ADDR(339, 4, 15, 0), SRC_ADDR(59, 11, 3, 0), 0, 0, 976);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(128, 21, 0, 9), SRC_ADDR(168, 28, 13, 30), SRC_ADDR(113, 44, 9, 38), 0, 30, 8, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(306, 21, 32, 21), SRC_ADDR(99, 26, 24, 27), SRC_ADDR(105, 11, 11, 1), 4, 4, 19);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(133, 29, 40, 4), SRC_IMM_3D(259040), SRC_ADDR(208, 51, 25, 2), 0, 0, 190, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(431, 26, 1, 1), SRC_ADDR(630, 12, 4, 14), SRC_ADDR(492, 45, 32, 1), 2, 12, 21);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(8, 30, 12, 9), SRC_LS_3D, SRC_IMM_3D(7193196), 14, 13, 0);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(434, 14, 27, 2), SRC_ADDR(144, 14, 23, 0), SRC_ADDR(127, 4, 15, 2), 0, 0, 238, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(447, 42, 58, 1), SRC_IMM_3D(264581262), SRC_LS_3D, 0, 8, 112);
VPRO::DIM3::LOADSTORE::load(494, 550, 49, 53, 1, 0, 0, 838);
VPRO::DIM3::LOADSTORE::load(6348, 745, 1, 5, 50, 22, 22, 0);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(106, 14, 12, 3), SRC_IMM_3D(3848768), SRC_ADDR(198, 15, 6, 0), 0, 0, 256);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(441, 25, 36, 21), SRC_IMM_3D(260721705), SRC_ADDR(33, 45, 12, 25), 1, 7, 4);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(285, 1, 12, 25), SRC_ADDR(75, 31, 32, 53), SRC_IMM_3D(7668773), 0, 18, 0, true, false, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(405, 1, 20, 5), SRC_ADDR(17, 4, 15, 17), SRC_ADDR(578, 3, 5, 10), 58, 0, 12, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(34, 15, 15, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(1415615), 0, 18, 0);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(496, 3, 11, 13), SRC_LS_3D, SRC_ADDR(188, 39, 9, 15), 0, 12, 26);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(126, 13, 52, 17), SRC_IMM_3D(263125294), SRC_ADDR(21, 30, 22, 34), 13, 0, 5, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(28, 12, 15, 3), SRC_ADDR(529, 4, 0, 3), SRC_ADDR(584, 2, 17, 2), 1, 0, 148);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(597, 4, 13, 0), SRC_ADDR(92, 14, 3, 0), SRC_IMM_3D(5307970), 0, 0, 970);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(134, 17, 0, 28), SRC_LS_3D, SRC_ADDR(697, 6, 3, 7), 28, 4, 4);
VPRO::DIM3::LOADSTORE::loadbs(2989, 421, 29, 44, 4, 0, 0, 936);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(253, 19, 6, 2), SRC_ADDR(125, 19, 19, 1), SRC_ADDR(203, 5, 19, 0), 0, 0, 290);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(137, 11, 40, 7), SRC_IMM_3D(7211816), SRC_IMM_3D(260917362), 1, 0, 72);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(526, 42, 0, 17), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(44, 2, 58, 3), 6, 1, 5);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(749, 59, 3, 38), SRC_LS_3D, SRC_ADDR(354, 57, 7, 2), 0, 52, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(690, 666, 17, 26, 16, 0, 4, 30, L0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(420, 15, 10, 33), SRC_IMM_3D(1372954), SRC_LS_3D, 6, 16, 4);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(712, 3, 8, 19), SRC_ADDR(144, 8, 17, 13), SRC_ADDR(180, 10, 2, 4), 58, 6, 1, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(449, 9, 16, 56), SRC_ADDR(252, 1, 14, 54), SRC_IMM_3D(370560), 18, 22, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(3923, 495, 10, 57, 2, 38, 2, 3);
VPRO::DIM3::LOADSTORE::loadb(858, 487, 54, 24, 22, 6, 0, 70);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(310, 24, 55, 5), SRC_IMM_3D(5745908), SRC_ADDR(617, 1, 56, 3), 0, 0, 82);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(13, 7, 51, 54), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(230, 9, 13, 45), 46, 0, 5);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(50, 22, 54, 13), SRC_LS_3D, SRC_IMM_3D(5839781), 9, 0, 36);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(533, 49, 25, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(60, 20, 50, 6), 1, 5, 66);
VPRO::DIM3::LOADSTORE::store(3011, 822, 4, 16, 58, 2, 36, 6, L0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(287, 18, 19, 11), SRC_ADDR(639, 35, 3, 24), SRC_ADDR(441, 35, 28, 3), 0, 4, 12, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(76, 21, 7, 0), SRC_IMM_3D(5032980), SRC_ADDR(248, 17, 50, 30), 11, 3, 12, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(224, 3, 14, 0), SRC_IMM_3D(263194363), SRC_ADDR(843, 13, 2, 0), 0, 0, 460);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(103, 54, 21, 26), SRC_IMM_3D(261614623), SRC_IMM_3D(7753843), 0, 2, 30);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(192, 12, 55, 31), SRC_ADDR(61, 21, 38, 22), SRC_IMM_3D(268434996), 24, 1, 12, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(103, 22, 4, 3), SRC_ADDR(379, 10, 23, 2), SRC_ADDR(768, 4, 7, 17), 2, 16, 2, true, false, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(252, 44, 5, 29), SRC_ADDR(769, 14, 14, 54), SRC_ADDR(578, 42, 20, 59), 2, 8, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(230, 23, 25, 37), SRC_ADDR(21, 22, 8, 51), SRC_LS_3D, 7, 22, 2);
VPRO::DIM3::LOADSTORE::load(2517, 541, 26, 38, 15, 1, 0, 172);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(124, 5, 3, 1), SRC_ADDR(752, 20, 20, 0), SRC_IMM_3D(264659174), 0, 0, 432, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(953, 0, 2, 12), SRC_ADDR(502, 1, 7, 13), SRC_ADDR(95, 17, 8, 30), 33, 20, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(538, 24, 19, 1), SRC_ADDR(28, 50, 58, 2), SRC_IMM_3D(265786244), 6, 3, 31, true, false, false);
VPRO::DIM3::LOADSTORE::loads(3241, 786, 43, 29, 51, 0, 24, 20);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(489, 1, 8, 1), SRC_ADDR(588, 5, 10, 1), SRC_ADDR(455, 9, 10, 0), 0, 0, 313);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(692, 4, 6, 30), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(261, 5, 2, 43), 31, 27, 0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(433, 51, 4, 42), SRC_ADDR(129, 8, 4, 25), SRC_LS_3D, 0, 28, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(16, 4, 5, 0), SRC_ADDR(339, 7, 6, 0), SRC_IMM_3D(98400), 0, 0, 982);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(334, 34, 54, 1), SRC_IMM_3D(3579211), SRC_IMM_3D(267202799), 4, 0, 178);
VPRO::DIM3::LOADSTORE::load(2757, 587, 3, 49, 14, 0, 6, 106);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(702, 55, 2, 2), SRC_IMM_3D(261272424), SRC_ADDR(180, 18, 19, 0), 0, 0, 138);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(44, 1, 0, 0), SRC_ADDR(363, 3, 1, 0), SRC_ADDR(100, 2, 2, 0), 0, 0, 756);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(447, 39, 13, 20), SRC_ADDR(236, 30, 18, 0), SRC_ADDR(20, 5, 29, 1), 1, 22, 10);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(139, 4, 1, 2), SRC_ADDR(69, 1, 9, 2), SRC_ADDR(200, 6, 4, 2), 2, 0, 240);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(166, 26, 23, 4), SRC_LS_3D, SRC_IMM_3D(446283), 6, 0, 106);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(7491, 435, 27, 4, 23, 4, 20, 2);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(722, 7, 39, 2), SRC_IMM_3D(3765744), SRC_ADDR(225, 3, 12, 7), 34, 0, 24);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(229, 13, 36, 50), SRC_IMM_3D(108479), SRC_IMM_3D(263003276), 12, 0, 0);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(16, 8, 14, 28), SRC_IMM_3D(261420963), SRC_ADDR(296, 1, 10, 48), 9, 22, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(312, 30, 7, 9), SRC_ADDR(334, 44, 7, 15), SRC_IMM_3D(261926050), 4, 6, 4);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(326, 14, 3, 16), SRC_IMM_3D(263360481), SRC_ADDR(770, 6, 3, 7), 30, 3, 2);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(203, 54, 10, 0), SRC_IMM_3D(262054869), SRC_ADDR(613, 13, 13, 1), 3, 12, 10, true, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(551, 0, 42, 15), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(12, 19, 33, 46), 12, 3, 10);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(486, 17, 28, 20), SRC_LS_3D, SRC_ADDR(401, 9, 15, 8), 14, 2, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(142, 47, 6, 15), SRC_ADDR(283, 35, 5, 47), SRC_ADDR(328, 44, 6, 29), 0, 60, 0, true, false, false);
VPRO::DIM3::LOADSTORE::store(4425, 722, 17, 51, 53, 15, 0, 9, L0);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(60, 1, 4, 16), SRC_ADDR(216, 28, 27, 23), SRC_ADDR(156, 9, 2, 32), 16, 4, 9);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(396, 0, 11, 0), SRC_ADDR(246, 8, 3, 0), SRC_ADDR(127, 0, 11, 0), 0, 0, 612);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(395, 23, 1, 8), SRC_ADDR(532, 57, 1, 4), SRC_ADDR(423, 20, 6, 35), 1, 16, 9);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(633, 2, 3, 0), SRC_ADDR(493, 4, 3, 0), SRC_ADDR(756, 4, 1, 0), 0, 0, 1020);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(400, 28, 48, 38), SRC_ADDR(218, 29, 61, 18), SRC_IMM_3D(1343244), 7, 0, 1);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(253, 7, 3, 13), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(1903292), 60, 0, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(616, 0, 20, 40), SRC_ADDR(137, 49, 28, 21), SRC_ADDR(223, 23, 46, 51), 8, 10, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(340, 9, 60, 51), SRC_IMM_3D(5189951), SRC_LS_3D, 19, 0, 0);
VPRO::DIM3::LOADSTORE::load(2602, 301, 0, 10, 32, 0, 22, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(645, 27, 10, 19), SRC_ADDR(317, 23, 5, 40), SRC_ADDR(136, 45, 5, 12), 8, 0, 6, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(47, 8, 25, 6), SRC_IMM_3D(266415974), SRC_ADDR(440, 8, 50, 2), 19, 7, 3);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(350, 7, 48, 59), SRC_IMM_3D(261043870), SRC_IMM_3D(7968846), 57, 0, 2);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(184, 19, 25, 43), SRC_ADDR(244, 20, 19, 31), SRC_IMM_3D(262357968), 36, 2, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(273, 19, 26, 5), SRC_ADDR(229, 19, 17, 3), SRC_ADDR(417, 13, 24, 5), 1, 0, 108, true, false, false);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(14, 25, 42, 6), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(698, 29, 47, 2), 1, 0, 108);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(829, 38, 44, 39), SRC_ADDR(942, 10, 30, 15), SRC_LS_3D, 2, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(942, 752, 19, 13, 3, 1, 0, 361);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(317, 55, 5, 41), SRC_IMM_3D(267203765), SRC_CHAINING_NEIGHBOR_LANE, 3, 0, 3, false, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(113, 33, 25, 0), SRC_IMM_3D(7860940), SRC_IMM_3D(263268599), 0, 4, 178);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(290, 6, 6, 0), SRC_ADDR(693, 0, 3, 0), SRC_ADDR(49, 1, 2, 0), 0, 0, 585, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(487, 36, 33, 10), SRC_ADDR(346, 14, 13, 12), SRC_CHAINING_NEIGHBOR_LANE, 5, 0, 7, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(703, 5, 5, 11), SRC_ADDR(242, 12, 8, 30), SRC_ADDR(346, 1, 7, 1), 4, 36, 1);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(53, 31, 9, 9), SRC_ADDR(167, 26, 8, 10), SRC_ADDR(336, 8, 36, 6), 0, 6, 70);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(411, 9, 1, 19), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(443, 14, 25, 13), 28, 2, 5);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(668, 2, 43, 1), SRC_IMM_3D(790438), SRC_LS_3D, 3, 0, 180);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(260, 11, 34, 16), SRC_LS_3D, SRC_ADDR(91, 3, 6, 1), 18, 2, 15, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(39, 831, 36, 55, 15, 0, 2, 240);
VPRO::DIM3::LOADSTORE::loadb(3577, 187, 23, 8, 43, 1, 0, 78);
VPRO::DIM3::LOADSTORE::loadb(1189, 359, 47, 45, 30, 0, 0, 156);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(248, 58, 9, 26), SRC_ADDR(223, 26, 34, 8), SRC_ADDR(597, 10, 56, 39), 4, 0, 9, true, false, false);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(302, 0, 48, 42), SRC_ADDR(504, 9, 50, 50), SRC_ADDR(181, 3, 2, 50), 16, 1, 4, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(194, 17, 46, 18), SRC_ADDR(40, 12, 26, 9), SRC_ADDR(240, 3, 4, 4), 33, 0, 13);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(262, 13, 20, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(201, 54, 36, 41), 9, 4, 0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(69, 55, 17, 53), SRC_IMM_3D(260546769), SRC_LS_3D, 5, 20, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(352, 0, 2, 0), SRC_ADDR(623, 10, 7, 0), SRC_IMM_3D(6304319), 2, 0, 310);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(65, 28, 24, 10), SRC_ADDR(0, 24, 12, 10), SRC_IMM_3D(8163094), 1, 0, 72, true, false, false);
VPRO::DIM3::LOADSTORE::load(1774, 840, 47, 6, 25, 1, 1, 60);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(416, 22, 43, 3), SRC_IMM_3D(267211013), SRC_ADDR(173, 17, 43, 2), 3, 0, 148);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(34, 24, 6, 10), SRC_ADDR(149, 39, 6, 3), SRC_ADDR(338, 40, 9, 10), 3, 60, 0);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(184, 2, 4, 0), SRC_ADDR(598, 0, 0, 1), SRC_ADDR(330, 1, 3, 1), 1, 0, 330);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(13, 35, 27, 1), SRC_ADDR(623, 29, 10, 0), SRC_IMM_3D(7866945), 0, 3, 112, false, true, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(357, 60, 5, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(265477322), 0, 1, 72);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(126, 24, 4, 21), SRC_LS_3D, SRC_ADDR(334, 15, 8, 12), 1, 60, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(98, 2, 0, 4), SRC_ADDR(256, 13, 27, 0), SRC_ADDR(449, 15, 0, 20), 18, 2, 12, true, false, false);
VPRO::DIM3::LOADSTORE::load(4387, 305, 46, 25, 20, 46, 10, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(88, 15, 0, 56), SRC_ADDR(96, 21, 2, 56), SRC_IMM_3D(7889655), 30, 28, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(197, 30, 2, 7), SRC_LS_3D, SRC_ADDR(466, 30, 13, 11), 10, 3, 7);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(676, 45, 4, 31), SRC_ADDR(180, 41, 28, 51), SRC_ADDR(506, 26, 5, 15), 4, 11, 2);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(172, 8, 7, 3), SRC_ADDR(39, 17, 16, 3), SRC_ADDR(721, 8, 10, 0), 1, 1, 138);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(502, 27, 27, 5), SRC_IMM_3D(265400298), SRC_ADDR(369, 13, 3, 3), 1, 5, 28);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(7, 16, 11, 19), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(308, 12, 7, 17), 2, 12, 18);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(766, 34, 1, 11), SRC_LS_3D, SRC_ADDR(370, 25, 9, 28), 4, 10, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(120, 6, 36, 1), SRC_IMM_3D(3959294), SRC_LS_3D, 1, 0, 156);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(904, 56, 51, 1), SRC_ADDR(12, 17, 11, 4), SRC_CHAINING_NEIGHBOR_LANE, 0, 1, 66, false, true, false);
VPRO::DIM3::LOADSTORE::loads(1031, 12, 10, 17, 6, 6, 0, 66);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(408, 4, 37, 15), SRC_IMM_3D(1983760), SRC_ADDR(155, 36, 41, 13), 12, 1, 30);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(15, 13, 8, 1), SRC_ADDR(331, 9, 16, 0), SRC_ADDR(499, 3, 16, 3), 3, 0, 156, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(70, 57, 2, 45), SRC_ADDR(122, 55, 2, 28), SRC_IMM_3D(4323320), 0, 21, 10);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(124, 5, 14, 8), SRC_IMM_3D(263281923), SRC_ADDR(620, 46, 7, 10), 0, 22, 22, true, false, false);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(27, 27, 23, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(296, 35, 13, 0), 4, 0, 78);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(202, 8, 37, 12), SRC_ADDR(701, 5, 40, 39), SRC_LS_3D, 30, 4, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(335, 3, 18, 30), SRC_ADDR(75, 0, 22, 6), SRC_IMM_3D(265494267), 52, 18, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(512, 2, 37, 1), SRC_ADDR(117, 17, 42, 1), SRC_CHAINING_NEIGHBOR_LANE, 4, 0, 201);
VPRO::DIM3::LOADSTORE::loadbs(664, 240, 18, 49, 58, 13, 7, 8);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(217, 3, 8, 10), SRC_ADDR(515, 23, 3, 24), SRC_ADDR(42, 24, 4, 30), 1, 28, 12);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(266, 10, 5, 4), SRC_IMM_3D(3397971), SRC_ADDR(327, 30, 25, 4), 4, 0, 117, true, false, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(390, 20, 8, 2), SRC_ADDR(67, 39, 7, 14), SRC_LS_3D, 8, 52, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(194, 48, 4, 17), SRC_IMM_3D(5925594), SRC_IMM_3D(263254224), 0, 39, 22);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(305, 15, 6, 31), SRC_IMM_3D(5141611), SRC_LS_3D, 0, 58, 8);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(50, 17, 25, 9), SRC_ADDR(281, 2, 25, 46), SRC_ADDR(169, 32, 23, 46), 5, 6, 9, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(213, 0, 6, 1), SRC_IMM_3D(3763986), SRC_ADDR(200, 9, 31, 1), 6, 0, 102);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(135, 38, 10, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261621731), 20, 0, 42, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(592, 7, 6, 11), SRC_ADDR(77, 10, 32, 7), SRC_ADDR(519, 7, 27, 2), 28, 0, 15, false, true, false);
VPRO::DIM3::LOADSTORE::loads(1664, 246, 24, 20, 14, 0, 0, 346);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(518, 28, 30, 11), SRC_ADDR(57, 23, 33, 21), SRC_ADDR(29, 21, 11, 29), 6, 3, 22);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(755, 17, 21, 1), SRC_ADDR(674, 22, 12, 0), SRC_ADDR(81, 18, 24, 1), 0, 0, 198, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(197, 5, 35, 0), SRC_IMM_3D(8198689), SRC_IMM_3D(261487179), 0, 0, 642);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(598, 10, 19, 0), SRC_ADDR(883, 22, 11, 0), SRC_LS_3D, 0, 0, 346);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(211, 4, 14, 16), SRC_ADDR(255, 7, 25, 10), SRC_ADDR(362, 16, 1, 32), 7, 10, 7, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(24, 8, 34, 12), SRC_ADDR(523, 1, 23, 5), SRC_IMM_3D(5156345), 60, 2, 4);
VPRO::DIM3::LOADSTORE::loadb(2247, 875, 60, 14, 2, 0, 0, 630);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(896, 25, 11, 0), SRC_ADDR(92, 15, 6, 0), SRC_LS_3D, 0, 0, 786);
VPRO::DIM3::LOADSTORE::load(2701, 432, 4, 41, 61, 17, 40, 0);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(52, 32, 47, 12), SRC_ADDR(122, 39, 47, 8), SRC_ADDR(495, 14, 27, 1), 10, 0, 10, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(126, 60, 52, 27), SRC_ADDR(193, 20, 15, 10), SRC_CHAINING_NEIGHBOR_LANE, 4, 2, 4);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(184, 11, 26, 10), SRC_IMM_3D(262417692), SRC_ADDR(305, 20, 11, 29), 25, 6, 3);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(84, 21, 6, 0), SRC_LS_3D, SRC_ADDR(436, 17, 14, 0), 0, 0, 581);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(695, 3, 50, 27), SRC_ADDR(86, 26, 23, 6), SRC_ADDR(63, 46, 14, 47), 14, 0, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(174, 18, 47, 13), SRC_IMM_3D(3923692), SRC_ADDR(474, 1, 37, 14), 3, 10, 10, true, true, false);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(89, 4, 7, 1), SRC_ADDR(231, 4, 7, 3), SRC_ADDR(753, 3, 6, 2), 6, 0, 100, false, true, false);
VPRO::DIM3::LOADSTORE::store(2135, 240, 54, 20, 44, 16, 0, 5, L0);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(201, 10, 10, 4), SRC_ADDR(334, 12, 5, 2), SRC_LS_3D, 50, 16, 0);
VPRO::DIM3::LOADSTORE::loads(6296, 505, 28, 58, 2, 10, 6, 6);
VPRO::DIM3::LOADSTORE::load(1474, 790, 35, 37, 43, 4, 25, 1);
VPRO::DIM3::LOADSTORE::loadbs(6692, 486, 27, 2, 0, 0, 0, 338);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(158, 33, 0, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(485, 22, 17, 2), 1, 0, 190);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(394, 33, 33, 2), SRC_LS_3D, SRC_ADDR(156, 41, 4, 0), 0, 0, 270);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(245, 2, 17, 28), SRC_IMM_3D(55825), SRC_IMM_3D(260925482), 2, 22, 11);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(41, 10, 4, 1), SRC_ADDR(212, 12, 7, 2), SRC_ADDR(597, 9, 3, 0), 0, 1, 372, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(351, 3, 18, 1), SRC_ADDR(724, 1, 8, 1), SRC_IMM_3D(264317566), 4, 0, 126);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(805, 2, 0, 19), SRC_ADDR(26, 7, 6, 27), SRC_ADDR(309, 1, 4, 4), 20, 46, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(313, 19, 14, 28), SRC_ADDR(186, 2, 2, 2), SRC_ADDR(831, 0, 8, 2), 18, 18, 1, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(630, 2, 20, 33), SRC_IMM_3D(4072272), SRC_CHAINING_NEIGHBOR_LANE, 26, 0, 2);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(85, 4, 10, 36), SRC_ADDR(210, 18, 6, 24), SRC_IMM_3D(1871060), 13, 40, 0);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(137, 15, 47, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262268240), 34, 0, 18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(256, 0, 5, 1), SRC_ADDR(462, 6, 7, 1), SRC_ADDR(714, 1, 5, 1), 3, 0, 226);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(758, 0, 3, 31), SRC_ADDR(69, 62, 4, 13), SRC_ADDR(100, 6, 11, 45), 2, 43, 0);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(65, 34, 14, 0), SRC_IMM_3D(322876), SRC_ADDR(684, 6, 18, 3), 3, 6, 33);
VPRO::DIM3::LOADSTORE::store(80, 404, 50, 26, 40, 58, 14, 0, L0);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(278, 4, 5, 0), SRC_ADDR(163, 7, 9, 2), SRC_IMM_3D(5091896), 0, 0, 400);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(7, 28, 0, 4), SRC_IMM_3D(4906733), SRC_ADDR(237, 46, 0, 43), 15, 48, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(836, 36, 11, 1), SRC_IMM_3D(261799556), SRC_ADDR(260, 20, 16, 4), 0, 0, 72);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(26, 34, 6, 2), SRC_IMM_3D(2870696), SRC_ADDR(180, 2, 8, 26), 2, 58, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(2267, 993, 22, 57, 12, 4, 36, 1);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(339, 3, 25, 17), SRC_IMM_3D(266673830), SRC_ADDR(603, 5, 55, 13), 25, 1, 11, true, false, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(180, 4, 10, 34), SRC_ADDR(414, 3, 12, 27), SRC_IMM_3D(8024412), 33, 16, 0, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(519, 8, 6, 3), SRC_ADDR(109, 1, 6, 1), SRC_ADDR(216, 2, 11, 9), 36, 0, 18, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(41, 3, 5, 3), SRC_ADDR(289, 2, 16, 1), SRC_ADDR(85, 18, 8, 4), 9, 0, 96);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(80, 1, 2, 0), SRC_ADDR(457, 10, 10, 0), SRC_ADDR(265, 5, 11, 1), 0, 1, 372);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(379, 0, 1, 0), SRC_ADDR(553, 0, 1, 0), SRC_ADDR(269, 0, 0, 0), 0, 0, 738);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(73, 11, 15, 12), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(514, 1, 11, 35), 38, 7, 1);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(479, 9, 8, 24), SRC_LS_3D, SRC_ADDR(89, 17, 10, 19), 9, 36, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(151, 17, 39, 35), SRC_ADDR(182, 18, 32, 40), SRC_LS_3D, 22, 2, 5);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(253, 7, 13, 14), SRC_IMM_3D(262226500), SRC_IMM_3D(263498774), 10, 7, 7);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(413, 36, 19, 39), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(218, 38, 2, 18), 4, 2, 10);
VPRO::DIM3::LOADSTORE::loadb(2567, 506, 34, 8, 43, 0, 42, 12);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(160, 8, 5, 1), SRC_ADDR(225, 13, 5, 3), SRC_ADDR(577, 9, 7, 2), 1, 0, 162, false, true, false);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(694, 14, 7, 1), SRC_ADDR(65, 2, 8, 13), SRC_ADDR(68, 34, 9, 10), 4, 2, 40, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(650, 15, 61, 9), SRC_IMM_3D(264802639), SRC_ADDR(66, 7, 23, 51), 0, 5, 1, true, false, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(397, 4, 52, 4), SRC_LS_3D, SRC_ADDR(92, 8, 20, 17), 0, 4, 28);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(342, 43, 8, 1), SRC_ADDR(60, 31, 3, 59), SRC_ADDR(611, 55, 0, 50), 2, 16, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(737, 7, 42, 3), SRC_ADDR(454, 31, 46, 4), SRC_IMM_3D(6863809), 0, 0, 66);
VPRO::DIM3::LOADSTORE::load(2215, 832, 3, 14, 13, 0, 58, 12);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(89, 1, 51, 3), SRC_IMM_3D(263355716), SRC_IMM_3D(267099087), 2, 0, 210);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(58, 3, 19, 1), SRC_ADDR(438, 3, 29, 1), SRC_IMM_3D(4444320), 3, 2, 70);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(352, 21, 28, 3), SRC_ADDR(826, 16, 1, 1), SRC_IMM_3D(5242446), 0, 4, 156);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(556, 4, 4, 1), SRC_ADDR(6, 5, 4, 0), SRC_ADDR(16, 1, 2, 1), 0, 0, 438);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(51, 32, 0, 9), SRC_ADDR(500, 9, 36, 22), SRC_ADDR(526, 1, 7, 38), 11, 6, 6);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(348, 0, 2, 15), SRC_ADDR(362, 0, 11, 2), SRC_LS_3D, 12, 58, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(91, 1, 44, 2), SRC_IMM_3D(268008695), SRC_IMM_3D(262377839), 12, 0, 70);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(163, 28, 3, 57), SRC_IMM_3D(263165613), SRC_IMM_3D(267003655), 3, 46, 2, false, true, false);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(133, 0, 6, 4), SRC_ADDR(376, 7, 15, 7), SRC_ADDR(345, 18, 2, 13), 1, 6, 33, true, false, false);
VPRO::DIM3::LOADSTORE::store(2881, 40, 48, 0, 25, 28, 4, 4, L0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(135, 6, 8, 9), SRC_ADDR(308, 17, 9, 7), SRC_ADDR(175, 3, 19, 12), 2, 4, 60);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(522, 1, 2, 1), SRC_ADDR(43, 7, 4, 0), SRC_ADDR(562, 4, 7, 1), 0, 0, 268, false, true, false);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(81, 0, 0, 0), SRC_ADDR(223, 0, 1, 0), SRC_ADDR(557, 0, 0, 0), 0, 0, 897);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(165, 33, 14, 34), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(119, 0, 7, 10), 3, 6, 16);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(515, 15, 3, 0), SRC_ADDR(158, 9, 6, 8), SRC_ADDR(674, 6, 3, 1), 2, 0, 82, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(554, 55, 23, 22), SRC_ADDR(130, 0, 43, 24), SRC_ADDR(69, 15, 18, 14), 2, 8, 0);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(11, 42, 3, 1), SRC_ADDR(658, 34, 16, 0), SRC_IMM_3D(2280428), 0, 1, 490);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(553, 4, 12, 0), SRC_IMM_3D(2252414), SRC_ADDR(209, 24, 35, 1), 0, 0, 261);
VPRO::DIM3::LOADSTORE::store(1370, 465, 59, 28, 2, 0, 0, 457, L0);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(239, 1, 1, 3), SRC_IMM_3D(264334473), SRC_ADDR(431, 22, 31, 2), 6, 0, 102);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(112, 51, 2, 11), SRC_ADDR(711, 30, 2, 4), SRC_IMM_3D(265101235), 0, 46, 14, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(839, 2, 3, 0), SRC_IMM_3D(264729332), SRC_ADDR(224, 13, 1, 0), 0, 0, 442, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(461, 10, 3, 0), SRC_ADDR(146, 2, 5, 0), SRC_IMM_3D(264521685), 0, 1, 228, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(91, 8, 8, 4), SRC_ADDR(177, 2, 1, 5), SRC_ADDR(687, 6, 1, 1), 3, 0, 106, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(75, 115, 51, 15, 46, 16, 51, 0);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(246, 1, 13, 3), SRC_ADDR(580, 8, 2, 3), SRC_ADDR(175, 15, 8, 3), 0, 0, 130);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(325, 6, 2, 3), SRC_ADDR(150, 0, 5, 1), SRC_ADDR(588, 5, 3, 1), 7, 0, 108);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(334, 23, 31, 19), SRC_ADDR(5, 1, 2, 30), SRC_CHAINING_NEIGHBOR_LANE, 1, 11, 2, false, true, false);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(18, 42, 7, 1), SRC_IMM_3D(6774893), SRC_LS_3D, 1, 0, 102);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(360, 58, 2, 20), SRC_ADDR(0, 20, 43, 2), SRC_ADDR(447, 43, 42, 60), 9, 4, 0);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(24, 29, 9, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(243, 53, 26, 3), 1, 1, 88);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(111, 21, 28, 0), SRC_ADDR(336, 1, 29, 0), SRC_LS_3D, 5, 0, 112);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(520, 336, 23, 13, 15, 0, 0, 468);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(406, 8, 7, 32), SRC_LS_3D, SRC_IMM_3D(6847130), 0, 0, 18);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(136, 20, 5, 5), SRC_IMM_3D(3293730), SRC_ADDR(365, 24, 8, 1), 2, 0, 165);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(298, 62, 51, 0), SRC_LS_3D, SRC_IMM_3D(265138169), 7, 0, 109);
VPRO::DIM3::LOADSTORE::loadbs(971, 176, 46, 22, 61, 40, 1, 1);
VPRO::DIM3::LOADSTORE::loads(7211, 522, 15, 59, 17, 10, 0, 16);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(448, 0, 7, 1), SRC_ADDR(125, 1, 5, 1), SRC_ADDR(508, 6, 5, 1), 0, 1, 222, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(4195, 427, 29, 49, 42, 0, 0, 78);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(876, 3, 2, 0), SRC_LS_3D, SRC_ADDR(263, 26, 23, 3), 1, 1, 82);
VPRO::DIM3::LOADSTORE::load(822, 375, 31, 5, 9, 0, 0, 586);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(444, 0, 11, 25), SRC_IMM_3D(267722536), SRC_IMM_3D(3417149), 52, 2, 0, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(585, 0, 1, 0), SRC_ADDR(423, 1, 1, 0), SRC_ADDR(480, 1, 2, 0), 0, 0, 928, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(83, 42, 14, 2), SRC_ADDR(530, 23, 1, 1), SRC_IMM_3D(121378), 19, 0, 38, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(254, 7, 14, 11), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(190, 20, 13, 7), 2, 28, 0);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(26, 8, 5, 2), SRC_ADDR(3, 22, 13, 1), SRC_IMM_3D(6191902), 0, 1, 312);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(5, 22, 14, 30), SRC_ADDR(373, 14, 50, 43), SRC_LS_3D, 16, 2, 4);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(801, 10, 4, 24), SRC_ADDR(74, 20, 14, 49), SRC_ADDR(486, 11, 0, 43), 2, 28, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(581, 12, 4, 13), SRC_ADDR(213, 4, 8, 15), SRC_ADDR(361, 16, 8, 12), 0, 46, 16);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(741, 13, 13, 0), SRC_ADDR(138, 3, 24, 2), SRC_IMM_3D(264151344), 2, 0, 238);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(526, 40, 11, 0), SRC_ADDR(923, 20, 17, 0), SRC_ADDR(253, 22, 16, 4), 0, 0, 136, false, true, false);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(534, 7, 5, 5), SRC_ADDR(201, 14, 0, 7), SRC_ADDR(34, 11, 6, 6), 10, 0, 70);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(550, 13, 29, 5), SRC_ADDR(151, 3, 5, 9), SRC_ADDR(40, 43, 32, 15), 3, 6, 20, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(128, 3, 6, 38), SRC_ADDR(241, 22, 6, 32), SRC_IMM_3D(264985528), 1, 16, 20, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(792, 10, 6, 2), SRC_ADDR(454, 0, 17, 10), SRC_ADDR(76, 7, 6, 10), 5, 14, 10);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(809, 14, 0, 4), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(176, 10, 13, 20), 6, 16, 5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(3240, 385, 26, 27, 38, 44, 5, 2);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(199, 24, 12, 23), SRC_IMM_3D(8128993), SRC_CHAINING_NEIGHBOR_LANE, 3, 16, 0);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(254, 50, 40, 2), SRC_IMM_3D(5693157), SRC_IMM_3D(262998812), 0, 4, 78);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(609, 48, 0, 23), SRC_ADDR(232, 19, 7, 42), SRC_IMM_3D(5013189), 5, 15, 7);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(478, 9, 5, 3), SRC_ADDR(72, 0, 5, 4), SRC_ADDR(5, 1, 6, 5), 0, 2, 178, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(352, 46, 52, 3), SRC_IMM_3D(267374121), SRC_ADDR(723, 26, 11, 35), 0, 11, 0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(162, 27, 22, 38), SRC_ADDR(189, 9, 11, 56), SRC_ADDR(125, 12, 7, 6), 0, 22, 0, true, false, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(26, 50, 11, 2), SRC_LS_3D, SRC_ADDR(485, 8, 3, 40), 9, 8, 8);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(663, 52, 28, 30), SRC_ADDR(170, 37, 53, 21), SRC_IMM_3D(6159212), 4, 2, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(45, 8, 9, 22), SRC_ADDR(158, 12, 23, 15), SRC_ADDR(358, 0, 23, 31), 58, 4, 0);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(318, 46, 1, 17), SRC_IMM_3D(266397801), SRC_IMM_3D(274413), 0, 46, 18);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(1, 24, 2, 39), SRC_ADDR(591, 6, 22, 28), SRC_ADDR(511, 16, 8, 23), 15, 1, 10);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(69, 7, 12, 58), SRC_IMM_3D(7968066), SRC_IMM_3D(28298), 46, 1, 5);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(603, 18, 6, 1), SRC_IMM_3D(267748528), SRC_ADDR(9, 23, 22, 5), 1, 1, 112);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(641, 55, 8, 0), SRC_IMM_3D(260529461), SRC_IMM_3D(265476533), 3, 0, 228);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(46, 18, 16, 19), SRC_ADDR(564, 8, 57, 21), SRC_IMM_3D(6201644), 16, 0, 12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(693, 0, 35, 13), SRC_ADDR(243, 4, 28, 9), SRC_LS_3D, 31, 1, 10, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(1465, 356, 18, 40, 2, 0, 1, 310);
VPRO::DIM3::LOADSTORE::load(3910, 63, 8, 28, 7, 2, 0, 228);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(30, 4, 6, 1), SRC_ADDR(641, 3, 6, 0), SRC_ADDR(155, 0, 5, 2), 1, 0, 432);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(189, 23, 23, 3), SRC_IMM_3D(6529974), SRC_ADDR(434, 27, 16, 2), 0, 0, 198);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(634, 44, 24, 0), SRC_ADDR(80, 34, 7, 3), SRC_IMM_3D(264981873), 0, 0, 280);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(686, 5, 7, 1), SRC_ADDR(211, 6, 43, 1), SRC_ADDR(8, 2, 31, 2), 1, 0, 282);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(428, 6, 19, 0), SRC_ADDR(717, 34, 28, 1), SRC_LS_3D, 4, 0, 120);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(434, 51, 18, 5), SRC_IMM_3D(263277261), SRC_IMM_3D(3363792), 5, 0, 36, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(562, 1, 10, 18), SRC_ADDR(409, 4, 15, 0), SRC_ADDR(381, 2, 24, 4), 21, 1, 22);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(43, 57, 50, 7), SRC_IMM_3D(264965808), SRC_IMM_3D(3697680), 2, 1, 28);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(593, 6, 10, 29), SRC_ADDR(380, 9, 6, 15), SRC_ADDR(363, 7, 30, 9), 36, 2, 5);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(584, 9, 17, 8), SRC_ADDR(29, 0, 24, 28), SRC_ADDR(553, 3, 6, 4), 16, 3, 10, false, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(574, 8, 7, 0), SRC_LS_3D, SRC_ADDR(98, 6, 19, 3), 3, 0, 130, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(137, 16, 17, 0), SRC_LS_3D, SRC_ADDR(398, 12, 12, 0), 0, 0, 772);
VPRO::DIM3::LOADSTORE::loads(85, 475, 62, 45, 6, 0, 0, 772);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(628, 3, 0, 0), SRC_ADDR(547, 3, 2, 0), SRC_ADDR(436, 0, 3, 0), 0, 0, 700, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(153, 53, 19, 18), SRC_ADDR(243, 50, 29, 12), SRC_IMM_3D(2474166), 9, 4, 10);
VPRO::DIM3::LOADSTORE::loadbs(2680, 528, 1, 14, 2, 0, 0, 875);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(36, 30, 31, 3), SRC_ADDR(699, 10, 24, 0), SRC_ADDR(497, 10, 32, 2), 1, 0, 150);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(111, 17, 6, 20), SRC_IMM_3D(6166311), SRC_ADDR(163, 0, 41, 36), 42, 12, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(572, 2, 1, 0), SRC_ADDR(73, 1, 1, 1), SRC_ADDR(466, 3, 2, 0), 1, 0, 378);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(242, 10, 4, 3), SRC_ADDR(644, 10, 5, 3), SRC_ADDR(145, 6, 11, 0), 0, 3, 96, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(589, 0, 18, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(283, 0, 14, 0), 0, 0, 700);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(650, 1, 32, 4), SRC_ADDR(157, 27, 14, 0), SRC_LS_3D, 3, 2, 72);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(462, 15, 6, 17), SRC_ADDR(109, 26, 0, 11), SRC_ADDR(20, 20, 1, 6), 0, 22, 20);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(605, 15, 11, 3), SRC_IMM_3D(7872528), SRC_IMM_3D(263014384), 6, 3, 13);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(732, 9, 20, 0), SRC_ADDR(60, 42, 23, 1), SRC_LS_3D, 0, 1, 366);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(248, 11, 7, 3), SRC_ADDR(47, 2, 22, 2), SRC_ADDR(105, 0, 8, 6), 1, 0, 126, true, true, false);
VPRO::DIM3::LOADSTORE::loadbs(7081, 53, 45, 25, 10, 6, 12, 2);
VPRO::DIM3::LOADSTORE::store(1077, 280, 13, 17, 41, 11, 0, 4, L0);
VPRO::DIM3::LOADSTORE::load(4043, 995, 7, 15, 60, 1, 1, 37);
VPRO::DIM3::LOADSTORE::store(454, 699, 50, 37, 33, 0, 1, 96, L0);
VPRO::DIM3::LOADSTORE::loads(4772, 653, 49, 39, 15, 0, 2, 102);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(271, 13, 12, 29), SRC_IMM_3D(265326526), SRC_ADDR(208, 6, 1, 18), 2, 46, 1, false, true, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(68, 7, 34, 5), SRC_IMM_3D(267072723), SRC_IMM_3D(4684620), 0, 2, 100);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(497, 24, 58, 12), SRC_ADDR(230, 33, 16, 11), SRC_IMM_3D(263374598), 4, 2, 16, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(816, 0, 3, 0), SRC_ADDR(372, 8, 9, 3), SRC_ADDR(96, 11, 12, 4), 0, 4, 100);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(610, 1, 16, 3), SRC_ADDR(365, 0, 13, 3), SRC_ADDR(231, 4, 8, 5), 2, 10, 30);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(287, 7, 5, 1), SRC_ADDR(84, 3, 9, 0), SRC_ADDR(340, 9, 2, 1), 0, 0, 418);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(14, 30, 10, 23), SRC_IMM_3D(5126598), SRC_ADDR(728, 37, 0, 1), 1, 0, 42, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(477, 2, 31, 51), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(163, 0, 2, 26), 42, 0, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(241, 24, 22, 3), SRC_IMM_3D(7570825), SRC_LS_3D, 1, 0, 138);
VPRO::DIM3::LOADSTORE::loadbs(2361, 401, 25, 50, 2, 1, 1, 130);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(185, 33, 26, 0), SRC_IMM_3D(265807481), SRC_ADDR(188, 15, 18, 2), 0, 2, 276);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(131, 1, 10, 0), SRC_ADDR(331, 9, 1, 1), SRC_ADDR(138, 12, 5, 1), 0, 0, 504);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(4, 4, 1, 0), SRC_ADDR(80, 6, 4, 0), SRC_IMM_3D(3764623), 0, 0, 838, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(805, 19, 57, 1), SRC_ADDR(83, 29, 17, 29), SRC_ADDR(69, 46, 0, 12), 3, 2, 28);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(545, 25, 56, 0), SRC_IMM_3D(558682), SRC_IMM_3D(1253230), 0, 0, 556);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(46, 44, 37, 19), SRC_ADDR(409, 14, 13, 12), SRC_LS_3D, 2, 1, 40);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(327, 18, 2, 3), SRC_IMM_3D(265246956), SRC_ADDR(46, 5, 0, 5), 7, 0, 100);
VPRO::DIM3::LOADSTORE::store(2070, 151, 13, 60, 46, 2, 15, 20, L0);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(244, 14, 33, 11), SRC_IMM_3D(266257179), SRC_ADDR(53, 6, 44, 26), 37, 0, 6);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(1, 7, 1, 8), SRC_ADDR(783, 10, 0, 1), SRC_ADDR(779, 2, 10, 0), 1, 0, 102);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(421, 12, 14, 8), SRC_IMM_3D(3857651), SRC_ADDR(662, 8, 12, 0), 2, 0, 70, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(72, 4, 1, 0), SRC_IMM_3D(265541793), SRC_ADDR(680, 4, 2, 0), 0, 0, 508);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(749, 12, 6, 0), SRC_ADDR(308, 3, 12, 4), SRC_IMM_3D(261816670), 0, 4, 126);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(295, 12, 23, 13), SRC_ADDR(123, 12, 14, 5), SRC_ADDR(286, 4, 39, 5), 41, 2, 7, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(631, 17, 23, 12), SRC_LS_3D, SRC_ADDR(206, 50, 27, 47), 0, 4, 8);
VPRO::DIM3::LOADSTORE::loads(237, 543, 13, 60, 10, 2, 0, 178);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(405, 3, 31, 44), SRC_IMM_3D(669441), SRC_ADDR(77, 6, 42, 8), 38, 2, 4);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(417, 3, 17, 11), SRC_ADDR(76, 9, 19, 10), SRC_ADDR(197, 6, 1, 17), 50, 0, 18, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(591, 1, 47, 5), SRC_LS_3D, SRC_ADDR(704, 23, 39, 28), 3, 0, 8);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(87, 19, 6, 15), SRC_ADDR(416, 17, 11, 30), SRC_IMM_3D(261996185), 1, 46, 2, false, true, false);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(546, 4, 23, 7), SRC_ADDR(99, 28, 42, 11), SRC_IMM_3D(3038073), 4, 0, 36);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(617, 2, 8, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(259, 1, 22, 5), 18, 2, 16);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(666, 21, 3, 23), SRC_ADDR(305, 12, 9, 43), SRC_LS_3D, 3, 18, 5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(729, 4, 10, 2), SRC_ADDR(46, 20, 34, 31), SRC_IMM_3D(260450620), 6, 6, 12);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(153, 8, 7, 2), SRC_ADDR(331, 8, 10, 1), SRC_ADDR(46, 2, 2, 1), 1, 0, 130, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(899, 14, 24, 0), SRC_ADDR(9, 5, 19, 0), SRC_ADDR(293, 26, 34, 2), 2, 2, 92);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(654, 48, 1, 0), SRC_ADDR(343, 6, 42, 1), SRC_CHAINING_NEIGHBOR_LANE, 0, 1, 162);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(259, 3, 32, 22), SRC_LS_3D, SRC_ADDR(558, 30, 30, 21), 4, 5, 8);
VPRO::DIM3::LOADSTORE::load(3539, 647, 32, 22, 12, 1, 0, 280);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(209, 27, 44, 1), SRC_IMM_3D(1688204), SRC_ADDR(398, 41, 20, 1), 0, 4, 162, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(422, 44, 0, 6), SRC_ADDR(141, 22, 34, 10), SRC_LS_3D, 3, 0, 72);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(281, 48, 37, 1), SRC_ADDR(676, 52, 34, 1), SRC_IMM_3D(262608603), 1, 0, 162, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(3075, 241, 11, 38, 12, 11, 33, 1);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(197, 9, 10, 12), SRC_ADDR(44, 1, 0, 4), SRC_LS_3D, 19, 0, 42);
VPRO::DIM3::LOADSTORE::loads(3290, 707, 10, 23, 8, 1, 0, 372);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(701, 22, 4, 11), SRC_ADDR(53, 27, 17, 10), SRC_ADDR(140, 2, 19, 14), 8, 19, 3);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(143, 4, 29, 34), SRC_IMM_3D(261976461), SRC_IMM_3D(261051552), 58, 0, 16);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(587, 2, 0, 0), SRC_ADDR(300, 0, 2, 0), SRC_ADDR(162, 3, 3, 0), 0, 0, 718);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(24, 2, 21, 37), SRC_ADDR(364, 9, 13, 29), SRC_ADDR(557, 0, 7, 23), 61, 4, 2);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(574, 5, 26, 8), SRC_LS_3D, SRC_ADDR(141, 47, 50, 12), 2, 8, 25);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(744, 8, 10, 1), SRC_ADDR(257, 0, 9, 6), SRC_ADDR(82, 17, 4, 6), 6, 0, 72, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(99, 59, 13, 1), SRC_IMM_3D(2972499), SRC_IMM_3D(262385997), 0, 0, 726);
VPRO::DIM3::LOADSTORE::loads(2728, 810, 8, 10, 48, 0, 1, 0);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(286, 10, 8, 8), SRC_IMM_3D(262855431), SRC_ADDR(243, 16, 18, 30), 22, 12, 0);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(176, 44, 43, 5), SRC_IMM_3D(7204488), SRC_IMM_3D(5543462), 2, 0, 148);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(646, 0, 3, 30), SRC_ADDR(295, 1, 0, 33), SRC_ADDR(73, 2, 29, 4), 5, 16, 5);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(191, 57, 48, 4), SRC_ADDR(172, 10, 30, 62), SRC_IMM_3D(2575364), 6, 6, 1, true, false, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(334, 18, 59, 45), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(23, 51, 19, 51), 1, 6, 6);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(69, 39, 43, 53), SRC_ADDR(692, 61, 37, 46), SRC_LS_3D, 1, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(821, 1, 9, 13), SRC_ADDR(864, 1, 9, 25), SRC_ADDR(5, 4, 17, 9), 45, 4, 0);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(15, 23, 24, 23), SRC_ADDR(770, 0, 2, 38), SRC_ADDR(548, 9, 13, 3), 28, 12, 0, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(5646, 434, 20, 49, 2, 9, 16, 0);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(341, 18, 7, 7), SRC_ADDR(37, 8, 5, 6), SRC_IMM_3D(267709479), 7, 30, 1);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(575, 11, 23, 0), SRC_ADDR(75, 14, 4, 0), SRC_IMM_3D(267630721), 0, 0, 556);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(708, 6, 14, 29), SRC_ADDR(440, 23, 49, 9), SRC_ADDR(84, 53, 20, 16), 5, 2, 8);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(403, 22, 19, 4), SRC_ADDR(981, 16, 14, 0), SRC_IMM_3D(260752851), 0, 0, 96, true, false, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(423, 0, 7, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(149, 22, 38, 6), 0, 0, 96);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(789, 9, 6, 17), SRC_LS_3D, SRC_IMM_3D(1153669), 16, 9, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(4869, 588, 5, 46, 42, 12, 22, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(750, 1, 1, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6506093), 0, 0, 918, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(617, 28, 1, 1), SRC_ADDR(12, 52, 62, 6), SRC_IMM_3D(3841614), 6, 1, 25);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(387, 11, 21, 8), SRC_ADDR(52, 11, 20, 4), SRC_ADDR(69, 25, 4, 4), 11, 0, 60);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(266, 33, 21, 0), SRC_ADDR(904, 5, 57, 2), SRC_IMM_3D(2366448), 16, 0, 13, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(651, 6, 6, 9), SRC_ADDR(5, 45, 9, 7), SRC_IMM_3D(472517), 18, 18, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(241, 1, 0, 0), SRC_ADDR(661, 0, 2, 0), SRC_ADDR(72, 0, 0, 0), 0, 0, 970);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(66, 28, 2, 26), SRC_ADDR(789, 20, 19, 0), SRC_LS_3D, 0, 12, 22);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(19, 12, 16, 0), SRC_ADDR(165, 8, 3, 1), SRC_ADDR(348, 17, 14, 2), 2, 0, 226, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(450, 4, 28, 1), SRC_ADDR(147, 2, 13, 19), SRC_ADDR(122, 6, 39, 30), 22, 4, 6);
VPRO::DIM3::LOADSTORE::loads(2429, 939, 39, 48, 42, 38, 0, 22);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(303, 0, 7, 0), SRC_ADDR(85, 8, 8, 0), SRC_LS_3D, 1, 0, 462);
VPRO::DIM3::LOADSTORE::load(788, 168, 4, 44, 38, 10, 46, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(890, 5, 3, 0), SRC_ADDR(171, 5, 16, 2), SRC_ADDR(51, 3, 16, 3), 3, 0, 222, true, false, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(440, 24, 0, 21), SRC_ADDR(167, 14, 19, 4), SRC_ADDR(427, 11, 22, 10), 8, 10, 6);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(369, 7, 5, 7), SRC_ADDR(875, 3, 0, 58), SRC_IMM_3D(815436), 38, 2, 0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(270, 2, 11, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(282, 2, 1, 2), 1, 1, 222);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(346, 26, 4, 5), SRC_ADDR(37, 1, 5, 9), SRC_LS_3D, 7, 60, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(993, 977, 32, 8, 9, 0, 0, 592);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(577, 16, 3, 42), SRC_IMM_3D(264648984), SRC_ADDR(416, 0, 1, 7), 18, 24, 0, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(641, 59, 15, 0), SRC_IMM_3D(3981189), SRC_IMM_3D(7462433), 0, 0, 378);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(596, 1, 2, 0), SRC_ADDR(306, 2, 1, 0), SRC_ADDR(736, 0, 2, 0), 1, 0, 396);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(812, 8, 10, 2), SRC_ADDR(620, 17, 11, 0), SRC_ADDR(775, 23, 12, 0), 0, 5, 66);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(749, 19, 6, 2), SRC_ADDR(83, 14, 14, 5), SRC_ADDR(86, 15, 17, 0), 0, 10, 70, false, true, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(212, 38, 12, 6), SRC_ADDR(346, 4, 43, 7), SRC_IMM_3D(7431716), 0, 0, 42);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(287, 10, 9, 1), SRC_ADDR(334, 6, 7, 1), SRC_LS_3D, 0, 0, 592);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(260, 20, 6, 3), SRC_ADDR(281, 37, 18, 3), SRC_IMM_3D(267218760), 2, 0, 150);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(24, 12, 10, 1), SRC_ADDR(750, 2, 15, 0), SRC_LS_3D, 0, 0, 388, false, true, false);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(603, 20, 12, 1), SRC_IMM_3D(937016), SRC_ADDR(530, 0, 12, 1), 0, 1, 316, true, false, false);
VPRO::DIM3::LOADSTORE::load(458, 748, 14, 30, 6, 0, 0, 598);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(584, 31, 33, 1), SRC_ADDR(468, 15, 5, 1), SRC_IMM_3D(263012819), 0, 0, 198);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(684, 5, 39, 1), SRC_ADDR(382, 3, 20, 2), SRC_IMM_3D(260797011), 2, 2, 100);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(86, 36, 3, 16), SRC_IMM_3D(261855155), SRC_ADDR(161, 32, 11, 0), 9, 52, 0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(821, 27, 11, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(205, 14, 12, 0), 1, 0, 316);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(139, 54, 20, 58), SRC_LS_3D, SRC_ADDR(15, 29, 37, 7), 2, 6, 9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(705, 0, 50, 62), SRC_ADDR(9, 28, 33, 24), SRC_ADDR(427, 16, 10, 16), 7, 0, 4);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(437, 3, 10, 26), SRC_IMM_3D(267835925), SRC_ADDR(222, 10, 8, 27), 16, 16, 1);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(673, 6, 43, 54), SRC_IMM_3D(265991619), SRC_ADDR(646, 3, 27, 19), 36, 2, 0);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(119, 8, 2, 42), SRC_ADDR(299, 9, 23, 42), SRC_ADDR(462, 3, 23, 41), 41, 2, 6);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(567, 2, 7, 17), SRC_IMM_3D(525206), SRC_ADDR(203, 55, 21, 0), 1, 18, 2);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(380, 54, 22, 45), SRC_ADDR(402, 3, 15, 46), SRC_ADDR(191, 26, 41, 41), 0, 6, 0);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(392, 20, 22, 11), SRC_ADDR(118, 37, 4, 9), SRC_IMM_3D(267518514), 4, 3, 21, false, true, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(43, 12, 32, 6), SRC_ADDR(227, 10, 1, 0), SRC_IMM_3D(1318950), 1, 0, 145, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(4834, 315, 4, 34, 40, 33, 4, 0);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(631, 4, 17, 0), SRC_IMM_3D(267656052), SRC_ADDR(526, 16, 11, 0), 0, 0, 732);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(384, 39, 10, 16), SRC_ADDR(201, 28, 12, 4), SRC_ADDR(76, 10, 10, 27), 0, 58, 1, false, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(49, 11, 12, 0), SRC_ADDR(424, 10, 13, 3), SRC_ADDR(92, 14, 2, 5), 0, 1, 150, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(317, 33, 17, 18), SRC_ADDR(105, 17, 24, 10), SRC_ADDR(455, 30, 13, 11), 14, 6, 4);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(593, 17, 0, 6), SRC_ADDR(322, 22, 30, 3), SRC_IMM_3D(260413503), 0, 12, 66);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(857, 3, 33, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(332, 15, 19, 2), 1, 0, 150);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(265, 44, 11, 35), SRC_ADDR(43, 57, 45, 12), SRC_LS_3D, 1, 4, 16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(32, 13, 3, 18), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(790, 1, 15, 19), 18, 4, 8);
VPRO::DIM3::LOADSTORE::load(766, 107, 8, 57, 1, 1, 0, 432);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(74, 2, 45, 41), SRC_ADDR(585, 28, 38, 9), SRC_ADDR(278, 60, 42, 45), 3, 5, 7);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(330, 2, 6, 0), SRC_ADDR(77, 3, 5, 0), SRC_ADDR(424, 2, 5, 0), 0, 0, 346);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(470, 22, 30, 47), SRC_ADDR(156, 56, 8, 11), SRC_LS_3D, 4, 8, 2);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(601, 28, 9, 34), SRC_ADDR(522, 6, 8, 22), SRC_IMM_3D(267467848), 3, 28, 2);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(23, 3, 6, 0), SRC_ADDR(485, 5, 2, 0), SRC_ADDR(774, 8, 5, 0), 0, 0, 166);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(820, 3, 1, 21), SRC_LS_3D, SRC_ADDR(383, 19, 2, 0), 16, 42, 0);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(191, 9, 8, 6), SRC_ADDR(621, 16, 1, 1), SRC_ADDR(418, 35, 7, 10), 4, 8, 18, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(316, 23, 33, 4), SRC_IMM_3D(262977028), SRC_ADDR(884, 13, 28, 0), 0, 0, 100);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(176, 9, 6, 1), SRC_ADDR(557, 0, 4, 1), SRC_ADDR(71, 0, 7, 0), 0, 1, 432);
VPRO::DIM3::LOADSTORE::loadb(4204, 134, 54, 30, 41, 10, 21, 3);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(687, 3, 16, 21), SRC_IMM_3D(2484409), SRC_ADDR(305, 1, 10, 17), 40, 4, 1, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(376, 10, 13, 15), SRC_ADDR(41, 16, 29, 37), SRC_ADDR(5, 3, 17, 14), 28, 4, 2, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(12, 6, 5, 8), SRC_ADDR(135, 7, 9, 11), SRC_ADDR(363, 8, 2, 15), 2, 58, 4);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(10, 1, 8, 0), SRC_ADDR(350, 9, 4, 0), SRC_ADDR(674, 2, 3, 1), 2, 0, 310);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(387, 5, 5, 18), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(29, 48, 1, 54), 2, 28, 4);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(209, 2, 1, 10), SRC_ADDR(524, 5, 39, 10), SRC_LS_3D, 43, 0, 21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(535, 8, 8, 1), SRC_LS_3D, SRC_ADDR(474, 2, 4, 1), 0, 1, 456, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(760, 567, 49, 36, 28, 0, 0, 232);
VPRO::DIM3::LOADSTORE::load(1818, 488, 61, 61, 11, 0, 2, 276);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(380, 52, 11, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6219506), 2, 0, 240);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(701, 5, 23, 18), SRC_ADDR(323, 26, 36, 32), SRC_ADDR(64, 25, 37, 35), 5, 4, 10);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(83, 32, 11, 0), SRC_ADDR(321, 8, 9, 4), SRC_IMM_3D(7450949), 2, 0, 130);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(163, 24, 5, 13), SRC_ADDR(581, 7, 10, 26), SRC_ADDR(346, 7, 3, 6), 4, 30, 3);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(370, 16, 14, 15), SRC_ADDR(40, 56, 11, 47), SRC_LS_3D, 14, 1, 4);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(214, 8, 4, 0), SRC_ADDR(587, 8, 11, 0), SRC_ADDR(127, 0, 8, 2), 0, 2, 240, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(183, 10, 14, 1), SRC_ADDR(14, 5, 6, 26), SRC_ADDR(550, 10, 2, 31), 32, 30, 0, false, true, false);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(180, 9, 39, 12), SRC_ADDR(292, 14, 19, 7), SRC_IMM_3D(2380538), 22, 0, 19, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(493, 47, 8, 1), SRC_ADDR(916, 1, 10, 1), SRC_IMM_3D(5965423), 7, 3, 31);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(590, 55, 38, 53), SRC_ADDR(595, 18, 17, 35), SRC_ADDR(151, 39, 44, 12), 1, 0, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(156, 40, 14, 38), SRC_LS_3D, SRC_ADDR(695, 13, 6, 21), 8, 2, 6);
VPRO::DIM3::LOADSTORE::loadbs(2777, 634, 49, 47, 52, 4, 4, 18);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(248, 17, 5, 2), SRC_ADDR(311, 24, 18, 3), SRC_IMM_3D(3616851), 2, 0, 172);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(493, 7, 34, 26), SRC_ADDR(26, 0, 16, 49), SRC_LS_3D, 12, 10, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(936, 26, 15, 0), SRC_ADDR(36, 20, 28, 0), SRC_IMM_3D(3464469), 0, 0, 906);
VPRO::DIM3::LOADSTORE::loads(3843, 463, 36, 36, 22, 9, 0, 82);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(906, 2, 36, 59), SRC_ADDR(691, 1, 18, 36), SRC_LS_3D, 30, 0, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(199, 20, 20, 0), SRC_IMM_3D(2319448), SRC_ADDR(803, 1, 25, 1), 2, 0, 192, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(486, 6, 16, 2), SRC_ADDR(129, 2, 14, 12), SRC_ADDR(100, 14, 4, 2), 30, 0, 30);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(198, 25, 34, 6), SRC_LS_3D, SRC_ADDR(94, 19, 42, 3), 9, 0, 42);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(163, 0, 2, 0), SRC_ADDR(2, 0, 1, 0), SRC_ADDR(230, 1, 2, 0), 0, 0, 876);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(477, 4, 27, 12), SRC_LS_3D, SRC_ADDR(45, 11, 53, 15), 8, 0, 40);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(77, 26, 19, 2), SRC_ADDR(899, 8, 46, 0), SRC_IMM_3D(260969918), 0, 0, 382);
VPRO::DIM3::LOADSTORE::loadbs(3709, 463, 35, 55, 6, 19, 0, 50);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(348, 1, 39, 39), SRC_IMM_3D(263038466), SRC_IMM_3D(6521831), 36, 0, 4, false, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(749, 1, 46, 35), SRC_ADDR(49, 6, 47, 19), SRC_ADDR(174, 2, 41, 32), 56, 1, 2, true, false, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(555, 5, 2, 3), SRC_ADDR(351, 17, 33, 2), SRC_LS_3D, 14, 0, 66);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(194, 6, 1, 39), SRC_IMM_3D(265008034), SRC_ADDR(444, 14, 4, 53), 9, 14, 4);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(94, 27, 20, 55), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(267735037), 12, 4, 4, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(698, 42, 8, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(487, 18, 25, 10), 0, 0, 16);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(46, 49, 52, 27), SRC_ADDR(226, 1, 23, 20), SRC_LS_3D, 2, 0, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(435, 30, 11, 61), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(3060817), 5, 18, 1);
VPRO::DIM3::LOADSTORE::loadb(3879, 378, 49, 41, 5, 1, 0, 198);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(976, 40, 22, 0), SRC_IMM_3D(2795365), SRC_LS_3D, 0, 0, 316);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(164, 31, 3, 26), SRC_IMM_3D(7157493), SRC_ADDR(536, 31, 40, 5), 8, 0, 21);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(309, 5, 2, 46), SRC_ADDR(748, 0, 24, 38), SRC_ADDR(31, 4, 38, 2), 14, 4, 4, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(680, 5, 22, 0), SRC_ADDR(61, 25, 2, 3), SRC_ADDR(431, 7, 2, 2), 0, 7, 112, true, false, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(543, 54, 38, 1), SRC_IMM_3D(7691332), SRC_IMM_3D(262838516), 2, 2, 100);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(461, 2, 15, 26), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(2894394), 3, 12, 12);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(405, 34, 39, 11), SRC_LS_3D, SRC_ADDR(713, 8, 35, 29), 8, 0, 8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(5116, 202, 0, 6, 9, 9, 0, 1);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(237, 28, 0, 3), SRC_ADDR(524, 12, 14, 2), SRC_CHAINING_NEIGHBOR_LANE, 4, 0, 138);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(665, 0, 3, 2), SRC_ADDR(368, 3, 5, 2), SRC_ADDR(3, 2, 17, 9), 0, 0, 88);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(523, 3, 11, 0), SRC_ADDR(691, 13, 4, 1), SRC_ADDR(438, 2, 10, 0), 0, 6, 102);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(203, 12, 30, 4), SRC_ADDR(40, 14, 17, 12), SRC_ADDR(436, 27, 16, 1), 2, 0, 70, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(398, 1, 32, 46), SRC_ADDR(142, 2, 31, 29), SRC_IMM_3D(8044129), 40, 0, 6, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(16, 21, 22, 13), SRC_ADDR(598, 0, 10, 2), SRC_ADDR(601, 0, 10, 17), 1, 1, 21, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(142, 1, 58, 56), SRC_LS_3D, SRC_ADDR(490, 40, 25, 20), 4, 1, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(153, 23, 20, 6), SRC_ADDR(396, 24, 20, 2), SRC_ADDR(702, 26, 25, 0), 0, 0, 106, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(797, 6, 5, 0), SRC_LS_3D, SRC_ADDR(477, 7, 2, 0), 0, 0, 420);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(258, 8, 4, 1), SRC_ADDR(203, 1, 3, 1), SRC_ADDR(360, 6, 10, 3), 1, 0, 82);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(513, 4, 29, 3), SRC_ADDR(273, 17, 9, 7), SRC_ADDR(407, 0, 5, 2), 4, 1, 33, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(1293, 49, 14, 15, 32, 0, 0, 67);
VPRO::DIM3::LOADSTORE::store(2626, 104, 24, 2, 22, 3, 60, 3, L0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(545, 6, 34, 17), SRC_ADDR(173, 5, 28, 27), SRC_ADDR(171, 17, 46, 49), 22, 4, 2, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(390, 2, 41, 3), SRC_ADDR(189, 3, 30, 2), SRC_IMM_3D(6189898), 10, 0, 78);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(183, 9, 13, 0), SRC_ADDR(405, 3, 16, 7), SRC_ADDR(387, 6, 6, 2), 5, 1, 52, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(1096, 727, 9, 16, 13, 0, 0, 352);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(5685, 605, 0, 62, 39, 11, 21, 1);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(403, 3, 4, 5), SRC_ADDR(239, 16, 0, 0), SRC_ADDR(84, 13, 15, 3), 4, 0, 96);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(89, 13, 2, 0), SRC_IMM_3D(263389754), SRC_ADDR(191, 8, 14, 2), 1, 0, 382, false, true, false);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(340, 38, 26, 19), SRC_ADDR(136, 38, 2, 27), SRC_IMM_3D(262592209), 4, 10, 12, true, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(10, 20, 11, 15), SRC_ADDR(255, 47, 44, 4), SRC_IMM_3D(3225181), 1, 7, 28);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(40, 21, 16, 2), SRC_ADDR(242, 0, 21, 3), SRC_IMM_3D(262285967), 0, 3, 238);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(325, 8, 4, 44), SRC_ADDR(540, 30, 2, 10), SRC_ADDR(58, 35, 2, 10), 1, 40, 0, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(37, 22, 44, 35), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(266465598), 4, 12, 10);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(656, 6, 43, 0), SRC_LS_3D, SRC_ADDR(146, 24, 55, 7), 21, 3, 5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(596, 14, 4, 27), SRC_IMM_3D(260431887), SRC_ADDR(85, 14, 10, 21), 8, 26, 1, true, false, false);
VPRO::DIM3::LOADSTORE::loads(3607, 78, 26, 22, 22, 28, 4, 1);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(638, 17, 47, 2), SRC_IMM_3D(2191838), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 130);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(712, 0, 18, 3), SRC_ADDR(251, 15, 11, 6), SRC_ADDR(215, 19, 5, 4), 12, 0, 66);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(143, 27, 20, 11), SRC_ADDR(645, 19, 19, 3), SRC_ADDR(410, 17, 57, 6), 15, 0, 16);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(623, 17, 11, 4), SRC_ADDR(59, 21, 8, 6), SRC_ADDR(304, 12, 8, 2), 2, 4, 46, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(572, 38, 20, 0), SRC_IMM_3D(265042926), SRC_ADDR(643, 36, 48, 0), 4, 0, 136);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(90, 43, 35, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(299, 48, 10, 4), 4, 0, 70);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(420, 6, 14, 7), SRC_ADDR(210, 4, 29, 24), SRC_LS_3D, 57, 4, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(115, 2, 10, 15), SRC_IMM_3D(267713206), SRC_ADDR(834, 6, 1, 3), 0, 13, 36);
VPRO::DIM3::LOADSTORE::loadbs(1829, 267, 22, 23, 16, 13, 0, 26);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(129, 26, 19, 38), SRC_ADDR(382, 0, 8, 32), SRC_IMM_3D(264816362), 1, 9, 16);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(291, 4, 22, 12), SRC_ADDR(200, 8, 22, 13), SRC_IMM_3D(1599834), 40, 19, 0);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(152, 14, 8, 42), SRC_ADDR(743, 5, 42, 8), SRC_ADDR(458, 42, 4, 44), 11, 4, 0, false, true, false);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(294, 9, 38, 0), SRC_ADDR(612, 4, 16, 1), SRC_IMM_3D(4266217), 0, 2, 178);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(76, 7, 30, 38), SRC_ADDR(617, 7, 31, 8), SRC_LS_3D, 7, 3, 16);
VPRO::DIM3::LOADSTORE::load(375, 723, 20, 49, 9, 1, 0, 82);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(856, 9, 0, 0), SRC_ADDR(322, 3, 5, 1), SRC_ADDR(428, 6, 5, 0), 0, 0, 282);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(276, 18, 6, 12), SRC_IMM_3D(263623819), SRC_ADDR(789, 16, 1, 13), 9, 46, 1);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(567, 12, 6, 2), SRC_ADDR(186, 15, 4, 0), SRC_ADDR(511, 13, 17, 0), 3, 0, 136);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(234, 0, 28, 29), SRC_ADDR(378, 7, 25, 23), SRC_IMM_3D(8261820), 12, 18, 2);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(97, 19, 18, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(170520), 0, 2, 273);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(448, 22, 52, 49), SRC_ADDR(41, 36, 28, 35), SRC_ADDR(718, 45, 28, 29), 2, 5, 2);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(391, 13, 4, 6), SRC_ADDR(168, 13, 8, 5), SRC_ADDR(203, 6, 2, 3), 1, 4, 82);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(574, 7, 10, 1), SRC_ADDR(513, 7, 1, 0), SRC_ADDR(628, 10, 4, 2), 2, 1, 136, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(456, 0, 25, 0), SRC_ADDR(764, 2, 8, 23), SRC_ADDR(228, 35, 15, 12), 12, 8, 2, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(245, 0, 0, 0), SRC_ADDR(652, 0, 1, 0), SRC_ADDR(392, 1, 0, 0), 0, 0, 852, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(489, 1, 32, 1), SRC_ADDR(898, 27, 9, 0), SRC_ADDR(762, 19, 35, 1), 0, 2, 157, false, true, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(819, 20, 9, 2), SRC_ADDR(30, 36, 30, 4), SRC_IMM_3D(266184473), 6, 5, 6);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(160, 20, 39, 35), SRC_ADDR(1, 21, 23, 38), SRC_IMM_3D(7024897), 5, 7, 7, false, true, false);
VPRO::DIM3::LOADSTORE::load(4587, 1006, 35, 13, 1, 0, 1, 352);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(619, 38, 11, 28), SRC_IMM_3D(262851625), SRC_ADDR(517, 22, 7, 25), 2, 16, 4);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(76, 13, 15, 30), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(311, 12, 12, 35), 2, 8, 12);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(292, 5, 10, 1), SRC_LS_3D, SRC_ADDR(41, 11, 20, 1), 0, 0, 705);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(772, 10, 31, 0), SRC_ADDR(892, 17, 23, 0), SRC_IMM_3D(8148400), 0, 0, 940);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(80, 6, 15, 5), SRC_ADDR(371, 1, 39, 20), SRC_ADDR(247, 1, 25, 32), 13, 0, 18);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(108, 9, 8, 3), SRC_ADDR(688, 1, 12, 2), SRC_ADDR(287, 2, 10, 5), 0, 2, 112, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(286, 19, 61, 2), SRC_IMM_3D(267848507), SRC_IMM_3D(5351819), 1, 0, 208, false, true, false);
VPRO::DIM3::LOADSTORE::load(1249, 813, 25, 13, 61, 3, 1, 82);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(185, 10, 3, 0), SRC_ADDR(449, 2, 7, 0), SRC_ADDR(213, 1, 2, 1), 0, 0, 408);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(103, 45, 11, 44), SRC_IMM_3D(263117164), SRC_ADDR(467, 1, 3, 54), 1, 16, 1);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(476, 0, 49, 3), SRC_LS_3D, SRC_IMM_3D(265834840), 7, 0, 82);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(513, 0, 2, 0), SRC_ADDR(191, 0, 1, 0), SRC_ADDR(317, 0, 2, 0), 0, 0, 858, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(212, 7, 34, 60), SRC_IMM_3D(262428641), SRC_ADDR(439, 0, 31, 43), 12, 12, 4);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(162, 58, 38, 9), SRC_ADDR(309, 25, 42, 40), SRC_CHAINING_NEIGHBOR_LANE, 12, 0, 4);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(234, 0, 16, 40), SRC_LS_3D, SRC_ADDR(391, 1, 13, 49), 12, 22, 1);
VPRO::DIM3::LOADSTORE::loads(499, 359, 24, 9, 40, 22, 0, 32);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(362, 45, 21, 1), SRC_IMM_3D(3704745), SRC_IMM_3D(5406320), 0, 0, 256);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(722, 16, 16, 0), SRC_ADDR(68, 3, 15, 0), SRC_IMM_3D(261496810), 0, 0, 660);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(756, 22, 32, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(232, 23, 33, 0), 1, 0, 396);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(399, 21, 8, 9), SRC_ADDR(753, 12, 7, 2), SRC_LS_3D, 6, 0, 22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(348, 8, 4, 0), SRC_ADDR(344, 11, 9, 0), SRC_ADDR(190, 10, 4, 0), 0, 0, 400);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(763, 13, 38, 0), SRC_IMM_3D(1360388), SRC_LS_3D, 0, 0, 858);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(393, 12, 11, 1), SRC_ADDR(333, 6, 5, 0), SRC_ADDR(451, 2, 2, 1), 0, 1, 330);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(498, 4, 24, 0), SRC_ADDR(82, 14, 0, 7), SRC_ADDR(139, 22, 9, 1), 0, 0, 88);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(180, 0, 23, 29), SRC_ADDR(450, 13, 15, 20), SRC_ADDR(171, 41, 29, 30), 8, 16, 2);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(234, 13, 20, 11), SRC_ADDR(19, 23, 45, 12), SRC_ADDR(651, 14, 20, 7), 7, 0, 36);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(57, 26, 7, 20), SRC_ADDR(499, 18, 16, 11), SRC_ADDR(508, 21, 8, 2), 3, 22, 10, true, false, false);
VPRO::DIM3::LOADSTORE::store(1979, 508, 43, 52, 42, 22, 3, 10, L0);
VPRO::DIM3::LOADSTORE::loads(819, 139, 48, 34, 1, 0, 0, 858);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(899, 20, 15, 0), SRC_ADDR(511, 28, 10, 0), SRC_IMM_3D(8194049), 1, 0, 378);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(304, 22, 1, 19), SRC_ADDR(581, 20, 3, 0), SRC_IMM_3D(1453880), 2, 30, 6);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(235, 20, 15, 16), SRC_ADDR(521, 13, 48, 10), SRC_ADDR(809, 42, 45, 4), 0, 2, 22, true, false, false);
VPRO::DIM3::LOADSTORE::store(2574, 76, 45, 27, 14, 30, 20, 0, L0);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(577, 0, 0, 5), SRC_ADDR(384, 11, 10, 2), SRC_ADDR(55, 6, 3, 11), 9, 0, 72);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(31, 14, 8, 0), SRC_ADDR(722, 11, 18, 2), SRC_ADDR(432, 0, 6, 1), 6, 0, 78);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(423, 0, 20, 0), SRC_ADDR(664, 21, 27, 0), SRC_IMM_3D(266848150), 0, 0, 820);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(203, 19, 2, 35), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263992832), 22, 2, 0);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(299, 9, 0, 6), SRC_ADDR(10, 16, 10, 2), SRC_ADDR(387, 12, 5, 6), 5, 0, 96, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(542, 32, 38, 1), SRC_ADDR(351, 13, 18, 2), SRC_ADDR(782, 7, 20, 1), 0, 0, 166);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(7, 10, 10, 27), SRC_ADDR(376, 10, 13, 40), SRC_IMM_3D(7416103), 58, 4, 0);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(208, 18, 3, 0), SRC_LS_3D, SRC_ADDR(275, 17, 12, 1), 2, 0, 312);
VPRO::DIM3::LOADSTORE::store(1553, 173, 18, 10, 12, 3, 22, 2, L0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(32, 13, 0, 12), SRC_ADDR(196, 12, 35, 2), SRC_ADDR(752, 0, 19, 27), 46, 6, 1, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(151, 20, 57, 9), SRC_IMM_3D(264761513), SRC_IMM_3D(261007399), 20, 0, 28, true, false, false);
VPRO::DIM3::LOADSTORE::loads(314, 209, 40, 25, 9, 18, 7, 0);
VPRO::DIM3::LOADSTORE::store(6289, 67, 33, 11, 2, 0, 2, 110, L0);
VPRO::DIM3::LOADSTORE::loadbs(6870, 274, 31, 53, 0, 0, 0, 786);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(147, 3, 4, 0), SRC_ADDR(203, 1, 6, 0), SRC_ADDR(181, 4, 2, 1), 1, 0, 250, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(673, 43, 19, 0), SRC_LS_3D, SRC_IMM_3D(7599689), 0, 0, 859, false, true, false);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(620, 0, 1, 47), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(669, 14, 5, 32), 18, 20, 0);
VPRO::DIM3::LOADSTORE::loadbs(3617, 598, 56, 61, 15, 0, 44, 16);
VPRO::DIM3::LOADSTORE::loads(589, 989, 44, 55, 43, 0, 24, 16);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(765, 3, 6, 29), SRC_ADDR(649, 3, 12, 29), SRC_ADDR(173, 9, 8, 25), 60, 3, 2, true, false, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(217, 9, 17, 2), SRC_IMM_3D(264561216), SRC_ADDR(306, 3, 12, 2), 2, 0, 238);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(129, 14, 40, 26), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(265531797), 36, 2, 2);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(299, 21, 16, 17), SRC_LS_3D, SRC_ADDR(699, 33, 16, 3), 5, 4, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(465, 10, 34, 22), SRC_IMM_3D(267735446), SRC_LS_3D, 18, 6, 6);
VPRO::DIM3::LOADSTORE::loadbs(4792, 81, 59, 1, 49, 1, 6, 18);
VPRO::DIM3::LOADSTORE::loadbs(5765, 55, 17, 59, 57, 7, 31, 3);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(273, 9, 13, 3), SRC_ADDR(335, 5, 13, 3), SRC_ADDR(314, 7, 0, 0), 0, 0, 136);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(311, 54, 6, 10), SRC_IMM_3D(263396156), SRC_ADDR(74, 27, 0, 1), 5, 5, 13);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(48, 33, 34, 10), SRC_ADDR(223, 7, 39, 8), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 60);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(121, 6, 0, 0), SRC_IMM_3D(265886667), SRC_ADDR(133, 18, 24, 4), 0, 2, 162);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(89, 55, 12, 2), SRC_LS_3D, SRC_IMM_3D(1835617), 0, 0, 358);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(246, 49, 3, 45), SRC_IMM_3D(1572652), SRC_ADDR(324, 39, 5, 17), 0, 60, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(318, 38, 26, 3), SRC_ADDR(921, 19, 28, 0), SRC_IMM_3D(261694696), 1, 0, 165);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(524, 7, 27, 14), SRC_ADDR(461, 24, 9, 1), SRC_ADDR(301, 18, 8, 12), 0, 12, 12);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(185, 8, 58, 31), SRC_ADDR(299, 20, 28, 58), SRC_ADDR(53, 5, 13, 10), 28, 4, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(56, 18, 14, 0), SRC_ADDR(284, 9, 17, 3), SRC_IMM_3D(5804922), 0, 0, 222);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(213, 14, 17, 34), SRC_ADDR(6, 1, 43, 21), SRC_ADDR(773, 0, 13, 18), 28, 0, 8, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(2361, 617, 25, 30, 39, 2, 0, 96);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(397, 6, 10, 2), SRC_ADDR(254, 0, 10, 0), SRC_ADDR(706, 7, 10, 2), 6, 0, 106);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(543, 62, 0, 35), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262345039), 2, 28, 2);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(225, 43, 45, 0), SRC_ADDR(407, 25, 0, 2), SRC_LS_3D, 2, 0, 96);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(5120, 654, 35, 5, 62, 46, 3, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(564, 1, 41, 6), SRC_ADDR(133, 2, 55, 20), SRC_ADDR(392, 36, 44, 6), 6, 0, 28, true, false, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(14, 5, 3, 2), SRC_ADDR(168, 8, 10, 2), SRC_ADDR(397, 3, 4, 19), 61, 14, 0, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(411, 6, 28, 3), SRC_ADDR(792, 3, 10, 5), SRC_ADDR(251, 10, 8, 13), 6, 16, 6);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(996, 16, 19, 0), SRC_ADDR(200, 31, 35, 2), SRC_ADDR(266, 0, 14, 0), 0, 0, 273);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(381, 1, 28, 0), SRC_ADDR(523, 12, 9, 19), SRC_IMM_3D(264803617), 1, 3, 20);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(174, 19, 6, 3), SRC_ADDR(712, 38, 9, 2), SRC_IMM_3D(261730907), 0, 9, 60);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(30, 26, 29, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(258, 22, 2, 41), 0, 28, 6);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(131, 40, 44, 17), SRC_IMM_3D(6715863), SRC_LS_3D, 1, 1, 46);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(3526, 384, 17, 20, 5, 3, 1, 112, L0);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(637, 33, 2, 2), SRC_IMM_3D(878609), SRC_ADDR(186, 16, 39, 46), 6, 6, 0);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(97, 1, 8, 3), SRC_IMM_3D(260927449), SRC_IMM_3D(3065782), 1, 52, 2);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(742, 2, 4, 1), SRC_ADDR(20, 0, 7, 0), SRC_ADDR(264, 2, 3, 0), 0, 1, 276);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(404, 8, 15, 18), SRC_IMM_3D(262878664), SRC_ADDR(565, 6, 49, 12), 50, 3, 0, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(10, 19, 14, 31), SRC_ADDR(587, 4, 59, 38), SRC_ADDR(330, 1, 58, 12), 18, 0, 2);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(31, 19, 20, 0), SRC_IMM_3D(8331985), SRC_ADDR(222, 12, 18, 1), 0, 0, 672, true, false, false);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(624, 2, 1, 47), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(317, 8, 17, 22), 16, 11, 0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(556, 21, 48, 21), SRC_ADDR(189, 11, 17, 19), SRC_IMM_3D(267866045), 6, 2, 10, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(28, 0, 0, 21), SRC_ADDR(249, 19, 0, 40), SRC_ADDR(495, 33, 0, 41), 2, 16, 11);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(517, 35, 26, 0), SRC_LS_3D, SRC_ADDR(459, 39, 31, 0), 0, 1, 312, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(6460, 434, 21, 28, 11, 0, 13, 33);
VPRO::DIM3::LOADSTORE::loads(467, 844, 8, 19, 23, 37, 18, 0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(405, 37, 21, 5), SRC_ADDR(21, 34, 13, 17), SRC_ADDR(125, 18, 24, 21), 10, 6, 6);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(6, 2, 3, 2), SRC_ADDR(547, 5, 5, 0), SRC_ADDR(104, 2, 2, 3), 0, 1, 268, false, true, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(487, 4, 3, 0), SRC_ADDR(562, 1, 1, 0), SRC_IMM_3D(6562210), 0, 0, 810);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(97, 0, 32, 25), SRC_IMM_3D(3798774), SRC_LS_3D, 10, 1, 25);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(657, 38, 17, 7), SRC_ADDR(6, 39, 60, 0), SRC_IMM_3D(266699567), 0, 4, 40);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(548, 1, 0, 0), SRC_ADDR(312, 1, 0, 0), SRC_ADDR(649, 3, 2, 0), 0, 0, 672, false, true, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(855, 7, 22, 0), SRC_ADDR(203, 6, 22, 4), SRC_ADDR(523, 13, 10, 2), 8, 0, 102);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(753, 4, 6, 1), SRC_ADDR(389, 4, 7, 1), SRC_ADDR(21, 1, 5, 0), 5, 0, 148);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(185, 19, 8, 27), SRC_ADDR(373, 20, 18, 10), SRC_LS_3D, 18, 1, 11);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(704, 1, 6, 3), SRC_ADDR(260, 5, 13, 8), SRC_ADDR(190, 12, 0, 8), 7, 0, 72);
VPRO::DIM3::LOADSTORE::store(3089, 633, 21, 33, 14, 0, 3, 108, L0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(302, 1, 15, 1), SRC_ADDR(428, 15, 13, 4), SRC_ADDR(863, 10, 0, 0), 3, 0, 108, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(5429, 517, 24, 35, 37, 56, 0, 7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(5, 5, 7, 2), SRC_ADDR(30, 3, 2, 6), SRC_ADDR(703, 3, 2, 0), 0, 3, 148, false, true, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(818, 6, 17, 0), SRC_ADDR(127, 1, 16, 12), SRC_ADDR(117, 23, 5, 0), 18, 0, 52);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(276, 44, 0, 48), SRC_IMM_3D(8331169), SRC_IMM_3D(266944536), 6, 0, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(371, 38, 24, 8), SRC_IMM_3D(8257911), SRC_IMM_3D(264954802), 1, 18, 16, true, false, false);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(314, 9, 23, 11), SRC_ADDR(106, 16, 14, 6), SRC_LS_3D, 6, 0, 58);
VPRO::DIM3::LOADSTORE::load(2366, 347, 38, 44, 37, 10, 1, 40);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(557, 29, 22, 10), SRC_ADDR(192, 16, 26, 10), SRC_ADDR(154, 6, 20, 17), 4, 5, 22);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(8, 32, 1, 47), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(266770852), 18, 33, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(91, 10, 13, 0), SRC_LS_3D, SRC_ADDR(520, 3, 13, 3), 2, 0, 162);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(95, 8, 23, 48), SRC_IMM_3D(1402876), SRC_LS_3D, 46, 2, 4);
VPRO::DIM3::LOADSTORE::load(4599, 138, 24, 46, 6, 0, 0, 352);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(159, 23, 8, 2), SRC_IMM_3D(4897163), SRC_ADDR(186, 34, 0, 3), 10, 3, 3);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(25, 0, 13, 12), SRC_ADDR(93, 2, 11, 12), SRC_ADDR(168, 3, 30, 6), 3, 0, 72, false, true, false);
VPRO::DIM3::LOADSTORE::loads(779, 32, 30, 19, 38, 3, 4, 50);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(411, 18, 43, 50), SRC_ADDR(197, 10, 52, 49), SRC_ADDR(304, 4, 56, 50), 12, 2, 6);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(147, 3, 23, 12), SRC_ADDR(472, 10, 50, 6), SRC_IMM_3D(2021000), 46, 0, 6);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(31, 43, 36, 5), SRC_IMM_3D(266888123), SRC_LS_3D, 3, 0, 166);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(272, 2, 12, 25), SRC_ADDR(102, 2, 15, 42), SRC_ADDR(566, 4, 22, 0), 32, 3, 6);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(306, 20, 30, 1), SRC_IMM_3D(264999721), SRC_ADDR(226, 2, 16, 0), 2, 0, 226);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(91, 13, 17, 1), SRC_ADDR(125, 25, 27, 25), SRC_ADDR(285, 40, 52, 6), 2, 6, 16);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(399, 14, 13, 43), SRC_IMM_3D(4325776), SRC_ADDR(87, 0, 21, 42), 26, 18, 0);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(498, 28, 47, 1), SRC_IMM_3D(2796057), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 145);
VPRO::DIM3::LOADSTORE::store(2810, 469, 15, 19, 9, 38, 1, 9, L0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(883, 34, 51, 43), SRC_ADDR(890, 5, 43, 23), SRC_ADDR(501, 16, 1, 16), 1, 0, 0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(182, 0, 24, 13), SRC_IMM_3D(264086438), SRC_ADDR(314, 3, 24, 14), 12, 11, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(226, 16, 59, 2), SRC_IMM_3D(266293893), SRC_LS_3D, 4, 2, 52, false, true, false);
VPRO::DIM3::LOADSTORE::load(3634, 765, 21, 18, 39, 2, 0, 70);
VPRO::DIM3::LOADSTORE::loadb(3733, 67, 14, 22, 19, 0, 1, 102);
VPRO::DIM3::LOADSTORE::load(13, 273, 7, 21, 54, 4, 26, 1);
VPRO::DIM3::LOADSTORE::loadbs(3480, 897, 60, 61, 55, 36, 4, 4);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(157, 11, 2, 15), SRC_ADDR(264, 5, 7, 38), SRC_IMM_3D(264924036), 2, 52, 1, true, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(871, 15, 8, 1), SRC_ADDR(520, 10, 31, 3), SRC_ADDR(869, 34, 22, 0), 0, 0, 96);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(281, 49, 11, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(117, 43, 51, 0), 1, 2, 52);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(36, 39, 16, 16), SRC_ADDR(431, 0, 36, 10), SRC_LS_3D, 6, 2, 38);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(790, 14, 10, 0), SRC_IMM_3D(3976829), SRC_CHAINING_NEIGHBOR_LANE, 10, 4, 4);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(507, 19, 12, 0), SRC_LS_3D, SRC_ADDR(109, 25, 29, 1), 0, 3, 106);
VPRO::DIM3::LOADSTORE::load(3923, 421, 12, 17, 10, 46, 12, 0);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(0, 0, 31, 4), SRC_ADDR(216, 31, 5, 32), SRC_IMM_3D(260611114), 10, 6, 12);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(285, 26, 4, 35), SRC_ADDR(154, 10, 5, 33), SRC_ADDR(40, 16, 3, 19), 10, 40, 0, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(408, 3, 5, 2), SRC_ADDR(247, 6, 4, 1), SRC_ADDR(75, 0, 0, 2), 1, 0, 250);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(152, 24, 18, 0), SRC_IMM_3D(4814623), SRC_ADDR(351, 6, 16, 0), 0, 0, 498);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(386, 2, 16, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(267039330), 15, 0, 10);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(641, 1, 28, 59), SRC_ADDR(263, 6, 44, 15), SRC_LS_3D, 60, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(112, 40, 43, 2), SRC_IMM_3D(268012219), SRC_IMM_3D(6437230), 7, 8, 12);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(730, 34, 24, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(265095877), 2, 0, 106);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(378, 5, 14, 0), SRC_ADDR(534, 22, 16, 0), SRC_LS_3D, 0, 0, 718);
VPRO::DIM3::LOADSTORE::loadb(419, 992, 38, 5, 16, 0, 0, 420);
VPRO::DIM3::LOADSTORE::loadb(6328, 346, 13, 33, 0, 0, 0, 982);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(170, 12, 7, 1), SRC_IMM_3D(266512193), SRC_ADDR(210, 9, 10, 1), 1, 0, 438, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(603, 27, 0, 2), SRC_ADDR(87, 6, 2, 42), SRC_ADDR(234, 7, 0, 0), 14, 50, 0);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(255, 7, 11, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(1, 12, 6, 1), 0, 0, 556);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(410, 6, 36, 0), SRC_ADDR(568, 59, 8, 0), SRC_LS_3D, 4, 0, 136);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(71, 8, 18, 25), SRC_ADDR(217, 46, 18, 7), SRC_ADDR(281, 5, 18, 4), 1, 19, 8);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(290, 10, 0, 1), SRC_LS_3D, SRC_IMM_3D(6682473), 2, 4, 66);
VPRO::DIM3::LOADSTORE::loadbs(2750, 732, 58, 56, 31, 0, 8, 106);
VPRO::DIM3::LOADSTORE::store(3876, 566, 50, 41, 28, 4, 0, 46, L0);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(12, 49, 50, 33), SRC_IMM_3D(262949985), SRC_IMM_3D(266693000), 7, 7, 0);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(20, 13, 5, 21), SRC_ADDR(612, 5, 7, 9), SRC_ADDR(265, 10, 1, 19), 30, 28, 0);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(157, 25, 2, 19), SRC_ADDR(541, 22, 6, 20), SRC_ADDR(176, 14, 12, 21), 0, 60, 6, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(478, 0, 57, 50), SRC_ADDR(693, 0, 14, 59), SRC_IMM_3D(3326004), 46, 4, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(2439, 518, 27, 46, 49, 0, 6, 5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(737, 8, 25, 10), SRC_ADDR(518, 14, 27, 8), SRC_ADDR(74, 27, 29, 19), 10, 4, 10);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(239, 21, 37, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(714, 18, 28, 0), 2, 0, 180);
VPRO::DIM3::LOADSTORE::load(106, 597, 52, 60, 27, 16, 0, 6);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(658, 6, 11, 13), SRC_LS_3D, SRC_ADDR(154, 14, 40, 59), 3, 2, 6);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(737, 0, 1, 0), SRC_ADDR(680, 0, 1, 0), SRC_ADDR(411, 1, 1, 0), 0, 0, 600);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(467, 13, 9, 0), SRC_ADDR(386, 31, 19, 0), SRC_IMM_3D(650673), 0, 0, 306, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(331, 9, 10, 13), SRC_ADDR(21, 21, 6, 17), SRC_ADDR(571, 11, 5, 28), 12, 30, 0, true, false, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(495, 29, 0, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(507, 21, 50, 1), 0, 0, 166);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(10, 55, 49, 35), SRC_ADDR(551, 36, 20, 59), SRC_LS_3D, 6, 0, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(192, 3, 3, 6), SRC_ADDR(693, 0, 2, 4), SRC_ADDR(228, 8, 9, 21), 14, 58, 0, false, true, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(571, 17, 0, 39), SRC_ADDR(166, 38, 8, 20), SRC_ADDR(136, 44, 14, 3), 2, 20, 10, true, false, false);
VPRO::DIM3::LOADSTORE::store(4354, 964, 36, 3, 5, 1, 0, 313, L0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(183, 3, 1, 0), SRC_ADDR(756, 0, 2, 0), SRC_ADDR(827, 1, 1, 0), 0, 0, 570);
VPRO::DIM3::LOADSTORE::loads(4735, 312, 13, 26, 1, 0, 0, 882);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(492, 3, 21, 51), SRC_IMM_3D(263870443), SRC_LS_3D, 31, 1, 5);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(32, 2, 3, 0), SRC_ADDR(409, 4, 3, 0), SRC_ADDR(785, 1, 0, 0), 0, 2, 282, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(607, 2, 2, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(57, 4, 52, 34), 4, 0, 12);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(402, 9, 10, 1), SRC_LS_3D, SRC_ADDR(246, 5, 3, 0), 0, 0, 498);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(608, 50, 46, 2), SRC_ADDR(285, 54, 52, 6), SRC_ADDR(99, 2, 61, 1), 3, 1, 42, true, false, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(648, 0, 0, 14), SRC_IMM_3D(6046976), SRC_ADDR(506, 36, 9, 2), 2, 8, 22);
VPRO::DIM3::LOADSTORE::store(4619, 724, 59, 23, 55, 12, 6, 10, L0);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(395, 4, 0, 1), SRC_IMM_3D(7242272), SRC_ADDR(356, 2, 5, 0), 1, 0, 438);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(251, 37, 4, 5), SRC_ADDR(157, 11, 3, 0), SRC_IMM_3D(1049072), 0, 42, 18);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(151, 41, 22, 6), SRC_ADDR(621, 12, 23, 55), SRC_ADDR(373, 27, 40, 10), 6, 7, 1);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(132, 21, 50, 28), SRC_IMM_3D(267799267), SRC_ADDR(270, 33, 46, 17), 19, 0, 4, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(123, 3, 9, 7), SRC_ADDR(554, 14, 1, 2), SRC_ADDR(300, 12, 13, 7), 2, 2, 72, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(124, 42, 41, 6), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(66, 21, 14, 30), 6, 1, 1);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(460, 38, 2, 2), SRC_IMM_3D(260617093), SRC_ADDR(466, 36, 32, 2), 2, 0, 178, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(110, 6, 10, 7), SRC_ADDR(344, 43, 19, 37), SRC_IMM_3D(262869324), 0, 22, 0);
VPRO::DIM3::LOADSTORE::load(880, 119, 46, 39, 29, 6, 0, 112);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(815, 8, 1, 1), SRC_ADDR(555, 8, 5, 1), SRC_IMM_3D(3268058), 1, 4, 100);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(267, 7, 34, 12), SRC_ADDR(58, 0, 47, 14), SRC_IMM_3D(267019573), 2, 0, 52);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(86, 31, 0, 1), SRC_IMM_3D(262651450), SRC_ADDR(323, 14, 18, 1), 11, 0, 70, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(165, 16, 4, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(3546807), 0, 0, 508);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(749, 27, 4, 0), SRC_ADDR(341, 24, 11, 0), SRC_LS_3D, 6, 0, 112);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(3969, 623, 48, 27, 14, 1, 6, 33, L0);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(10, 30, 0, 37), SRC_ADDR(433, 9, 15, 6), SRC_IMM_3D(265573467), 4, 8, 9, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(19, 22, 12, 22), SRC_LS_3D, SRC_ADDR(210, 21, 2, 38), 8, 2, 2, false, true, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(78, 27, 17, 3), SRC_IMM_3D(260310588), SRC_IMM_3D(268154433), 0, 2, 172);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(176, 34, 1, 22), SRC_ADDR(306, 52, 37, 21), SRC_ADDR(468, 32, 59, 14), 4, 4, 4, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(172, 35, 28, 15), SRC_ADDR(731, 0, 23, 10), SRC_ADDR(26, 18, 1, 15), 16, 1, 16);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(2, 10, 10, 5), SRC_IMM_3D(263105573), SRC_ADDR(70, 0, 54, 9), 4, 2, 18);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(743, 26, 23, 0), SRC_ADDR(313, 5, 26, 11), SRC_ADDR(136, 26, 50, 10), 2, 8, 12, true, false, false);
VPRO::DIM3::LOADSTORE::load(3972, 989, 9, 7, 0, 2, 2, 8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(180, 23, 17, 7), SRC_ADDR(585, 4, 26, 3), SRC_LS_3D, 10, 12, 0);
VPRO::DIM3::LOADSTORE::loadbs(2573, 117, 23, 27, 19, 7, 26, 2);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(779, 5, 6, 0), SRC_ADDR(386, 0, 4, 1), SRC_ADDR(24, 7, 18, 1), 0, 0, 156);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(32, 10, 28, 25), SRC_ADDR(511, 14, 3, 14), SRC_ADDR(354, 4, 30, 28), 16, 2, 16);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(421, 30, 9, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(266, 52, 54, 0), 1, 2, 109);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(863, 26, 24, 0), SRC_IMM_3D(264970925), SRC_ADDR(53, 14, 27, 10), 5, 1, 72, true, false, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(665, 3, 26, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(267732241), 0, 0, 46);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(195, 0, 26, 40), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(608, 24, 4, 23), 12, 12, 0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(248, 34, 10, 4), SRC_LS_3D, SRC_ADDR(912, 21, 18, 0), 4, 0, 100);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(406, 1, 0, 0), SRC_ADDR(302, 1, 0, 0), SRC_ADDR(768, 1, 0, 0), 0, 0, 700);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(171, 6, 15, 0), SRC_ADDR(207, 1, 19, 6), SRC_ADDR(440, 22, 25, 0), 2, 0, 133);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(636, 15, 2, 2), SRC_ADDR(119, 17, 5, 43), SRC_LS_3D, 16, 17, 2);
VPRO::DIM3::LOADSTORE::loadbs(3093, 282, 44, 27, 49, 10, 5, 6);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(378, 37, 31, 8), SRC_ADDR(101, 24, 4, 16), SRC_ADDR(91, 3, 8, 33), 8, 6, 10);
VPRO::DIM3::LOADSTORE::store(2247, 195, 42, 14, 1, 0, 0, 522, L0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(358, 2, 5, 45), SRC_ADDR(35, 2, 0, 23), SRC_IMM_3D(4498229), 2, 61, 4);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(121, 2, 1, 0), SRC_ADDR(84, 2, 2, 0), SRC_ADDR(403, 1, 2, 0), 0, 0, 522, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(753, 263, 12, 14, 34, 37, 2, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(30, 581, 15, 2, 40, 16, 8, 0);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(190, 4, 34, 5), SRC_ADDR(219, 22, 12, 7), SRC_ADDR(499, 1, 25, 9), 3, 13, 16);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(121, 48, 35, 0), SRC_ADDR(428, 35, 28, 4), SRC_CHAINING_NEIGHBOR_LANE, 0, 1, 133);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(116, 9, 9, 16), SRC_ADDR(491, 3, 4, 17), SRC_ADDR(485, 6, 13, 6), 60, 2, 2);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(261, 44, 32, 11), SRC_IMM_3D(265956782), SRC_IMM_3D(263362830), 9, 0, 22, true, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(836, 1, 13, 17), SRC_ADDR(94, 14, 45, 44), SRC_IMM_3D(260992800), 10, 8, 4);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(131, 2, 30, 11), SRC_ADDR(436, 10, 2, 25), SRC_ADDR(395, 4, 3, 0), 18, 4, 8, true, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(114, 4, 24, 20), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(731, 1, 33, 0), 42, 0, 18);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(421, 3, 38, 24), SRC_ADDR(195, 3, 26, 47), SRC_LS_3D, 50, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(336, 6, 10, 3), SRC_ADDR(389, 6, 8, 6), SRC_ADDR(419, 2, 4, 14), 22, 40, 0, true, false, false);
VPRO::DIM3::LOADSTORE::load(1370, 785, 48, 23, 48, 8, 0, 88);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(452, 50, 47, 4), SRC_IMM_3D(6142069), SRC_IMM_3D(6130467), 8, 0, 37);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(904, 42, 44, 0), SRC_ADDR(44, 41, 3, 0), SRC_IMM_3D(266546916), 1, 0, 502);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(351, 2, 4, 1), SRC_ADDR(191, 3, 4, 0), SRC_ADDR(341, 3, 0, 1), 0, 0, 640);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(446, 4, 14, 3), SRC_ADDR(520, 21, 25, 9), SRC_ADDR(193, 16, 23, 3), 6, 4, 22);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(149, 2, 15, 1), SRC_ADDR(595, 2, 3, 3), SRC_CHAINING_NEIGHBOR_LANE, 4, 0, 130);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(486, 16, 36, 12), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(4, 44, 14, 42), 5, 5, 7);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(8, 19, 15, 1), SRC_LS_3D, SRC_IMM_3D(264961732), 8, 0, 88);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(762, 17, 53, 0), SRC_LS_3D, SRC_IMM_3D(265240350), 0, 2, 262);
VPRO::DIM3::LOADSTORE::load(425, 719, 33, 28, 28, 11, 28, 1);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(3, 3, 11, 3), SRC_ADDR(541, 3, 1, 0), SRC_ADDR(205, 0, 4, 5), 4, 0, 106);
VPRO::DIM3::LOADSTORE::load(4619, 221, 42, 36, 1, 6, 0, 82);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(576, 1, 0, 0), SRC_ADDR(302, 1, 1, 0), SRC_ADDR(397, 1, 0, 0), 0, 0, 1018);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(405, 3, 9, 20), SRC_ADDR(802, 24, 0, 18), SRC_ADDR(344, 18, 0, 27), 4, 46, 0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(6, 1, 0, 0), SRC_ADDR(576, 2, 1, 0), SRC_ADDR(731, 3, 1, 0), 0, 0, 928, true, false, false);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(126, 10, 42, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(885, 26, 40, 0), 0, 0, 928);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(34, 45, 50, 5), SRC_LS_3D, SRC_ADDR(777, 50, 51, 0), 3, 1, 60);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(2810, 215, 54, 58, 12, 8, 7, 12);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(82, 3, 7, 0), SRC_IMM_3D(3007146), SRC_ADDR(466, 3, 7, 1), 0, 0, 348);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(339, 13, 7, 2), SRC_IMM_3D(4725416), SRC_CHAINING_NEIGHBOR_LANE, 22, 0, 9);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(142, 60, 46, 2), SRC_IMM_3D(260359929), SRC_IMM_3D(6368423), 5, 0, 126);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(353, 23, 17, 12), SRC_LS_3D, SRC_ADDR(58, 14, 4, 1), 0, 18, 30);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(428, 22, 4, 1), SRC_ADDR(865, 28, 12, 0), SRC_IMM_3D(266460413), 0, 0, 312);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(271, 42, 24, 20), SRC_ADDR(405, 56, 4, 24), SRC_IMM_3D(2018271), 1, 4, 12, true, false, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(386, 16, 1, 1), SRC_LS_3D, SRC_ADDR(565, 25, 11, 1), 0, 0, 346);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(563, 27, 12, 13), SRC_ADDR(146, 46, 23, 32), SRC_ADDR(206, 6, 61, 49), 4, 4, 3, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(13, 30, 32, 18), SRC_IMM_3D(266582995), SRC_ADDR(92, 34, 16, 10), 16, 2, 18);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(235, 12, 7, 4), SRC_ADDR(138, 38, 15, 0), SRC_IMM_3D(261712198), 4, 0, 165, true, false, false);
VPRO::DIM3::LOADSTORE::loads(3966, 691, 54, 51, 60, 25, 0, 36);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(132, 15, 15, 2), SRC_IMM_3D(5930414), SRC_ADDR(745, 2, 21, 0), 0, 0, 312);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(38, 0, 0, 0), SRC_ADDR(448, 0, 4, 0), SRC_ADDR(169, 0, 5, 0), 0, 0, 1020);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(821, 0, 2, 0), SRC_IMM_3D(8086076), SRC_ADDR(100, 3, 0, 0), 0, 0, 910);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(752, 60, 15, 29), SRC_ADDR(424, 35, 61, 29), SRC_ADDR(425, 4, 29, 7), 1, 1, 6);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(599, 38, 7, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(756, 34, 21, 0), 1, 0, 414);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(327, 2, 15, 40), SRC_ADDR(114, 19, 5, 36), SRC_LS_3D, 12, 36, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(372, 18, 52, 2), SRC_ADDR(242, 3, 45, 11), SRC_ADDR(161, 21, 52, 1), 22, 0, 36, false, true, false);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(19, 16, 2, 33), SRC_ADDR(356, 10, 15, 10), SRC_CHAINING_NEIGHBOR_LANE, 12, 35, 0);
VPRO::DIM3::LOADSTORE::load(1667, 887, 59, 58, 43, 37, 0, 24);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(744, 18, 29, 1), SRC_IMM_3D(263485918), SRC_ADDR(464, 28, 18, 1), 0, 1, 232, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(298, 14, 13, 4), SRC_ADDR(130, 13, 13, 4), SRC_ADDR(846, 9, 15, 1), 2, 1, 106);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(524, 0, 14, 27), SRC_ADDR(299, 13, 3, 16), SRC_ADDR(115, 33, 31, 11), 6, 8, 12, true, false, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(698, 6, 11, 0), SRC_LS_3D, SRC_ADDR(226, 20, 6, 1), 1, 0, 442);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(542, 4, 17, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(128, 6, 29, 37), 42, 18, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(324, 0, 3, 56), SRC_LS_3D, SRC_ADDR(155, 34, 41, 62), 3, 7, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(3756, 103, 35, 3, 1, 1, 0, 448);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(412, 5, 2, 0), SRC_ADDR(813, 1, 4, 0), SRC_ADDR(827, 0, 1, 0), 0, 0, 600);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(620, 31, 6, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(456, 8, 15, 6), 0, 4, 82, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(340, 23, 24, 0), SRC_ADDR(589, 50, 32, 0), SRC_IMM_3D(2206015), 0, 0, 578, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(65, 15, 21, 35), SRC_IMM_3D(261795680), SRC_ADDR(408, 7, 11, 51), 36, 1, 6);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(237, 36, 7, 7), SRC_ADDR(407, 5, 6, 37), SRC_IMM_3D(2112890), 4, 26, 5);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(138, 23, 11, 14), SRC_IMM_3D(260704447), SRC_ADDR(48, 11, 42, 6), 8, 0, 46);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(457, 46, 35, 0), SRC_IMM_3D(2438233), SRC_LS_3D, 1, 0, 448);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(169, 7, 11, 4), SRC_ADDR(484, 7, 1, 4), SRC_ADDR(345, 7, 8, 4), 4, 0, 82, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(123, 24, 40, 2), SRC_IMM_3D(7297733), SRC_LS_3D, 3, 1, 96);
VPRO::DIM3::LOADSTORE::store(4222, 397, 47, 0, 57, 1, 0, 10, L0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(296, 0, 50, 5), SRC_IMM_3D(268040648), SRC_IMM_3D(2872599), 14, 1, 30);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(523, 52, 2, 6), SRC_ADDR(689, 43, 2, 13), SRC_IMM_3D(261368002), 0, 58, 10);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(123, 3, 19, 2), SRC_ADDR(427, 4, 25, 0), SRC_IMM_3D(263959310), 7, 0, 88);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(286, 22, 19, 1), SRC_ADDR(141, 13, 16, 1), SRC_ADDR(852, 21, 2, 0), 1, 0, 222);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(213, 6, 23, 47), SRC_ADDR(659, 14, 1, 41), SRC_ADDR(538, 16, 17, 32), 17, 5, 2);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(643, 11, 30, 49), SRC_ADDR(425, 21, 29, 9), SRC_ADDR(162, 9, 6, 18), 1, 10, 0, true, false, false);
VPRO::DIM3::LOADSTORE::load(3788, 632, 17, 42, 31, 7, 0, 96);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(131, 3, 2, 0), SRC_IMM_3D(1922831), SRC_ADDR(177, 13, 9, 2), 6, 0, 88);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(123, 16, 2, 2), SRC_ADDR(612, 24, 11, 0), SRC_IMM_3D(1570323), 4, 0, 162);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(99, 34, 15, 44), SRC_IMM_3D(266835289), SRC_ADDR(142, 26, 18, 49), 2, 22, 6);
VPRO::DIM3::LOADSTORE::store(3000, 441, 38, 8, 41, 6, 21, 0, L0);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(58, 16, 2, 31), SRC_ADDR(386, 0, 24, 13), SRC_ADDR(265, 12, 3, 36), 2, 21, 5);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(799, 27, 2, 12), SRC_ADDR(28, 30, 7, 28), SRC_ADDR(347, 11, 3, 12), 3, 36, 2, true, false, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(386, 1, 3, 0), SRC_ADDR(219, 1, 3, 0), SRC_ADDR(774, 2, 1, 0), 0, 0, 738);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(338, 2, 2, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(84, 44, 31, 3), 0, 5, 73);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(227, 26, 42, 2), SRC_ADDR(316, 26, 37, 24), SRC_IMM_3D(263606977), 1, 6, 10, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(290, 16, 18, 1), SRC_IMM_3D(266513252), SRC_ADDR(62, 27, 11, 5), 1, 6, 36);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(568, 12, 3, 6), SRC_ADDR(260, 29, 2, 29), SRC_ADDR(673, 30, 3, 36), 2, 58, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(348, 4, 30, 3), SRC_ADDR(654, 3, 10, 13), SRC_ADDR(441, 7, 50, 13), 28, 0, 8);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(379, 16, 0, 10), SRC_ADDR(85, 9, 3, 39), SRC_ADDR(565, 12, 2, 16), 2, 42, 0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(271, 37, 23, 1), SRC_ADDR(512, 23, 4, 6), SRC_LS_3D, 7, 0, 56);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(664, 8, 7, 20), SRC_ADDR(184, 50, 20, 52), SRC_CHAINING_NEIGHBOR_LANE, 2, 28, 0);
VPRO::DIM3::LOADSTORE::load(311, 807, 33, 32, 20, 0, 0, 352);
VPRO::DIM3::LOADSTORE::loads(4840, 979, 14, 16, 7, 0, 0, 102);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(78, 11, 15, 34), SRC_ADDR(349, 27, 17, 30), SRC_IMM_3D(7008829), 2, 28, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(55, 60, 5, 0), SRC_IMM_3D(1445959), SRC_IMM_3D(2043570), 0, 0, 456);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(123, 19, 4, 0), SRC_IMM_3D(262356407), SRC_ADDR(784, 28, 16, 0), 0, 0, 906, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(454, 23, 30, 8), SRC_IMM_3D(348662), SRC_ADDR(209, 4, 36, 31), 19, 1, 9, false, true, false);
VPRO::DIM3::LOADSTORE::store(734, 554, 41, 5, 48, 0, 0, 75, L0);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(232, 2, 5, 0), SRC_ADDR(61, 0, 5, 5), SRC_ADDR(511, 5, 3, 0), 1, 1, 180);
VPRO::DIM3::LOADSTORE::load(1306, 759, 28, 36, 8, 2, 0, 205);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(920, 51, 54, 0), SRC_LS_3D, SRC_IMM_3D(3421075), 0, 0, 600);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(454, 10, 6, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(661, 6, 8, 0), 2, 0, 276);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(284, 28, 33, 21), SRC_ADDR(237, 46, 6, 46), SRC_LS_3D, 16, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(799, 3, 3, 0), SRC_ADDR(147, 2, 0, 0), SRC_LS_3D, 0, 0, 796, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(862, 1, 28, 0), SRC_ADDR(151, 13, 29, 1), SRC_LS_3D, 1, 1, 213, false, true, false);
VPRO::DIM3::LOADSTORE::loads(1041, 986, 14, 15, 10, 7, 1, 4);
VPRO::DIM3::LOADSTORE::loadbs(2840, 668, 43, 32, 13, 17, 22, 0);
VPRO::DIM3::LOADSTORE::loads(438, 699, 30, 60, 11, 0, 0, 268);
VPRO::DIM3::LOADSTORE::loads(1390, 954, 33, 0, 7, 4, 2, 28);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(512, 5, 5, 1), SRC_ADDR(43, 10, 3, 1), SRC_ADDR(254, 11, 3, 1), 0, 1, 268);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(341, 3, 37, 42), SRC_IMM_3D(260626137), SRC_LS_3D, 37, 0, 8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(965, 25, 12, 0), SRC_IMM_3D(265926553), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 992);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(72, 23, 17, 4), SRC_ADDR(452, 33, 23, 5), SRC_ADDR(605, 14, 32, 3), 9, 0, 40);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(719, 58, 56, 2), SRC_IMM_3D(262781575), SRC_IMM_3D(16749), 0, 0, 0);
VPRO::DIM3::LOADSTORE::load(2195, 248, 29, 53, 4, 0, 0, 976);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(214, 2, 1, 1), SRC_ADDR(27, 0, 0, 1), SRC_ADDR(685, 0, 2, 0), 0, 0, 466);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(181, 13, 16, 1), SRC_ADDR(685, 11, 2, 22), SRC_ADDR(11, 33, 3, 24), 28, 6, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(126, 1, 40, 0), SRC_IMM_3D(4483569), SRC_IMM_3D(266319334), 0, 0, 876, true, false, false);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(770, 2, 6, 0), SRC_LS_3D, SRC_ADDR(483, 2, 0, 0), 0, 0, 976);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(545, 12, 36, 42), SRC_IMM_3D(262272297), SRC_ADDR(115, 30, 43, 1), 28, 1, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(836, 259, 0, 52, 18, 3, 28, 7);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(50, 5, 32, 9), SRC_LS_3D, SRC_ADDR(256, 10, 27, 25), 40, 12, 0);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(640, 21, 0, 0), SRC_ADDR(91, 12, 11, 2), SRC_LS_3D, 0, 3, 192);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(364, 57, 0, 42), SRC_ADDR(164, 24, 21, 36), SRC_IMM_3D(264553923), 1, 18, 9);
VPRO::DIM3::LOADSTORE::loads(1354, 239, 11, 5, 27, 2, 16, 13);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(513, 16, 3, 2), SRC_ADDR(38, 19, 20, 3), SRC_IMM_3D(1778239), 12, 16, 2);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(217, 17, 41, 54), SRC_IMM_3D(7238811), SRC_ADDR(567, 5, 28, 60), 13, 1, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(313, 19, 10, 2), SRC_LS_3D, SRC_ADDR(203, 21, 4, 2), 0, 0, 336);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(409, 36, 3, 23), SRC_ADDR(231, 35, 6, 44), SRC_ADDR(628, 36, 9, 23), 0, 40, 0);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(665, 12, 11, 5), SRC_ADDR(68, 30, 1, 6), SRC_ADDR(16, 11, 7, 8), 2, 15, 16);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(509, 21, 34, 41), SRC_IMM_3D(3331025), SRC_ADDR(247, 44, 14, 8), 1, 7, 1, true, false, false);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(175, 11, 1, 37), SRC_ADDR(504, 4, 20, 3), SRC_ADDR(594, 6, 9, 5), 4, 19, 6);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(596, 2, 5, 2), SRC_ADDR(349, 11, 7, 2), SRC_ADDR(535, 14, 3, 1), 0, 2, 108);
VPRO::DIM3::LOADSTORE::loadb(4417, 793, 1, 51, 40, 12, 0, 70);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(50, 43, 38, 2), SRC_IMM_3D(3972296), SRC_LS_3D, 3, 2, 72);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(666, 0, 59, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(311, 43, 3, 16), 3, 0, 7);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(61, 25, 19, 0), SRC_LS_3D, SRC_ADDR(199, 59, 0, 50), 0, 46, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(106, 11, 21, 8), SRC_IMM_3D(8092723), SRC_ADDR(474, 6, 6, 5), 18, 1, 23, true, false, false);
VPRO::DIM3::LOADSTORE::store(1873, 824, 1, 3, 29, 3, 46, 1, L0);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(306, 26, 8, 1), SRC_ADDR(159, 0, 3, 7), SRC_ADDR(731, 4, 23, 0), 3, 6, 10);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(697, 2, 4, 12), SRC_ADDR(61, 19, 21, 26), SRC_ADDR(273, 7, 1, 5), 7, 16, 6);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(84, 14, 30, 33), SRC_IMM_3D(261906800), SRC_ADDR(389, 14, 39, 4), 38, 0, 7);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(64, 32, 0, 12), SRC_ADDR(95, 4, 15, 9), SRC_CHAINING_NEIGHBOR_LANE, 0, 11, 72);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(417, 0, 32, 1), SRC_ADDR(180, 12, 18, 7), SRC_ADDR(21, 36, 30, 5), 2, 10, 12);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(273, 29, 25, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(753, 15, 16, 21), 3, 0, 8);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(113, 4, 46, 48), SRC_ADDR(608, 6, 56, 19), SRC_IMM_3D(2647646), 46, 1, 3, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(224, 0, 2, 1), SRC_ADDR(194, 2, 3, 0), SRC_ADDR(486, 0, 0, 1), 0, 1, 490, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(355, 8, 1, 20), SRC_ADDR(73, 6, 19, 7), SRC_ADDR(44, 28, 29, 24), 18, 1, 15);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(213, 24, 11, 2), SRC_LS_3D, SRC_ADDR(577, 13, 25, 1), 2, 2, 106);
VPRO::DIM3::LOADSTORE::loads(4184, 786, 18, 15, 7, 0, 2, 130);
VPRO::DIM3::LOADSTORE::store(749, 99, 56, 45, 10, 0, 0, 660, L0);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(172, 4, 12, 5), SRC_ADDR(306, 4, 7, 6), SRC_ADDR(649, 3, 10, 0), 10, 0, 78);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(58, 2, 28, 36), SRC_ADDR(573, 1, 24, 35), SRC_ADDR(236, 5, 44, 44), 50, 0, 3);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(274, 1, 1, 0), SRC_ADDR(50, 1, 0, 0), SRC_ADDR(680, 1, 0, 0), 0, 0, 660, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(2606, 104, 3, 47, 11, 2, 0, 189);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(26, 9, 5, 9), SRC_ADDR(469, 2, 3, 11), SRC_ADDR(415, 7, 0, 6), 58, 10, 0);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(41, 2, 32, 6), SRC_ADDR(235, 5, 4, 17), SRC_ADDR(498, 3, 41, 13), 30, 2, 5, true, false, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(423, 15, 27, 44), SRC_ADDR(61, 20, 54, 38), SRC_ADDR(236, 6, 26, 37), 22, 4, 1);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(88, 16, 15, 2), SRC_IMM_3D(5749549), SRC_ADDR(566, 14, 16, 1), 1, 0, 228);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(699, 7, 5, 0), SRC_ADDR(211, 6, 6, 2), SRC_ADDR(277, 5, 0, 2), 4, 0, 156);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(964, 2, 0, 1), SRC_ADDR(138, 41, 55, 3), SRC_ADDR(292, 3, 41, 8), 0, 6, 46, true, false, false);
VPRO::DIM3::LOADSTORE::store(3121, 259, 40, 49, 21, 33, 14, 0, L0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(95, 16, 44, 9), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(616, 8, 26, 13), 30, 2, 5);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(576, 31, 2, 2), SRC_IMM_3D(261336812), SRC_IMM_3D(265946788), 0, 0, 180, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(4939, 178, 46, 29, 41, 3, 18, 4);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(694, 39, 3, 5), SRC_ADDR(11, 21, 33, 8), SRC_CHAINING_NEIGHBOR_LANE, 6, 4, 3);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(581, 9, 16, 2), SRC_IMM_3D(261009093), SRC_ADDR(251, 17, 3, 1), 6, 0, 82);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(36, 14, 3, 1), SRC_IMM_3D(264100580), SRC_ADDR(465, 13, 16, 0), 1, 1, 210);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(235, 55, 47, 0), SRC_ADDR(1, 36, 55, 0), SRC_IMM_3D(260113990), 1, 4, 66, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(379, 1, 4, 2), SRC_IMM_3D(264847952), SRC_ADDR(330, 3, 11, 0), 2, 0, 292);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(132, 3, 30, 28), SRC_ADDR(226, 12, 9, 10), SRC_ADDR(272, 6, 36, 20), 38, 5, 3, true, false, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(531, 3, 5, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(361, 1, 11, 0), 1, 0, 397);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(515, 23, 14, 14), SRC_ADDR(20, 30, 8, 6), SRC_LS_3D, 4, 18, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(128, 7, 3, 52), SRC_ADDR(413, 51, 12, 3), SRC_ADDR(400, 2, 10, 45), 0, 40, 4);
VPRO::DIM3::LOADSTORE::store(6370, 100, 52, 20, 0, 0, 0, 460, L0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(485, 57, 62, 3), SRC_IMM_3D(267917197), SRC_IMM_3D(6750603), 0, 0, 72, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(246, 5, 3, 31), SRC_IMM_3D(5588582), SRC_IMM_3D(265257591), 1, 39, 10);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(506, 17, 37, 15), SRC_ADDR(544, 49, 37, 14), SRC_ADDR(200, 31, 24, 31), 2, 10, 0);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(89, 0, 9, 2), SRC_ADDR(145, 6, 15, 14), SRC_ADDR(271, 25, 24, 5), 20, 0, 46);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(465, 12, 8, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(414, 0, 18, 32), 42, 3, 1);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(304, 0, 1, 1), SRC_ADDR(240, 0, 0, 0), SRC_ADDR(207, 0, 0, 1), 0, 0, 460, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(776, 27, 21, 12), SRC_LS_3D, SRC_ADDR(530, 41, 29, 25), 4, 0, 10);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(381, 2, 3, 0), SRC_ADDR(277, 4, 10, 0), SRC_ADDR(682, 17, 3, 0), 0, 0, 940);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(10, 4, 30, 5), SRC_ADDR(810, 3, 10, 12), SRC_LS_3D, 10, 1, 4);
VPRO::DIM3::LOADSTORE::load(2459, 682, 50, 39, 2, 0, 0, 430);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(41, 4, 7, 17), SRC_ADDR(505, 22, 16, 18), SRC_ADDR(381, 24, 12, 23), 9, 9, 5, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(574, 3, 8, 1), SRC_ADDR(591, 12, 0, 3), SRC_ADDR(503, 5, 10, 0), 2, 0, 136);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(162, 11, 23, 2), SRC_IMM_3D(265011264), SRC_ADDR(566, 8, 5, 2), 4, 0, 166);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(372, 6, 30, 14), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261491085), 59, 0, 9);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(71, 7, 47, 3), SRC_IMM_3D(4970851), SRC_LS_3D, 2, 0, 106);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(358, 38, 7, 32), SRC_IMM_3D(260857476), SRC_IMM_3D(3085455), 6, 60, 0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(218, 0, 18, 45), SRC_ADDR(95, 38, 7, 48), SRC_ADDR(182, 46, 0, 3), 1, 27, 6, true, false, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(418, 7, 31, 18), SRC_IMM_3D(7106155), SRC_ADDR(455, 6, 40, 25), 28, 2, 4);
VPRO::DIM3::LOADSTORE::loads(4821, 866, 50, 58, 5, 8, 0, 2);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(895, 23, 20, 14), SRC_ADDR(659, 40, 10, 14), SRC_IMM_3D(266826594), 0, 5, 1);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(274, 12, 23, 22), SRC_ADDR(86, 14, 18, 29), SRC_ADDR(94, 12, 4, 7), 48, 5, 2, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(38, 25, 10, 45), SRC_ADDR(565, 20, 44, 12), SRC_IMM_3D(2896319), 4, 4, 16);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(21, 7, 11, 44), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(264845444), 7, 48, 0);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(225, 30, 37, 54), SRC_LS_3D, SRC_ADDR(756, 44, 48, 18), 0, 2, 8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(5607, 592, 27, 36, 57, 15, 2, 2);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(386, 15, 0, 21), SRC_ADDR(55, 28, 8, 29), SRC_LS_3D, 1, 18, 16);
VPRO::DIM3::LOADSTORE::loadb(2721, 191, 14, 27, 10, 13, 0, 38);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(60, 18, 35, 29), SRC_ADDR(353, 15, 36, 12), SRC_CHAINING_NEIGHBOR_LANE, 24, 4, 4);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(364, 9, 39, 2), SRC_IMM_3D(6249540), SRC_IMM_3D(4467972), 31, 0, 30);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(603, 9, 8, 1), SRC_ADDR(231, 0, 11, 1), SRC_ADDR(668, 11, 2, 1), 0, 1, 232);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(32, 12, 39, 23), SRC_IMM_3D(260859968), SRC_IMM_3D(264166105), 58, 0, 12, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(503, 61, 16, 26), SRC_ADDR(850, 0, 1, 5), SRC_LS_3D, 1, 1, 10);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(203, 3, 3, 11), SRC_ADDR(325, 9, 25, 15), SRC_ADDR(319, 12, 11, 21), 24, 4, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(4, 44, 3, 2), SRC_ADDR(337, 50, 29, 2), SRC_LS_3D, 1, 0, 46);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(448, 9, 43, 1), SRC_IMM_3D(3039966), SRC_IMM_3D(266598289), 4, 0, 136, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(253, 18, 11, 7), SRC_ADDR(32, 2, 11, 7), SRC_ADDR(599, 14, 14, 4), 1, 0, 96, false, true, false);
VPRO::DIM3::LOADSTORE::load(3822, 680, 14, 59, 55, 12, 0, 12);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(335, 35, 8, 0), SRC_IMM_3D(702110), SRC_IMM_3D(261993198), 0, 0, 700, false, true, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(349, 3, 19, 5), SRC_ADDR(4, 1, 15, 1), SRC_ADDR(87, 7, 3, 21), 58, 10, 0, false, true, false);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(444, 11, 0, 4), SRC_ADDR(132, 8, 6, 3), SRC_ADDR(266, 14, 1, 1), 8, 0, 100);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(94, 31, 8, 10), SRC_LS_3D, SRC_IMM_3D(4556586), 0, 4, 14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(6, 16, 17, 18), SRC_IMM_3D(7936725), SRC_ADDR(441, 29, 10, 27), 6, 22, 4);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(441, 32, 11, 8), SRC_ADDR(113, 34, 18, 5), SRC_ADDR(321, 27, 4, 1), 0, 20, 30);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(5, 35, 44, 8), SRC_IMM_3D(5341220), SRC_ADDR(337, 10, 8, 35), 14, 0, 13);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(38, 49, 22, 15), SRC_ADDR(633, 39, 57, 4), SRC_IMM_3D(244356), 1, 2, 18, true, false, false);
VPRO::DIM3::LOADSTORE::store(2325, 137, 19, 20, 15, 5, 0, 126, L0);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(636, 40, 26, 9), SRC_IMM_3D(267003329), SRC_ADDR(25, 48, 60, 47), 2, 4, 13, false, true, false);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(55, 1, 5, 42), SRC_ADDR(280, 11, 9, 10), SRC_ADDR(227, 6, 29, 31), 42, 6, 1);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(454, 53, 14, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(5674597), 1, 18, 2);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(196, 18, 12, 26), SRC_ADDR(128, 0, 21, 6), SRC_ADDR(501, 16, 5, 17), 26, 3, 5, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(471, 20, 4, 10), SRC_IMM_3D(4191731), SRC_ADDR(30, 39, 3, 42), 5, 57, 0);
VPRO::DIM3::LOADSTORE::loadbs(1186, 443, 36, 28, 13, 1, 0, 130);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(499, 7, 8, 21), SRC_IMM_3D(263599013), SRC_ADDR(614, 47, 3, 7), 4, 13, 0);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(24, 9, 3, 12), SRC_ADDR(456, 7, 0, 6), SRC_ADDR(278, 16, 1, 7), 8, 30, 2);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(637, 39, 18, 3), SRC_LS_3D, SRC_ADDR(384, 1, 18, 3), 3, 2, 73);
VPRO::DIM3::LOADSTORE::load(1562, 513, 10, 20, 2, 40, 0, 16);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(451, 13, 34, 47), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6031194), 27, 0, 3);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(55, 27, 11, 3), SRC_ADDR(705, 15, 22, 4), SRC_LS_3D, 0, 0, 70);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(327, 58, 20, 46), SRC_ADDR(716, 44, 10, 29), SRC_IMM_3D(5498740), 1, 7, 6, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(412, 4, 9, 0), SRC_ADDR(552, 9, 1, 1), SRC_IMM_3D(7212668), 0, 1, 432);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(316, 23, 29, 0), SRC_IMM_3D(2080420), SRC_LS_3D, 0, 0, 148);
VPRO::DIM3::LOADSTORE::loadb(1467, 694, 56, 55, 14, 0, 2, 66);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(512, 8, 4, 1), SRC_ADDR(37, 7, 6, 2), SRC_ADDR(417, 6, 8, 0), 2, 0, 130, true, false, false);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(257, 4, 14, 6), SRC_ADDR(412, 4, 13, 0), SRC_ADDR(91, 1, 14, 1), 12, 0, 72);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(409, 16, 40, 4), SRC_IMM_3D(3407747), SRC_ADDR(158, 17, 42, 2), 4, 0, 108);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(54, 17, 15, 6), SRC_ADDR(489, 16, 21, 12), SRC_ADDR(536, 14, 24, 1), 16, 2, 16);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(34, 20, 41, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(284, 19, 22, 5), 0, 2, 130);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(464, 22, 4, 25), SRC_LS_3D, SRC_ADDR(463, 38, 29, 21), 12, 0, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(4035, 945, 51, 43, 32, 8, 0, 85);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(211, 12, 11, 0), SRC_ADDR(147, 0, 7, 0), SRC_IMM_3D(6514541), 0, 0, 600, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(569, 10, 22, 10), SRC_ADDR(21, 29, 27, 26), SRC_ADDR(30, 42, 29, 30), 12, 0, 12, true, false, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(84, 20, 32, 29), SRC_LS_3D, SRC_ADDR(593, 6, 18, 21), 15, 10, 3);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(219, 27, 3, 4), SRC_ADDR(338, 35, 6, 35), SRC_ADDR(173, 6, 9, 1), 1, 40, 6);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(634, 19, 15, 2), SRC_ADDR(116, 6, 11, 3), SRC_IMM_3D(1214291), 2, 0, 166);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(442, 17, 7, 1), SRC_ADDR(47, 19, 15, 1), SRC_ADDR(15, 7, 14, 5), 4, 2, 60);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(30, 44, 54, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(161, 0, 38, 33), 12, 0, 12);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(716, 45, 7, 29), SRC_IMM_3D(4515486), SRC_LS_3D, 1, 34, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);


vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(339, 56, 32, 16), SRC_ADDR(567, 2, 45, 59), SRC_ADDR(236, 1, 0, 51), 5, 4, 4, true, false, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(838, 4, 1, 2), SRC_ADDR(538, 11, 11, 2), SRC_ADDR(364, 0, 3, 7), 4, 1, 78);
VPRO::DIM3::LOADSTORE::store(1874, 752, 4, 18, 51, 52, 0, 0, L0);
VPRO::DIM3::LOADSTORE::loads(160, 844, 30, 22, 44, 6, 0, 16);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(363, 1, 5, 0), SRC_ADDR(548, 4, 5, 4), SRC_ADDR(269, 5, 6, 0), 8, 0, 100);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(625, 11, 22, 0), SRC_ADDR(80, 7, 21, 0), SRC_IMM_3D(261733145), 0, 0, 750);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(2, 1, 9, 0), SRC_ADDR(401, 5, 6, 1), SRC_IMM_3D(1964906), 1, 0, 502);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(10, 25, 57, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(869, 14, 34, 0), 0, 0, 96);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(450, 18, 52, 44), SRC_LS_3D, SRC_IMM_3D(267383515), 16, 0, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(766, 11, 31, 0), SRC_ADDR(667, 19, 21, 0), SRC_IMM_3D(6894792), 1, 0, 380);
VPRO::DIM3::LOADSTORE::loads(6891, 648, 2, 37, 4, 6, 0, 126);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(50, 39, 33, 52), SRC_IMM_3D(2096846), SRC_ADDR(135, 39, 8, 56), 9, 4, 8);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(201, 2, 22, 21), SRC_ADDR(452, 9, 33, 4), SRC_ADDR(443, 0, 4, 38), 40, 5, 1);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(6, 22, 17, 11), SRC_ADDR(282, 13, 35, 13), SRC_ADDR(81, 10, 0, 17), 0, 6, 36);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(742, 0, 0, 0), SRC_ADDR(180, 3, 0, 1), SRC_ADDR(65, 3, 3, 0), 1, 0, 478);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(316, 0, 0, 0), SRC_ADDR(76, 1, 1, 0), SRC_ADDR(622, 1, 1, 0), 0, 0, 546);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(426, 51, 57, 0), SRC_LS_3D, SRC_IMM_3D(265749337), 0, 6, 126);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(211, 47, 12, 8), SRC_IMM_3D(266579615), SRC_IMM_3D(261035100), 2, 0, 78);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(437, 1, 6, 0), SRC_ADDR(398, 5, 5, 0), SRC_ADDR(279, 5, 1, 0), 0, 0, 760, true, true, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(419, 19, 1, 34), SRC_IMM_3D(265373312), SRC_ADDR(242, 42, 13, 36), 0, 7, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(616, 8, 9, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(75, 11, 26, 11), 3, 1, 56);
VPRO::DIM3::LOADSTORE::load(1563, 256, 12, 15, 46, 0, 57, 6);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(645, 42, 7, 0), SRC_IMM_3D(268245673), SRC_ADDR(329, 27, 32, 1), 0, 5, 70);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(742, 25, 0, 3), SRC_ADDR(305, 18, 11, 4), SRC_ADDR(79, 17, 14, 7), 0, 4, 82, false, true, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(182, 36, 8, 33), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(20, 45, 0, 22), 4, 60, 0);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(202, 16, 18, 6), SRC_LS_3D, SRC_IMM_3D(264438596), 6, 1, 28);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(103, 5, 6, 1), SRC_ADDR(454, 6, 4, 0), SRC_ADDR(124, 6, 5, 2), 1, 0, 310);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(184, 3, 19, 38), SRC_ADDR(350, 2, 31, 12), SRC_LS_3D, 61, 4, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(220, 59, 31, 1), SRC_IMM_3D(263822203), SRC_ADDR(272, 32, 47, 1), 6, 2, 0, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(339, 26, 16, 4), SRC_ADDR(299, 25, 7, 0), SRC_ADDR(108, 7, 4, 3), 0, 1, 130, true, false, false);
VPRO::DIM3::LOADSTORE::loads(5361, 180, 8, 28, 19, 1, 57, 7);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(337, 3, 54, 1), SRC_IMM_3D(260368645), SRC_IMM_3D(3251325), 0, 0, 346);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(36, 4, 24, 27), SRC_IMM_3D(268228699), SRC_ADDR(32, 21, 13, 2), 42, 4, 0);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(299, 18, 33, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(267649536), 1, 0, 130);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(721, 4, 37, 0), SRC_ADDR(182, 12, 10, 1), SRC_LS_3D, 0, 5, 102);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(702, 38, 55, 60, 53, 4, 0, 70);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(222, 45, 26, 0), SRC_ADDR(602, 40, 32, 2), SRC_CHAINING_NEIGHBOR_LANE, 1, 3, 108, false, true, false);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(441, 9, 7, 5), SRC_ADDR(750, 22, 25, 1), SRC_ADDR(335, 20, 4, 2), 2, 2, 72, true, false, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(687, 0, 2, 24), SRC_IMM_3D(1544774), SRC_ADDR(105, 13, 36, 22), 7, 6, 7);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(541, 12, 46, 27), SRC_ADDR(19, 52, 0, 27), SRC_ADDR(306, 10, 47, 38), 13, 0, 6);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(775, 1, 1, 0), SRC_ADDR(493, 2, 2, 1), SRC_ADDR(147, 6, 1, 1), 0, 0, 270);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(228, 32, 5, 10), SRC_IMM_3D(5016976), SRC_IMM_3D(3727859), 0, 12, 66);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(693, 62, 18, 0), SRC_LS_3D, SRC_IMM_3D(266692293), 0, 0, 354);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(194, 8, 30, 2), SRC_ADDR(243, 14, 45, 13), SRC_ADDR(351, 10, 38, 46), 42, 4, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(706, 4, 43, 0), SRC_IMM_3D(262034857), SRC_IMM_3D(263245166), 0, 0, 408);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(4, 26, 4, 33), SRC_ADDR(398, 33, 9, 26), SRC_ADDR(231, 38, 11, 23), 9, 18, 2);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(5, 35, 2, 9), SRC_IMM_3D(263297736), SRC_ADDR(50, 41, 38, 10), 1, 3, 45);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(393, 14, 5, 0), SRC_ADDR(380, 2, 3, 0), SRC_IMM_3D(1892231), 0, 0, 438);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(648, 7, 1, 0), SRC_ADDR(353, 5, 4, 0), SRC_ADDR(186, 2, 5, 0), 0, 0, 918);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(374, 2, 0, 2), SRC_ADDR(477, 4, 3, 2), SRC_ADDR(7, 3, 4, 1), 0, 1, 250, true, false, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(712, 15, 3, 20), SRC_ADDR(71, 6, 33, 31), SRC_ADDR(30, 2, 21, 30), 12, 18, 2);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(325, 8, 17, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263092908), 1, 0, 250);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(183, 738, 36, 51, 51, 4, 1, 1);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(480, 24, 5, 58), SRC_ADDR(585, 8, 48, 39), SRC_ADDR(37, 27, 31, 60), 4, 4, 0);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(79, 40, 46, 19), SRC_IMM_3D(6688623), SRC_ADDR(592, 40, 2, 54), 3, 4, 3, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(622, 10, 1, 39), SRC_ADDR(278, 12, 6, 55), SRC_IMM_3D(262467906), 10, 7, 6, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(715, 2, 1, 0), SRC_ADDR(521, 3, 1, 0), SRC_ADDR(154, 3, 4, 1), 1, 0, 420);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(69, 28, 7, 6), SRC_IMM_3D(8359222), SRC_ADDR(54, 0, 3, 1), 4, 0, 136);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(162, 11, 0, 34), SRC_IMM_3D(262930198), SRC_ADDR(527, 11, 26, 29), 16, 4, 4);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(784, 19, 7, 19), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(54, 18, 28, 9), 4, 1, 7);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(196, 51, 37, 34), SRC_ADDR(707, 61, 53, 6), SRC_LS_3D, 0, 1, 9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(18, 3, 0, 1), SRC_ADDR(684, 9, 3, 0), SRC_ADDR(799, 6, 6, 0), 0, 0, 282);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(430, 26, 16, 7), SRC_ADDR(147, 20, 19, 10), SRC_ADDR(226, 28, 28, 6), 1, 0, 52);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(500, 4, 13, 1), SRC_ADDR(137, 0, 0, 0), SRC_IMM_3D(263491017), 0, 0, 520, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(2177, 147, 54, 33, 32, 9, 0, 76);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(661, 0, 41, 28), SRC_ADDR(397, 22, 59, 31), SRC_IMM_3D(265000383), 10, 0, 12);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(194, 21, 22, 7), SRC_ADDR(8, 6, 16, 5), SRC_ADDR(452, 16, 19, 4), 20, 0, 42);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(49, 11, 24, 1), SRC_IMM_3D(264365612), SRC_ADDR(0, 0, 25, 21), 57, 12, 0);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(167, 3, 0, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(363, 4, 5, 1), 0, 0, 520);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(414, 1, 4, 1), SRC_LS_3D, SRC_ADDR(221, 56, 1, 22), 1, 54, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(807, 25, 55, 0), SRC_IMM_3D(903977), SRC_IMM_3D(261652158), 0, 0, 640, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(118, 16, 23, 2), SRC_IMM_3D(266307961), SRC_ADDR(265, 5, 8, 7), 7, 0, 72);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(886, 14, 1, 0), SRC_ADDR(197, 17, 32, 3), SRC_ADDR(575, 11, 18, 0), 5, 0, 126, true, true, false);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(538, 26, 12, 9), SRC_ADDR(365, 26, 16, 15), SRC_ADDR(55, 19, 7, 6), 3, 4, 30, true, true, false);
VPRO::DIM3::LOADSTORE::store(3203, 142, 33, 9, 54, 58, 0, 16, L0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(265, 8, 16, 3), SRC_ADDR(747, 0, 37, 31), SRC_ADDR(645, 1, 31, 13), 48, 7, 0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(608, 3, 16, 1), SRC_ADDR(97, 3, 7, 1), SRC_ADDR(693, 3, 2, 1), 0, 2, 180);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(59, 50, 33, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261743678), 3, 0, 154);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(127, 18, 20, 1), SRC_IMM_3D(296375), SRC_ADDR(530, 6, 11, 0), 0, 0, 240, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(531, 30, 31, 1), SRC_LS_3D, SRC_IMM_3D(6568702), 3, 0, 240);
VPRO::DIM3::LOADSTORE::loadbs(3345, 619, 27, 10, 6, 0, 2, 225);
VPRO::DIM3::LOADSTORE::load(5181, 139, 21, 38, 23, 24, 0, 30);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(8, 0, 1, 2), SRC_ADDR(750, 4, 3, 1), SRC_ADDR(253, 4, 3, 2), 4, 0, 198);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(285, 0, 0, 0), SRC_ADDR(444, 0, 1, 0), SRC_ADDR(628, 3, 3, 0), 0, 0, 700);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(711, 15, 8, 0), SRC_ADDR(15, 51, 16, 41), SRC_IMM_3D(7585503), 2, 12, 12);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(606, 3, 5, 4), SRC_ADDR(250, 34, 13, 4), SRC_IMM_3D(268016251), 0, 6, 66);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(358, 40, 57, 2), SRC_LS_3D, SRC_IMM_3D(4668416), 2, 0, 162);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(51, 24, 3, 11), SRC_IMM_3D(267716052), SRC_IMM_3D(2534915), 1, 1, 52);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(900, 9, 18, 0), SRC_LS_3D, SRC_ADDR(143, 13, 2, 1), 4, 0, 106);
VPRO::DIM3::LOADSTORE::loads(3554, 917, 48, 2, 3, 0, 0, 828);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(15, 34, 6, 4), SRC_ADDR(181, 12, 21, 1), SRC_CHAINING_NEIGHBOR_LANE, 0, 6, 106);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(295, 12, 4, 0), SRC_ADDR(563, 11, 4, 1), SRC_IMM_3D(3662332), 0, 1, 400);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(145, 24, 6, 18), SRC_ADDR(729, 27, 2, 14), SRC_ADDR(51, 23, 6, 24), 1, 46, 6);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(285, 13, 11, 19), SRC_ADDR(145, 1, 8, 19), SRC_ADDR(220, 20, 6, 15), 0, 46, 10);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(609, 55, 1, 8), SRC_LS_3D, SRC_ADDR(43, 61, 14, 28), 0, 13, 20);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(149, 38, 32, 6), SRC_ADDR(17, 15, 45, 6), SRC_IMM_3D(7774437), 6, 0, 106, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(116, 33, 42, 6), SRC_ADDR(513, 18, 19, 6), SRC_ADDR(243, 47, 38, 8), 0, 3, 42, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(1546, 476, 49, 24, 25, 13, 0, 9);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(300, 7, 8, 3), SRC_ADDR(415, 6, 2, 0), SRC_LS_3D, 0, 0, 232);
VPRO::DIM3::LOADSTORE::loadb(4648, 699, 57, 24, 36, 32, 1, 6);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(410, 11, 33, 29), SRC_IMM_3D(264487627), SRC_ADDR(91, 6, 35, 20), 16, 4, 6);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(23, 53, 18, 15), SRC_IMM_3D(267606336), SRC_IMM_3D(391675), 0, 51, 3, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(466, 51, 4, 29), SRC_ADDR(825, 13, 4, 18), SRC_IMM_3D(264669781), 1, 16, 4);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(189, 12, 35, 11), SRC_LS_3D, SRC_ADDR(36, 10, 31, 8), 8, 0, 40);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(519, 43, 7, 45), SRC_IMM_3D(8098031), SRC_CHAINING_NEIGHBOR_LANE, 8, 0, 1);
VPRO::DIM3::LOADSTORE::loadbs(151, 377, 12, 62, 34, 2, 0, 222);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(23, 6, 23, 9), SRC_ADDR(20, 22, 5, 45), SRC_IMM_3D(264462268), 18, 16, 0);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(157, 14, 0, 38), SRC_ADDR(97, 39, 16, 54), SRC_ADDR(478, 35, 0, 58), 5, 28, 2, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(295, 9, 59, 8), SRC_IMM_3D(264803026), SRC_ADDR(691, 30, 28, 0), 3, 4, 12);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(117, 27, 26, 1), SRC_ADDR(393, 17, 44, 13), SRC_ADDR(100, 43, 45, 39), 8, 10, 2);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(133, 18, 14, 6), SRC_IMM_3D(260381757), SRC_IMM_3D(7281764), 32, 3, 5);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(281, 4, 16, 0), SRC_LS_3D, SRC_ADDR(887, 11, 11, 0), 2, 0, 222);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(160, 50, 5, 29), SRC_ADDR(834, 37, 4, 36), SRC_ADDR(181, 34, 57, 5), 0, 8, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(3318, 225, 43, 28, 49, 3, 13, 0);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(513, 14, 34, 1), SRC_ADDR(768, 5, 36, 7), SRC_LS_3D, 28, 1, 7, false, true, false);
VPRO::DIM3::LOADSTORE::load(4389, 243, 1, 36, 13, 16, 0, 0);
VPRO::DIM3::LOADSTORE::load(3309, 890, 40, 14, 11, 0, 31, 11);
VPRO::DIM3::LOADSTORE::loads(2677, 880, 27, 27, 1, 2, 0, 162);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(607, 35, 28, 6), SRC_ADDR(542, 38, 8, 4), SRC_IMM_3D(262769503), 6, 0, 1);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(477, 30, 13, 3), SRC_ADDR(5, 21, 19, 7), SRC_IMM_3D(1243317), 1, 13, 28, true, false, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(680, 1, 47, 12), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(88, 20, 33, 7), 28, 1, 13);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(433, 17, 1, 1), SRC_LS_3D, SRC_ADDR(73, 12, 12, 1), 1, 0, 240);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(440, 3, 9, 12), SRC_ADDR(220, 10, 2, 28), SRC_ADDR(79, 8, 5, 11), 10, 52, 0);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(134, 0, 47, 36), SRC_ADDR(49, 19, 38, 0), SRC_ADDR(42, 32, 37, 22), 18, 0, 12);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(264, 8, 19, 24), SRC_LS_3D, SRC_ADDR(642, 33, 15, 19), 2, 8, 2);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(31, 0, 31, 0), SRC_ADDR(98, 47, 38, 2), SRC_ADDR(575, 57, 24, 2), 0, 2, 82);
VPRO::DIM3::LOADSTORE::loadbs(533, 627, 54, 6, 23, 0, 18, 25);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(731, 3, 2, 1), SRC_ADDR(534, 3, 0, 0), SRC_ADDR(118, 2, 1, 0), 1, 0, 270);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(807, 2, 19, 8), SRC_ADDR(601, 0, 23, 13), SRC_ADDR(119, 5, 6, 5), 60, 0, 4);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(435, 60, 3, 23), SRC_IMM_3D(5753795), SRC_LS_3D, 6, 58, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(445, 46, 31, 58), SRC_IMM_3D(262210332), SRC_ADDR(46, 37, 39, 54), 7, 3, 2, true, false, false);
VPRO::DIM3::LOADSTORE::store(1210, 506, 51, 2, 11, 0, 1, 348, L0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(226, 5, 40, 31), SRC_ADDR(405, 5, 26, 50), SRC_ADDR(77, 3, 33, 11), 16, 4, 4);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(477, 4, 19, 2), SRC_ADDR(86, 18, 21, 0), SRC_IMM_3D(4779053), 5, 0, 166);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(611, 5, 5, 1), SRC_ADDR(315, 2, 4, 1), SRC_ADDR(134, 0, 0, 2), 1, 0, 348);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(43, 7, 4, 0), SRC_IMM_3D(264138004), SRC_ADDR(187, 21, 12, 1), 4, 0, 184);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(657, 2, 20, 16), SRC_ADDR(59, 7, 8, 25), SRC_ADDR(152, 18, 3, 9), 24, 4, 6);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(113, 18, 31, 27), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(179, 8, 50, 32), 3, 7, 2);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(137, 3, 49, 2), SRC_ADDR(288, 3, 26, 6), SRC_ADDR(179, 5, 22, 2), 13, 0, 42, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(4840, 531, 55, 58, 10, 10, 0, 76);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(445, 22, 52, 38), SRC_IMM_3D(7953417), SRC_ADDR(94, 11, 58, 0), 18, 2, 2);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(676, 1, 13, 0), SRC_ADDR(710, 8, 7, 0), SRC_ADDR(370, 7, 1, 1), 2, 0, 268);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(151, 26, 0, 30), SRC_ADDR(524, 20, 12, 8), SRC_ADDR(503, 14, 14, 11), 8, 16, 5);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(658, 18, 24, 1), SRC_LS_3D, SRC_ADDR(333, 19, 7, 1), 0, 2, 297);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(694, 2, 6, 14), SRC_ADDR(288, 4, 3, 9), SRC_ADDR(37, 11, 4, 2), 58, 16, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(2674, 218, 19, 3, 3, 0, 0, 1008);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(201, 9, 9, 15), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(133, 12, 0, 8), 58, 16, 0);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(132, 15, 47, 13), SRC_LS_3D, SRC_ADDR(128, 0, 3, 7), 36, 0, 25);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(662, 7, 9, 5), SRC_ADDR(57, 4, 30, 12), SRC_ADDR(392, 15, 32, 1), 0, 0, 70);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(208, 5, 1, 60), SRC_ADDR(138, 0, 1, 30), SRC_ADDR(622, 5, 12, 7), 40, 16, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loads(5787, 839, 29, 19, 8, 1, 0, 180);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(39, 21, 14, 3), SRC_IMM_3D(543962), SRC_ADDR(473, 38, 18, 0), 5, 0, 126);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(97, 9, 8, 5), SRC_ADDR(25, 11, 16, 5), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 126);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(625, 28, 24, 0), SRC_IMM_3D(3420269), SRC_ADDR(461, 9, 0, 0), 0, 1, 262);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(351, 17, 5, 17), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(447, 37, 8, 18), 0, 40, 10);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(599, 20, 22, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(177, 16, 17, 15), 6, 0, 16);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(605, 31, 24, 2), SRC_LS_3D, SRC_ADDR(319, 3, 5, 0), 1, 0, 180);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(447, 12, 4, 16), SRC_ADDR(316, 15, 4, 14), SRC_ADDR(185, 18, 3, 19), 6, 60, 0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(142, 3, 3, 0), SRC_ADDR(454, 0, 2, 1), SRC_ADDR(223, 1, 2, 1), 0, 0, 520);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(12, 4, 25, 13), SRC_ADDR(266, 6, 15, 17), SRC_ADDR(541, 0, 16, 9), 60, 0, 3);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(568, 11, 4, 2), SRC_ADDR(376, 15, 19, 2), SRC_ADDR(113, 18, 7, 4), 1, 0, 150);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(164, 40, 49, 5), SRC_IMM_3D(266427610), SRC_LS_3D, 2, 0, 147);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(11, 5, 5, 58), SRC_IMM_3D(2744516), SRC_IMM_3D(262557758), 58, 0, 9, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(3834, 138, 22, 29, 13, 6, 0, 12);
VPRO::DIM3::LOADSTORE::store(1635, 314, 33, 10, 16, 1, 0, 294, L0);
VPRO::DIM3::LOADSTORE::loadbs(3029, 600, 48, 12, 8, 0, 0, 352);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(214, 0, 8, 25), SRC_ADDR(713, 4, 21, 26), SRC_ADDR(421, 2, 16, 0), 54, 4, 0);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(519, 56, 17, 0), SRC_ADDR(93, 14, 9, 0), SRC_IMM_3D(5629323), 0, 2, 270);
VPRO::DIM3::LOADSTORE::loads(3145, 110, 37, 23, 25, 6, 6, 2);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(644, 12, 10, 1), SRC_IMM_3D(5234660), SRC_ADDR(485, 3, 6, 1), 2, 0, 250, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(907, 18, 14, 1), SRC_ADDR(149, 34, 33, 0), SRC_ADDR(221, 31, 21, 0), 0, 0, 108, true, false, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(556, 14, 4, 11), SRC_ADDR(0, 14, 5, 10), SRC_ADDR(11, 2, 6, 17), 0, 30, 30);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(382, 12, 6, 4), SRC_ADDR(27, 8, 16, 8), SRC_ADDR(198, 10, 3, 14), 22, 42, 0);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(207, 24, 38, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(277, 40, 12, 3), 0, 0, 108);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(363, 0, 53, 17), SRC_LS_3D, SRC_IMM_3D(1688957), 20, 6, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(4, 26, 14, 1), SRC_ADDR(107, 6, 23, 2), SRC_ADDR(84, 9, 16, 1), 1, 1, 253);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(209, 4, 3, 1), SRC_ADDR(408, 3, 0, 2), SRC_ADDR(225, 4, 2, 2), 1, 0, 262);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(517, 3, 23, 20), SRC_ADDR(227, 9, 35, 5), SRC_CHAINING_NEIGHBOR_LANE, 57, 0, 12);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(91, 1, 1, 0), SRC_ADDR(331, 0, 0, 0), SRC_ADDR(46, 0, 1, 0), 0, 0, 742);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(33, 8, 35, 26), SRC_ADDR(816, 11, 53, 1), SRC_IMM_3D(267259276), 10, 0, 26);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(557, 3, 57, 46), SRC_IMM_3D(260358717), SRC_ADDR(794, 1, 6, 46), 25, 0, 1, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(414, 6, 16, 9), SRC_ADDR(571, 13, 12, 5), SRC_ADDR(119, 18, 1, 6), 6, 0, 10, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(766, 14, 8, 3), SRC_ADDR(205, 39, 26, 5), SRC_ADDR(301, 19, 25, 17), 8, 12, 5, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(5918, 622, 14, 9, 33, 12, 10, 0);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(153, 2, 36, 37), SRC_ADDR(59, 5, 35, 1), SRC_ADDR(583, 21, 6, 0), 9, 6, 6);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(619, 4, 58, 5), SRC_IMM_3D(261406890), SRC_ADDR(173, 13, 1, 32), 18, 5, 5);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(178, 23, 2, 23), SRC_ADDR(476, 2, 5, 30), SRC_ADDR(336, 6, 24, 34), 7, 12, 7);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(501, 0, 10, 3), SRC_ADDR(42, 16, 14, 1), SRC_IMM_3D(265874629), 6, 0, 72);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(17, 21, 12, 1), SRC_IMM_3D(4652918), SRC_ADDR(319, 22, 25, 0), 4, 0, 148);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(8, 7, 25, 8), SRC_IMM_3D(1468858), SRC_ADDR(862, 5, 16, 0), 4, 1, 88);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(697, 42, 9, 1), SRC_ADDR(60, 45, 45, 4), SRC_LS_3D, 0, 10, 12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(366, 30, 45, 2), SRC_IMM_3D(3367329), SRC_IMM_3D(261347129), 2, 0, 262, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(90, 6, 6, 0), SRC_ADDR(217, 0, 6, 1), SRC_ADDR(435, 5, 1, 0), 1, 0, 336);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(332, 17, 3, 11), SRC_ADDR(6, 15, 5, 51), SRC_IMM_3D(264458172), 28, 33, 0);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(163, 5, 19, 12), SRC_ADDR(29, 1, 48, 20), SRC_ADDR(496, 57, 17, 17), 8, 2, 2);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(338, 7, 27, 1), SRC_IMM_3D(7170256), SRC_ADDR(451, 9, 33, 1), 0, 4, 198);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(354, 30, 56, 0), SRC_IMM_3D(262604522), SRC_IMM_3D(4695479), 0, 0, 976);
VPRO::DIM3::LOADSTORE::loadb(4446, 607, 12, 61, 26, 12, 4, 12);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(149, 14, 43, 11), SRC_ADDR(303, 6, 44, 17), SRC_LS_3D, 12, 12, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(624, 4, 12, 42), SRC_IMM_3D(2378869), SRC_ADDR(134, 5, 18, 41), 12, 12, 1);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(575, 3, 54, 24), SRC_ADDR(286, 0, 52, 10), SRC_IMM_3D(261925368), 30, 6, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(296, 1, 10, 2), SRC_ADDR(231, 5, 5, 2), SRC_IMM_3D(265915219), 0, 0, 232);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(347, 4, 37, 18), SRC_IMM_3D(6397904), SRC_ADDR(196, 4, 59, 15), 42, 9, 0);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(220, 0, 0, 1), SRC_ADDR(21, 0, 6, 1), SRC_ADDR(119, 4, 1, 0), 1, 0, 486, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(167, 27, 30, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(393, 7, 37, 2), 0, 0, 306);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(248, 5, 25, 61), SRC_IMM_3D(4881846), SRC_IMM_3D(264498134), 15, 3, 3);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(4, 8, 17, 0), SRC_ADDR(528, 10, 12, 0), SRC_IMM_3D(261420870), 0, 0, 306, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(236, 18, 24, 11), SRC_IMM_3D(7077756), SRC_ADDR(313, 6, 18, 4), 9, 19, 4);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(633, 44, 9, 28), SRC_IMM_3D(267560017), SRC_LS_3D, 2, 1, 4);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(483, 9, 11, 0), SRC_ADDR(797, 15, 6, 0), SRC_LS_3D, 2, 0, 312);
VPRO::DIM3::LOADSTORE::loadbs(5051, 20, 7, 42, 54, 51, 0, 0);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(55, 5, 17, 49), SRC_ADDR(445, 3, 29, 8), SRC_CHAINING_NEIGHBOR_LANE, 33, 12, 1, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(5696, 829, 23, 54, 30, 20, 3, 2);
VPRO::DIM3::LOADSTORE::loads(5701, 372, 48, 50, 37, 12, 1, 16);
VPRO::DIM3::LOADSTORE::loadb(6193, 552, 51, 5, 6, 0, 0, 192);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(238, 0, 23, 47), SRC_IMM_3D(267839152), SRC_ADDR(33, 9, 29, 14), 25, 1, 16, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(185, 369, 43, 16, 45, 4, 0, 82);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(213, 54, 7, 5), SRC_ADDR(678, 29, 8, 15), SRC_ADDR(827, 8, 6, 17), 1, 13, 6);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(169, 4, 9, 6), SRC_ADDR(872, 8, 10, 0), SRC_ADDR(412, 7, 6, 8), 2, 2, 70);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(333, 6, 2, 5), SRC_ADDR(115, 16, 0, 4), SRC_ADDR(608, 14, 11, 3), 0, 6, 100, true, true, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(6, 2, 13, 2), SRC_ADDR(812, 9, 11, 0), SRC_ADDR(140, 6, 0, 2), 0, 0, 262);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(23, 20, 29, 58), SRC_LS_3D, SRC_ADDR(333, 0, 5, 38), 25, 0, 6);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(820, 19, 7, 0), SRC_ADDR(904, 5, 10, 1), SRC_ADDR(306, 21, 5, 3), 2, 1, 70);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(12, 55, 48, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(1636795), 6, 0, 100);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(152, 15, 17, 1), SRC_LS_3D, SRC_ADDR(582, 14, 7, 0), 0, 0, 232);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(636, 7, 1, 17), SRC_ADDR(646, 23, 1, 27), SRC_ADDR(94, 13, 5, 8), 5, 58, 0, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(350, 31, 0, 1), SRC_ADDR(116, 2, 27, 0), SRC_IMM_3D(8376448), 0, 2, 96);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(326, 42, 56, 14), SRC_ADDR(106, 23, 25, 25), SRC_IMM_3D(260663983), 5, 7, 0);
VPRO::DIM3::LOADSTORE::loadbs(5325, 364, 10, 23, 3, 0, 0, 466);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(670, 23, 1, 11), SRC_IMM_3D(263466711), SRC_ADDR(382, 20, 1, 51), 10, 42, 0);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(10, 12, 6, 4), SRC_IMM_3D(465768), SRC_ADDR(42, 0, 53, 50), 46, 2, 2);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(269, 6, 46, 46), SRC_ADDR(317, 6, 2, 49), SRC_CHAINING_NEIGHBOR_LANE, 15, 11, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(643, 5, 40, 58), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(488, 2, 8, 54), 26, 5, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(9, 8, 20, 2), SRC_LS_3D, SRC_IMM_3D(6285103), 0, 0, 466);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(768, 5, 8, 5), SRC_ADDR(111, 1, 0, 11), SRC_ADDR(133, 11, 28, 31), 28, 6, 4, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(179, 4, 21, 4), SRC_ADDR(550, 25, 23, 1), SRC_CHAINING_NEIGHBOR_LANE, 8, 0, 96);
VPRO::DIM3::LOADSTORE::loadb(1497, 989, 14, 18, 23, 2, 0, 157);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(617, 20, 1, 4), SRC_ADDR(251, 16, 7, 21), SRC_ADDR(339, 15, 7, 10), 6, 25, 3);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(35, 12, 15, 3), SRC_ADDR(634, 16, 4, 1), SRC_ADDR(135, 11, 1, 6), 2, 0, 106, true, false, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(412, 38, 24, 50), SRC_ADDR(408, 43, 40, 10), SRC_ADDR(183, 10, 22, 21), 8, 0, 5);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(81, 5, 25, 5), SRC_ADDR(204, 10, 19, 19), SRC_ADDR(577, 0, 42, 18), 10, 2, 14);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(102, 26, 23, 1), SRC_ADDR(232, 30, 36, 7), SRC_LS_3D, 0, 5, 78);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(91, 14, 24, 17), SRC_ADDR(183, 18, 12, 28), SRC_ADDR(460, 34, 19, 7), 7, 2, 22, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(455, 15, 11, 18), SRC_IMM_3D(2532524), SRC_ADDR(529, 19, 58, 16), 0, 2, 22);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(16, 7, 11, 0), SRC_IMM_3D(267018311), SRC_ADDR(290, 8, 6, 0), 0, 0, 882);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(76, 10, 10, 32), SRC_ADDR(491, 32, 0, 0), SRC_ADDR(426, 11, 13, 33), 5, 36, 0);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(543, 7, 5, 2), SRC_ADDR(267, 10, 14, 1), SRC_ADDR(237, 2, 6, 21), 60, 0, 12, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(454, 12, 1, 12), SRC_LS_3D, SRC_IMM_3D(2609428), 46, 13, 0);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(354, 5, 47, 38), SRC_IMM_3D(265972857), SRC_IMM_3D(262235807), 24, 10, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(484, 5, 1, 33), SRC_ADDR(587, 5, 1, 19), SRC_ADDR(661, 10, 11, 20), 14, 12, 4);
VPRO::DIM3::LOADSTORE::load(4543, 199, 50, 39, 11, 6, 0, 93);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(82, 51, 15, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(706, 26, 31, 1), 0, 0, 276);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(607, 20, 11, 46), SRC_ADDR(97, 29, 22, 20), SRC_ADDR(43, 0, 31, 14), 8, 10, 2);
VPRO::DIM3::LOADSTORE::loadb(3019, 432, 3, 5, 5, 0, 0, 262);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(143, 36, 29, 0), SRC_IMM_3D(261123731), SRC_IMM_3D(3986378), 0, 0, 652);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(123, 47, 16, 0), SRC_ADDR(184, 28, 19, 1), SRC_IMM_3D(260726266), 0, 1, 366);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(699, 3, 1, 0), SRC_ADDR(255, 3, 3, 0), SRC_ADDR(220, 3, 2, 0), 0, 0, 760);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(257, 42, 44, 0), SRC_IMM_3D(2509328), SRC_IMM_3D(7024262), 0, 0, 562, true, false, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(50, 18, 40, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(556, 5, 26, 15), 12, 0, 21);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(848, 3, 44, 0), SRC_LS_3D, SRC_ADDR(162, 23, 35, 3), 0, 0, 262);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(525, 3, 47, 7), SRC_IMM_3D(1548884), SRC_ADDR(905, 1, 22, 1), 16, 0, 28);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(279, 10, 5, 0), SRC_ADDR(102, 0, 1, 0), SRC_ADDR(406, 8, 9, 4), 1, 2, 112, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(844, 8, 9, 0), SRC_ADDR(64, 9, 8, 2), SRC_IMM_3D(260215759), 0, 0, 382);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(497, 15, 17, 14), SRC_ADDR(200, 15, 3, 11), SRC_ADDR(27, 2, 4, 7), 16, 3, 9);
VPRO::DIM3::LOADSTORE::loads(6398, 978, 48, 14, 2, 3, 0, 222);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(406, 2, 48, 16), SRC_ADDR(253, 1, 51, 37), SRC_ADDR(127, 5, 45, 3), 57, 6, 0, true, false, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(825, 1, 1, 0), SRC_ADDR(703, 1, 1, 0), SRC_ADDR(91, 0, 1, 0), 0, 0, 498);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(381, 47, 6, 18), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262392587), 6, 57, 0);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(737, 13, 26, 0), SRC_LS_3D, SRC_ADDR(736, 0, 0, 0), 3, 0, 222);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(14, 17, 11, 9), SRC_ADDR(719, 7, 0, 18), SRC_ADDR(326, 26, 8, 1), 2, 58, 4);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(123, 11, 45, 5), SRC_LS_3D, SRC_IMM_3D(261897985), 9, 0, 100);
VPRO::DIM3::LOADSTORE::loadb(412, 182, 52, 46, 24, 0, 0, 138);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(773, 0, 4, 0), SRC_ADDR(90, 4, 3, 3), SRC_ADDR(137, 1, 4, 0), 0, 0, 270);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(64, 4, 1, 35), SRC_IMM_3D(262809150), SRC_LS_3D, 43, 12, 0);
VPRO::DIM3::LOADSTORE::load(983, 925, 51, 24, 6, 0, 0, 966);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(139, 0, 7, 5), SRC_ADDR(94, 4, 9, 1), SRC_ADDR(641, 3, 2, 2), 8, 0, 108);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(566, 25, 9, 60), SRC_LS_3D, SRC_ADDR(27, 13, 15, 60), 7, 2, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(755, 34, 43, 1), SRC_ADDR(170, 9, 46, 7), SRC_IMM_3D(899002), 3, 0, 70);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(192, 10, 12, 34), SRC_ADDR(75, 8, 8, 36), SRC_ADDR(356, 9, 1, 30), 51, 5, 1);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(539, 7, 0, 0), SRC_ADDR(254, 23, 19, 1), SRC_LS_3D, 0, 2, 228);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(541, 12, 0, 1), SRC_ADDR(527, 11, 12, 0), SRC_ADDR(61, 0, 6, 0), 1, 0, 222);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(97, 0, 9, 0), SRC_ADDR(666, 7, 22, 1), SRC_ADDR(278, 14, 4, 8), 18, 0, 40, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(143, 339, 44, 48, 30, 0, 2, 192);
VPRO::DIM3::LOADSTORE::load(5602, 979, 34, 56, 32, 10, 0, 0);
VPRO::DIM3::LOADSTORE::store(185, 830, 42, 6, 46, 0, 18, 40, L0);
VPRO::DIM3::LOADSTORE::loadb(182, 273, 3, 17, 61, 0, 0, 96);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(75, 0, 1, 0), SRC_ADDR(82, 1, 4, 0), SRC_ADDR(260, 1, 3, 0), 0, 0, 498);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(194, 0, 15, 23), SRC_ADDR(711, 14, 0, 34), SRC_LS_3D, 16, 36, 0, false, true, false);
VPRO::DIM3::LOADSTORE::loads(1398, 59, 38, 42, 18, 11, 0, 15);
VPRO::DIM3::LOADSTORE::loadbs(4469, 435, 25, 11, 3, 0, 2, 108);
VPRO::DIM3::LOADSTORE::loads(976, 724, 13, 39, 48, 0, 0, 110);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(479, 37, 33, 4), SRC_IMM_3D(264911361), SRC_ADDR(143, 14, 37, 3), 4, 0, 46);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(80, 11, 10, 1), SRC_ADDR(216, 11, 0, 4), SRC_ADDR(145, 8, 6, 3), 3, 0, 156);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(414, 25, 61, 4), SRC_LS_3D, SRC_ADDR(13, 19, 41, 2), 0, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(493, 32, 29, 2), SRC_IMM_3D(8262115), SRC_IMM_3D(6941141), 1, 2, 150);
VPRO::DIM3::LOADSTORE::store(2305, 945, 59, 42, 3, 0, 0, 982, L0);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(792, 2, 23, 3), SRC_IMM_3D(7521746), SRC_IMM_3D(267463705), 30, 6, 2);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(38, 0, 18, 31), SRC_ADDR(168, 1, 12, 21), SRC_ADDR(592, 2, 31, 22), 60, 0, 1);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(920, 12, 44, 0), SRC_IMM_3D(6636282), SRC_IMM_3D(7121486), 2, 0, 310);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(2, 1, 59, 15), SRC_ADDR(378, 13, 33, 18), SRC_IMM_3D(7189134), 7, 6, 1);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(169, 50, 30, 2), SRC_IMM_3D(265684063), SRC_ADDR(83, 16, 36, 1), 0, 0, 302);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(372, 0, 0, 0), SRC_IMM_3D(264516715), SRC_ADDR(746, 1, 1, 0), 0, 0, 982, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(512, 2, 4, 2), SRC_ADDR(804, 4, 6, 0), SRC_ADDR(715, 2, 8, 0), 1, 1, 136, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(1343, 954, 50, 14, 33, 0, 14, 60);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(153, 33, 1, 21), SRC_IMM_3D(261347036), SRC_ADDR(382, 5, 45, 47), 3, 1, 12);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(449, 9, 11, 2), SRC_ADDR(534, 17, 12, 0), SRC_ADDR(156, 2, 18, 2), 0, 0, 270);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(513, 29, 5, 21), SRC_LS_3D, SRC_ADDR(182, 20, 21, 17), 9, 10, 4);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(324, 10, 46, 4), SRC_IMM_3D(265498336), SRC_IMM_3D(2073117), 0, 4, 42);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(652, 25, 22, 3), SRC_LS_3D, SRC_ADDR(407, 39, 24, 0), 0, 2, 92);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(398, 9, 20, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(845, 0, 6, 1), 1, 1, 136);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(320, 6, 5, 40), SRC_ADDR(623, 40, 6, 35), SRC_LS_3D, 0, 42, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(5558, 138, 19, 37, 22, 6, 30, 2);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(427, 45, 33, 0), SRC_ADDR(513, 49, 8, 2), SRC_ADDR(138, 62, 35, 1), 3, 2, 8);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(618, 16, 16, 2), SRC_ADDR(194, 0, 11, 3), SRC_ADDR(267, 20, 2, 1), 10, 0, 78, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(44, 25, 57, 1), SRC_IMM_3D(263782265), SRC_ADDR(464, 13, 1, 1), 0, 2, 133);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(112, 46, 3, 3), SRC_ADDR(248, 33, 22, 17), SRC_ADDR(335, 39, 18, 1), 1, 6, 30);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(413, 15, 32, 6), SRC_ADDR(387, 10, 22, 4), SRC_ADDR(47, 39, 26, 0), 0, 0, 66);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(45, 42, 44, 9), SRC_IMM_3D(261860802), SRC_IMM_3D(5070161), 1, 1, 60);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(221, 4, 19, 40), SRC_LS_3D, SRC_ADDR(22, 6, 6, 29), 20, 30, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(80, 6, 8, 0), SRC_ADDR(780, 7, 0, 1), SRC_ADDR(469, 11, 12, 2), 0, 10, 88, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(63, 656, 0, 30, 19, 53, 0, 8);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(570, 1, 6, 1), SRC_ADDR(148, 7, 5, 2), SRC_ADDR(203, 1, 2, 2), 3, 0, 228);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(586, 13, 48, 0), SRC_LS_3D, SRC_ADDR(248, 20, 15, 1), 15, 1, 13, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(222, 20, 53, 23), SRC_ADDR(180, 19, 27, 4), SRC_IMM_3D(8353569), 7, 0, 28);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(746, 23, 0, 0), SRC_IMM_3D(6687346), SRC_ADDR(209, 31, 27, 2), 9, 0, 96);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(34, 9, 16, 27), SRC_IMM_3D(5538099), SRC_ADDR(312, 30, 6, 45), 15, 19, 2, false, true, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(322, 20, 14, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(37, 5, 0, 2), 10, 0, 88);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(721, 3, 33, 42), SRC_LS_3D, SRC_ADDR(234, 42, 6, 24), 18, 0, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(761, 13, 15, 0), SRC_IMM_3D(261366724), SRC_IMM_3D(263090541), 0, 0, 166);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(152, 5, 0, 6), SRC_ADDR(503, 38, 26, 0), SRC_ADDR(318, 29, 22, 0), 0, 0, 138);
VPRO::DIM3::LOADSTORE::loadbs(300, 583, 12, 27, 26, 2, 0, 28);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(467, 14, 24, 4), SRC_ADDR(358, 5, 26, 5), SRC_ADDR(102, 18, 17, 21), 7, 14, 5);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(687, 21, 30, 0), SRC_IMM_3D(261757332), SRC_ADDR(331, 33, 14, 0), 0, 2, 292);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(887, 5, 21, 0), SRC_ADDR(21, 25, 5, 6), SRC_ADDR(615, 18, 5, 2), 0, 6, 42);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(33, 16, 22, 0), SRC_ADDR(582, 27, 25, 0), SRC_ADDR(539, 21, 4, 1), 0, 6, 100, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(415, 2, 38, 48), SRC_LS_3D, SRC_IMM_3D(1389836), 28, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(659, 556, 22, 29, 9, 0, 0, 268, L0);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(108, 19, 17, 1), SRC_ADDR(2, 22, 1, 1), SRC_CHAINING_NEIGHBOR_LANE, 1, 0, 438, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(242, 4, 3, 3), SRC_ADDR(717, 0, 6, 1), SRC_ADDR(701, 12, 6, 2), 4, 0, 136, true, false, false);
VPRO::DIM3::LOADSTORE::load(849, 747, 50, 24, 11, 12, 60, 0);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(182, 31, 45, 4), SRC_IMM_3D(3442389), SRC_IMM_3D(260412284), 0, 11, 78, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(602, 7, 7, 3), SRC_ADDR(877, 2, 5, 1), SRC_ADDR(223, 6, 13, 5), 0, 0, 126, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(10, 1, 20, 13), SRC_ADDR(621, 9, 51, 6), SRC_ADDR(179, 36, 56, 39), 8, 4, 4);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(422, 13, 35, 2), SRC_ADDR(168, 8, 55, 5), SRC_LS_3D, 12, 0, 60);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(713, 15, 45, 1), SRC_IMM_3D(5824067), SRC_IMM_3D(266872084), 0, 0, 192, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(74, 19, 16, 12), SRC_ADDR(440, 7, 7, 20), SRC_ADDR(525, 2, 23, 24), 12, 1, 16);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(382, 9, 0, 3), SRC_ADDR(315, 16, 8, 1), SRC_ADDR(189, 12, 6, 2), 0, 3, 190);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(155, 4, 43, 46), SRC_ADDR(14, 36, 7, 57), SRC_CHAINING_NEIGHBOR_LANE, 21, 16, 0);
VPRO::DIM3::LOADSTORE::load(924, 728, 46, 50, 0, 0, 0, 661);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(321, 53, 60, 15), SRC_ADDR(742, 10, 2, 53), SRC_ADDR(87, 32, 27, 28), 3, 6, 2);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(96, 5, 6, 10), SRC_IMM_3D(1188475), SRC_ADDR(578, 7, 36, 0), 43, 0, 22);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(199, 8, 20, 2), SRC_LS_3D, SRC_IMM_3D(267949696), 18, 12, 0);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(764, 3, 21, 1), SRC_LS_3D, SRC_ADDR(691, 31, 39, 1), 4, 0, 82);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(633, 5, 0, 20), SRC_ADDR(302, 13, 6, 28), SRC_ADDR(49, 30, 20, 5), 16, 21, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(16, 22, 25, 0), SRC_ADDR(584, 7, 9, 0), SRC_CHAINING_NEIGHBOR_LANE, 2, 0, 330);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(698, 10, 3, 15), SRC_ADDR(345, 9, 0, 17), SRC_ADDR(78, 22, 13, 0), 6, 46, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(269, 1, 1, 0), SRC_ADDR(679, 1, 1, 0), SRC_ADDR(8, 0, 4, 0), 0, 0, 910);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(235, 28, 7, 4), SRC_ADDR(268, 3, 12, 23), SRC_ADDR(633, 23, 0, 3), 0, 18, 18);
VPRO::DIM3::LOADSTORE::loadb(1497, 542, 47, 61, 32, 0, 1, 156);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(531, 6, 5, 0), SRC_ADDR(551, 7, 1, 0), SRC_ADDR(362, 2, 4, 0), 1, 0, 336);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(212, 27, 6, 10), SRC_IMM_3D(6750937), SRC_ADDR(15, 15, 0, 11), 0, 36, 22);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(326, 16, 17, 3), SRC_LS_3D, SRC_ADDR(130, 23, 14, 3), 0, 1, 156);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(86, 1, 2, 0), SRC_ADDR(466, 1, 2, 1), SRC_ADDR(163, 2, 1, 2), 2, 0, 330, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(4720, 899, 7, 41, 0, 2, 0, 330, L0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(550, 49, 44, 27), SRC_IMM_3D(6747319), SRC_IMM_3D(261598592), 7, 0, 2);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(355, 21, 5, 20), SRC_ADDR(765, 9, 6, 21), SRC_IMM_3D(261113463), 14, 20, 0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(724, 1, 22, 2), SRC_ADDR(174, 12, 16, 3), SRC_ADDR(695, 12, 10, 0), 0, 2, 112);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(6, 0, 2, 2), SRC_ADDR(157, 7, 0, 0), SRC_ADDR(385, 7, 3, 1), 0, 1, 372);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(714, 3, 5, 1), SRC_ADDR(209, 23, 4, 10), SRC_IMM_3D(265346670), 0, 35, 9);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(776, 15, 10, 1), SRC_ADDR(348, 53, 58, 4), SRC_ADDR(282, 38, 50, 6), 3, 0, 40);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(3, 6, 4, 0), SRC_ADDR(52, 7, 9, 0), SRC_IMM_3D(263515554), 0, 2, 330, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(599, 0, 0, 0), SRC_ADDR(430, 0, 0, 0), SRC_ADDR(637, 1, 0, 0), 0, 0, 658, true, false, false);
VPRO::DIM3::LOADSTORE::loads(1060, 601, 14, 9, 43, 13, 16, 3);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(186, 11, 4, 33), SRC_ADDR(111, 0, 1, 12), SRC_LS_3D, 16, 0, 10, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(242, 6, 30, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(780, 30, 19, 0), 2, 0, 126);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(15, 25, 9, 3), SRC_IMM_3D(264828203), SRC_ADDR(599, 26, 36, 1), 5, 0, 136);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(753, 4, 7, 28), SRC_ADDR(279, 40, 8, 23), SRC_ADDR(168, 27, 8, 25), 4, 12, 4);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(159, 47, 29, 0), SRC_IMM_3D(265129977), SRC_IMM_3D(263049172), 0, 0, 130);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(12, 21, 52, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(720, 29, 22, 0), 1, 0, 138);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(496, 2, 18, 25), SRC_LS_3D, SRC_ADDR(57, 3, 7, 27), 14, 16, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(434, 1, 5, 0), SRC_ADDR(770, 0, 15, 0), SRC_ADDR(570, 15, 1, 1), 8, 0, 96, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(5796, 296, 5, 13, 51, 0, 36, 26);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(24, 6, 18, 1), SRC_LS_3D, SRC_ADDR(243, 29, 25, 1), 1, 0, 352);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(14, 4, 18, 17), SRC_ADDR(392, 35, 9, 6), SRC_ADDR(385, 32, 4, 8), 4, 16, 4, true, false, false);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(20, 27, 20, 37), SRC_ADDR(734, 4, 31, 16), SRC_ADDR(152, 43, 11, 7), 14, 4, 4, false, true, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(424, 4, 6, 3), SRC_ADDR(276, 8, 14, 0), SRC_ADDR(43, 11, 0, 0), 4, 0, 112, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(566, 49, 29, 8), SRC_ADDR(3, 34, 50, 48), SRC_ADDR(410, 5, 14, 3), 0, 13, 1);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(255, 3, 9, 8), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(439, 24, 46, 9), 4, 4, 16);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(554, 10, 3, 0), SRC_LS_3D, SRC_ADDR(480, 1, 5, 0), 0, 0, 292);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(2460, 339, 26, 11, 0, 26, 14, 0, L0);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(758, 1, 4, 0), SRC_ADDR(782, 1, 4, 0), SRC_ADDR(426, 4, 2, 1), 1, 0, 270);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(46, 6, 8, 9), SRC_ADDR(586, 18, 5, 40), SRC_ADDR(635, 5, 7, 16), 2, 15, 7);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(14, 23, 4, 13), SRC_IMM_3D(5726055), SRC_CHAINING_NEIGHBOR_LANE, 3, 14, 4);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(28, 12, 0, 0), SRC_ADDR(345, 9, 2, 2), SRC_ADDR(175, 4, 6, 1), 3, 0, 198);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(137, 46, 16, 38), SRC_IMM_3D(3163092), SRC_ADDR(640, 0, 6, 55), 2, 35, 3);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(366, 30, 12, 12), SRC_ADDR(148, 29, 0, 16), SRC_ADDR(182, 28, 12, 22), 2, 20, 14);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(652, 4, 9, 14), SRC_ADDR(154, 12, 37, 41), SRC_ADDR(66, 1, 25, 25), 44, 8, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(4423, 857, 56, 11, 53, 14, 9, 2);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(292, 12, 2, 17), SRC_IMM_3D(8145275), SRC_ADDR(21, 6, 2, 21), 51, 18, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(633, 0, 8, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(837, 12, 2, 0), 0, 0, 726, false, true, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(812, 0, 1, 0), SRC_ADDR(588, 1, 2, 0), SRC_ADDR(43, 0, 2, 1), 0, 0, 522);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(240, 22, 19, 0), SRC_IMM_3D(5881568), SRC_ADDR(640, 17, 14, 1), 0, 4, 180);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(359, 11, 5, 2), SRC_IMM_3D(7169268), SRC_ADDR(76, 5, 13, 2), 2, 0, 312);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(687, 16, 8, 2), SRC_ADDR(204, 36, 31, 7), SRC_IMM_3D(7479796), 7, 2, 40, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(604, 13, 27, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(856, 26, 23, 0), 0, 0, 256);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(295, 9, 3, 38), SRC_LS_3D, SRC_IMM_3D(260233982), 29, 4, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(94, 9, 5, 0), SRC_ADDR(391, 5, 21, 0), SRC_IMM_3D(261335065), 0, 0, 520);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(563, 0, 1, 38), SRC_ADDR(599, 6, 1, 41), SRC_ADDR(79, 21, 1, 37), 25, 33, 0);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(138, 20, 10, 12), SRC_ADDR(66, 39, 0, 8), SRC_ADDR(52, 9, 8, 24), 4, 60, 0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(506, 14, 27, 11), SRC_ADDR(252, 20, 34, 4), SRC_ADDR(320, 1, 17, 12), 2, 5, 31, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(1619, 567, 31, 30, 5, 0, 0, 826);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(498, 10, 4, 4), SRC_ADDR(31, 10, 0, 1), SRC_ADDR(687, 13, 2, 13), 5, 16, 6);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(31, 24, 20, 37), SRC_ADDR(688, 42, 61, 3), SRC_IMM_3D(7139481), 4, 1, 3);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(626, 10, 11, 0), SRC_ADDR(742, 3, 8, 0), SRC_LS_3D, 0, 0, 826);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(249, 8, 19, 20), SRC_ADDR(463, 7, 20, 7), SRC_LS_3D, 40, 0, 13);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(668, 6, 24, 3), SRC_ADDR(549, 2, 15, 21), SRC_ADDR(122, 11, 24, 26), 30, 0, 10, false, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(718, 2, 22, 2), SRC_IMM_3D(1666796), SRC_ADDR(276, 11, 21, 9), 16, 0, 22, true, true, false);
VPRO::DIM3::LOADSTORE::loadb(3094, 884, 45, 26, 6, 21, 38, 0);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(529, 4, 3, 3), SRC_ADDR(383, 17, 3, 1), SRC_ADDR(711, 3, 10, 2), 0, 0, 136);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(625, 3, 3, 0), SRC_ADDR(718, 2, 2, 0), SRC_ADDR(448, 3, 2, 0), 0, 0, 966, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(533, 3, 18, 6), SRC_ADDR(1, 10, 10, 38), SRC_ADDR(219, 0, 14, 40), 49, 1, 4, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(543, 11, 2, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(7977259), 22, 0, 16);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(32, 38, 49, 12), SRC_ADDR(45, 2, 31, 2), SRC_LS_3D, 3, 0, 70);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(108, 7, 24, 9), SRC_LS_3D, SRC_ADDR(370, 6, 15, 54), 18, 1, 9);
VPRO::DIM3::LOADSTORE::loadb(1953, 472, 48, 40, 21, 59, 6, 0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(7, 13, 4, 23), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(15, 16, 24, 27), 28, 10, 0);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(28, 17, 4, 8), SRC_LS_3D, SRC_ADDR(408, 5, 48, 27), 36, 0, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(514, 17, 20, 1), SRC_ADDR(23, 36, 0, 6), SRC_IMM_3D(261450339), 2, 3, 42);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(277, 17, 3, 13), SRC_IMM_3D(1619069), SRC_ADDR(358, 10, 36, 7), 0, 13, 18);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(193, 15, 59, 5), SRC_IMM_3D(261696632), SRC_ADDR(483, 3, 17, 41), 7, 3, 7);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(65, 42, 61, 62), SRC_IMM_3D(267160698), SRC_LS_3D, 0, 0, 2);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(416, 4, 35, 43), SRC_ADDR(227, 1, 51, 58), SRC_ADDR(77, 7, 12, 35), 28, 0, 10, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(1960, 769, 32, 41, 20, 2, 58, 1);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(94, 21, 4, 3), SRC_ADDR(203, 2, 11, 4), SRC_ADDR(251, 4, 20, 4), 0, 0, 100);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(238, 51, 36, 6), SRC_ADDR(189, 35, 42, 0), SRC_IMM_3D(7674043), 0, 4, 78);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(281, 13, 27, 41), SRC_ADDR(565, 2, 7, 29), SRC_ADDR(80, 2, 55, 33), 6, 4, 4);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(613, 51, 49, 5), SRC_IMM_3D(4074825), SRC_CHAINING_NEIGHBOR_LANE, 1, 0, 43);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(240, 34, 5, 20), SRC_IMM_3D(267358677), SRC_ADDR(168, 55, 51, 41), 4, 0, 6);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(141, 46, 56, 0), SRC_IMM_3D(267433820), SRC_ADDR(169, 51, 21, 0), 1, 0, 354);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(87, 48, 9, 3), SRC_IMM_3D(260432629), SRC_LS_3D, 0, 2, 117);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(146, 5, 20, 8), SRC_ADDR(663, 22, 40, 10), SRC_ADDR(406, 26, 6, 13), 10, 0, 7, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(552, 5, 26, 33), SRC_IMM_3D(260640062), SRC_ADDR(382, 7, 8, 26), 58, 1, 4);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(344, 15, 19, 0), SRC_ADDR(725, 15, 6, 0), SRC_IMM_3D(266736715), 0, 0, 882);
VPRO::DIM3::LOADSTORE::loads(353, 705, 44, 45, 1, 0, 0, 358);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(593, 10, 10, 0), SRC_IMM_3D(3427953), SRC_ADDR(806, 10, 9, 0), 0, 0, 862);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(708, 6, 0, 1), SRC_ADDR(358, 6, 2, 2), SRC_ADDR(586, 1, 2, 0), 0, 0, 262);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(364, 46, 8, 14), SRC_ADDR(890, 10, 2, 13), SRC_ADDR(77, 31, 7, 36), 5, 16, 0);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(587, 13, 3, 3), SRC_ADDR(226, 20, 7, 3), SRC_ADDR(341, 24, 8, 3), 1, 0, 136);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(461, 5, 5, 1), SRC_LS_3D, SRC_ADDR(265, 11, 11, 0), 0, 0, 358);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(222, 17, 6, 58), SRC_ADDR(334, 33, 16, 21), SRC_LS_3D, 6, 18, 2);
VPRO::DIM3::LOADSTORE::load(4553, 745, 15, 8, 14, 11, 8, 0);
VPRO::DIM3::LOADSTORE::loads(4526, 984, 61, 20, 41, 2, 61, 1);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(369, 3, 10, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(353, 9, 1, 61), 16, 56, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(106, 7, 1, 1), SRC_IMM_3D(133004), SRC_ADDR(38, 4, 1, 0), 0, 2, 282);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(534, 17, 5, 30), SRC_ADDR(34, 36, 22, 17), SRC_ADDR(234, 5, 12, 19), 18, 9, 2);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(132, 32, 13, 2), SRC_ADDR(437, 47, 5, 56), SRC_IMM_3D(262053787), 2, 18, 4, true, false, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(197, 19, 59, 26), SRC_ADDR(683, 15, 4, 38), SRC_LS_3D, 0, 8, 8);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(84, 10, 30, 18), SRC_IMM_3D(5357557), SRC_ADDR(36, 18, 12, 9), 5, 5, 18, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(165, 1, 0, 1), SRC_ADDR(33, 1, 1, 0), SRC_ADDR(531, 1, 2, 1), 1, 0, 478, true, false, false);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(119, 3, 46, 37), SRC_ADDR(52, 4, 18, 37), SRC_LS_3D, 14, 7, 1, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(4301, 843, 37, 41, 0, 0, 18, 0);
VPRO::DIM3::LOADSTORE::loads(1072, 249, 33, 39, 22, 3, 0, 180);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(100, 6, 0, 0), SRC_ADDR(354, 17, 8, 28), SRC_ADDR(636, 19, 0, 3), 4, 40, 1);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(587, 39, 12, 8), SRC_IMM_3D(260225693), SRC_ADDR(419, 26, 0, 4), 1, 15, 3, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(69, 1, 4, 15), SRC_ADDR(559, 13, 1, 7), SRC_ADDR(149, 5, 4, 14), 10, 5, 9);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(651, 14, 15, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(527, 9, 6, 0), 1, 0, 478);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(947, 19, 25, 0), SRC_IMM_3D(264126184), SRC_LS_3D, 0, 0, 502);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(91, 12, 14, 0), SRC_IMM_3D(6499644), SRC_ADDR(807, 36, 33, 0), 0, 0, 598);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(472, 0, 1, 0), SRC_ADDR(508, 0, 0, 0), SRC_ADDR(302, 0, 0, 0), 0, 0, 750);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(202, 28, 45, 2), SRC_ADDR(240, 16, 27, 2), SRC_IMM_3D(264789077), 0, 1, 178);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(31, 20, 38, 6), SRC_IMM_3D(4529597), SRC_ADDR(14, 1, 17, 5), 1, 0, 138);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(458, 1, 33, 5), SRC_ADDR(40, 41, 56, 3), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 82);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(137, 38, 3, 3), SRC_LS_3D, SRC_ADDR(65, 52, 25, 0), 0, 0, 196);
VPRO::DIM3::LOADSTORE::loads(2552, 106, 17, 18, 25, 9, 42, 0);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(24, 12, 34, 0), SRC_ADDR(498, 13, 6, 1), SRC_LS_3D, 0, 0, 232);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(531, 22, 2, 4), SRC_ADDR(513, 4, 7, 1), SRC_ADDR(198, 12, 3, 5), 0, 0, 82, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(493, 0, 8, 6), SRC_ADDR(641, 3, 16, 26), SRC_ADDR(338, 14, 0, 10), 30, 3, 6);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(723, 15, 11, 6), SRC_ADDR(360, 15, 21, 8), SRC_ADDR(286, 25, 23, 26), 6, 4, 10, true, false, false);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(315, 1, 1, 0), SRC_ADDR(96, 1, 0, 0), SRC_ADDR(818, 0, 1, 0), 0, 0, 976);
VPRO::DIM3::LOADSTORE::loadb(1061, 440, 9, 27, 2, 0, 0, 508);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(795, 9, 14, 0), SRC_IMM_3D(264537925), SRC_ADDR(234, 30, 17, 1), 1, 0, 262);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(462, 0, 7, 1), SRC_LS_3D, SRC_ADDR(349, 7, 7, 1), 0, 0, 478);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(448, 37, 2, 35), SRC_ADDR(41, 15, 13, 45), SRC_IMM_3D(263783907), 9, 36, 0);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(201, 3, 0, 13), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(566261), 34, 0, 10);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(752, 22, 39, 23), SRC_LS_3D, SRC_ADDR(190, 24, 8, 34), 1, 4, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(623, 18, 15, 0), SRC_ADDR(610, 5, 5, 2), SRC_IMM_3D(1073786), 0, 0, 196, true, false, false);
VPRO::DIM3::LOADSTORE::store(5582, 856, 42, 17, 19, 2, 2, 70, L0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(207, 0, 13, 2), SRC_ADDR(224, 0, 6, 0), SRC_ADDR(404, 5, 14, 2), 2, 0, 238);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(85, 55, 52, 0), SRC_IMM_3D(7824548), SRC_ADDR(433, 48, 18, 1), 0, 0, 112, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(657, 3, 0, 2), SRC_ADDR(184, 4, 2, 1), SRC_ADDR(603, 5, 1, 0), 2, 0, 166);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(99, 10, 18, 1), SRC_ADDR(362, 8, 23, 0), SRC_ADDR(716, 3, 23, 2), 2, 0, 148);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(564, 20, 62, 4), SRC_ADDR(109, 8, 12, 8), SRC_IMM_3D(7728568), 4, 4, 14);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(161, 58, 31, 4), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262591782), 0, 0, 196);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(841, 23, 8, 1), SRC_ADDR(68, 38, 13, 17), SRC_ADDR(357, 6, 0, 32), 1, 16, 12, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(377, 7, 9, 0), SRC_ADDR(617, 13, 4, 2), SRC_ADDR(810, 15, 12, 1), 0, 0, 180);
VPRO::DIM3::LOADSTORE::loadb(3137, 390, 38, 0, 21, 1, 0, 136);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(755, 1, 55, 59), SRC_ADDR(170, 22, 8, 29), SRC_ADDR(118, 2, 24, 18), 28, 4, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(821, 2, 4, 0), SRC_ADDR(406, 1, 1, 0), SRC_ADDR(622, 4, 4, 0), 0, 0, 838, true, false, false);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(23, 5, 5, 7), SRC_ADDR(132, 22, 9, 26), SRC_ADDR(752, 6, 2, 5), 8, 4, 16);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(579, 10, 7, 37), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(67, 15, 17, 2), 36, 3, 1);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(178, 26, 30, 4), SRC_ADDR(287, 2, 36, 0), SRC_ADDR(678, 18, 36, 1), 1, 5, 36);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(31, 15, 11, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(168, 12, 18, 3), 2, 0, 180);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(74, 50, 58, 5), SRC_LS_3D, SRC_IMM_3D(919579), 1, 0, 136);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(821, 59, 41, 0), SRC_ADDR(374, 44, 29, 8), SRC_ADDR(907, 20, 57, 1), 0, 1, 40, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(8, 1, 2, 0), SRC_ADDR(584, 0, 2, 0), SRC_IMM_3D(939653), 0, 0, 952, false, true, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(641, 8, 7, 0), SRC_ADDR(540, 8, 0, 0), SRC_ADDR(546, 0, 4, 0), 0, 0, 382);
VPRO::DIM3::LOADSTORE::store(1615, 917, 6, 7, 50, 0, 12, 12, L0);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(451, 19, 28, 5), SRC_ADDR(316, 7, 17, 29), SRC_ADDR(420, 0, 0, 6), 18, 4, 4);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(249, 6, 16, 7), SRC_ADDR(435, 4, 28, 5), SRC_IMM_3D(863020), 9, 4, 14, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(633, 8, 8, 26), SRC_IMM_3D(261597597), SRC_ADDR(7, 22, 36, 1), 20, 6, 5);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(62, 50, 22, 0), SRC_ADDR(313, 4, 22, 4), SRC_IMM_3D(261060705), 0, 12, 12, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(294, 24, 19, 5), SRC_IMM_3D(263337625), SRC_IMM_3D(5343878), 1, 1, 36);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(437, 4, 54, 13), SRC_ADDR(345, 3, 5, 6), SRC_ADDR(658, 23, 13, 18), 12, 5, 1);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(128, 40, 23, 24), SRC_ADDR(296, 13, 15, 45), SRC_LS_3D, 1, 17, 10);
VPRO::DIM3::LOADSTORE::loadb(2461, 1009, 61, 6, 7, 1, 0, 372);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(723, 42, 31, 0), SRC_IMM_3D(264412617), SRC_IMM_3D(261562225), 0, 0, 352);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(371, 10, 28, 6), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(267942338), 0, 0, 108);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(660, 33, 2, 5), SRC_IMM_3D(3166779), SRC_ADDR(8, 21, 13, 6), 3, 61, 0, true, false, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(191, 20, 52, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(613, 31, 25, 2), 0, 0, 138);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(457, 27, 1, 0), SRC_ADDR(174, 3, 3, 12), SRC_LS_3D, 13, 0, 24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(488, 15, 3, 9), SRC_ADDR(414, 1, 2, 0), SRC_ADDR(225, 7, 14, 2), 24, 0, 18);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(440, 22, 10, 24), SRC_IMM_3D(4359293), SRC_ADDR(112, 31, 17, 15), 5, 12, 12, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(350, 10, 2, 8), SRC_ADDR(710, 21, 4, 35), SRC_ADDR(624, 35, 0, 24), 0, 60, 1);
VPRO::DIM3::LOADSTORE::loadb(986, 320, 26, 53, 18, 2, 0, 306);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(769, 41, 3, 0), SRC_IMM_3D(6506823), SRC_ADDR(320, 23, 33, 0), 2, 0, 136, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(504, 6, 18, 15), SRC_ADDR(128, 9, 30, 26), SRC_ADDR(709, 28, 7, 2), 4, 22, 0);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(314, 11, 11, 9), SRC_ADDR(68, 10, 20, 18), SRC_ADDR(701, 5, 11, 29), 40, 9, 0);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(644, 3, 11, 0), SRC_ADDR(244, 11, 3, 0), SRC_LS_3D, 0, 0, 920);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(277, 3, 22, 13), SRC_IMM_3D(4166874), SRC_ADDR(479, 0, 38, 26), 24, 7, 4);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(247, 9, 1, 9), SRC_ADDR(186, 8, 19, 3), SRC_ADDR(71, 14, 22, 3), 10, 0, 70);
VPRO::DIM3::LOADSTORE::loads(3856, 593, 12, 34, 27, 7, 0, 112);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(141, 2, 2, 1), SRC_ADDR(22, 0, 0, 0), SRC_ADDR(459, 7, 2, 1), 0, 0, 256, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(751, 4, 3, 1), SRC_ADDR(568, 10, 2, 0), SRC_ADDR(319, 7, 2, 5), 1, 2, 88);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(69, 11, 4, 0), SRC_ADDR(815, 6, 2, 0), SRC_ADDR(175, 0, 15, 0), 0, 0, 717, true, false, false);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(227, 9, 27, 32), SRC_IMM_3D(262571877), SRC_ADDR(258, 15, 37, 8), 28, 1, 6);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(393, 30, 20, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(4125175), 0, 0, 717);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(490, 56, 25, 0), SRC_IMM_3D(260295513), SRC_LS_3D, 3, 1, 112);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(27, 30, 36, 52), SRC_ADDR(535, 32, 47, 14), SRC_IMM_3D(265966643), 5, 1, 12);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(172, 14, 2, 4), SRC_ADDR(529, 3, 9, 2), SRC_ADDR(57, 14, 1, 3), 1, 0, 108);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(309, 39, 30, 1), SRC_ADDR(535, 40, 31, 1), SRC_IMM_3D(1368911), 0, 0, 336);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(780, 16, 20, 1), SRC_ADDR(493, 8, 4, 0), SRC_ADDR(427, 16, 16, 2), 1, 1, 100);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(256, 14, 0, 58), SRC_LS_3D, SRC_ADDR(184, 2, 1, 35), 29, 32, 0);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(203, 18, 21, 15), SRC_ADDR(140, 3, 40, 4), SRC_ADDR(111, 3, 24, 10), 26, 1, 11);
VPRO::DIM3::LOADSTORE::loadbs(2541, 249, 0, 40, 3, 0, 0, 936);
VPRO::DIM3::LOADSTORE::load(2412, 203, 6, 60, 49, 52, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(41, 0, 11, 51), SRC_LS_3D, SRC_ADDR(369, 43, 9, 31), 0, 10, 12);
VPRO::DIM3::LOADSTORE::loadb(2319, 304, 3, 55, 48, 4, 0, 60);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(253, 2, 4, 0), SRC_ADDR(417, 5, 1, 2), SRC_ADDR(143, 5, 4, 0), 0, 0, 268);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(27, 51, 24, 7), SRC_IMM_3D(262947546), SRC_ADDR(5, 15, 39, 7), 5, 1, 70);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(67, 2, 7, 33), SRC_ADDR(320, 13, 30, 56), SRC_ADDR(278, 5, 23, 9), 4, 11, 4);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(51, 7, 8, 2), SRC_IMM_3D(262110698), SRC_ADDR(193, 0, 5, 2), 0, 2, 310);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(389, 34, 7, 6), SRC_ADDR(122, 21, 9, 2), SRC_ADDR(466, 2, 5, 14), 0, 37, 18);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(417, 10, 16, 8), SRC_ADDR(64, 48, 3, 11), SRC_LS_3D, 1, 8, 8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(13, 0, 12, 5), SRC_ADDR(400, 25, 4, 4), SRC_LS_3D, 5, 0, 108);
VPRO::DIM3::LOADSTORE::loads(4684, 895, 48, 46, 10, 2, 12, 12);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(30, 3, 36, 2), SRC_ADDR(281, 7, 20, 10), SRC_ADDR(455, 34, 2, 5), 5, 0, 60);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(378, 23, 43, 3), SRC_IMM_3D(266483160), SRC_ADDR(67, 30, 5, 0), 11, 0, 58);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(599, 40, 12, 0), SRC_ADDR(59, 47, 34, 0), SRC_ADDR(394, 32, 57, 0), 1, 0, 178);
VPRO::DIM3::LOADSTORE::load(3802, 165, 51, 21, 9, 46, 0, 0);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(830, 19, 0, 5), SRC_IMM_3D(4294091), SRC_IMM_3D(261623247), 2, 5, 28);
VPRO::DIM3::LOADSTORE::load(6934, 307, 35, 19, 3, 3, 24, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(5722, 88, 28, 50, 27, 30, 0, 30);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(35, 25, 7, 9), SRC_ADDR(271, 24, 5, 10), SRC_ADDR(605, 6, 12, 3), 15, 7, 7);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(107, 53, 12, 49), SRC_IMM_3D(2142739), SRC_ADDR(188, 32, 14, 21), 0, 36, 0);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(684, 12, 1, 3), SRC_ADDR(231, 6, 0, 0), SRC_ADDR(408, 11, 6, 2), 2, 0, 100);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(500, 30, 11, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(40, 27, 19, 1), 0, 0, 408, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(96, 5, 41, 34), SRC_ADDR(536, 36, 26, 24), SRC_IMM_3D(265408763), 3, 4, 10);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(45, 4, 19, 11), SRC_ADDR(290, 7, 2, 10), SRC_ADDR(573, 4, 20, 2), 18, 0, 46, true, true, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(232, 35, 6, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(266459773), 0, 3, 120);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(509, 1, 13, 15), SRC_ADDR(75, 12, 0, 27), SRC_LS_3D, 30, 30, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(23, 46, 22, 0), SRC_LS_3D, SRC_ADDR(286, 2, 33, 1), 0, 2, 256);
VPRO::DIM3::LOADSTORE::loads(2116, 921, 10, 5, 17, 0, 0, 12);
VPRO::DIM3::LOADSTORE::loadb(2365, 923, 8, 8, 43, 3, 2, 16);
VPRO::DIM3::LOADSTORE::loadbs(2663, 503, 19, 52, 36, 26, 0, 1);
VPRO::DIM3::LOADSTORE::loads(5404, 806, 44, 24, 3, 1, 0, 93);
VPRO::DIM3::LOADSTORE::loadbs(1485, 379, 31, 32, 16, 22, 28, 0);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(143, 2, 7, 1), SRC_IMM_3D(262926380), SRC_ADDR(790, 6, 5, 0), 0, 0, 486);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(637, 24, 19, 4), SRC_LS_3D, SRC_ADDR(112, 57, 54, 3), 4, 0, 70);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(513, 5, 9, 36), SRC_IMM_3D(5224757), SRC_ADDR(95, 1, 13, 7), 30, 30, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(306, 17, 24, 55), SRC_ADDR(46, 13, 9, 50), SRC_IMM_3D(262368343), 14, 18, 0);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(433, 31, 42, 3), SRC_ADDR(159, 47, 22, 23), SRC_IMM_3D(267274547), 4, 0, 8);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(167, 5, 1, 0), SRC_ADDR(379, 5, 6, 0), SRC_ADDR(491, 16, 0, 1), 2, 0, 256);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(288, 18, 37, 1), SRC_IMM_3D(7971547), SRC_IMM_3D(2023857), 1, 2, 24);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(828, 25, 30, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(2821373), 1, 0, 508);
VPRO::DIM3::LOADSTORE::loadb(1666, 268, 17, 24, 4, 0, 0, 796);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(362, 4, 11, 0), SRC_IMM_3D(260686229), SRC_LS_3D, 0, 0, 796);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(95, 19, 8, 0), SRC_ADDR(135, 20, 23, 0), SRC_ADDR(397, 10, 13, 0), 0, 0, 1017, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(155, 0, 32, 6), SRC_ADDR(725, 33, 0, 3), SRC_LS_3D, 3, 2, 62, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(1051, 281, 25, 15, 14, 0, 0, 210);
VPRO::DIM3::LOADSTORE::loads(3839, 519, 54, 16, 6, 1, 0, 148);
VPRO::DIM3::LOADSTORE::load(4693, 284, 1, 1, 27, 0, 12, 0);
VPRO::DIM3::LOADSTORE::loadb(6879, 343, 26, 4, 62, 21, 1, 4);
VPRO::DIM3::LOADSTORE::loadb(4833, 457, 0, 52, 4, 3, 0, 166);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(695, 33, 0, 0), SRC_ADDR(45, 14, 10, 3), SRC_ADDR(193, 21, 23, 1), 1, 0, 192);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(305, 1, 38, 5), SRC_LS_3D, SRC_ADDR(88, 17, 29, 2), 1, 2, 108);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(528, 12, 9, 5), SRC_ADDR(37, 17, 3, 9), SRC_ADDR(63, 8, 14, 0), 1, 5, 82, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(302, 6, 12, 9), SRC_ADDR(26, 1, 6, 0), SRC_IMM_3D(7950512), 52, 3, 3, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(1319, 502, 34, 1, 61, 0, 28, 4);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(236, 50, 1, 0), SRC_IMM_3D(266890525), SRC_ADDR(130, 3, 1, 12), 0, 36, 0);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(86, 8, 12, 0), SRC_ADDR(721, 0, 3, 1), SRC_ADDR(779, 7, 10, 1), 4, 0, 130);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(795, 43, 34, 0), SRC_IMM_3D(5470866), SRC_ADDR(611, 35, 40, 0), 4, 0, 190);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(139, 10, 14, 11), SRC_ADDR(113, 2, 8, 4), SRC_LS_3D, 3, 9, 22);
VPRO::DIM3::LOADSTORE::loadb(3437, 467, 55, 24, 2, 24, 30, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(247, 22, 18, 26), SRC_ADDR(8, 18, 20, 18), SRC_IMM_3D(6038412), 1, 14, 6);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(628, 10, 0, 21), SRC_IMM_3D(2452168), SRC_ADDR(91, 11, 11, 21), 4, 28, 4);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(377, 28, 8, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6673427), 0, 0, 462);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(662, 20, 31, 1), SRC_IMM_3D(267993584), SRC_IMM_3D(263181712), 0, 6, 90);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(105, 36, 49, 21), SRC_ADDR(693, 3, 50, 13), SRC_IMM_3D(261961368), 14, 4, 6);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(649, 42, 16, 30), SRC_ADDR(451, 29, 32, 15), SRC_ADDR(217, 20, 31, 60), 4, 0, 2);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(366, 42, 0, 13), SRC_ADDR(52, 18, 15, 56), SRC_ADDR(265, 40, 8, 0), 0, 38, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(751, 15, 2, 0), SRC_ADDR(88, 18, 10, 0), SRC_ADDR(362, 20, 9, 0), 0, 0, 462, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(163, 58, 31, 9), SRC_IMM_3D(260055709), SRC_IMM_3D(266563444), 2, 7, 36, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(890, 2, 2, 31), SRC_IMM_3D(264096863), SRC_CHAINING_NEIGHBOR_LANE, 12, 22, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(359, 57, 6, 3), SRC_ADDR(115, 14, 4, 23), SRC_ADDR(66, 4, 55, 54), 10, 9, 4);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(691, 1, 20, 31), SRC_ADDR(113, 12, 3, 34), SRC_IMM_3D(3659893), 26, 2, 5, true, false, false);
VPRO::DIM3::LOADSTORE::store(4747, 417, 24, 48, 37, 4, 0, 42, L0);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(91, 32, 39, 1), SRC_ADDR(152, 24, 39, 3), SRC_ADDR(63, 32, 29, 1), 0, 0, 210);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(529, 29, 4, 17), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6956821), 3, 1, 12);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(113, 7, 40, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(696, 35, 36, 0), 0, 0, 82);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(541, 20, 3, 28), SRC_ADDR(302, 0, 4, 27), SRC_ADDR(476, 5, 1, 16), 0, 42, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(742, 14, 9, 4), SRC_IMM_3D(267507439), SRC_ADDR(312, 15, 32, 17), 12, 2, 17, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(227, 30, 34, 2), SRC_IMM_3D(263682518), SRC_ADDR(782, 41, 33, 0), 1, 2, 69);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(67, 13, 17, 0), SRC_ADDR(252, 5, 5, 4), SRC_ADDR(831, 7, 4, 1), 0, 0, 166);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(14, 4, 1, 12), SRC_ADDR(135, 4, 1, 32), SRC_LS_3D, 0, 52, 18);
VPRO::DIM3::LOADSTORE::loads(6540, 218, 52, 61, 58, 10, 1, 2);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(364, 4, 21, 2), SRC_ADDR(371, 18, 5, 13), SRC_IMM_3D(1096170), 27, 26, 0, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(836, 0, 14, 0), SRC_IMM_3D(6621335), SRC_ADDR(564, 8, 5, 0), 0, 0, 882);
VPRO::DIM3::LOADSTORE::loadb(4518, 235, 15, 32, 0, 0, 0, 940);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(77, 22, 26, 1), SRC_LS_3D, SRC_ADDR(37, 7, 5, 1), 2, 0, 336);
VPRO::DIM3::LOADSTORE::loads(3199, 649, 33, 11, 3, 1, 0, 282);
VPRO::DIM3::LOADSTORE::store(4058, 453, 41, 6, 33, 23, 0, 2, L0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(180, 2, 7, 2), SRC_ADDR(495, 7, 3, 0), SRC_ADDR(92, 7, 0, 1), 2, 0, 130);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(22, 16, 46, 6), SRC_IMM_3D(266888240), SRC_ADDR(752, 22, 15, 1), 0, 8, 82);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(191, 10, 27, 7), SRC_ADDR(99, 7, 27, 9), SRC_ADDR(284, 0, 8, 5), 33, 0, 22, true, false, false);
VPRO::DIM3::LOADSTORE::load(331, 679, 45, 28, 24, 7, 3, 7);
VPRO::DIM3::LOADSTORE::store(52, 576, 19, 44, 43, 0, 9, 70, L0);
VPRO::DIM3::LOADSTORE::loadb(753, 720, 10, 3, 4, 2, 20, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(648, 7, 6, 0), SRC_ADDR(120, 0, 5, 0), SRC_ADDR(129, 4, 3, 0), 0, 0, 432);
VPRO::DIM3::LOADSTORE::loads(1949, 5, 26, 12, 33, 7, 16, 0);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(273, 16, 11, 1), SRC_ADDR(627, 18, 18, 3), SRC_ADDR(464, 16, 5, 0), 0, 6, 82, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(145, 14, 9, 24), SRC_IMM_3D(261391787), SRC_CHAINING_NEIGHBOR_LANE, 5, 0, 9, false, true, false);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(198, 0, 20, 2), SRC_ADDR(337, 21, 15, 2), SRC_ADDR(715, 2, 6, 0), 0, 0, 228);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(613, 12, 7, 24), SRC_ADDR(352, 12, 14, 10), SRC_ADDR(46, 40, 3, 31), 0, 42, 4);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(791, 24, 18, 0), SRC_ADDR(268, 8, 24, 0), SRC_IMM_3D(261937014), 0, 0, 906);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(308, 25, 56, 43), SRC_LS_3D, SRC_ADDR(193, 0, 43, 46), 16, 3, 1);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(5, 40, 57, 55), SRC_ADDR(448, 34, 9, 54), SRC_ADDR(772, 40, 3, 40), 2, 4, 3, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(2347, 473, 6, 15, 43, 4, 0, 76);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(557, 14, 13, 5), SRC_ADDR(372, 21, 1, 7), SRC_ADDR(85, 13, 11, 9), 0, 8, 70);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(9, 52, 3, 26), SRC_ADDR(333, 0, 44, 22), SRC_ADDR(317, 19, 45, 6), 4, 10, 4, true, false, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(743, 39, 6, 39), SRC_ADDR(133, 47, 15, 43), SRC_ADDR(56, 61, 0, 22), 2, 14, 0);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(47, 49, 50, 2), SRC_IMM_3D(4435451), SRC_ADDR(223, 31, 46, 4), 0, 0, 178);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(61, 41, 6, 1), SRC_LS_3D, SRC_ADDR(925, 27, 25, 0), 0, 0, 352);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(240, 55, 47, 34), SRC_ADDR(610, 62, 14, 59), SRC_IMM_3D(263465591), 0, 12, 0, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(34, 28, 29, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(261, 0, 32, 13), 4, 4, 10);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(4, 9, 46, 52), SRC_IMM_3D(3279573), SRC_LS_3D, 31, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(123, 28, 17, 7), SRC_ADDR(514, 2, 34, 6), SRC_ADDR(755, 13, 4, 0), 8, 3, 25);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(815, 0, 56, 58), SRC_LS_3D, SRC_ADDR(859, 0, 30, 33), 52, 0, 1);
VPRO::DIM3::LOADSTORE::loads(2478, 312, 44, 43, 43, 11, 0, 6);
VPRO::DIM3::LOADSTORE::loadb(4823, 495, 47, 58, 43, 1, 0, 58);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(543, 18, 17, 50), SRC_ADDR(276, 45, 27, 39), SRC_ADDR(206, 35, 52, 40), 4, 6, 6);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(263, 0, 28, 4), SRC_LS_3D, SRC_ADDR(616, 22, 45, 2), 7, 3, 30);
VPRO::DIM3::LOADSTORE::loadbs(7050, 142, 9, 62, 18, 13, 1, 19);
VPRO::DIM3::LOADSTORE::loads(3074, 682, 61, 16, 18, 15, 2, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(63, 3, 19, 8), SRC_IMM_3D(267816586), SRC_ADDR(136, 0, 19, 8), 0, 10, 82);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(155, 1, 18, 6), SRC_ADDR(17, 23, 31, 1), SRC_ADDR(609, 13, 30, 3), 2, 0, 60);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(99, 2, 26, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(504, 30, 5, 4), 3, 1, 100);
VPRO::DIM3::LOADSTORE::load(4200, 720, 5, 33, 13, 1, 1, 2);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(524, 13, 24, 0), SRC_IMM_3D(5941361), SRC_ADDR(660, 4, 12, 0), 0, 0, 976);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(110, 2, 2, 1), SRC_ADDR(63, 0, 2, 0), SRC_ADDR(58, 3, 1, 1), 1, 0, 432, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(474, 17, 8, 25), SRC_IMM_3D(265806685), SRC_ADDR(242, 15, 1, 47), 18, 12, 0, true, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(170, 26, 41, 28), SRC_ADDR(127, 29, 23, 19), SRC_LS_3D, 2, 3, 0);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(299, 18, 38, 0), SRC_ADDR(100, 21, 0, 2), SRC_ADDR(458, 22, 23, 14), 2, 10, 16, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(558, 16, 40, 7), SRC_ADDR(15, 25, 4, 42), SRC_ADDR(314, 19, 12, 43), 26, 0, 0);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(310, 1, 0, 1), SRC_ADDR(164, 0, 4, 1), SRC_ADDR(361, 0, 4, 1), 1, 0, 430, true, false, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(562, 4, 2, 21), SRC_ADDR(209, 14, 2, 22), SRC_ADDR(431, 22, 3, 7), 2, 60, 0, true, true, false);
VPRO::DIM3::LOADSTORE::store(3105, 25, 27, 33, 39, 4, 1, 70, L0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(496, 24, 19, 2), SRC_ADDR(436, 14, 20, 0), SRC_IMM_3D(260125015), 1, 0, 112, true, false, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(353, 10, 5, 20), SRC_ADDR(608, 18, 4, 17), SRC_ADDR(24, 19, 4, 11), 3, 9, 16);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(3, 39, 14, 4), SRC_ADDR(309, 36, 9, 15), SRC_ADDR(379, 42, 12, 16), 0, 22, 16);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(433, 41, 18, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261654055), 0, 1, 430);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(460, 25, 7, 30), SRC_ADDR(296, 3, 8, 35), SRC_ADDR(145, 0, 9, 46), 6, 42, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(895, 36, 10, 1), SRC_LS_3D, SRC_ADDR(213, 22, 0, 16), 0, 2, 42);
VPRO::DIM3::LOADSTORE::loadbs(4249, 743, 5, 60, 8, 25, 0, 10);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(826, 17, 0, 18), SRC_ADDR(176, 21, 19, 6), SRC_ADDR(115, 22, 6, 15), 6, 24, 4, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(24, 62, 0, 17), SRC_IMM_3D(266571899), SRC_IMM_3D(265008686), 1, 10, 18);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(63, 5, 7, 1), SRC_IMM_3D(264204637), SRC_ADDR(204, 17, 9, 3), 10, 0, 78);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(536, 3, 7, 1), SRC_ADDR(240, 1, 1, 2), SRC_ADDR(644, 3, 6, 1), 0, 0, 238);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(235, 7, 55, 15), SRC_ADDR(656, 18, 19, 16), SRC_ADDR(633, 8, 13, 20), 6, 0, 16, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(974, 28, 40, 0), SRC_ADDR(268, 40, 46, 4), SRC_LS_3D, 0, 0, 156);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(232, 17, 48, 1), SRC_LS_3D, SRC_IMM_3D(266598030), 1, 0, 508, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(3237, 736, 62, 9, 50, 4, 10, 6);
VPRO::DIM3::LOADSTORE::load(3421, 816, 24, 4, 46, 3, 0, 82);
VPRO::DIM3::LOADSTORE::loads(3282, 457, 7, 34, 21, 2, 0, 106);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(379, 29, 1, 12), SRC_IMM_3D(6036203), SRC_ADDR(679, 5, 1, 14), 2, 58, 0);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(808, 2, 3, 13), SRC_ADDR(511, 0, 4, 35), SRC_ADDR(82, 27, 8, 51), 0, 28, 2);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(27, 2, 28, 0), SRC_ADDR(70, 12, 2, 14), SRC_IMM_3D(267767157), 28, 30, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(301, 32, 52, 59), SRC_LS_3D, SRC_ADDR(521, 52, 49, 25), 4, 1, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(3610, 43, 40, 17, 26, 4, 3, 28);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(369, 25, 29, 5), SRC_IMM_3D(6394275), SRC_ADDR(44, 26, 3, 4), 7, 0, 78);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(415, 43, 60, 0), SRC_IMM_3D(5422047), SRC_ADDR(28, 0, 60, 2), 0, 0, 486, true, false, false);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(206, 6, 50, 48), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263810946), 16, 3, 3);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(480, 6, 10, 4), SRC_ADDR(136, 13, 17, 1), SRC_ADDR(232, 2, 1, 1), 0, 4, 96);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(382, 20, 22, 1), SRC_ADDR(334, 11, 5, 1), SRC_IMM_3D(260087560), 0, 0, 382);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(835, 4, 33, 0), SRC_IMM_3D(267810708), SRC_ADDR(260, 42, 17, 1), 10, 0, 40);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(78, 5, 45, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(623, 7, 12, 23), 42, 0, 4);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(398, 52, 11, 4), SRC_LS_3D, SRC_ADDR(160, 3, 10, 23), 3, 28, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(171, 10, 9, 2), SRC_ADDR(394, 14, 0, 0), SRC_ADDR(382, 4, 11, 0), 2, 0, 277);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(494, 12, 42, 4), SRC_ADDR(631, 11, 27, 10), SRC_ADDR(268, 16, 26, 15), 28, 0, 4, true, false, false);
VPRO::DIM3::LOADSTORE::store(2379, 938, 25, 24, 8, 7, 0, 112, L0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(555, 1, 1, 0), SRC_ADDR(602, 0, 0, 0), SRC_ADDR(620, 1, 0, 0), 0, 0, 726);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(493, 7, 10, 0), SRC_ADDR(357, 2, 8, 0), SRC_ADDR(45, 0, 7, 0), 0, 0, 358);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(381, 10, 11, 4), SRC_ADDR(673, 14, 19, 3), SRC_ADDR(769, 19, 16, 2), 3, 0, 78, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(47, 3, 20, 1), SRC_ADDR(241, 3, 0, 17), SRC_ADDR(365, 13, 15, 16), 4, 1, 16, true, false, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(114, 51, 0, 13), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(244, 34, 47, 6), 0, 4, 28);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(106, 15, 8, 24), SRC_ADDR(709, 14, 0, 11), SRC_IMM_3D(5073258), 18, 30, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(772, 1, 32, 52), SRC_ADDR(22, 10, 26, 15), SRC_ADDR(203, 7, 48, 0), 60, 2, 1);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(20, 4, 36, 8), SRC_ADDR(295, 54, 4, 6), SRC_IMM_3D(3234843), 1, 0, 102, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(4, 6, 11, 42), SRC_IMM_3D(268037731), SRC_ADDR(435, 4, 2, 15), 17, 8, 4);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(273, 45, 11, 40), SRC_IMM_3D(6376672), SRC_ADDR(61, 3, 13, 40), 4, 36, 2);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(682, 0, 6, 0), SRC_ADDR(102, 4, 4, 1), SRC_ADDR(35, 1, 4, 0), 2, 0, 240);
VPRO::DIM3::LOADSTORE::store(5181, 511, 24, 36, 1, 2, 0, 162, L0);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(560, 2, 0, 6), SRC_ADDR(71, 21, 28, 6), SRC_IMM_3D(3557829), 36, 0, 22);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(340, 51, 52, 6), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(134, 60, 52, 4), 1, 0, 102);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(362, 3, 7, 4), SRC_ADDR(14, 3, 7, 3), SRC_ADDR(21, 1, 4, 3), 2, 0, 162, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(857, 34, 21, 1), SRC_ADDR(46, 36, 24, 19), SRC_ADDR(331, 36, 9, 14), 0, 1, 40);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(26, 20, 32, 10), SRC_ADDR(541, 2, 24, 10), SRC_ADDR(599, 0, 18, 24), 36, 1, 10);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(512, 29, 6, 10), SRC_ADDR(14, 13, 3, 30), SRC_ADDR(301, 27, 6, 6), 0, 46, 8);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(472, 6, 33, 57), SRC_IMM_3D(263739363), SRC_ADDR(106, 16, 5, 48), 22, 9, 2);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(834, 6, 5, 1), SRC_IMM_3D(1689357), SRC_ADDR(474, 1, 5, 4), 2, 0, 106);
VPRO::DIM3::LOADSTORE::store(3647, 217, 50, 25, 1, 1, 0, 420, L0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(81, 1, 1, 0), SRC_ADDR(214, 0, 2, 0), SRC_ADDR(129, 1, 1, 2), 1, 0, 352, true, true, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(341, 34, 25, 8), SRC_ADDR(124, 40, 21, 8), SRC_ADDR(74, 6, 40, 16), 7, 16, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(810, 34, 6, 2), SRC_ADDR(5, 13, 10, 31), SRC_IMM_3D(34674), 1, 21, 22);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(285, 10, 24, 26), SRC_ADDR(58, 25, 29, 45), SRC_ADDR(502, 7, 22, 14), 13, 12, 1);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(487, 7, 49, 20), SRC_ADDR(157, 3, 43, 16), SRC_LS_3D, 16, 4, 4, false, true, false);
VPRO::DIM3::LOADSTORE::load(1012, 229, 28, 23, 14, 59, 14, 0);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(187, 9, 21, 3), SRC_IMM_3D(260920816), SRC_ADDR(591, 54, 35, 0), 2, 1, 42, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(140, 13, 35, 2), SRC_IMM_3D(4246827), SRC_CHAINING_NEIGHBOR_LANE, 1, 0, 382, false, true, false);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(339, 11, 13, 0), SRC_IMM_3D(5161606), SRC_ADDR(298, 20, 9, 0), 0, 0, 940);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(334, 55, 20, 7), SRC_LS_3D, SRC_ADDR(781, 6, 5, 4), 0, 18, 24);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(383, 17, 10, 0), SRC_ADDR(640, 14, 18, 0), SRC_IMM_3D(7492252), 0, 0, 765, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(735, 5, 25, 0), SRC_ADDR(553, 22, 26, 0), SRC_IMM_3D(282680), 0, 0, 882);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(644, 1, 17, 0), SRC_IMM_3D(7999261), SRC_IMM_3D(261255644), 0, 2, 218);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(472, 17, 9, 12), SRC_ADDR(235, 18, 34, 7), SRC_IMM_3D(268295874), 12, 2, 23);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(199, 55, 45, 2), SRC_IMM_3D(8158914), SRC_IMM_3D(261362127), 1, 0, 346);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(147, 44, 16, 5), SRC_IMM_3D(4993981), SRC_ADDR(717, 23, 11, 2), 1, 7, 47, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(243, 11, 35, 35), SRC_ADDR(446, 52, 35, 36), SRC_ADDR(261, 5, 1, 5), 2, 12, 0, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(474, 1, 15, 3), SRC_ADDR(17, 2, 16, 26), SRC_ADDR(524, 1, 0, 19), 46, 5, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(947, 51, 33, 0), SRC_ADDR(557, 3, 24, 0), SRC_LS_3D, 0, 0, 981);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(689, 22, 0, 18), SRC_ADDR(497, 36, 31, 36), SRC_ADDR(470, 17, 2, 23), 1, 2, 3);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(187, 21, 13, 60), SRC_IMM_3D(2440287), SRC_IMM_3D(4956981), 18, 34, 0, false, true, false);
VPRO::DIM3::LOADSTORE::load(1731, 958, 62, 32, 1, 58, 8, 0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(259, 1, 48, 40), SRC_IMM_3D(260956900), SRC_ADDR(712, 3, 29, 4), 56, 0, 6);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(847, 6, 7, 0), SRC_ADDR(474, 6, 6, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 738);
VPRO::DIM3::LOADSTORE::load(42, 76, 62, 14, 33, 0, 3, 150);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(692, 6, 8, 56), SRC_LS_3D, SRC_IMM_3D(265928077), 50, 2, 0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(307, 3, 3, 0), SRC_ADDR(215, 2, 1, 0), SRC_ADDR(645, 2, 4, 0), 0, 0, 738, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(1519, 726, 62, 54, 55, 0, 18, 37);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(335, 6, 10, 8), SRC_ADDR(24, 12, 13, 4), SRC_ADDR(72, 0, 15, 2), 1, 5, 72, false, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(76, 6, 3, 0), SRC_ADDR(345, 8, 22, 7), SRC_ADDR(431, 11, 13, 8), 0, 16, 40);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(0, 3, 16, 32), SRC_IMM_3D(266905944), SRC_IMM_3D(267855877), 4, 33, 2, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(538, 19, 4, 0), SRC_ADDR(260, 27, 16, 4), SRC_CHAINING_NEIGHBOR_LANE, 1, 12, 22);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(64, 10, 3, 18), SRC_ADDR(581, 2, 12, 41), SRC_ADDR(514, 4, 1, 18), 28, 24, 0);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(444, 13, 7, 10), SRC_ADDR(185, 29, 5, 22), SRC_ADDR(4, 5, 1, 15), 0, 16, 16);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(370, 4, 48, 23), SRC_LS_3D, SRC_ADDR(149, 11, 55, 21), 18, 1, 18);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(263, 31, 7, 1), SRC_IMM_3D(262946349), SRC_ADDR(439, 27, 0, 3), 0, 25, 22, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(70, 52, 49, 51), SRC_IMM_3D(263056369), SRC_IMM_3D(185526), 5, 1, 10);
VPRO::DIM3::LOADSTORE::store(1725, 405, 47, 8, 7, 4, 2, 0, L0);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(33, 2, 28, 4), SRC_ADDR(473, 14, 18, 3), SRC_IMM_3D(263729330), 2, 0, 162, false, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(171, 0, 59, 1), SRC_IMM_3D(260099112), SRC_ADDR(232, 54, 45, 8), 1, 6, 16);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(808, 24, 24, 0), SRC_ADDR(929, 16, 2, 0), SRC_IMM_3D(7449736), 0, 0, 546);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(280, 1, 3, 0), SRC_ADDR(271, 1, 4, 0), SRC_ADDR(483, 3, 4, 0), 0, 0, 592);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(193, 9, 2, 2), SRC_ADDR(255, 3, 2, 2), SRC_ADDR(20, 5, 4, 0), 0, 0, 348);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(10, 0, 17, 60), SRC_ADDR(136, 42, 60, 59), SRC_IMM_3D(265714092), 14, 0, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(208, 2, 24, 0), SRC_ADDR(68, 14, 24, 0), SRC_ADDR(765, 18, 0, 0), 0, 1, 82);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(719, 10, 18, 1), SRC_ADDR(316, 4, 16, 2), SRC_ADDR(29, 10, 20, 1), 0, 1, 256);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(682, 4, 30, 29), SRC_ADDR(472, 0, 13, 26), SRC_ADDR(188, 1, 2, 30), 24, 4, 4);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(514, 18, 37, 7), SRC_ADDR(31, 13, 20, 7), SRC_ADDR(211, 0, 21, 14), 2, 7, 29);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(42, 5, 13, 1), SRC_IMM_3D(267073407), SRC_ADDR(558, 28, 28, 1), 4, 0, 148);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(267, 7, 27, 47), SRC_ADDR(7, 11, 21, 27), SRC_ADDR(167, 9, 20, 44), 18, 2, 10, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(49, 1, 7, 4), SRC_IMM_3D(1165132), SRC_ADDR(344, 16, 23, 3), 2, 0, 192, true, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(18, 13, 13, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(127, 9, 8, 4), 2, 0, 192);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(646, 4, 3, 29), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263140963), 5, 6, 8);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(89, 4, 2, 1), SRC_ADDR(27, 1, 4, 1), SRC_ADDR(755, 1, 3, 0), 0, 1, 432);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(269, 49, 22, 3), SRC_IMM_3D(5254865), SRC_ADDR(812, 0, 30, 0), 2, 2, 72, true, false, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(399, 42, 43, 5), SRC_IMM_3D(263305212), SRC_IMM_3D(1329833), 8, 1, 44);
VPRO::DIM3::LOADSTORE::load(1297, 291, 8, 19, 23, 1, 0, 66);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(539, 11, 13, 3), SRC_ADDR(373, 5, 10, 1), SRC_ADDR(160, 0, 12, 2), 4, 0, 138);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(759, 5, 2, 0), SRC_ADDR(54, 7, 1, 2), SRC_ADDR(53, 6, 4, 0), 2, 0, 250, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(307, 8, 48, 25), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(30, 5, 26, 62), 30, 2, 2);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(99, 12, 18, 9), SRC_LS_3D, SRC_ADDR(339, 21, 35, 9), 1, 0, 66);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(148, 2, 21, 8), SRC_IMM_3D(7162617), SRC_ADDR(341, 23, 0, 30), 10, 0, 10);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(35, 15, 4, 29), SRC_IMM_3D(260437915), SRC_ADDR(431, 14, 10, 4), 7, 22, 4);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(53, 3, 10, 10), SRC_ADDR(544, 22, 1, 11), SRC_ADDR(139, 19, 24, 5), 16, 17, 1);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(157, 12, 38, 1), SRC_ADDR(544, 26, 18, 2), SRC_ADDR(103, 2, 7, 0), 12, 0, 68);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(249, 29, 49, 19), SRC_ADDR(256, 6, 20, 5), SRC_ADDR(814, 7, 23, 0), 3, 8, 5);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(109, 45, 12, 1), SRC_IMM_3D(4864637), SRC_IMM_3D(5701523), 0, 1, 253);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(370, 7, 9, 10), SRC_ADDR(725, 2, 11, 3), SRC_ADDR(8, 5, 14, 21), 22, 0, 22, false, true, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(181, 4, 20, 9), SRC_IMM_3D(3117011), SRC_ADDR(549, 3, 15, 12), 28, 0, 28);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(556, 1, 0, 11), SRC_ADDR(932, 0, 25, 1), SRC_ADDR(235, 32, 8, 6), 6, 0, 28);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(169, 15, 7, 9), SRC_ADDR(54, 2, 8, 17), SRC_ADDR(23, 8, 16, 15), 30, 10, 2);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(461, 43, 42, 6), SRC_ADDR(233, 21, 23, 5), SRC_ADDR(113, 29, 18, 4), 6, 3, 22);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(77, 17, 2, 19), SRC_ADDR(382, 23, 42, 23), SRC_ADDR(536, 1, 37, 15), 12, 0, 13);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(172, 0, 0, 0), SRC_ADDR(266, 0, 1, 0), SRC_ADDR(184, 1, 0, 1), 0, 0, 568);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(10, 2, 0, 0), SRC_ADDR(693, 2, 2, 0), SRC_ADDR(603, 2, 2, 0), 0, 0, 718);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(33, 13, 7, 0), SRC_ADDR(615, 5, 15, 0), SRC_ADDR(768, 1, 3, 1), 0, 1, 138);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(70, 1, 14, 1), SRC_ADDR(127, 9, 10, 1), SRC_ADDR(842, 0, 14, 0), 4, 0, 136);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(34, 10, 5, 6), SRC_ADDR(127, 8, 4, 17), SRC_ADDR(130, 5, 13, 20), 2, 58, 3);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(66, 1, 0, 0), SRC_ADDR(798, 1, 1, 0), SRC_ADDR(730, 1, 1, 0), 0, 0, 952);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(203, 18, 10, 0), SRC_ADDR(277, 18, 4, 1), SRC_ADDR(240, 12, 2, 3), 3, 0, 177);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(186, 14, 16, 0), SRC_ADDR(684, 22, 24, 1), SRC_ADDR(385, 11, 3, 1), 0, 4, 141, true, false, false);
VPRO::DIM3::LOADSTORE::store(1361, 352, 30, 51, 5, 13, 0, 67, L0);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(225, 43, 51, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(268124344), 4, 1, 70);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(81, 0, 36, 10), SRC_ADDR(537, 0, 9, 32), SRC_ADDR(197, 29, 12, 42), 10, 21, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(179, 4, 4, 1), SRC_ADDR(397, 2, 3, 0), SRC_ADDR(659, 10, 9, 1), 2, 0, 138);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(805, 3, 53, 12), SRC_IMM_3D(261296219), SRC_ADDR(108, 27, 57, 20), 6, 1, 7);
VPRO::DIM3::LOADSTORE::loadb(1006, 150, 11, 35, 30, 12, 0, 66);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(98, 15, 3, 1), SRC_IMM_3D(8237251), SRC_ADDR(694, 0, 5, 2), 16, 18, 2, false, true, false);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(162, 8, 9, 3), SRC_IMM_3D(262402084), SRC_ADDR(50, 8, 12, 0), 3, 0, 166, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(283, 38, 23, 1), SRC_ADDR(402, 28, 7, 5), SRC_IMM_3D(6219273), 3, 0, 52, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(541, 54, 19, 0), SRC_IMM_3D(4790847), SRC_IMM_3D(910530), 0, 0, 268, true, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(116, 41, 47, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(886, 25, 26, 0), 0, 0, 268);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(314, 26, 9, 1), SRC_LS_3D, SRC_ADDR(142, 14, 7, 2), 12, 0, 66);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(576, 6, 16, 2), SRC_ADDR(720, 23, 3, 1), SRC_ADDR(751, 16, 23, 2), 1, 0, 126, true, false, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(414, 29, 16, 40), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(64, 12, 9, 28), 9, 7, 4);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(127, 32, 7, 1), SRC_IMM_3D(263313150), SRC_LS_3D, 0, 0, 820);
VPRO::DIM3::LOADSTORE::loads(2536, 284, 60, 32, 12, 44, 16, 0);
VPRO::DIM3::LOADSTORE::load(2391, 898, 53, 24, 13, 12, 3, 10);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(96, 10, 10, 5), SRC_ADDR(439, 53, 24, 12), SRC_IMM_3D(6960200), 0, 8, 23, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(383, 20, 1, 1), SRC_ADDR(352, 6, 9, 21), SRC_ADDR(205, 3, 15, 2), 30, 10, 2);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(42, 19, 23, 40), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(210, 59, 53, 56), 4, 6, 1);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(268, 33, 54, 5), SRC_LS_3D, SRC_IMM_3D(5618065), 3, 0, 128);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(3035, 272, 28, 16, 11, 0, 2, 187);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(517, 2, 25, 1), SRC_ADDR(551, 27, 37, 1), SRC_CHAINING_NEIGHBOR_LANE, 1, 0, 430);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(29, 15, 53, 8), SRC_ADDR(794, 28, 27, 7), SRC_ADDR(640, 29, 37, 9), 0, 4, 16);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(176, 14, 52, 20), SRC_IMM_3D(262251627), SRC_LS_3D, 28, 0, 8);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(379, 2, 2, 1), SRC_ADDR(497, 2, 3, 1), SRC_ADDR(778, 2, 1, 0), 1, 0, 382);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(698, 8, 1, 15), SRC_ADDR(522, 2, 2, 10), SRC_ADDR(255, 18, 1, 18), 3, 60, 0, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(338, 7, 16, 1), SRC_IMM_3D(261896053), SRC_ADDR(333, 31, 7, 0), 0, 0, 581);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(23, 17, 17, 5), SRC_LS_3D, SRC_ADDR(499, 56, 34, 2), 0, 2, 100);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(647, 1, 8, 3), SRC_ADDR(33, 8, 2, 5), SRC_ADDR(129, 0, 1, 5), 5, 0, 102, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(61, 19, 13, 5), SRC_IMM_3D(260121806), SRC_ADDR(397, 19, 35, 4), 1, 0, 96);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(259, 4, 12, 3), SRC_ADDR(457, 13, 1, 3), SRC_ADDR(675, 9, 5, 2), 8, 0, 96);
VPRO::DIM3::LOADSTORE::loadbs(2690, 1003, 17, 24, 17, 15, 2, 16);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(230, 6, 2, 4), SRC_ADDR(457, 0, 8, 2), SRC_ADDR(309, 7, 6, 0), 0, 2, 178);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(243, 1, 35, 2), SRC_ADDR(748, 23, 12, 1), SRC_LS_3D, 2, 0, 198);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(693, 0, 2, 3), SRC_ADDR(507, 10, 5, 4), SRC_ADDR(162, 11, 0, 7), 3, 0, 106, true, true, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(871, 21, 16, 0), SRC_ADDR(426, 6, 12, 1), SRC_IMM_3D(263355371), 5, 0, 141);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(715, 26, 8, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(95, 28, 20, 6), 3, 0, 106);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(347, 41, 17, 3), SRC_ADDR(509, 24, 3, 5), SRC_LS_3D, 0, 2, 72);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(390, 29, 5, 24), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(291, 18, 13, 31), 1, 46, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(41, 26, 12, 19), SRC_ADDR(521, 28, 7, 28), SRC_ADDR(464, 23, 1, 30), 6, 28, 4);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(829, 34, 19, 0), SRC_ADDR(94, 22, 11, 1), SRC_ADDR(403, 15, 42, 6), 3, 0, 49);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(400, 31, 25, 15), SRC_ADDR(258, 28, 4, 56), SRC_ADDR(229, 24, 27, 59), 14, 6, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(260, 17, 9, 3), SRC_ADDR(69, 23, 10, 0), SRC_ADDR(387, 27, 17, 3), 0, 7, 66);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(99, 6, 10, 1), SRC_ADDR(531, 10, 10, 4), SRC_ADDR(467, 14, 11, 5), 3, 0, 96);
VPRO::DIM3::LOADSTORE::load(350, 865, 21, 33, 12, 1, 15, 0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(595, 41, 3, 17), SRC_ADDR(504, 34, 40, 38), SRC_LS_3D, 7, 0, 3);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(181, 0, 15, 26), SRC_ADDR(431, 2, 32, 24), SRC_ADDR(253, 16, 34, 21), 46, 0, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(208, 53, 6, 0), SRC_IMM_3D(1082265), SRC_LS_3D, 0, 0, 808);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(480, 57, 31, 38), SRC_ADDR(606, 5, 7, 21), SRC_ADDR(664, 29, 41, 13), 0, 2, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(3, 5, 6, 0), SRC_ADDR(117, 4, 23, 1), SRC_LS_3D, 0, 1, 498);
VPRO::DIM3::LOADSTORE::loads(1586, 806, 26, 5, 53, 7, 0, 97);
VPRO::DIM3::LOADSTORE::loadbs(3013, 1000, 1, 18, 1, 4, 0, 126);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(161, 13, 38, 20), SRC_ADDR(706, 34, 59, 51), SRC_ADDR(664, 4, 30, 20), 0, 1, 0, true, false, false);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(404, 23, 3, 12), SRC_ADDR(41, 6, 11, 8), SRC_ADDR(116, 18, 4, 18), 1, 16, 27);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(715, 26, 55, 57), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(824, 31, 3, 20), 0, 0, 1);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(836, 1, 5, 0), SRC_LS_3D, SRC_ADDR(3, 11, 3, 1), 0, 0, 420);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(572, 14, 12, 11), SRC_ADDR(150, 2, 18, 0), SRC_ADDR(245, 12, 9, 5), 4, 7, 22);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(82, 4, 1, 8), SRC_ADDR(766, 15, 1, 21), SRC_ADDR(512, 5, 5, 9), 3, 58, 2);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(231, 20, 35, 25), SRC_ADDR(27, 8, 46, 30), SRC_IMM_3D(6925171), 18, 10, 2, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(142, 8, 9, 21), SRC_IMM_3D(261527687), SRC_ADDR(416, 24, 9, 19), 8, 28, 2);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(329, 30, 9, 37), SRC_ADDR(600, 0, 0, 31), SRC_ADDR(497, 44, 18, 37), 6, 1, 6);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(522, 37, 2, 28), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(69, 5, 6, 36), 2, 40, 3);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(165, 4, 32, 39), SRC_ADDR(390, 5, 27, 59), SRC_IMM_3D(4827879), 49, 9, 0);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(539, 15, 18, 1), SRC_ADDR(323, 26, 6, 1), SRC_ADDR(169, 11, 12, 0), 2, 3, 40, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(92, 7, 37, 13), SRC_ADDR(424, 25, 19, 37), SRC_ADDR(564, 11, 8, 26), 12, 1, 6);
VPRO::DIM3::LOADSTORE::load(301, 234, 32, 60, 11, 1, 1, 245);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(542, 6, 29, 17), SRC_LS_3D, SRC_ADDR(366, 12, 8, 7), 36, 3, 0);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(688, 27, 18, 4), SRC_ADDR(648, 22, 15, 4), SRC_ADDR(356, 13, 26, 6), 1, 1, 52);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(419, 24, 29, 1), SRC_IMM_3D(2813450), SRC_ADDR(813, 56, 3, 1), 1, 1, 132);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(709, 3, 25, 0), SRC_ADDR(448, 6, 0, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 2, 250);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(397, 0, 0, 0), SRC_ADDR(97, 0, 1, 0), SRC_ADDR(326, 1, 4, 0), 0, 0, 1012, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(2, 12, 19, 29), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(0, 17, 50, 42), 25, 4, 1);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(184, 32, 50, 1), SRC_IMM_3D(261371904), SRC_LS_3D, 18, 1, 21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(484, 0, 2, 1), SRC_IMM_3D(263170985), SRC_CHAINING_NEIGHBOR_LANE, 1, 0, 162);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(308, 2, 31, 47), SRC_ADDR(38, 10, 1, 23), SRC_ADDR(67, 4, 40, 21), 30, 3, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(1175, 74, 48, 23, 33, 9, 0, 66);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(786, 44, 0, 25), SRC_ADDR(205, 12, 0, 38), SRC_IMM_3D(260673324), 4, 28, 0);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(4, 5, 46, 34), SRC_ADDR(347, 52, 41, 41), SRC_IMM_3D(261293848), 0, 0, 0, true, false, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(467, 10, 1, 1), SRC_ADDR(1, 3, 9, 3), SRC_ADDR(819, 18, 19, 0), 0, 10, 78);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(33, 25, 1, 18), SRC_IMM_3D(1178108), SRC_IMM_3D(5889878), 28, 19, 0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(621, 10, 37, 4), SRC_LS_3D, SRC_ADDR(446, 17, 58, 1), 9, 0, 66);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(351, 19, 24, 0), SRC_ADDR(605, 45, 12, 3), SRC_ADDR(147, 45, 11, 0), 2, 0, 66, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(249, 4, 62, 20), SRC_IMM_3D(265646786), SRC_LS_3D, 3, 1, 16);
VPRO::DIM3::LOADSTORE::loadb(296, 831, 34, 10, 60, 6, 0, 90);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(220, 14, 44, 9), SRC_ADDR(610, 13, 51, 44), SRC_ADDR(783, 12, 10, 59), 6, 6, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(318, 4, 0, 5), SRC_ADDR(194, 38, 20, 0), SRC_IMM_3D(264982023), 0, 7, 108);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(2, 0, 8, 0), SRC_ADDR(230, 3, 5, 1), SRC_IMM_3D(264591549), 0, 0, 586, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(361, 8, 35, 16), SRC_ADDR(631, 9, 34, 5), SRC_ADDR(36, 6, 42, 41), 28, 1, 3, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(318, 0, 9, 0), SRC_ADDR(699, 9, 10, 0), SRC_ADDR(86, 4, 4, 0), 0, 0, 270, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(192, 26, 26, 4), SRC_LS_3D, SRC_ADDR(3, 11, 4, 3), 2, 0, 166);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(11, 2, 35, 2), SRC_ADDR(428, 5, 12, 35), SRC_ADDR(116, 15, 26, 11), 10, 6, 6);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(276, 18, 8, 0), SRC_IMM_3D(261354300), SRC_ADDR(209, 39, 49, 0), 1, 0, 236, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(363, 8, 32, 12), SRC_LS_3D, SRC_ADDR(124, 4, 54, 22), 60, 0, 12, false, true, false);
VPRO::DIM3::LOADSTORE::load(6266, 386, 29, 42, 54, 46, 0, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(123, 0, 10, 8), SRC_ADDR(739, 27, 23, 0), SRC_IMM_3D(5485423), 0, 9, 56);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(139, 12, 22, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(669, 43, 21, 3), 5, 1, 21);
VPRO::DIM3::LOADSTORE::load(3916, 68, 39, 52, 14, 15, 0, 22);
VPRO::DIM3::LOADSTORE::loads(4313, 839, 42, 56, 8, 17, 6, 2);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(336, 10, 23, 6), SRC_IMM_3D(266777278), SRC_ADDR(65, 37, 0, 44), 5, 10, 3, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(448, 24, 35, 13), SRC_IMM_3D(6440285), SRC_CHAINING_NEIGHBOR_LANE, 8, 10, 0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(8, 20, 21, 1), SRC_ADDR(252, 42, 49, 7), SRC_LS_3D, 4, 1, 78);
VPRO::DIM3::LOADSTORE::loads(2515, 717, 22, 34, 43, 0, 12, 12);
VPRO::DIM3::LOADSTORE::load(1097, 772, 38, 9, 11, 22, 16, 0);
VPRO::DIM3::LOADSTORE::loadbs(2356, 782, 24, 42, 5, 1, 0, 358);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(55, 3, 2, 0), SRC_ADDR(281, 0, 0, 0), SRC_ADDR(510, 2, 1, 0), 0, 0, 336);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(224, 4, 3, 0), SRC_ADDR(698, 3, 0, 0), SRC_ADDR(452, 2, 3, 1), 0, 0, 466);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(332, 25, 5, 2), SRC_LS_3D, SRC_IMM_3D(260617641), 1, 60, 3);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(291, 6, 44, 33), SRC_ADDR(468, 18, 30, 19), SRC_ADDR(36, 31, 32, 12), 0, 10, 8, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(222, 0, 5, 0), SRC_ADDR(282, 6, 29, 0), SRC_ADDR(330, 6, 20, 1), 5, 1, 40);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(418, 12, 9, 1), SRC_ADDR(358, 37, 18, 0), SRC_IMM_3D(267137350), 0, 0, 352, false, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(368, 30, 19, 1), SRC_ADDR(881, 26, 15, 0), SRC_IMM_3D(4279667), 0, 0, 306);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(50, 12, 8, 58), SRC_ADDR(464, 11, 8, 58), SRC_ADDR(707, 24, 6, 38), 0, 52, 0);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(536, 0, 0, 0), SRC_ADDR(516, 1, 0, 0), SRC_ADDR(835, 1, 0, 0), 0, 0, 600, true, false, false);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(17, 6, 5, 7), SRC_IMM_3D(266416395), SRC_ADDR(290, 34, 3, 8), 0, 18, 36, true, false, false);
VPRO::DIM3::LOADSTORE::store(5374, 78, 34, 29, 60, 7, 3, 25, L0);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(861, 14, 20, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(264081641), 0, 0, 600);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(203, 1, 61, 23), SRC_IMM_3D(260673078), SRC_ADDR(409, 9, 56, 48), 42, 0, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(503, 8, 8, 2), SRC_ADDR(366, 22, 29, 6), SRC_IMM_3D(267238064), 8, 0, 70);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(231, 58, 62, 52), SRC_ADDR(21, 38, 5, 51), SRC_ADDR(289, 21, 54, 23), 1, 10, 0, true, false, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(733, 11, 1, 1), SRC_IMM_3D(7859349), SRC_ADDR(459, 15, 7, 2), 0, 2, 100, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(530, 5, 11, 11), SRC_ADDR(77, 21, 15, 1), SRC_ADDR(370, 0, 4, 23), 14, 7, 7);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(599, 7, 17, 12), SRC_ADDR(145, 8, 5, 17), SRC_ADDR(151, 4, 14, 0), 19, 1, 22);
VPRO::DIM3::LOADSTORE::loadb(834, 145, 45, 29, 53, 0, 3, 32);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(82, 54, 12, 56), SRC_ADDR(306, 10, 3, 41), SRC_ADDR(432, 10, 13, 46), 0, 36, 0);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(334, 10, 9, 42), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(493, 37, 42, 19), 1, 0, 10);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(415, 22, 4, 19), SRC_LS_3D, SRC_ADDR(0, 31, 40, 14), 3, 2, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(1363, 935, 39, 13, 9, 56, 0, 5);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(198, 14, 45, 15), SRC_ADDR(398, 21, 41, 2), SRC_ADDR(717, 7, 23, 14), 10, 3, 7);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(398, 39, 12, 11), SRC_ADDR(179, 5, 15, 5), SRC_IMM_3D(8279287), 7, 10, 10, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(45, 2, 3, 1), SRC_ADDR(842, 1, 0, 0), SRC_ADDR(378, 1, 3, 1), 1, 0, 396);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(29, 0, 1, 1), SRC_ADDR(287, 1, 3, 2), SRC_ADDR(527, 3, 0, 0), 0, 2, 240);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(3, 36, 3, 14), SRC_IMM_3D(262240412), SRC_ADDR(826, 30, 2, 0), 0, 12, 52);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(14, 1, 40, 29), SRC_IMM_3D(263667182), SRC_ADDR(384, 7, 45, 29), 32, 4, 2);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(224, 26, 39, 8), SRC_LS_3D, SRC_ADDR(130, 1, 23, 7), 1, 2, 56);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(89, 2, 53, 13), SRC_ADDR(646, 54, 53, 0), SRC_IMM_3D(2055175), 0, 0, 46);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(145, 1, 1, 0), SRC_ADDR(843, 3, 1, 0), SRC_IMM_3D(1067707), 0, 0, 672);
VPRO::DIM3::LOADSTORE::load(5232, 471, 53, 32, 4, 12, 0, 60);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(234, 16, 21, 23), SRC_ADDR(18, 7, 31, 51), SRC_IMM_3D(3364693), 20, 4, 4, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(349, 44, 36, 5), SRC_ADDR(709, 45, 52, 43), SRC_IMM_3D(267346845), 0, 6, 0);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(143, 35, 21, 6), SRC_ADDR(943, 27, 6, 0), SRC_CHAINING_NEIGHBOR_LANE, 2, 0, 108);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(558, 20, 61, 4), SRC_ADDR(247, 27, 20, 1), SRC_IMM_3D(267333906), 6, 0, 40);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(420, 40, 21, 31), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(202, 41, 1, 51), 5, 10, 2);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(60, 0, 5, 35), SRC_LS_3D, SRC_ADDR(642, 28, 0, 2), 12, 60, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(38, 3, 21, 32), SRC_ADDR(689, 3, 15, 34), SRC_ADDR(803, 2, 5, 30), 28, 9, 0, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(61, 0, 8, 0), SRC_IMM_3D(266252737), SRC_ADDR(284, 1, 6, 1), 0, 0, 486);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(158, 0, 2, 6), SRC_ADDR(566, 2, 8, 7), SRC_ADDR(292, 19, 10, 5), 18, 0, 46);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(293, 9, 18, 47), SRC_IMM_3D(264209254), SRC_ADDR(72, 10, 25, 13), 46, 7, 0);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(459, 12, 10, 20), SRC_ADDR(21, 6, 8, 11), SRC_ADDR(170, 11, 0, 39), 32, 9, 1, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(7, 2, 21, 1), SRC_ADDR(8, 6, 2, 1), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 928);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(771, 0, 0, 0), SRC_ADDR(271, 0, 1, 0), SRC_ADDR(735, 1, 1, 0), 0, 0, 718);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(486, 40, 30, 0), SRC_ADDR(132, 31, 27, 0), SRC_IMM_3D(262105857), 0, 0, 928, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(14, 9, 3, 1), SRC_ADDR(321, 10, 3, 3), SRC_ADDR(274, 9, 4, 3), 0, 0, 166, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(2005, 358, 19, 45, 30, 5, 0, 166);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(581, 0, 24, 22), SRC_ADDR(194, 1, 40, 40), SRC_ADDR(394, 4, 22, 16), 52, 2, 2);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(241, 0, 0, 0), SRC_ADDR(44, 0, 0, 0), SRC_ADDR(745, 1, 1, 0), 0, 0, 996, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(545, 2, 41, 0), SRC_LS_3D, SRC_IMM_3D(2472057), 1, 0, 366, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(101, 1, 14, 5), SRC_ADDR(576, 10, 1, 12), SRC_ADDR(769, 3, 6, 1), 3, 22, 8);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(300, 14, 7, 0), SRC_ADDR(6, 6, 0, 0), SRC_ADDR(502, 15, 15, 0), 0, 1, 481);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(728, 21, 12, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(19, 14, 16, 0), 0, 0, 996);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(47, 42, 47, 10), SRC_IMM_3D(260455206), SRC_LS_3D, 1, 1, 66);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(711, 2, 31, 4), SRC_ADDR(406, 30, 21, 3), SRC_ADDR(215, 32, 30, 3), 3, 0, 46);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(343, 9, 54, 53), SRC_LS_3D, SRC_ADDR(203, 10, 30, 17), 25, 0, 4, false, true, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(475, 15, 6, 20), SRC_IMM_3D(2870224), SRC_LS_3D, 10, 35, 0);
VPRO::DIM3::LOADSTORE::loadbs(3874, 774, 38, 11, 3, 0, 0, 996);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(143, 0, 5, 0), SRC_ADDR(113, 8, 42, 27), SRC_ADDR(380, 2, 42, 6), 7, 2, 19, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(185, 10, 41, 3), SRC_ADDR(379, 49, 36, 4), SRC_CHAINING_NEIGHBOR_LANE, 2, 4, 36, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(204, 38, 44, 5), SRC_ADDR(245, 50, 39, 5), SRC_IMM_3D(261645682), 2, 0, 130);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(26, 2, 30, 0), SRC_ADDR(129, 4, 8, 0), SRC_LS_3D, 0, 0, 600);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(57, 2, 3, 15), SRC_ADDR(436, 5, 11, 27), SRC_ADDR(240, 38, 0, 1), 4, 36, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(858, 0, 44, 0), SRC_IMM_3D(3151944), SRC_IMM_3D(263612155), 1, 0, 498, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(348, 24, 8, 38), SRC_IMM_3D(4561196), SRC_IMM_3D(1035085), 10, 2, 8);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(379, 2, 31, 2), SRC_ADDR(257, 8, 6, 0), SRC_IMM_3D(263028305), 1, 0, 96);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(153, 29, 44, 28), SRC_ADDR(821, 1, 1, 5), SRC_ADDR(392, 11, 26, 44), 5, 6, 4);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(63, 7, 2, 8), SRC_ADDR(334, 24, 6, 12), SRC_IMM_3D(261937354), 0, 38, 18, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(308, 1, 1, 0), SRC_ADDR(195, 2, 0, 0), SRC_ADDR(315, 2, 2, 0), 0, 0, 981);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(692, 5, 15, 2), SRC_ADDR(89, 1, 37, 38), SRC_IMM_3D(1365346), 30, 1, 13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(841, 0, 11, 3), SRC_ADDR(360, 39, 30, 8), SRC_ADDR(208, 10, 4, 16), 5, 5, 16);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(333, 7, 23, 29), SRC_IMM_3D(5782721), SRC_IMM_3D(306277), 58, 0, 2, true, false, false);
VPRO::DIM3::LOADSTORE::store(3510, 652, 0, 39, 23, 6, 0, 130, L0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(1, 1, 13, 3), SRC_ADDR(420, 11, 2, 8), SRC_ADDR(168, 12, 3, 10), 1, 4, 72, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(552, 3, 15, 18), SRC_ADDR(308, 6, 6, 5), SRC_ADDR(40, 5, 29, 19), 58, 4, 2);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(585, 2, 14, 19), SRC_ADDR(420, 0, 1, 3), SRC_ADDR(206, 4, 10, 27), 49, 19, 0);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(168, 25, 24, 5), SRC_IMM_3D(6768031), SRC_ADDR(648, 4, 33, 0), 1, 0, 88);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(12, 3, 11, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(579, 0, 36, 18), 58, 0, 2);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(598, 15, 28, 41), SRC_ADDR(311, 59, 37, 55), SRC_ADDR(163, 40, 40, 39), 9, 0, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
}

#endif  //SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_1000VPRO_H
