// Seed: 3591730491
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  genvar id_3;
  assign id_2 = {1, id_1, -1, -1} === id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6(
      .id_0('b0),
      .id_1(-1),
      .id_2(id_5),
      .id_3(id_1),
      .id_4(id_4),
      .id_5(1),
      .id_6(1),
      .id_7(id_2[-1+:1]),
      .id_8(-1'h0),
      .id_9(1),
      .id_10(id_1)
  );
  wire id_7;
  integer id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
