INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
TEST PASSED
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 65536
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_read_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_read_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_write_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_write_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_39s_24ns_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_39s_24ns_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_mul_39s_26ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_39s_26ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_fifo_w64_d33_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w64_d33_A
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w64_d33_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_fifo_w24_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w24_d512_A
INFO: [VRFC 10-311] analyzing module top_kernel_fifo_w24_d512_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_write_output_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_write_output_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_write_output_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_1_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_2_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_2_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_3_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_4_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_4_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_5_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_6_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_6_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_7_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_8_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_9_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_9_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_9_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_10_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_10_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_10_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_11_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_11_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_11_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_12_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_12_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_12_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_13_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_13_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_13_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_14_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_14_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_14_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_15_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_15_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_15_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_16_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_16_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_16_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_17_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_17_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_17_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_18_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_18_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_18_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_19_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_19_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_19_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_20_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_20_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_20_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_21_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_21_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_21_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_22_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_22_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_22_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_23_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_23_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_23_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_24_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_24_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_24_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_25_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_25_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_25_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_26_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_26_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_26_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_27_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_27_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_27_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_28_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_28_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_28_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_29_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_29_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_29_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_start_for_stencil_stage_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_U0
INFO: [VRFC 10-311] analyzing module top_kernel_start_for_stencil_stage_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_control_s_axi
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_burst_seq...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.top_kernel_gmem0_m_axi(C_M_AXI_A...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_store(CON...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_burst_seq...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.top_kernel_gmem1_m_axi(C_M_AXI_A...
Compiling module xil_defaultlib.top_kernel_entry_proc
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_read_input
Compiling module xil_defaultlib.top_kernel_stencil_stage_1_line_...
Compiling module xil_defaultlib.top_kernel_mul_39s_24ns_63_1_1(N...
Compiling module xil_defaultlib.top_kernel_mul_39s_26ns_65_1_1(N...
Compiling module xil_defaultlib.top_kernel_stencil_stage_1
Compiling module xil_defaultlib.top_kernel_stencil_stage_2
Compiling module xil_defaultlib.top_kernel_stencil_stage_3
Compiling module xil_defaultlib.top_kernel_stencil_stage_4
Compiling module xil_defaultlib.top_kernel_stencil_stage_5
Compiling module xil_defaultlib.top_kernel_stencil_stage_6
Compiling module xil_defaultlib.top_kernel_stencil_stage_7
Compiling module xil_defaultlib.top_kernel_stencil_stage_8
Compiling module xil_defaultlib.top_kernel_stencil_stage_9
Compiling module xil_defaultlib.top_kernel_stencil_stage_10
Compiling module xil_defaultlib.top_kernel_stencil_stage_11
Compiling module xil_defaultlib.top_kernel_stencil_stage_12
Compiling module xil_defaultlib.top_kernel_stencil_stage_13
Compiling module xil_defaultlib.top_kernel_stencil_stage_14
Compiling module xil_defaultlib.top_kernel_stencil_stage_15
Compiling module xil_defaultlib.top_kernel_stencil_stage_16
Compiling module xil_defaultlib.top_kernel_stencil_stage_17
Compiling module xil_defaultlib.top_kernel_stencil_stage_18
Compiling module xil_defaultlib.top_kernel_stencil_stage_19
Compiling module xil_defaultlib.top_kernel_stencil_stage_20
Compiling module xil_defaultlib.top_kernel_stencil_stage_21
Compiling module xil_defaultlib.top_kernel_stencil_stage_22
Compiling module xil_defaultlib.top_kernel_stencil_stage_23
Compiling module xil_defaultlib.top_kernel_stencil_stage_24
Compiling module xil_defaultlib.top_kernel_stencil_stage_25
Compiling module xil_defaultlib.top_kernel_stencil_stage_26
Compiling module xil_defaultlib.top_kernel_stencil_stage_27
Compiling module xil_defaultlib.top_kernel_stencil_stage_28
Compiling module xil_defaultlib.top_kernel_stencil_stage_29
Compiling module xil_defaultlib.top_kernel_stencil_stage
Compiling module xil_defaultlib.top_kernel_write_output
Compiling module xil_defaultlib.top_kernel_fifo_w64_d33_A_ram(AD...
Compiling module xil_defaultlib.top_kernel_fifo_w64_d33_A_defaul...
Compiling module xil_defaultlib.top_kernel_fifo_w24_d512_A_ram(D...
Compiling module xil_defaultlib.top_kernel_fifo_w24_d512_A_defau...
Compiling module xil_defaultlib.top_kernel_start_for_write_outpu...
Compiling module xil_defaultlib.top_kernel_start_for_write_outpu...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel_start_for_stencil_sta...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Mon Feb 23 00:34:53 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 top_kernel_test_lib               -     @369             
  top_env                    top_kernel_env                    -     @380             
    axi_lite_control         uvm_env                           -     @465             
      item_rtr_port          uvm_analysis_port                 -     @484             
      item_wtr_port          uvm_analysis_port                 -     @474             
      master                 uvm_agent                         -     @897             
        ardrv                uvm_driver #(REQ,RSP)             -     @1572            
          item_read_imp      uvm_analysis_port                 -     @1601            
          rsp_port           uvm_analysis_port                 -     @1591            
          seq_item_port      uvm_seq_item_pull_port            -     @1581            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1611            
          rsp_export         uvm_analysis_export               -     @1620            
          seq_item_export    uvm_seq_item_pull_imp             -     @1738            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1044            
          item_read_imp      uvm_analysis_port                 -     @1073            
          rsp_port           uvm_analysis_port                 -     @1063            
          seq_item_port      uvm_seq_item_pull_port            -     @1053            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1083            
          rsp_export         uvm_analysis_export               -     @1092            
          seq_item_export    uvm_seq_item_pull_imp             -     @1210            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1396            
          item_read_imp      uvm_analysis_port                 -     @1425            
          rsp_port           uvm_analysis_port                 -     @1415            
          seq_item_port      uvm_seq_item_pull_port            -     @1405            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1435            
          rsp_export         uvm_analysis_export               -     @1444            
          seq_item_export    uvm_seq_item_pull_imp             -     @1562            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1748            
          item_read_imp      uvm_analysis_port                 -     @1777            
          rsp_port           uvm_analysis_port                 -     @1767            
          seq_item_port      uvm_seq_item_pull_port            -     @1757            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1787            
          rsp_export         uvm_analysis_export               -     @1796            
          seq_item_export    uvm_seq_item_pull_imp             -     @1914            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1220            
          item_read_imp      uvm_analysis_port                 -     @1249            
          rsp_port           uvm_analysis_port                 -     @1239            
          seq_item_port      uvm_seq_item_pull_port            -     @1229            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1259            
          rsp_export         uvm_analysis_export               -     @1268            
          seq_item_export    uvm_seq_item_pull_imp             -     @1386            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @719             
        item_ar2r_port       uvm_analysis_port                 -     @788             
        item_ar_port         uvm_analysis_port                 -     @758             
        item_aw2b_port       uvm_analysis_port                 -     @778             
        item_aw_port         uvm_analysis_port                 -     @728             
        item_b_port          uvm_analysis_port                 -     @748             
        item_r_port          uvm_analysis_port                 -     @768             
        item_w_port          uvm_analysis_port                 -     @738             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @798             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @867             
        ar_imp               uvm_analysis_imp_ar               -     @837             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @857             
        aw_imp               uvm_analysis_imp_aw               -     @807             
        b_imp                uvm_analysis_imp_b                -     @827             
        item_rtr_port        uvm_analysis_port                 -     @887             
        item_wtr_port        uvm_analysis_port                 -     @877             
        r_imp                uvm_analysis_imp_r                -     @847             
        w_imp                uvm_analysis_imp_w                -     @817             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @906             
        rsp_export           uvm_analysis_export               -     @915             
        seq_item_export      uvm_seq_item_pull_imp             -     @1033            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem0         uvm_env                           -     @403             
      item_rtr_port          uvm_analysis_port                 -     @422             
      item_wtr_port          uvm_analysis_port                 -     @412             
      monitor                uvm_monitor                       -     @1997            
        item_ar2r_port       uvm_analysis_port                 -     @2066            
        item_ar_port         uvm_analysis_port                 -     @2036            
        item_aw2b_port       uvm_analysis_port                 -     @2056            
        item_aw_port         uvm_analysis_port                 -     @2006            
        item_b_port          uvm_analysis_port                 -     @2026            
        item_r_port          uvm_analysis_port                 -     @2046            
        item_w_port          uvm_analysis_port                 -     @2016            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2175            
        ardrv                uvm_driver #(REQ,RSP)             -     @2852            
          item_read_imp      uvm_analysis_port                 -     @2881            
          rsp_port           uvm_analysis_port                 -     @2871            
          seq_item_port      uvm_seq_item_pull_port            -     @2861            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2891            
          rsp_export         uvm_analysis_export               -     @2900            
          seq_item_export    uvm_seq_item_pull_imp             -     @3018            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2324            
          item_read_imp      uvm_analysis_port                 -     @2353            
          rsp_port           uvm_analysis_port                 -     @2343            
          seq_item_port      uvm_seq_item_pull_port            -     @2333            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2363            
          rsp_export         uvm_analysis_export               -     @2372            
          seq_item_export    uvm_seq_item_pull_imp             -     @2490            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2676            
          item_read_imp      uvm_analysis_port                 -     @2705            
          rsp_port           uvm_analysis_port                 -     @2695            
          seq_item_port      uvm_seq_item_pull_port            -     @2685            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2715            
          rsp_export         uvm_analysis_export               -     @2724            
          seq_item_export    uvm_seq_item_pull_imp             -     @2842            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3028            
          item_read_imp      uvm_analysis_port                 -     @3057            
          rsp_port           uvm_analysis_port                 -     @3047            
          seq_item_port      uvm_seq_item_pull_port            -     @3037            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3067            
          rsp_export         uvm_analysis_export               -     @3076            
          seq_item_export    uvm_seq_item_pull_imp             -     @3194            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2500            
          item_read_imp      uvm_analysis_port                 -     @2529            
          rsp_port           uvm_analysis_port                 -     @2519            
          seq_item_port      uvm_seq_item_pull_port            -     @2509            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2539            
          rsp_export         uvm_analysis_export               -     @2548            
          seq_item_export    uvm_seq_item_pull_imp             -     @2666            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2076            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2145            
        ar_imp               uvm_analysis_imp_ar               -     @2115            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2135            
        aw_imp               uvm_analysis_imp_aw               -     @2085            
        b_imp                uvm_analysis_imp_b                -     @2105            
        item_rtr_port        uvm_analysis_port                 -     @2165            
        item_wtr_port        uvm_analysis_port                 -     @2155            
        r_imp                uvm_analysis_imp_r                -     @2125            
        w_imp                uvm_analysis_imp_w                -     @2095            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2184            
        rsp_export           uvm_analysis_export               -     @2193            
        seq_item_export      uvm_seq_item_pull_imp             -     @2311            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem1         uvm_env                           -     @434             
      item_rtr_port          uvm_analysis_port                 -     @453             
      item_wtr_port          uvm_analysis_port                 -     @443             
      monitor                uvm_monitor                       -     @3275            
        item_ar2r_port       uvm_analysis_port                 -     @3344            
        item_ar_port         uvm_analysis_port                 -     @3314            
        item_aw2b_port       uvm_analysis_port                 -     @3334            
        item_aw_port         uvm_analysis_port                 -     @3284            
        item_b_port          uvm_analysis_port                 -     @3304            
        item_r_port          uvm_analysis_port                 -     @3324            
        item_w_port          uvm_analysis_port                 -     @3294            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3453            
        ardrv                uvm_driver #(REQ,RSP)             -     @4130            
          item_read_imp      uvm_analysis_port                 -     @4159            
          rsp_port           uvm_analysis_port                 -     @4149            
          seq_item_port      uvm_seq_item_pull_port            -     @4139            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4169            
          rsp_export         uvm_analysis_export               -     @4178            
          seq_item_export    uvm_seq_item_pull_imp             -     @4296            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3602            
          item_read_imp      uvm_analysis_port                 -     @3631            
          rsp_port           uvm_analysis_port                 -     @3621            
          seq_item_port      uvm_seq_item_pull_port            -     @3611            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3641            
          rsp_export         uvm_analysis_export               -     @3650            
          seq_item_export    uvm_seq_item_pull_imp             -     @3768            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @3954            
          item_read_imp      uvm_analysis_port                 -     @3983            
          rsp_port           uvm_analysis_port                 -     @3973            
          seq_item_port      uvm_seq_item_pull_port            -     @3963            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @3993            
          rsp_export         uvm_analysis_export               -     @4002            
          seq_item_export    uvm_seq_item_pull_imp             -     @4120            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4306            
          item_read_imp      uvm_analysis_port                 -     @4335            
          rsp_port           uvm_analysis_port                 -     @4325            
          seq_item_port      uvm_seq_item_pull_port            -     @4315            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4345            
          rsp_export         uvm_analysis_export               -     @4354            
          seq_item_export    uvm_seq_item_pull_imp             -     @4472            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3778            
          item_read_imp      uvm_analysis_port                 -     @3807            
          rsp_port           uvm_analysis_port                 -     @3797            
          seq_item_port      uvm_seq_item_pull_port            -     @3787            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3817            
          rsp_export         uvm_analysis_export               -     @3826            
          seq_item_export    uvm_seq_item_pull_imp             -     @3944            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3354            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3423            
        ar_imp               uvm_analysis_imp_ar               -     @3393            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3413            
        aw_imp               uvm_analysis_imp_aw               -     @3363            
        b_imp                uvm_analysis_imp_b                -     @3383            
        item_rtr_port        uvm_analysis_port                 -     @3443            
        item_wtr_port        uvm_analysis_port                 -     @3433            
        r_imp                uvm_analysis_imp_r                -     @3403            
        w_imp                uvm_analysis_imp_w                -     @3373            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3462            
        rsp_export           uvm_analysis_export               -     @3471            
        seq_item_export      uvm_seq_item_pull_imp             -     @3589            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     top_kernel_reference_model        -     @494             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               top_kernel_subsystem_monitor      -     @507             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @566             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @556             
      gmem0_rtr_imp          uvm_analysis_imp_axi_rtr_gmem0    -     @526             
      gmem0_wtr_imp          uvm_analysis_imp_axi_wtr_gmem0    -     @516             
      gmem1_rtr_imp          uvm_analysis_imp_axi_rtr_gmem1    -     @546             
      gmem1_wtr_imp          uvm_analysis_imp_axi_wtr_gmem1    -     @536             
      scbd                   top_kernel_scoreboard             -     @4554            
        refm                 top_kernel_reference_model        -     @494             
          trans_num_idx      integral                          32    'h0              
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
      rsp_export             uvm_analysis_export               -     @585             
      seq_item_export        uvm_seq_item_pull_imp             -     @703             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     top_kernel_reference_model        -     @494             
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
    top_kernel_cfg           top_kernel_config                 -     @394             
      gmem0_cfg              axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      gmem1_cfg              axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "734405000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 734475 ns : File "/tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.2 ; elapsed = 00:08:49 . Memory (MB): peak = 1608.961 ; gain = 0.000 ; free physical = 42444 ; free virtual = 61884
## quit
INFO: xsimkernel Simulation Memory Usage: 2329864 KB (Peak: 2354420 KB), Simulation CPU Usage: 277720 ms
INFO: [Common 17-206] Exiting xsim at Mon Feb 23 00:43:49 2026...
TEST PASSED
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
