{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702721615437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702721615445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 18:13:35 2023 " "Processing started: Sat Dec 16 18:13:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702721615445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721615445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signal_Modulation -c Signal_Modulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Signal_Modulation -c Signal_Modulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721615445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702721615970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702721615970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_modulation.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_modulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_Modulation " "Found entity 1: Signal_Modulation" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702721626629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721626629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM/ROM.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/ROM/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702721626641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721626641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcode.v 1 1 " "Found 1 design units, including 1 entities, in source file mcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mcode " "Found entity 1: Mcode" {  } { { "Mcode.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Mcode.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702721626652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721626652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.v 1 1 " "Found 1 design units, including 1 entities, in source file fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp " "Found entity 1: fp" {  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702721626664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721626664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpp Signal_Modulation.v(95) " "Verilog HDL Implicit Net warning at Signal_Modulation.v(95): created implicit net for \"fpp\"" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721626666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signal_Modulation " "Elaborating entity \"Signal_Modulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702721626765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp fp:u1 " "Elaborating entity \"fp\" for hierarchy \"fp:u1\"" {  } { { "Signal_Modulation.v" "u1" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721626783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp.v(13) " "Verilog HDL assignment warning at fp.v(13): truncated value with size 32 to match size of target (8)" {  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702721626785 "|Signal_Modulation|fp:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mcode Mcode:u2 " "Elaborating entity \"Mcode\" for hierarchy \"Mcode:u2\"" {  } { { "Signal_Modulation.v" "u2" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721626788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:u3 " "Elaborating entity \"ROM\" for hierarchy \"ROM:u3\"" {  } { { "Signal_Modulation.v" "u3" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721626801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:u3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:u3\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM.v" "altsyncram_component" { Text "C:/Users/21733/Desktop/Signal_Modulation/ROM/ROM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721626896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:u3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:u3\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/ROM/ROM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721626899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:u3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sin_generate/sin.mif " "Parameter \"init_file\" = \"./sin_generate/sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702721626899 ""}  } { { "ROM/ROM.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/ROM/ROM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702721626899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5672 " "Found entity 1: altsyncram_5672" {  } { { "db/altsyncram_5672.tdf" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/db/altsyncram_5672.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702721626978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721626978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5672 ROM:u3\|altsyncram:altsyncram_component\|altsyncram_5672:auto_generated " "Elaborating entity \"altsyncram_5672\" for hierarchy \"ROM:u3\|altsyncram:altsyncram_component\|altsyncram_5672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/fpga/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721626982 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 41 -1 0 } } { "Mcode.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Mcode.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702721627427 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702721627427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dac_mode VCC " "Pin \"dac_mode\" is stuck at VCC" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702721627454 "|Signal_Modulation|dac_mode"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_sleep GND " "Pin \"dac_sleep\" is stuck at GND" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702721627454 "|Signal_Modulation|dac_sleep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702721627454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702721627524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702721627998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702721627998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702721628061 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702721628061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702721628061 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702721628061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702721628061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702721628079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 18:13:48 2023 " "Processing ended: Sat Dec 16 18:13:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702721628079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702721628079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702721628079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702721628079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702721629626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702721629634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 18:13:49 2023 " "Processing started: Sat Dec 16 18:13:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702721629634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702721629634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Signal_Modulation -c Signal_Modulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Signal_Modulation -c Signal_Modulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702721629635 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702721629803 ""}
{ "Info" "0" "" "Project  = Signal_Modulation" {  } {  } 0 0 "Project  = Signal_Modulation" 0 0 "Fitter" 0 0 1702721629804 ""}
{ "Info" "0" "" "Revision = Signal_Modulation" {  } {  } 0 0 "Revision = Signal_Modulation" 0 0 "Fitter" 0 0 1702721629804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702721629872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702721629873 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Signal_Modulation EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"Signal_Modulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702721629896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702721629946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702721629946 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ROM:u3\|altsyncram:altsyncram_component\|altsyncram_5672:auto_generated\|ram_block1a0 " "Atom \"ROM:u3\|altsyncram:altsyncram_component\|altsyncram_5672:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1702721629983 "|Signal_Modulation|ROM:u3|altsyncram:altsyncram_component|altsyncram_5672:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1702721629983 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702721630052 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702721630175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702721630175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702721630175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702721630175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702721630175 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702721630175 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702721630178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702721630178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702721630178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702721630178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702721630178 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702721630178 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702721630180 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702721630190 ""}
{ "Info" "ISTA_SDC_FOUND" "Signal_Modulation.out.sdc " "Reading SDC File: 'Signal_Modulation.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702721630664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 42 fp:u1\|q\[11\] register " "Ignored filter at Signal_Modulation.out.sdc(42): fp:u1\|q\[11\] could not be matched with a register" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702721630668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Signal_Modulation.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Signal_Modulation.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\] " "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\]" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630670 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 63 fp:u1\|q\[11\] clock " "Ignored filter at Signal_Modulation.out.sdc(63): fp:u1\|q\[11\] could not be matched with a clock" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1702721630670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 63 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(63): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630671 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 64 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(64): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630672 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 67 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(67): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630673 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 68 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(68): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630674 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 69 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(69): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630674 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 70 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(70): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630675 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630676 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630677 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 73 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(73): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630678 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 74 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(74): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630679 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630679 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721630680 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1702721630681 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702721630686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1702721630686 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702721630688 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702721630689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702721630689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702721630689 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702721630689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702721630714 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp:u1\|q\[7\] " "Destination node fp:u1\|q\[7\]" {  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702721630714 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_wrb~output " "Destination node dac_wrb~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702721630714 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_wra~output " "Destination node dac_wra~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702721630714 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clkb~output " "Destination node dac_clkb~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702721630714 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clka~output " "Destination node dac_clka~output" {  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702721630714 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702721630714 ""}  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702721630714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp:u1\|q\[7\]  " "Automatically promoted node fp:u1\|q\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702721630714 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp:u1\|q\[7\]~22 " "Destination node fp:u1\|q\[7\]~22" {  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702721630714 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702721630714 ""}  } { { "fp.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/fp.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702721630714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) " "Automatically promoted node rst_n~input (placed in PIN AB12 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702721630714 ""}  } { { "Signal_Modulation.v" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702721630714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702721630965 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702721630966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702721630966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702721630969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702721630969 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702721630970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702721630970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702721630971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702721630971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702721630972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702721630972 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702721631014 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702721631022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702721631722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702721631778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702721631793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702721631962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702721631962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702721632158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/21733/Desktop/Signal_Modulation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702721632820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702721632820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702721632865 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1702721632865 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702721632865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702721632867 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702721632981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702721632988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702721633136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702721633136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702721633328 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702721633648 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/21733/Desktop/Signal_Modulation/output_files/Signal_Modulation.fit.smsg " "Generated suppressed messages file C:/Users/21733/Desktop/Signal_Modulation/output_files/Signal_Modulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702721633996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6130 " "Peak virtual memory: 6130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702721634478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 18:13:54 2023 " "Processing ended: Sat Dec 16 18:13:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702721634478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702721634478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702721634478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702721634478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702721635721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702721635729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 18:13:55 2023 " "Processing started: Sat Dec 16 18:13:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702721635729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702721635729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Signal_Modulation -c Signal_Modulation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Signal_Modulation -c Signal_Modulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702721635729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702721636138 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702721636499 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702721636518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702721636660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 18:13:56 2023 " "Processing ended: Sat Dec 16 18:13:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702721636660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702721636660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702721636660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702721636660 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702721637272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702721638288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702721638297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 18:13:57 2023 " "Processing started: Sat Dec 16 18:13:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702721638297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702721638297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Signal_Modulation -c Signal_Modulation " "Command: quartus_sta Signal_Modulation -c Signal_Modulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702721638297 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1702721638471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702721638639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702721638639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721638686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721638686 ""}
{ "Info" "ISTA_SDC_FOUND" "Signal_Modulation.out.sdc " "Reading SDC File: 'Signal_Modulation.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702721638842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 42 fp:u1\|q\[11\] register " "Ignored filter at Signal_Modulation.out.sdc(42): fp:u1\|q\[11\] could not be matched with a register" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Signal_Modulation.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Signal_Modulation.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\] " "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\]" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638845 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638845 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 63 fp:u1\|q\[11\] clock " "Ignored filter at Signal_Modulation.out.sdc(63): fp:u1\|q\[11\] could not be matched with a clock" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 63 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(63): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638846 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 64 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(64): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638846 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 67 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(67): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638847 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 68 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(68): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638847 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 69 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(69): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638848 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 70 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(70): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638848 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638849 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638849 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 73 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(73): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638850 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 74 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(74): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638851 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638851 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702721638852 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702721638852 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702721638855 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702721638855 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702721638856 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702721638865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.674 " "Worst-case setup slack is 12.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.674               0.000 clk  " "   12.674               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721638878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk  " "    0.455               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721638881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702721638884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702721638887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.680 " "Worst-case minimum pulse width slack is 9.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680               0.000 clk  " "    9.680               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721638889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721638889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702721638912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702721638929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702721639103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702721639154 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702721639154 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.967 " "Worst-case setup slack is 12.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.967               0.000 clk  " "   12.967               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721639162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721639165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702721639170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702721639173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.688 " "Worst-case minimum pulse width slack is 9.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 clk  " "    9.688               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721639176 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702721639198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702721639296 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702721639296 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.743 " "Worst-case setup slack is 16.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.743               0.000 clk  " "   16.743               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721639301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721639305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702721639309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702721639313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.381 " "Worst-case minimum pulse width slack is 9.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.381               0.000 clk  " "    9.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702721639315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702721639315 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702721639652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702721639652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702721639706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 18:13:59 2023 " "Processing ended: Sat Dec 16 18:13:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702721639706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702721639706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702721639706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702721639706 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702721640421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702721849458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702721849465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 18:17:29 2023 " "Processing started: Sat Dec 16 18:17:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702721849465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702721849465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Signal_Modulation -c Signal_Modulation --netlist_type=sgate " "Command: quartus_npp Signal_Modulation -c Signal_Modulation --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702721849465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1702721849782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702721849798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 18:17:29 2023 " "Processing ended: Sat Dec 16 18:17:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702721849798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702721849798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702721849798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702721849798 ""}
