ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"at32f435_437_clock.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.system_clock_config,"ax",%progbits
  20              		.align	1
  21              		.global	system_clock_config
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	system_clock_config:
  27              	.LFB133:
  28              		.file 1 "HW_Lib/AT32F435/device_support/at32f435_437_clock.c"
   1:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** /**
   2:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   **************************************************************************
   3:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @file     at32f435_437_clock.c
   4:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @version  v2.1.0
   5:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @date     2022-08-16
   6:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @brief    system clock config program
   7:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   **************************************************************************
   8:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *                       Copyright notice & Disclaimer
   9:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *
  10:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * The software Board Support Package (BSP) that is made available to
  11:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * download from Artery official website is the copyrighted work of Artery.
  12:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * Artery authorizes customers to use, copy, and distribute the BSP
  13:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * software and its related documentation for the purpose of design and
  14:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * development in conjunction with Artery microcontrollers. Use of the
  15:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * software is governed by this copyright notice and the following disclaimer.
  16:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *
  17:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
  18:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * GUARANTEES OR REPRESENTATIONS OF ANY KIND. ARTERY EXPRESSLY DISCLAIMS,
  19:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * TO THE FULLEST EXTENT PERMITTED BY LAW, ALL EXPRESS, IMPLIED OR
  20:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * STATUTORY OR OTHER WARRANTIES, GUARANTEES OR REPRESENTATIONS,
  21:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
  22:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
  23:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *
  24:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   **************************************************************************
  25:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   */
  26:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  27:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** /* includes ------------------------------------------------------------------*/
  28:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** #include "at32f435_437_clock.h"
  29:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  30:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** /**
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s 			page 2


  31:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @brief  system clock config program
  32:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @note   the system clock is configured as follow:
  33:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - system clock        = (hext * pll_ns)/(pll_ms * pll_fr)
  34:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - system clock source = pll (hext)
  35:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - hext                = 8000000
  36:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - sclk                = 288000000
  37:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - ahbdiv              = 1
  38:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - ahbclk              = 288000000
  39:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - apb2div             = 2
  40:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - apb2clk             = 144000000
  41:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - apb1div             = 2
  42:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - apb1clk             = 144000000
  43:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - pll_ns              = 72
  44:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - pll_ms              = 1
  45:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   *         - pll_fr              = 2
  46:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @param  none
  47:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   * @retval none
  48:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   */
  49:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** void system_clock_config(void)
  50:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** {
  29              		.loc 1 50 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  51:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* enable pwc periph clock */
  52:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_periph_clock_enable(CRM_PWC_PERIPH_CLOCK, TRUE);
  38              		.loc 1 52 3 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 2048     		ldr	r0, .L6
  41 0006 FFF7FEFF 		bl	crm_periph_clock_enable
  42              	.LVL0:
  53:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  54:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* config ldo voltage */
  55:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   pwc_ldo_output_voltage_set(PWC_LDO_OUTPUT_1V3);
  43              		.loc 1 55 3 view .LVU2
  44 000a 204B     		ldr	r3, .L6+4
  45 000c 1A69     		ldr	r2, [r3, #16]
  46 000e 0124     		movs	r4, #1
  47 0010 64F30202 		bfi	r2, r4, #0, #3
  48 0014 1A61     		str	r2, [r3, #16]
  56:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  57:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* set the flash clock divider */
  58:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   flash_clock_divider_set(FLASH_CLOCK_DIV_3);
  49              		.loc 1 58 3 view .LVU3
  50 0016 03F5E633 		add	r3, r3, #117760
  51 001a 1A6E     		ldr	r2, [r3, #96]
  52 001c 64F30102 		bfi	r2, r4, #0, #2
  53 0020 1A66     		str	r2, [r3, #96]
  59:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  60:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* reset crm */
  61:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_reset();
  54              		.loc 1 61 3 view .LVU4
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s 			page 3


  55 0022 FFF7FEFF 		bl	crm_reset
  56              	.LVL1:
  62:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  63:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_clock_source_enable(CRM_CLOCK_SOURCE_HEXT, TRUE);
  57              		.loc 1 63 3 view .LVU5
  58 0026 2146     		mov	r1, r4
  59 0028 2046     		mov	r0, r4
  60 002a FFF7FEFF 		bl	crm_clock_source_enable
  61              	.LVL2:
  64:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  65:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* wait till hext is ready */
  66:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   while(crm_hext_stable_wait() == ERROR)
  62              		.loc 1 66 3 view .LVU6
  63              	.L2:
  67:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  68:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   }
  64              		.loc 1 68 3 discriminator 1 view .LVU7
  66:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  65              		.loc 1 66 8 discriminator 1 view .LVU8
  66:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  66              		.loc 1 66 9 is_stmt 0 discriminator 1 view .LVU9
  67 002e FFF7FEFF 		bl	crm_hext_stable_wait
  68              	.LVL3:
  66:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  69              		.loc 1 66 8 discriminator 1 view .LVU10
  70 0032 0028     		cmp	r0, #0
  71 0034 FBD0     		beq	.L2
  69:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  70:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* config pll clock resource */
  71:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_pll_config(CRM_PLL_SOURCE_HEXT, 72, 1, CRM_PLL_FR_2);
  72              		.loc 1 71 3 is_stmt 1 view .LVU11
  73 0036 0123     		movs	r3, #1
  74 0038 1A46     		mov	r2, r3
  75 003a 4821     		movs	r1, #72
  76 003c 1846     		mov	r0, r3
  77 003e FFF7FEFF 		bl	crm_pll_config
  78              	.LVL4:
  72:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  73:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* enable pll */
  74:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_clock_source_enable(CRM_CLOCK_SOURCE_PLL, TRUE);
  79              		.loc 1 74 3 view .LVU12
  80 0042 0121     		movs	r1, #1
  81 0044 0220     		movs	r0, #2
  82 0046 FFF7FEFF 		bl	crm_clock_source_enable
  83              	.LVL5:
  75:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  76:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* wait till pll is ready */
  77:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   while(crm_flag_get(CRM_PLL_STABLE_FLAG) != SET)
  84              		.loc 1 77 3 view .LVU13
  85              	.L3:
  78:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  79:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   }
  86              		.loc 1 79 3 discriminator 1 view .LVU14
  77:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  87              		.loc 1 77 8 discriminator 1 view .LVU15
  77:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  88              		.loc 1 77 9 is_stmt 0 discriminator 1 view .LVU16
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s 			page 4


  89 004a 1920     		movs	r0, #25
  90 004c FFF7FEFF 		bl	crm_flag_get
  91              	.LVL6:
  77:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  92              		.loc 1 77 8 discriminator 1 view .LVU17
  93 0050 0128     		cmp	r0, #1
  94 0052 FAD1     		bne	.L3
  80:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  81:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* config ahbclk */
  82:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_ahb_div_set(CRM_AHB_DIV_1);
  95              		.loc 1 82 3 is_stmt 1 view .LVU18
  96 0054 0020     		movs	r0, #0
  97 0056 FFF7FEFF 		bl	crm_ahb_div_set
  98              	.LVL7:
  83:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  84:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* config apb2clk */
  85:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_apb2_div_set(CRM_APB2_DIV_2);
  99              		.loc 1 85 3 view .LVU19
 100 005a 0420     		movs	r0, #4
 101 005c FFF7FEFF 		bl	crm_apb2_div_set
 102              	.LVL8:
  86:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  87:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* config apb1clk */
  88:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_apb1_div_set(CRM_APB1_DIV_2);
 103              		.loc 1 88 3 view .LVU20
 104 0060 0420     		movs	r0, #4
 105 0062 FFF7FEFF 		bl	crm_apb1_div_set
 106              	.LVL9:
  89:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  90:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* enable auto step mode */
  91:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_auto_step_mode_enable(TRUE);
 107              		.loc 1 91 3 view .LVU21
 108 0066 0120     		movs	r0, #1
 109 0068 FFF7FEFF 		bl	crm_auto_step_mode_enable
 110              	.LVL10:
  92:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  93:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* select pll as system clock source */
  94:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_sysclk_switch(CRM_SCLK_PLL);
 111              		.loc 1 94 3 view .LVU22
 112 006c 0220     		movs	r0, #2
 113 006e FFF7FEFF 		bl	crm_sysclk_switch
 114              	.LVL11:
  95:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
  96:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* wait till pll is used as system clock source */
  97:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   while(crm_sysclk_switch_status_get() != CRM_SCLK_PLL)
 115              		.loc 1 97 3 view .LVU23
 116              	.L4:
  98:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
  99:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   }
 117              		.loc 1 99 3 discriminator 1 view .LVU24
  97:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
 118              		.loc 1 97 8 discriminator 1 view .LVU25
  97:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
 119              		.loc 1 97 9 is_stmt 0 discriminator 1 view .LVU26
 120 0072 FFF7FEFF 		bl	crm_sysclk_switch_status_get
 121              	.LVL12:
  97:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   {
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s 			page 5


 122              		.loc 1 97 8 discriminator 1 view .LVU27
 123 0076 0228     		cmp	r0, #2
 124 0078 FBD1     		bne	.L4
 100:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
 101:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* disable auto step mode */
 102:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   crm_auto_step_mode_enable(FALSE);
 125              		.loc 1 102 3 is_stmt 1 view .LVU28
 126 007a 0020     		movs	r0, #0
 127 007c FFF7FEFF 		bl	crm_auto_step_mode_enable
 128              	.LVL13:
 103:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** 
 104:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   /* update system_core_clock global variable */
 105:HW_Lib/AT32F435/device_support/at32f435_437_clock.c ****   system_core_clock_update();
 129              		.loc 1 105 3 view .LVU29
 130 0080 FFF7FEFF 		bl	system_core_clock_update
 131              	.LVL14:
 106:HW_Lib/AT32F435/device_support/at32f435_437_clock.c **** }
 132              		.loc 1 106 1 is_stmt 0 view .LVU30
 133 0084 10BD     		pop	{r4, pc}
 134              	.L7:
 135 0086 00BF     		.align	2
 136              	.L6:
 137 0088 1C004000 		.word	4194332
 138 008c 00700040 		.word	1073770496
 139              		.cfi_endproc
 140              	.LFE133:
 142              		.text
 143              	.Letext0:
 144              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 145              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 146              		.file 4 "HW_Lib/AT32F435/device_support/at32f435_437.h"
 147              		.file 5 "HW_Lib/AT32F435/drivers/inc/at32f435_437_crm.h"
 148              		.file 6 "HW_Lib/AT32F435/drivers/inc/at32f435_437_pwc.h"
 149              		.file 7 "HW_Lib/AT32F435/drivers/inc/at32f435_437_flash.h"
 150              		.file 8 "HW_Lib/AT32F435/device_support/system_at32f435_437.h"
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 at32f435_437_clock.c
C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s:20     .text.system_clock_config:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s:26     .text.system_clock_config:00000000 system_clock_config
C:\Users\8bit\AppData\Local\Temp\ccXTFxTm.s:137    .text.system_clock_config:00000088 $d

UNDEFINED SYMBOLS
crm_periph_clock_enable
crm_reset
crm_clock_source_enable
crm_hext_stable_wait
crm_pll_config
crm_flag_get
crm_ahb_div_set
crm_apb2_div_set
crm_apb1_div_set
crm_auto_step_mode_enable
crm_sysclk_switch
crm_sysclk_switch_status_get
system_core_clock_update
