// Seed: 57822068
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    output tri0  id_5
);
  wire id_7, id_8, id_9, id_10;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5
    , id_8,
    output supply0 id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_5
  );
  assign id_9 = id_9 ? id_4 : id_3;
  and primCall (id_5, id_9, id_1, id_4, id_0, id_8);
endmodule
