Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Aug 05 22:23:41 CDT 2017


Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'digital_io$0155888661$1',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 37


Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/16, /devicepackage/0/8, /devicepackage/0/7, /devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/2, /devicepackage/0/1, /devicepackage/0/12]


Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Aug 05 22:23:41 CDT 2017


Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'digital_io$0155888661$1',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 25


Aug 05, 2017 10:23:41 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/16, /devicepackage/0/8, /devicepackage/0/7, /devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/2, /devicepackage/0/1, /devicepackage/0/12]


Aug 05, 2017 10:29:15 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Aug 05 22:29:15 CDT 2017


Aug 05, 2017 10:29:15 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 10:29:15 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 46


Aug 05, 2017 10:29:15 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/10, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/0/pad/8, /pwm_ccu4$0892903604$2, /devicepackage/0/11, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/2, /pwm_ccu4$1377888735$2]


Aug 05, 2017 10:29:15 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /4, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Aug 05, 2017 10:32:45 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Aug 05 22:32:45 CDT 2017


Aug 05, 2017 10:32:45 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 10:32:45 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 36


Aug 05, 2017 10:32:45 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/10, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/0/pad/8, /pwm_ccu4$0892903604$2, /devicepackage/0/11, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/2, /pwm_ccu4$1377888735$2]


Aug 05, 2017 10:32:45 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /4, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Aug 05, 2017 11:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Aug 05 23:43:19 CDT 2017


Aug 05, 2017 11:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 11:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 47


Aug 05, 2017 11:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/12, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/0/pad/8, /pwm_ccu4$0892903604$2, /devicepackage/0/11, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/2, /pwm_ccu4$1377888735$2, /devicepackage/0/3, /uart$01011659048$0, /devicepackage/0/16, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/2/pad/6, /uart$634370192$0, /p/2/pad/10, /uart$634370254$0]


Aug 05, 2017 11:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /4, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /7, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /3, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /6, /usic/0/channel/1/dx5cr_dsel, /3, /usic/0/channel/1/dx3cr_dsel, /5, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /1, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /1, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /2, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Aug 05, 2017 11:43:35 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Aug 05 23:43:35 CDT 2017


Aug 05, 2017 11:43:35 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
connected('uart$634370254$0$pad','uart$2052263369$0$dx0ins',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 11:43:35 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 66


Aug 05, 2017 11:43:35 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/12, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/0/pad/8, /pwm_ccu4$0892903604$2, /devicepackage/0/11, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/2, /pwm_ccu4$1377888735$2, /devicepackage/0/3, /uart$01011659048$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/2/pad/10, /uart$634370254$0]


Aug 05, 2017 11:43:35 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /4, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /7, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /3, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /5, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /1, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /1, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /2, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Aug 05, 2017 11:43:39 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Aug 05 23:43:39 CDT 2017


Aug 05, 2017 11:43:39 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
reserved([usic,_,channel,_],'uart$2052263369$0'),
reserved([p,_,pad,_],'uart$634370192$0'),
reserved([p,_,pad,_],'uart$634370254$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743044007$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$1743043945$0'),
reserved([devicepackage,0,_],'uart$01011659110$0'),
reserved([devicepackage,0,_],'uart$01011659048$0'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
signal('uart$2052263369$0',dx0ins,'uart$2052263369$0$dx0ins'),
signal('uart$2052263369$0',dx3ins,'uart$2052263369$0$dx3ins'),
signal('uart$2052263369$0',dout0,'uart$2052263369$0$dout0'),
signal('uart$634370192$0',pad,'uart$634370192$0$pad'),
signal('uart$634370254$0',pad,'uart$634370254$0$pad'),
signal('uart$2052263369$0',protocol_specific_int,'uart$2052263369$0$protocol_specific_int'),
signal('uart$2052263369$0',standard_transmit_buffer_int,'uart$2052263369$0$standard_transmit_buffer_int'),
signal('uart$2052263369$0',standard_receive_buffer_int,'uart$2052263369$0$standard_receive_buffer_int'),
signal('uart$2052263369$0',alternate_receive_buffer_int,'uart$2052263369$0$alternate_receive_buffer_int'),
signal('uart$1743044007$0',signal_in,'uart$1743044007$0$signal_in'),
signal('uart$1743043945$0',signal_in,'uart$1743043945$0$signal_in'),
signal('uart$01011659110$0',pin,'uart$01011659110$0$pin'),
signal('uart$01011659048$0',pin,'uart$01011659048$0$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
connected('uart$01011659110$0$pin','uart$634370192$0$pad',1),
connected('uart$01011659048$0$pin','uart$634370254$0$pad',1),
connected('uart$2052263369$0$dout0','uart$634370254$0$pad',1),
connected('uart$2052263369$0$alternate_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_receive_buffer_int','uart$1743043945$0$signal_in',1),
connected('uart$2052263369$0$standard_transmit_buffer_int','uart$1743044007$0$signal_in',1),
connected('uart$634370192$0$pad','uart$01011659110$0$pin',1),
connected('uart$634370192$0$pad','uart$2052263369$0$dx0ins',1),
connected('uart$634370254$0$pad','uart$01011659048$0$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2]),
register_value('uart$2052263369$0',ccr_hpcen,0),
register_value('uart$2052263369$0',tbctr_size,4),
register_value('uart$2052263369$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 11:43:39 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 69


Aug 05, 2017 11:43:39 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/12, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/0/pad/8, /pwm_ccu4$0892903604$2, /devicepackage/0/11, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/2, /pwm_ccu4$1377888735$2, /devicepackage/0/3, /uart$01011659048$0, /devicepackage/0/16, /uart$01011659110$0, /cpu/0/nvic/interrupt/10, /uart$1743043945$0, /cpu/0/nvic/interrupt/11, /uart$1743044007$0, /usic/0/channel/1, /uart$2052263369$0, /p/2/pad/6, /uart$634370192$0, /p/2/pad/10, /uart$634370254$0]


Aug 05, 2017 11:43:39 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /4, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /7, /p/2/pad/10/iocr_oe, /1, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /1, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /3, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /6, /usic/0/channel/1/dx5cr_dsel, /3, /usic/0/channel/1/dx3cr_dsel, /5, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /1, /usic/0/channel/1/rbctr_arbinp, /1, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /1, /usic/0/channel/1/rbctr_srbinp, /1, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /1, /usic/0/channel/1/tbctr_stbinp, /2, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /4, /usic/0/channel/1/tbctr_dptr, /16, /usic/0/channel/1/tbctr_size, /4, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Aug 05, 2017 11:43:52 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Aug 05 23:43:52 CDT 2017


Aug 05, 2017 11:43:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Aug 05, 2017 11:43:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 49


Aug 05, 2017 11:43:52 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/10, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/0/pad/8, /pwm_ccu4$0892903604$2, /devicepackage/0/11, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/2, /pwm_ccu4$1377888735$2]


Aug 05, 2017 11:43:52 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /4, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Oct 14, 2017 10:57:26 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Oct 14 22:57:26 CDT 2017


Oct 14, 2017 10:57:26 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'pwm_ccu4$0940351082$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:27 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 22


Oct 14, 2017 10:57:27 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/11, /devicepackage/0/12]


Oct 14, 2017 10:57:29 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Oct 14 22:57:29 CDT 2017


Oct 14, 2017 10:57:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'pwm_ccu4$0940351082$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 44


Oct 14, 2017 10:57:29 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/11, /devicepackage/0/12]


Oct 14, 2017 10:57:32 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Oct 14 22:57:32 CDT 2017


Oct 14, 2017 10:57:32 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'pwm_ccu4$0940351082$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:32 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 37


Oct 14, 2017 10:57:32 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/11, /devicepackage/0/12]


Oct 14, 2017 10:57:33 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Sat Oct 14 22:57:33 CDT 2017


Oct 14, 2017 10:57:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],[devicepackage,0,4],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:33 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 18


Oct 14, 2017 10:57:33 PM java.util.logging.LogManager$RootLogger log
INFO: [/pwm_ccu4$0940351082$2]


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Oct 14 22:57:36 CDT 2017


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,4],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 40


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/10, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/2/pad/11, /pwm_ccu4$0892903604$2, /devicepackage/0/4, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/3, /pwm_ccu4$1377888735$2]


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /2, /p/2/pad/11/iocr_oe, /1, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Oct 14 22:57:36 CDT 2017


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'pwm_ccu4$0940351082$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 15


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/11, /devicepackage/0/12]


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Oct 14 22:57:36 CDT 2017


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'pwm_ccu4$0940351082$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 15


Oct 14, 2017 10:57:36 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/11, /devicepackage/0/12]


Oct 14, 2017 10:57:48 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Sat Oct 14 22:57:48 CDT 2017


Oct 14, 2017 10:57:48 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],[devicepackage,0,3],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:48 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 19


Oct 14, 2017 10:57:48 PM java.util.logging.LogManager$RootLogger log
INFO: [/pwm_ccu4$0940351082$2]


Oct 14, 2017 10:57:54 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleVirtualResources() : Sat Oct 14 22:57:54 CDT 2017


Oct 14, 2017 10:57:54 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_virtual_resource([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],[devicepackage,0,11],Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:54 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleVirtualResources() :  Difference in ms 20


Oct 14, 2017 10:57:54 PM java.util.logging.LogManager$RootLogger log
INFO: [/pwm_ccu4$0940351082$2]


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Oct 14 22:57:55 CDT 2017


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
uri([devicepackage,0,11],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 31


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01005053461$0, /scu/0/dco/2, /clock_xmc1$1911737770$0, /p/0/pad/14, /cpu_ctrl_xmc1$355878294$0, /p/0/pad/15, /cpu_ctrl_xmc1$355878295$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$846901778$0, /p/2/pad/0, /digital_io$01310748862$0, /devicepackage/0/7, /digital_io$0155888661$1, /p/0/pad/0, /digital_io$01821283039$1, /devicepackage/0/15, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/10, /dmx512_rd$01411977645$0, /usic/0/channel/0, /dmx512_rd$0817314239$0, /scu/0/gcu/ccu4_global_enable/0, /global_ccu4$507149432$0, /ccu4/0/global, /global_ccu4$595667498$0, /p/0/pad/6, /pwm_ccu4$0758890098$0, /p/0/pad/7, /pwm_ccu4$0825896851$1, /ccu4/0/cc4/1, /pwm_ccu4$0879022272$1, /p/0/pad/8, /pwm_ccu4$0892903604$2, /devicepackage/0/11, /pwm_ccu4$0940351082$2, /devicepackage/0/10, /pwm_ccu4$0951667209$1, /devicepackage/0/9, /pwm_ccu4$0962983336$0, /ccu4/0/cc4/0, /pwm_ccu4$1159034017$0, /ccu4/0/cc4/2, /pwm_ccu4$1377888735$2]


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /1, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /4, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /4, /p/0/pad/7/iocr_oe, /1, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /4, /p/0/pad/8/iocr_oe, /1, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /4, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Oct 14 22:57:55 CDT 2017


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'pwm_ccu4$0940351082$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 16


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/11, /devicepackage/0/12]


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Oct 14 22:57:55 CDT 2017


Oct 14, 2017 10:57:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([p,0,pad,14],'cpu_ctrl_xmc1$355878294$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$355878295$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$846901778$0'),
reserved([scu,0,dco,_],'clock_xmc1$1911737770$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01005053461$0'),
reserved([usic,DMX512_RD0sv0,channel,_],'dmx512_rd$0817314239$0'),
reserved([cpu,0,nvic,interrupt,_],'dmx512_rd$01411977645$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,15],'digital_io$1882167628$0'),
reserved([ccu4,GLOBAL_CCU40sv0,global],'global_ccu4$595667498$0'),
reserved([scu,_,gcu,ccu4_global_enable,GLOBAL_CCU40sv0],'global_ccu4$507149432$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1159034017$0'),
reserved([p,_,pad,_],'pwm_ccu4$0758890098$0'),
reserved([devicepackage,0,_],'pwm_ccu4$0962983336$0'),
uri([devicepackage,0,9],'pwm_ccu4$0962983336$0'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$0879022272$1'),
reserved([p,_,pad,_],'pwm_ccu4$0825896851$1'),
reserved([devicepackage,0,_],'pwm_ccu4$0951667209$1'),
uri([devicepackage,0,10],'pwm_ccu4$0951667209$1'),
reserved([ccu4,_,cc4,_],'pwm_ccu4$1377888735$2'),
reserved([p,_,pad,_],'pwm_ccu4$0892903604$2'),
reserved([devicepackage,0,_],'pwm_ccu4$0940351082$2'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,7],'digital_io$0155888661$1'),
signal('clock_xmc1$1911737770$0',clkout,'clock_xmc1$1911737770$0$clkout'),
signal('clock_xmc1$01005053461$0',frtc,'clock_xmc1$01005053461$0$frtc'),
signal('dmx512_rd$0817314239$0',dx0ins,'dmx512_rd$0817314239$0$dx0ins'),
signal('dmx512_rd$0817314239$0',standard_receive_buffer_int,'dmx512_rd$0817314239$0$standard_receive_buffer_int'),
signal('dmx512_rd$01411977645$0',signal_in,'dmx512_rd$01411977645$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('global_ccu4$595667498$0',global_signal,'global_ccu4$595667498$0$global_signal'),
signal('global_ccu4$595667498$0',clk,'global_ccu4$595667498$0$clk'),
signal('global_ccu4$507149432$0',gsc_enable,'global_ccu4$507149432$0$gsc_enable'),
signal('pwm_ccu4$1159034017$0',global_signal,'pwm_ccu4$1159034017$0$global_signal'),
signal('pwm_ccu4$1159034017$0',st,'pwm_ccu4$1159034017$0$st'),
signal('pwm_ccu4$1159034017$0',out,'pwm_ccu4$1159034017$0$out'),
signal('pwm_ccu4$1159034017$0',gp0_unsync,'pwm_ccu4$1159034017$0$gp0_unsync'),
signal('pwm_ccu4$1159034017$0',gp1_unsync,'pwm_ccu4$1159034017$0$gp1_unsync'),
signal('pwm_ccu4$1159034017$0',gp2_unsync,'pwm_ccu4$1159034017$0$gp2_unsync'),
signal('pwm_ccu4$1159034017$0',gp0,'pwm_ccu4$1159034017$0$gp0'),
signal('pwm_ccu4$1159034017$0',gp1,'pwm_ccu4$1159034017$0$gp1'),
signal('pwm_ccu4$1159034017$0',gp2,'pwm_ccu4$1159034017$0$gp2'),
signal('pwm_ccu4$1159034017$0',ps,'pwm_ccu4$1159034017$0$ps'),
signal('pwm_ccu4$1159034017$0',mci,'pwm_ccu4$1159034017$0$mci'),
signal('pwm_ccu4$1159034017$0',mcss,'pwm_ccu4$1159034017$0$mcss'),
signal('pwm_ccu4$0758890098$0',pad,'pwm_ccu4$0758890098$0$pad'),
signal('pwm_ccu4$0962983336$0',pin,'pwm_ccu4$0962983336$0$pin'),
signal('pwm_ccu4$0879022272$1',global_signal,'pwm_ccu4$0879022272$1$global_signal'),
signal('pwm_ccu4$0879022272$1',st,'pwm_ccu4$0879022272$1$st'),
signal('pwm_ccu4$0879022272$1',out,'pwm_ccu4$0879022272$1$out'),
signal('pwm_ccu4$0879022272$1',gp0_unsync,'pwm_ccu4$0879022272$1$gp0_unsync'),
signal('pwm_ccu4$0879022272$1',gp1_unsync,'pwm_ccu4$0879022272$1$gp1_unsync'),
signal('pwm_ccu4$0879022272$1',gp2_unsync,'pwm_ccu4$0879022272$1$gp2_unsync'),
signal('pwm_ccu4$0879022272$1',gp0,'pwm_ccu4$0879022272$1$gp0'),
signal('pwm_ccu4$0879022272$1',gp1,'pwm_ccu4$0879022272$1$gp1'),
signal('pwm_ccu4$0879022272$1',gp2,'pwm_ccu4$0879022272$1$gp2'),
signal('pwm_ccu4$0879022272$1',ps,'pwm_ccu4$0879022272$1$ps'),
signal('pwm_ccu4$0879022272$1',mci,'pwm_ccu4$0879022272$1$mci'),
signal('pwm_ccu4$0879022272$1',mcss,'pwm_ccu4$0879022272$1$mcss'),
signal('pwm_ccu4$0825896851$1',pad,'pwm_ccu4$0825896851$1$pad'),
signal('pwm_ccu4$0951667209$1',pin,'pwm_ccu4$0951667209$1$pin'),
signal('pwm_ccu4$1377888735$2',global_signal,'pwm_ccu4$1377888735$2$global_signal'),
signal('pwm_ccu4$1377888735$2',st,'pwm_ccu4$1377888735$2$st'),
signal('pwm_ccu4$1377888735$2',out,'pwm_ccu4$1377888735$2$out'),
signal('pwm_ccu4$1377888735$2',gp0_unsync,'pwm_ccu4$1377888735$2$gp0_unsync'),
signal('pwm_ccu4$1377888735$2',gp1_unsync,'pwm_ccu4$1377888735$2$gp1_unsync'),
signal('pwm_ccu4$1377888735$2',gp2_unsync,'pwm_ccu4$1377888735$2$gp2_unsync'),
signal('pwm_ccu4$1377888735$2',gp0,'pwm_ccu4$1377888735$2$gp0'),
signal('pwm_ccu4$1377888735$2',gp1,'pwm_ccu4$1377888735$2$gp1'),
signal('pwm_ccu4$1377888735$2',gp2,'pwm_ccu4$1377888735$2$gp2'),
signal('pwm_ccu4$1377888735$2',ps,'pwm_ccu4$1377888735$2$ps'),
signal('pwm_ccu4$1377888735$2',mci,'pwm_ccu4$1377888735$2$mci'),
signal('pwm_ccu4$1377888735$2',mcss,'pwm_ccu4$1377888735$2$mcss'),
signal('pwm_ccu4$0892903604$2',pad,'pwm_ccu4$0892903604$2$pad'),
signal('pwm_ccu4$0940351082$2',pin,'pwm_ccu4$0940351082$2$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$1911737770$0$clkout','clock_xmc1$01005053461$0$frtc',1),
connected('dmx512_rd$0817314239$0$standard_receive_buffer_int','dmx512_rd$01411977645$0$signal_in',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$01310748862$0$pad','dmx512_rd$0817314239$0$dx0ins',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1159034017$0$global_signal',1),
connected('pwm_ccu4$0962983336$0$pin','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$1159034017$0$out','pwm_ccu4$0758890098$0$pad',1),
connected('pwm_ccu4$0758890098$0$pad','pwm_ccu4$0962983336$0$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$0879022272$1$global_signal',1),
connected('pwm_ccu4$0951667209$1$pin','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0879022272$1$out','pwm_ccu4$0825896851$1$pad',1),
connected('pwm_ccu4$0825896851$1$pad','pwm_ccu4$0951667209$1$pin',1),
connected('global_ccu4$595667498$0$global_signal','pwm_ccu4$1377888735$2$global_signal',1),
connected('pwm_ccu4$0940351082$2$pin','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$1377888735$2$out','pwm_ccu4$0892903604$2$pad',1),
connected('pwm_ccu4$0892903604$2$pad','pwm_ccu4$0940351082$2$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
uri_element_range(DMX512_RD0sv0,[0, 1, 2])],'pwm_ccu4$0940351082$2',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Oct 14, 2017 10:57:56 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 15


Oct 14, 2017 10:57:56 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/4, /devicepackage/0/3, /devicepackage/0/11, /devicepackage/0/12]


