;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Pin_1 */
Pin_1__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__0__PORT EQU 1
Pin_1__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__MASK EQU 0x01
Pin_1__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__PORT EQU 1
Pin_1__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__SHIFT EQU 0

/* Pin_2 */
Pin_2__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__0__HSIOM_MASK EQU 0x000000F0
Pin_2__0__HSIOM_SHIFT EQU 4
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__0__PORT EQU 1
Pin_2__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__0__SHIFT EQU 1
Pin_2__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__MASK EQU 0x02
Pin_2__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__PORT EQU 1
Pin_2__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__SHIFT EQU 1

/* Pin_3 */
Pin_3__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_3__0__HSIOM_MASK EQU 0x00000F00
Pin_3__0__HSIOM_SHIFT EQU 8
Pin_3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_3__0__PORT EQU 1
Pin_3__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_3__0__SHIFT EQU 2
Pin_3__DR EQU CYREG_GPIO_PRT1_DR
Pin_3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_3__MASK EQU 0x04
Pin_3__PC EQU CYREG_GPIO_PRT1_PC
Pin_3__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_3__PORT EQU 1
Pin_3__PS EQU CYREG_GPIO_PRT1_PS
Pin_3__SHIFT EQU 2

/* Pin_4 */
Pin_4__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_4__0__HSIOM_MASK EQU 0x0000F000
Pin_4__0__HSIOM_SHIFT EQU 12
Pin_4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_4__0__MASK EQU 0x08
Pin_4__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_4__0__PORT EQU 1
Pin_4__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_4__0__SHIFT EQU 3
Pin_4__DR EQU CYREG_GPIO_PRT1_DR
Pin_4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_4__MASK EQU 0x08
Pin_4__PC EQU CYREG_GPIO_PRT1_PC
Pin_4__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_4__PORT EQU 1
Pin_4__PS EQU CYREG_GPIO_PRT1_PS
Pin_4__SHIFT EQU 3

/* Pin_5 */
Pin_5__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_5__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_5__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_5__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_5__0__HSIOM_MASK EQU 0x000F0000
Pin_5__0__HSIOM_SHIFT EQU 16
Pin_5__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_5__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_5__0__MASK EQU 0x10
Pin_5__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_5__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_5__0__PORT EQU 1
Pin_5__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_5__0__SHIFT EQU 4
Pin_5__DR EQU CYREG_GPIO_PRT1_DR
Pin_5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_5__MASK EQU 0x10
Pin_5__PC EQU CYREG_GPIO_PRT1_PC
Pin_5__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_5__PORT EQU 1
Pin_5__PS EQU CYREG_GPIO_PRT1_PS
Pin_5__SHIFT EQU 4

/* UartPC_rx */
UartPC_rx__0__DR EQU CYREG_GPIO_PRT0_DR
UartPC_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UartPC_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UartPC_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UartPC_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UartPC_rx__0__HSIOM_GPIO EQU 0
UartPC_rx__0__HSIOM_I2C EQU 14
UartPC_rx__0__HSIOM_I2C_SCL EQU 14
UartPC_rx__0__HSIOM_MASK EQU 0x000F0000
UartPC_rx__0__HSIOM_SHIFT EQU 16
UartPC_rx__0__HSIOM_SPI EQU 15
UartPC_rx__0__HSIOM_SPI_MOSI EQU 15
UartPC_rx__0__HSIOM_UART EQU 9
UartPC_rx__0__HSIOM_UART_RX EQU 9
UartPC_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UartPC_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UartPC_rx__0__MASK EQU 0x10
UartPC_rx__0__PC EQU CYREG_GPIO_PRT0_PC
UartPC_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UartPC_rx__0__PORT EQU 0
UartPC_rx__0__PS EQU CYREG_GPIO_PRT0_PS
UartPC_rx__0__SHIFT EQU 4
UartPC_rx__DR EQU CYREG_GPIO_PRT0_DR
UartPC_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UartPC_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UartPC_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UartPC_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_rx__INTR EQU CYREG_GPIO_PRT0_INTR
UartPC_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UartPC_rx__MASK EQU 0x10
UartPC_rx__PC EQU CYREG_GPIO_PRT0_PC
UartPC_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
UartPC_rx__PORT EQU 0
UartPC_rx__PS EQU CYREG_GPIO_PRT0_PS
UartPC_rx__SHIFT EQU 4

/* UartPC_SCB */
UartPC_SCB__CTRL EQU CYREG_SCB1_CTRL
UartPC_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UartPC_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UartPC_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UartPC_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UartPC_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UartPC_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UartPC_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UartPC_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UartPC_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UartPC_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UartPC_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UartPC_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UartPC_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UartPC_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UartPC_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UartPC_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UartPC_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UartPC_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UartPC_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UartPC_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UartPC_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UartPC_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UartPC_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UartPC_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UartPC_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UartPC_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UartPC_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UartPC_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UartPC_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UartPC_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UartPC_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UartPC_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UartPC_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UartPC_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UartPC_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UartPC_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UartPC_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UartPC_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UartPC_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UartPC_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UartPC_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UartPC_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UartPC_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UartPC_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UartPC_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UartPC_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UartPC_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UartPC_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UartPC_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UartPC_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UartPC_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UartPC_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UartPC_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UartPC_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UartPC_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UartPC_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UartPC_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UartPC_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UartPC_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UartPC_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UartPC_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UartPC_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UartPC_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UartPC_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UartPC_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UartPC_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UartPC_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UartPC_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UartPC_SCB__SS0_POSISTION EQU 0
UartPC_SCB__SS1_POSISTION EQU 1
UartPC_SCB__SS2_POSISTION EQU 2
UartPC_SCB__SS3_POSISTION EQU 3
UartPC_SCB__STATUS EQU CYREG_SCB1_STATUS
UartPC_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UartPC_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UartPC_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UartPC_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UartPC_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UartPC_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UartPC_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UartPC_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UartPC_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UartPC_SCBCLK */
UartPC_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UartPC_SCBCLK__DIV_ID EQU 0x00000040
UartPC_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UartPC_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
UartPC_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UartPC_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UartPC_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UartPC_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UartPC_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UartPC_tx__0__HSIOM_GPIO EQU 0
UartPC_tx__0__HSIOM_I2C EQU 14
UartPC_tx__0__HSIOM_I2C_SDA EQU 14
UartPC_tx__0__HSIOM_MASK EQU 0x00F00000
UartPC_tx__0__HSIOM_SHIFT EQU 20
UartPC_tx__0__HSIOM_SPI EQU 15
UartPC_tx__0__HSIOM_SPI_MISO EQU 15
UartPC_tx__0__HSIOM_UART EQU 9
UartPC_tx__0__HSIOM_UART_TX EQU 9
UartPC_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UartPC_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UartPC_tx__0__MASK EQU 0x20
UartPC_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UartPC_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UartPC_tx__0__PORT EQU 0
UartPC_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UartPC_tx__0__SHIFT EQU 5
UartPC_tx__DR EQU CYREG_GPIO_PRT0_DR
UartPC_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UartPC_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UartPC_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UartPC_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UartPC_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UartPC_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UartPC_tx__MASK EQU 0x20
UartPC_tx__PC EQU CYREG_GPIO_PRT0_PC
UartPC_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UartPC_tx__PORT EQU 0
UartPC_tx__PS EQU CYREG_GPIO_PRT0_PS
UartPC_tx__SHIFT EQU 5
CYDEV_BANDGAP_REF_GAIN EQU 1
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1C2021AC
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4I
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4I_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 12
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PRB_VDDA_SLEEP EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_SYSTEM_PRB_SOURCE EQU 0
CYDEV_SYSTEM_PRB_VALUE EQU 15
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4b_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
