// Seed: 3246009997
module module_0 (
    output uwire id_0,
    input tri1 id_1#(.id_27(1 == 1)),
    input tri id_2,
    output wand id_3,
    output tri0 id_4,
    output supply0 id_5,
    output wire id_6,
    output wor id_7,
    output supply1 id_8,
    output tri id_9,
    input tri1 id_10,
    output wor id_11,
    output wor id_12,
    input wire id_13,
    output uwire id_14,
    input supply1 id_15,
    output logic id_16,
    input tri1 id_17,
    output tri id_18
    , id_28 = 1,
    input wire id_19,
    output supply1 id_20,
    input supply0 id_21,
    output supply1 id_22,
    output supply1 id_23,
    input wire id_24,
    output wand id_25
);
  logic id_29;
  assign id_0 = id_2;
  always begin : LABEL_0
    id_16#(.id_19(1'b0)) = id_2;
  end
  assign id_4 = -1 - id_10;
  wire id_30['b0 : 1];
  localparam id_31 = 1'h0 ? 1 : 1;
  wire [-1 : -1] id_32;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output logic id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply0 id_7,
    output wire id_8,
    output tri0 id_9,
    input tri id_10,
    input uwire id_11,
    output wor id_12,
    input tri0 id_13,
    input tri id_14,
    output tri0 id_15,
    input wand id_16,
    input uwire id_17["" : -1],
    output wire id_18,
    input supply0 id_19,
    input wand id_20,
    input supply0 id_21,
    input tri id_22,
    input tri id_23,
    input wor id_24,
    output wand id_25
);
  always_ff id_3 <= 1 * 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9,
      id_8,
      id_18,
      id_2,
      id_8,
      id_25,
      id_9,
      id_10,
      id_18,
      id_25,
      id_16,
      id_25,
      id_7,
      id_3,
      id_11,
      id_25,
      id_4,
      id_2,
      id_4,
      id_18,
      id_18,
      id_1,
      id_18
  );
endmodule
