
*** Running vivado
    with args -log controller_stillframe_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source controller_stillframe_test.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source controller_stillframe_test.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 373.414 ; gain = 66.738
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/utils_1/imports/synth_1/controller_stillframe_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/utils_1/imports/synth_1/controller_stillframe_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top controller_stillframe_test -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24376
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'spi_miso', assumed default net type 'wire' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:157]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.031 ; gain = 408.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller_stillframe_test' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/controller_stillframe_test.sv:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/conno/Documents/test-bars-16-64x64.txt' is read successfully [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/controller_stillframe_test.sv:160]
INFO: [Synth 8-6157] synthesizing module 'memory_initialization' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:23]
INFO: [Synth 8-6157] synthesizing module 'spi_slave' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv:1]
	Parameter BITS_PER_PIXEL bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_initialization' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:3]
	Parameter BITS_PER_PIXEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_pdp_ram' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:3]
	Parameter BITS_PER_PIXEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'display_buffer_bram' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/synth_1/.Xil/Vivado-22156-Connors_laptop/realtime/display_buffer_bram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'display_buffer_bram' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/synth_1/.Xil/Vivado-22156-Connors_laptop/realtime/display_buffer_bram_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'display_buffer_bram' is unconnected for instance 'buffer_top' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [Synth 8-7023] instance 'buffer_top' of module 'display_buffer_bram' has 8 connections declared, but only 7 given [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:35]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'display_buffer_bram' is unconnected for instance 'buffer_bottom' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:45]
WARNING: [Synth 8-7023] instance 'buffer_bottom' of module 'display_buffer_bram' has 8 connections declared, but only 7 given [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'sync_pdp_ram' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/controller_stillframe_test.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'controller_stillframe_test' (0#1) [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/controller_stillframe_test.sv:23]
WARNING: [Synth 8-7137] Register tmp_data_reg in module spi_slave has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv:19]
WARNING: [Synth 8-7137] Register spi_mosi_reg in module memory_initialization has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv:56]
WARNING: [Synth 8-87] always_comb on 'startup_state_nxt_reg' did not result in combinational logic [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/controller_stillframe_test.sv:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.316 ; gain = 563.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.316 ; gain = 563.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.316 ; gain = 563.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1341.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'dut/sync_pdp_ram/buffer_top'
Finished Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'dut/sync_pdp_ram/buffer_top'
Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'dut/sync_pdp_ram/buffer_bottom'
Finished Parsing XDC File [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.gen/sources_1/ip/display_buffer_bram/display_buffer_bram/display_buffer_bram_in_context.xdc] for cell 'dut/sync_pdp_ram/buffer_bottom'
Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controller_stillframe_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controller_stillframe_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1525.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1525.406 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dut/sync_pdp_ram/buffer_bottom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dut/sync_pdp_ram/buffer_top. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       READ_STATE_PIXELS |                              000 | 00000000000000000000000000000000
READ_STATE_SET_LATCH_DELAY |                              001 | 00000000000000000000000000000001
    READ_STATE_SET_LATCH |                              010 | 00000000000000000000000000000010
    READ_STATE_OE_STROBE |                              011 | 00000000000000000000000000000011
   READ_STATE_END_OF_ROW |                              100 | 00000000000000000000000000000100
    READ_STATE_NEXT_LINE |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'startup_state_nxt_reg' [C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/controller_stillframe_test.sv:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:18 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:18 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:18 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |display_buffer_bram |         2|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |display_buffer_bram |     2|
|3     |BUFG                |     3|
|4     |CARRY4              |    28|
|5     |LUT1                |    10|
|6     |LUT2                |    85|
|7     |LUT3                |    38|
|8     |LUT4                |    61|
|9     |LUT5                |    53|
|10    |LUT6                |   433|
|11    |MUXF7               |   121|
|12    |MUXF8               |    42|
|13    |FDCE                |   132|
|14    |FDPE                |    19|
|15    |FDRE                |    45|
|16    |IBUF                |     2|
|17    |OBUF                |    15|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1525.406 ; gain = 563.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1525.406 ; gain = 747.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1525.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9b7ac94f
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:29 . Memory (MB): peak = 1525.406 ; gain = 1122.133
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit, general.maxThreads
INFO: [Common 17-1381] The checkpoint 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/synth_1/controller_stillframe_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file controller_stillframe_test_utilization_synth.rpt -pb controller_stillframe_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 11:34:35 2024...
