# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Sequence_detector_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lishi/Desktop/Semester\ 3/Hardware\ Laboratory/Assignment\ Solutions/Assignment\ 1/Sequence\ Detector {C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector/Sequence_detector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:29 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector" C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector/Sequence_detector.v 
# -- Compiling module Sequence_detector
# 
# Top level modules:
# 	Sequence_detector
# End time: 21:47:29 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lishi/Desktop/Semester\ 3/Hardware\ Laboratory/Assignment\ Solutions/Assignment\ 1/Sequence\ Detector {C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector/Sequence_detector_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:29 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector" C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector/Sequence_detector_tb.v 
# -- Compiling module Sequence_detector_tb
# 
# Top level modules:
# 	Sequence_detector_tb
# End time: 21:47:29 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Sequence_detector_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Sequence_detector_tb 
# Start time: 21:47:29 on Aug 22,2024
# Loading work.Sequence_detector_tb
# Loading work.Sequence_detector
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0: data_in = 0, detected = 0
#                   20: data_in = 1, detected = 0
#                   40: data_in = 0, detected = 0
#                   50: data_in = 1, detected = 0
#                   55: data_in = 1, detected = 1
#                   65: data_in = 1, detected = 0
#                   70: data_in = 0, detected = 0
#                   80: data_in = 1, detected = 0
#                   85: data_in = 1, detected = 1
# ** Note: $finish    : C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector/Sequence_detector_tb.v(40)
#    Time: 90 ps  Iteration: 0  Instance: /Sequence_detector_tb
# 1
# Break in Module Sequence_detector_tb at C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment Solutions/Assignment 1/Sequence Detector/Sequence_detector_tb.v line 40
# End time: 21:50:13 on Aug 22,2024, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
