###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       317444   # Number of WRITE/WRITEP commands
num_reads_done                 =       630850   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       515677   # Number of read row buffer hits
num_read_cmds                  =       630849   # Number of READ/READP commands
num_writes_done                =       317462   # Number of read requests issued
num_write_row_hits             =       241276   # Number of write row buffer hits
num_act_cmds                   =       192138   # Number of ACT commands
num_pre_cmds                   =       192111   # Number of PRE commands
num_ondemand_pres              =       168695   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9514824   # Cyles of rank active rank.0
rank_active_cycles.1           =      9254107   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       485176   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       745893   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       886788   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9856   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3030   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2065   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2439   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3831   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4922   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9231   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5803   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          535   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19812   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           53   # Write cmd latency (cycles)
write_latency[20-39]           =         1149   # Write cmd latency (cycles)
write_latency[40-59]           =         2136   # Write cmd latency (cycles)
write_latency[60-79]           =         4977   # Write cmd latency (cycles)
write_latency[80-99]           =        10182   # Write cmd latency (cycles)
write_latency[100-119]         =        14198   # Write cmd latency (cycles)
write_latency[120-139]         =        18392   # Write cmd latency (cycles)
write_latency[140-159]         =        20330   # Write cmd latency (cycles)
write_latency[160-179]         =        21841   # Write cmd latency (cycles)
write_latency[180-199]         =        22163   # Write cmd latency (cycles)
write_latency[200-]            =       202023   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       267404   # Read request latency (cycles)
read_latency[40-59]            =        86415   # Read request latency (cycles)
read_latency[60-79]            =        84431   # Read request latency (cycles)
read_latency[80-99]            =        29364   # Read request latency (cycles)
read_latency[100-119]          =        20688   # Read request latency (cycles)
read_latency[120-139]          =        17478   # Read request latency (cycles)
read_latency[140-159]          =        12888   # Read request latency (cycles)
read_latency[160-179]          =        10344   # Read request latency (cycles)
read_latency[180-199]          =         8407   # Read request latency (cycles)
read_latency[200-]             =        93430   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.58468e+09   # Write energy
read_energy                    =  2.54358e+09   # Read energy
act_energy                     =   5.2569e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.32884e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.58029e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93725e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77456e+09   # Active standby energy rank.1
average_read_latency           =       118.67   # Average read request latency (cycles)
average_interarrival           =      10.5449   # Average request interarrival latency (cycles)
total_energy                   =  1.76613e+10   # Total energy (pJ)
average_power                  =      1766.13   # Average power (mW)
average_bandwidth              =      8.09226   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       334663   # Number of WRITE/WRITEP commands
num_reads_done                 =       648062   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       526854   # Number of read row buffer hits
num_read_cmds                  =       648061   # Number of READ/READP commands
num_writes_done                =       334680   # Number of read requests issued
num_write_row_hits             =       252528   # Number of write row buffer hits
num_act_cmds                   =       204174   # Number of ACT commands
num_pre_cmds                   =       204150   # Number of PRE commands
num_ondemand_pres              =       180402   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9400328   # Cyles of rank active rank.0
rank_active_cycles.1           =      9368515   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       599672   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       631485   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       922219   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9190   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2893   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1883   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2456   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3748   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5008   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9373   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5611   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          576   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19785   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           65   # Write cmd latency (cycles)
write_latency[20-39]           =         1224   # Write cmd latency (cycles)
write_latency[40-59]           =         2077   # Write cmd latency (cycles)
write_latency[60-79]           =         5636   # Write cmd latency (cycles)
write_latency[80-99]           =        11372   # Write cmd latency (cycles)
write_latency[100-119]         =        15772   # Write cmd latency (cycles)
write_latency[120-139]         =        19666   # Write cmd latency (cycles)
write_latency[140-159]         =        21715   # Write cmd latency (cycles)
write_latency[160-179]         =        23158   # Write cmd latency (cycles)
write_latency[180-199]         =        23764   # Write cmd latency (cycles)
write_latency[200-]            =       210214   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       259293   # Read request latency (cycles)
read_latency[40-59]            =        89168   # Read request latency (cycles)
read_latency[60-79]            =        91114   # Read request latency (cycles)
read_latency[80-99]            =        32263   # Read request latency (cycles)
read_latency[100-119]          =        22560   # Read request latency (cycles)
read_latency[120-139]          =        18546   # Read request latency (cycles)
read_latency[140-159]          =        13755   # Read request latency (cycles)
read_latency[160-179]          =        10975   # Read request latency (cycles)
read_latency[180-199]          =         9171   # Read request latency (cycles)
read_latency[200-]             =       101216   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.67064e+09   # Write energy
read_energy                    =  2.61298e+09   # Read energy
act_energy                     =   5.5862e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.87843e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.03113e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8658e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84595e+09   # Active standby energy rank.1
average_read_latency           =      124.317   # Average read request latency (cycles)
average_interarrival           =      10.1755   # Average request interarrival latency (cycles)
total_energy                   =  1.78496e+10   # Total energy (pJ)
average_power                  =      1784.96   # Average power (mW)
average_bandwidth              =      8.38607   # Average bandwidth
