// Seed: 3238439693
module module_0;
  tri0 id_1;
  assign id_1 = id_1 != 1;
  tri0 id_2;
  supply1 id_3;
  wor id_4;
  wor id_5;
  supply1 id_6 = id_3 - id_5;
  wire id_7 = id_7;
  id_8(
      .id_0(id_4 - 1'b0), .id_1(id_1 + 1), .id_2({1, 1}), .id_3(1 == id_2), .id_4(id_7)
  );
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wor id_3
);
  wor id_5 = id_3 == 1;
  module_0 modCall_1 ();
endmodule
