module lab1part3 (input[9:0]SW,output[6:0]HEX0,input KEY0,input KEY3, input CLOCK_50);

	wire [3:0]four_bit_count
	wire [3:0]thirty_bit_count
	
	if(SW[8]&SW[9]) begin
		seven_seg_decoder(4'b1111,HEX0);
		
	end else if (~SW[8]&~SW[9]) begin
		seven_seg_decoder(SW[3:0],HEX0);
		
	end else if (SW[8]&~SW[9]) begin
		four_bit_counter(CLOCK_50,KEY0,KEY3,four_bit_count);
		seven_seg_decoder(four_bit_count,HEX0);
		
	end else begin
		thirty_bit_counter(CLOCK_50,KEY0,thirty_bit_count)
		seven_seg_decoder(thirty_bit_count,HEX0)
	end
	
endmodule 

		
		
		
		


	