Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed.qsys --block-symbol-file --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed --family="Stratix 10" --part=1SX280HN2F43E2VG
Progress: Loading S10/matmul_afu_system_fixed.qsys
Progress: Reading input file
Progress: Adding matmul_afu_csr_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_csr_bridge
Progress: Adding matmul_afu_ddr4_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_ddr4_bridge
Progress: Adding matmul_afu_dma_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_clock
Progress: Adding matmul_afu_dma_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_rst
Progress: Adding matmul_afu_farreach_read [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_read
Progress: Adding matmul_afu_farreach_write [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_write
Progress: Adding matmul_afu_id_afu [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_afu
Progress: Adding matmul_afu_id_dma [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_dma
Progress: Adding matmul_afu_id_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_matmul
Progress: Adding matmul_afu_matmul_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_clock
Progress: Adding matmul_afu_matmul_ddr4a_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ddr4a_bridge
Progress: Adding matmul_afu_matmul_ready [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ready
Progress: Adding matmul_afu_matmul_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_rst
Progress: Adding matmul_afu_pgm_ram [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_pgm_ram
Progress: Adding matmul_afu_start_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_start_matmul
Progress: Adding msgdma_bbb [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed.qsys --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed --family="Stratix 10" --part=1SX280HN2F43E2VG
Progress: Loading S10/matmul_afu_system_fixed.qsys
Progress: Reading input file
Progress: Adding matmul_afu_csr_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_csr_bridge
Progress: Adding matmul_afu_ddr4_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_ddr4_bridge
Progress: Adding matmul_afu_dma_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_clock
Progress: Adding matmul_afu_dma_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_rst
Progress: Adding matmul_afu_farreach_read [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_read
Progress: Adding matmul_afu_farreach_write [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_write
Progress: Adding matmul_afu_id_afu [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_afu
Progress: Adding matmul_afu_id_dma [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_dma
Progress: Adding matmul_afu_id_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_matmul
Progress: Adding matmul_afu_matmul_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_clock
Progress: Adding matmul_afu_matmul_ddr4a_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ddr4a_bridge
Progress: Adding matmul_afu_matmul_ready [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ready
Progress: Adding matmul_afu_matmul_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_rst
Progress: Adding matmul_afu_pgm_ram [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_pgm_ram
Progress: Adding matmul_afu_start_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_start_matmul
Progress: Adding msgdma_bbb [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: matmul_afu_system_fixed: "Transforming system: matmul_afu_system_fixed"
Info: Inserting clock-crossing logic between matmul_afu_matmul_ddr4a_bridge_m0_to_domain_0_default_slave_axi_error_if_wr_cmd_width_adapter.src and cmd_mux.sink0
Info: Inserting clock-crossing logic between matmul_afu_matmul_ddr4a_bridge_m0_to_domain_0_default_slave_axi_error_if_rd_cmd_width_adapter.src and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between matmul_afu_matmul_ddr4a_bridge_m0_to_matmul_afu_ddr4_bridge_s0_cmd_width_adapter.src and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between domain_0_default_slave_axi_error_if_wr_to_matmul_afu_matmul_ddr4a_bridge_m0_rsp_width_adapter.src and rsp_mux.sink0
Info: Inserting clock-crossing logic between domain_0_default_slave_axi_error_if_rd_to_matmul_afu_matmul_ddr4a_bridge_m0_rsp_width_adapter.src and rsp_mux.sink1
Info: Inserting clock-crossing logic between matmul_afu_ddr4_bridge_s0_to_matmul_afu_matmul_ddr4a_bridge_m0_rsp_width_adapter.src and rsp_mux.sink2
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: matmul_afu_system_fixed: "Naming system components in system: matmul_afu_system_fixed"
Info: matmul_afu_system_fixed: "Processing generation queue"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_csr_bridge"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_ddr4_bridge"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_dma_clock"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_dma_rst"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_farreach_read"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_farreach_write"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_id_afu"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_id_dma"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_id_matmul"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_clock"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_ddr4a_bridge"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_ready"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_rst"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_pgm_ram"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_start_matmul"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_mm_interconnect_191_lanf3pq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_mm_interconnect_191_hgglcgy"
Info: matmul_afu_system_fixed: "Generating: altera_reset_controller"
Info: matmul_afu_system_fixed: "Generating: altera_error_response_slave"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_master_translator_191_g7h47bq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_slave_translator_191_x56fcki"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_master_agent_191_mpbm6tq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_axi_slave_ni_191_3snfkpq"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_slave_agent_191_ncfkfri"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_avalon_sc_fifo_191_e5eqkcq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_llbybri"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_cnthalq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_mskivxi"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_nalljzy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_burst_adapter_191_ife3huq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_wn4y4vi"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_smzpsni"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_gsuaqhq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_wfqkyiq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_g2k4nhy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_j2dlhvi"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_pecn57y"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_blovysy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_sh43q7i"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_zalqzzy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_t7oqcpa"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_qxmh72a"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_2urvgga"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_ywmxaaa"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_avalon_dc_fifo_191_uyqms3q"
Info: matmul_afu_system_fixed: "Generating: altera_avalon_st_pipeline_stage"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_axi_slave_ni_191_5s235oq"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_ip4pfjq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_whf7wzi"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_lxffnty"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_burst_adapter_191_qryo62a"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_zropqmi"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_3oqb4la"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_i3hjgky"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_6sqw4ly"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_mejykna"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_y2s3wda"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_axi_slave_ni_191_nu4nm7i"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_axi_slave_ni_191_ung6gpa"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_traffic_limiter_191_hpp2bby"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_traffic_limiter_191_vmrs6cy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_axi_slave_ni_191_xpmvpbq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_axi_slave_ni_191_7jy4y4y"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: matmul_afu_system_fixed: Done "matmul_afu_system_fixed" with 67 modules, 112 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
