#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Fri Mar 01 15:17:26 2013
# Process ID: 1972
# Log file: G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/planAhead_run_1/planAhead.log
# Journal file: G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source G:/Dropbox/Hobby/Programme/FPGA/Ripple_Addierer/pa.fromNetlist.tcl
startgroup
set_property package_pin P85 [get_ports A]
endgroup
startgroup
set_property package_pin P86 [get_ports B]
endgroup
startgroup
set_property package_pin P84 [get_ports CarryIn]
endgroup
startgroup
set_property package_pin P90 [get_ports CarryOut]
endgroup
startgroup
set_property package_pin P94 [get_ports Q]
endgroup
set_property iostandard LVCMOS33 [get_ports [list A]]
set_property iostandard LVCMOS33 [get_ports [list CarryIn]]
set_property iostandard LVTTL [get_ports [list B]]
set_property iostandard LVCMOS25 [get_ports [list Q]]
set_property iostandard LVCMOS33 [get_ports [list CarryOut]]
set_property iostandard LVCMOS33 [get_ports [list B]]
set_property iostandard LVCMOS33 [get_ports [list Q]]
set_property pulltype PULLDOWN [get_ports [list A]]
set_property pulltype PULLDOWN [get_ports [list B]]
set_property pulltype PULLDOWN [get_ports [list CarryIn]]
save_constraints
