Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 27 01:08:11 2025
| Host         : UL-31 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FullBuild_wrapper_control_sets_placed.rpt
| Design       : FullBuild_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           15 |
| No           | No                    | Yes                    |              39 |           17 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              35 |            9 |
| Yes          | No                    | Yes                    |              28 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                              Enable Signal                             |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+--------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 | FullBuild_i/i2c_user_logic_LCD_0/U0/FSM_onehot_statebuffer[3]_i_1_n_0  | FullBuild_i/i2c_user_logic_LCD_0/U0/FSM_onehot_statebuffer[3]_i_2_n_0 |                1 |              4 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 | FullBuild_i/i2c_user_logic_ADC_0/U0/reset_n                            |                                                                       |                2 |              7 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 | FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy1              | FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0      |                2 |              7 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 | FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd[7]_i_1_n_0 | FullBuild_i/util_vector_logic_0/inst/Res[0]                           |                2 |              8 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 | FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out[7]_i_1_n_0                |                                                                       |                2 |              8 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 | FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/busy1              | FullBuild_i/util_vector_logic_0/inst/Res[0]                           |                2 |              9 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 |                                                                        | FullBuild_i/btn_debounce_toggle_0/U0/btn_cntr[0]_i_1_n_0              |                4 |             16 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 |                                                                        | FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1_n_0              |                4 |             16 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 |                                                                        | FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0      |                8 |             17 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 | FullBuild_i/Reset_Delay_0/U0/sel                                       |                                                                       |                5 |             20 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 |                                                                        | FullBuild_i/util_vector_logic_0/inst/Res[0]                           |                9 |             22 |
|  FullBuild_i/processing_system7_0/inst/FCLK_CLK0 |                                                                        |                                                                       |               15 |             36 |
+--------------------------------------------------+------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


