<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='356' type='89'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='355'>// Generic zero extend</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='50' c='_ZN4llvm13CSEConfigFull12shouldCSEOpcEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='108' u='r' c='_ZN12_GLOBAL__N_118ChoosePreferredUseERN4llvm14PreferredTupleERKNS0_3LLTEjPNS0_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='110' u='r' c='_ZN12_GLOBAL__N_118ChoosePreferredUseERN4llvm14PreferredTupleERKNS0_3LLTEjPNS0_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='211' u='r' c='_ZN4llvm14CombinerHelper26matchCombineExtendingLoadsERNS_12MachineInstrERNS_14PreferredTupleE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='215' u='r' c='_ZN4llvm14CombinerHelper26matchCombineExtendingLoadsERNS_12MachineInstrERNS_14PreferredTupleE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='252' u='r' c='_ZN4llvm14CombinerHelper26applyCombineExtendingLoadsERNS_12MachineInstrERNS_14PreferredTupleE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='386' u='r' c='_ZN4llvm12IRTranslator13translateZExtERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='269' c='_ZN4llvm14MIPatternMatch7m_GZExtERKT_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='270' u='r' c='_ZN4llvm14MIPatternMatch7m_GZExtERKT_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='71' u='r' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineZExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='135' u='r' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldImplicitDefERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='332' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='355' c='_ZN4llvm28LegalizationArtifactCombiner17getArtifactSrcRegERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='73' c='_ZL10isArtifactRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='687' u='r' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='703' u='r' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='970' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='972' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1086' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1109' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1117' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1127' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1128' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1171' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1194' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1269' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1359' u='r' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2237' c='_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='231' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='392' u='r' c='_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='401' u='r' c='_ZNK4llvm16MachineIRBuilder12getBoolExtOpEbb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='417' u='r' c='_ZN4llvm16MachineIRBuilder15buildExtOrTruncEjRKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='445' u='r' c='_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='934' c='_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='230' c='_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='264' c='_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1120' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='284' u='r' c='_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1713' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='326' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='326' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='276' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='276' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='348' u='r' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='864' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='84' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='84' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='238' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='362' c='_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='778' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectZextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='156' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo32bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='217' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='217' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
