// Seed: 1848520431
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wand id_2,
    output tri id_3,
    output wand id_4,
    output supply0 id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    input tri0 id_9
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    output uwire id_3,
    output uwire id_4,
    output wor id_5
    , id_13,
    input supply1 id_6,
    input tri0 id_7,
    input wire id_8
    , id_14,
    input wire id_9,
    input supply0 id_10,
    input supply1 id_11
);
  logic id_15;
  and primCall (id_3, id_8, id_13, id_2, id_9, id_0, id_7, id_6, id_10, id_14);
  wire id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_2,
      id_5,
      id_1,
      id_3,
      id_11,
      id_9,
      id_0,
      id_11
  );
endmodule
