{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634660579956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634660579957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 13:22:59 2021 " "Processing started: Tue Oct 19 13:22:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634660579957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660579957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Toplevel -c Toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Toplevel -c Toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660579957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634660581127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592610 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592615 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592620 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador1bit-comportamento " "Found design unit 1: registrador1bit-comportamento" {  } { { "registrador1bit.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/registrador1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592630 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador1bit " "Found entity 1: registrador1bit" {  } { { "registrador1bit.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/registrador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arquitetura " "Found design unit 1: processor-arquitetura" {  } { { "processor.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592645 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592649 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592652 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592654 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592658 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicBlock-comportamento " "Found design unit 1: LogicBlock-comportamento" {  } { { "LogicBlock.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/LogicBlock.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592663 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicBlock " "Found entity 1: LogicBlock" {  } { { "LogicBlock.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/LogicBlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic7-arch_name " "Found design unit 1: logic7-arch_name" {  } { { "logic7.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/logic7.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592667 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic7 " "Found entity 1: logic7" {  } { { "logic7.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/logic7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592671 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592671 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/decoder3x8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592675 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/decoder3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-comportamento " "Found design unit 1: Decoder-comportamento" {  } { { "Decoder.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592684 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butbuffer8x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butbuffer8x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butBuffer8x-comportamento " "Found design unit 1: butBuffer8x-comportamento" {  } { { "butBuffer8x.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/butBuffer8x.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592687 ""} { "Info" "ISGN_ENTITY_NAME" "1 butBuffer8x " "Found entity 1: butBuffer8x" {  } { { "butBuffer8x.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/butBuffer8x.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butBuffer-comportamento " "Found design unit 1: butBuffer-comportamento" {  } { { "butBuffer.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/butBuffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592691 ""} { "Info" "ISGN_ENTITY_NAME" "1 butBuffer " "Found entity 1: butBuffer" {  } { { "butBuffer.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/butBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592695 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-arquitetura " "Found design unit 1: Toplevel-arquitetura" {  } { { "Toplevel.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "output_files/divisorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/output_files/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592722 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "output_files/divisorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/output_files/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1bit-comportamento " "Found design unit 1: muxGenerico2x1bit-comportamento" {  } { { "muxGenerico2x1bit.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592726 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1bit " "Found entity 1: muxGenerico2x1bit" {  } { { "muxGenerico2x1bit.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634660592726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660592726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634660592794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY0_treatedA Toplevel.vhd(47) " "Verilog HDL or VHDL warning at Toplevel.vhd(47): object \"KEY0_treatedA\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634660592804 "|Toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "Toplevel.vhd" "\\gravar:detectorSub0" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Toplevel.vhd" "ROM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Toplevel.vhd" "RAM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "Toplevel.vhd" "CPU" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processor:CPU\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processor:CPU\|muxGenerico2x1:MUX\"" {  } { { "processor.vhd" "MUX" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processor:CPU\|bancoRegistradoresArqRegMem:R2M " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processor:CPU\|bancoRegistradoresArqRegMem:R2M\"" {  } { { "processor.vhd" "R2M" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processor:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processor:CPU\|registradorGenerico:PC\"" {  } { { "processor.vhd" "PC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processor:CPU\|ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"processor:CPU\|ULASomaSub:ULA\"" {  } { { "processor.vhd" "ULA" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder processor:CPU\|Decoder:DEC " "Elaborating entity \"Decoder\" for hierarchy \"processor:CPU\|Decoder:DEC\"" {  } { { "processor.vhd" "DEC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processor:CPU\|somaConstante:SOM " "Elaborating entity \"somaConstante\" for hierarchy \"processor:CPU\|somaConstante:SOM\"" {  } { { "processor.vhd" "SOM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 processor:CPU\|muxGenerico4x1:MUX4 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"processor:CPU\|muxGenerico4x1:MUX4\"" {  } { { "processor.vhd" "MUX4" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicBlock processor:CPU\|LogicBlock:LOG " "Elaborating entity \"LogicBlock\" for hierarchy \"processor:CPU\|LogicBlock:LOG\"" {  } { { "processor.vhd" "LOG" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660592994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador1bit processor:CPU\|registrador1bit:FREG " "Elaborating entity \"registrador1bit\" for hierarchy \"processor:CPU\|registrador1bit:FREG\"" {  } { { "processor.vhd" "FREG" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/processor.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DEM " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DEM\"" {  } { { "Toplevel.vhd" "DEM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG7 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG7\"" {  } { { "Toplevel.vhd" "REG7" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic7 logic7:L7Ga " "Elaborating entity \"logic7\" for hierarchy \"logic7:L7Ga\"" {  } { { "Toplevel.vhd" "L7Ga" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico logic7:L7Ga\|registradorGenerico:REGD " "Elaborating entity \"registradorGenerico\" for hierarchy \"logic7:L7Ga\|registradorGenerico:REGD\"" {  } { { "logic7.vhd" "REGD" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/logic7.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logic7:L7Ga\|conversorHex7Seg:CON " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logic7:L7Ga\|conversorHex7Seg:CON\"" {  } { { "logic7.vhd" "CON" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/logic7.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butBuffer8x butBuffer8x:BUF7 " "Elaborating entity \"butBuffer8x\" for hierarchy \"butBuffer8x:BUF7\"" {  } { { "Toplevel.vhd" "BUF7" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butBuffer butBuffer:BUF8 " "Elaborating entity \"butBuffer\" for hierarchy \"butBuffer:BUF8\"" {  } { { "Toplevel.vhd" "BUF8" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:TIM3 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:TIM3\"" {  } { { "Toplevel.vhd" "TIM3" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:TIM4 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:TIM4\"" {  } { { "Toplevel.vhd" "TIM4" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1bit muxGenerico2x1bit:MUX " "Elaborating entity \"muxGenerico2x1bit\" for hierarchy \"muxGenerico2x1bit:MUX\"" {  } { { "Toplevel.vhd" "MUX" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/Toplevel.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660593094 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxGenerico2x1bit:MUX\|saida_MUX " "Found clock multiplexer muxGenerico2x1bit:MUX\|saida_MUX" {  } { { "muxGenerico2x1bit.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1bit.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1634660593474 "|Toplevel|muxGenerico2x1bit:MUX|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1634660593474 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "processor:CPU\|bancoRegistradoresArqRegMem:R2M\|registrador " "RAM logic \"processor:CPU\|bancoRegistradoresArqRegMem:R2M\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634660593616 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634660593616 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634660593616 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[7\]\" " "Converted tri-state node \"MEM_MUX_A\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[6\]\" " "Converted tri-state node \"MEM_MUX_A\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[5\]\" " "Converted tri-state node \"MEM_MUX_A\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[4\]\" " "Converted tri-state node \"MEM_MUX_A\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[3\]\" " "Converted tri-state node \"MEM_MUX_A\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[2\]\" " "Converted tri-state node \"MEM_MUX_A\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[1\]\" " "Converted tri-state node \"MEM_MUX_A\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[0\]\" " "Converted tri-state node \"MEM_MUX_A\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Entrega Final/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634660593627 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1634660593627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634660594720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634660595786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634660595786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1306 " "Implemented 1306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634660595979 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634660595979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1238 " "Implemented 1238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634660595979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634660595979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634660595992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 13:23:15 2021 " "Processing ended: Tue Oct 19 13:23:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634660595992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634660595992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634660595992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634660595992 ""}
