/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  reg [25:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_43z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [9:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_2z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z[0] & celloutsig_1_4z[2]);
  assign celloutsig_0_13z = ~(in_data[88] & celloutsig_0_1z);
  assign celloutsig_0_37z = !(celloutsig_0_36z ? celloutsig_0_31z : _00_);
  assign celloutsig_0_4z = !(celloutsig_0_3z[2] ? in_data[2] : celloutsig_0_1z);
  assign celloutsig_1_0z = !(in_data[107] ? in_data[146] : in_data[97]);
  assign celloutsig_1_5z = !(celloutsig_1_4z[8] ? celloutsig_1_1z[4] : celloutsig_1_2z);
  assign celloutsig_0_20z = !(celloutsig_0_7z ? _01_ : 1'h1);
  assign celloutsig_0_51z = ~celloutsig_0_11z[5];
  assign celloutsig_0_25z = ~celloutsig_0_14z;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[82] | in_data[79];
  assign celloutsig_0_57z = celloutsig_0_43z[1] | celloutsig_0_45z;
  assign celloutsig_0_31z = celloutsig_0_24z[12] | celloutsig_0_22z;
  reg [14:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 15'h0000;
    else _20_ <= { celloutsig_0_33z, celloutsig_0_51z, celloutsig_0_36z };
  assign out_data[14:0] = _20_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 26'h0000000;
    else _03_ <= { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z };
  reg [7:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _22_ <= 8'h00;
    else _22_ <= { _03_[11:6], celloutsig_0_4z, celloutsig_0_13z };
  assign { _02_[7:5], _00_, _02_[3], _01_, _02_[1:0] } = _22_;
  assign celloutsig_0_72z = { celloutsig_0_48z[2:1], celloutsig_0_60z, celloutsig_0_52z, celloutsig_0_1z } > celloutsig_0_24z[10:2];
  assign celloutsig_1_2z = { in_data[102:97], celloutsig_1_1z, celloutsig_1_1z } > { celloutsig_1_1z[4:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[156:147], celloutsig_1_0z, celloutsig_1_0z } > in_data[185:174];
  assign celloutsig_1_6z = { celloutsig_1_1z[5:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } > { in_data[175:154], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, 1'h1, celloutsig_0_2z, 1'h1, celloutsig_0_6z, celloutsig_0_6z } > { celloutsig_0_11z, 1'h1, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_4z, celloutsig_0_11z } > { celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_22z = _03_[25:14] > { celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_23z = { _01_, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_13z } > { 1'h1, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_14z, 2'h3 };
  assign celloutsig_0_26z = { celloutsig_0_9z[2], celloutsig_0_7z, 1'h1, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z } > in_data[76:68];
  assign celloutsig_0_36z = { celloutsig_0_29z, celloutsig_0_30z } < { celloutsig_0_33z[9:8], celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_0_45z = celloutsig_0_24z[6:2] < { _03_[22:19], celloutsig_0_17z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_6z } < in_data[109:98];
  assign celloutsig_0_44z = { celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_3z } * { celloutsig_0_1z, _02_[7:5], _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_0_3z = - { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z = - { in_data[38:36], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_19z = - in_data[38:36];
  assign celloutsig_0_24z = - _03_[16:4];
  assign celloutsig_0_52z = & celloutsig_0_44z[7:0];
  assign celloutsig_0_12z = & { celloutsig_0_11z[3], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_30z = & { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_0_32z = & celloutsig_0_24z[10:8];
  assign celloutsig_0_10z = | { in_data[88], celloutsig_0_3z };
  assign celloutsig_0_15z = | { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_49z = celloutsig_0_4z & celloutsig_0_7z;
  assign celloutsig_0_8z = celloutsig_0_2z & celloutsig_0_4z;
  assign celloutsig_0_43z = _03_[9:6] >> celloutsig_0_11z[4:1];
  assign celloutsig_0_48z = { celloutsig_0_26z, celloutsig_0_44z } >> { in_data[27:24], celloutsig_0_11z };
  assign celloutsig_0_60z = { celloutsig_0_33z[12], celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_57z } >> { celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_41z };
  assign celloutsig_1_1z = in_data[177:171] >> { in_data[142:137], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[171:161] >> { in_data[110:107], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_4z[9:1], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z } >> { in_data[168:167], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_29z = { in_data[2], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_15z } ~^ { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_33z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_6z, _02_[7:5], _00_, _02_[3], _01_, _02_[1:0] } ~^ { _03_[16:6], celloutsig_0_26z, celloutsig_0_0z };
  assign celloutsig_0_41z = ~((celloutsig_0_17z & in_data[67]) | celloutsig_0_19z[2]);
  assign celloutsig_0_1z = ~((in_data[50] & in_data[27]) | in_data[20]);
  assign celloutsig_0_17z = ~((1'h1 & celloutsig_0_14z) | celloutsig_0_2z);
  assign { _02_[4], _02_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z };
endmodule
