// Register Package auto-generated by `reggen` containing data structure

package ddr_ctrl_reg_pkg;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////
  typedef struct packed {
    logic        q;
  } ddr_ctrl_reg2hw_ctrl_reg_t;


  typedef struct packed {
    logic [11:0] d;
  } ddr_ctrl_hw2reg_temp_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
    } present;
    struct packed {
      logic        d;
    } calib_complete;
  } ddr_ctrl_hw2reg_status_reg_t;


  ///////////////////////////////////////
  // Register to internal design logic //
  ///////////////////////////////////////
  typedef struct packed {
    ddr_ctrl_reg2hw_ctrl_reg_t ctrl; // [1:1]
  } ddr_ctrl_reg2hw_t;

  ///////////////////////////////////////
  // Internal design logic to register //
  ///////////////////////////////////////
  typedef struct packed {
    ddr_ctrl_hw2reg_temp_reg_t temp; // [13:14]
    ddr_ctrl_hw2reg_status_reg_t status; // [13:14]
  } ddr_ctrl_hw2reg_t;

  // Register Address
  parameter logic [3:0] DDR_CTRL_TEMP_OFFSET = 4'h 0;
  parameter logic [3:0] DDR_CTRL_STATUS_OFFSET = 4'h 4;
  parameter logic [3:0] DDR_CTRL_CTRL_OFFSET = 4'h 8;


  // Register Index
  typedef enum int {
    DDR_CTRL_TEMP,
    DDR_CTRL_STATUS,
    DDR_CTRL_CTRL
  } ddr_ctrl_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] DDR_CTRL_PERMIT [3] = '{
    4'b 0011, // index[0] DDR_CTRL_TEMP
    4'b 0001, // index[1] DDR_CTRL_STATUS
    4'b 0001  // index[2] DDR_CTRL_CTRL
  };
endpackage

