open_project -reset "io1_l2n1n1_l5n1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io1_l2n1n1_l5n1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io1_l2n1n1_l5n1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io1_l2n1p1_l5n1p1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io1_l2n1p1_l5n1p1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io1_l2n1p1_l5n1p1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io1_l2p1n1_l5p1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io1_l2p1n1_l5p1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io1_l2p1n1_l5p1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 1 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 1 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n1_l5n1n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1n2_l5n1n2_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p1_l5n1p1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2n1p2_l5n1p2_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p1n1_l5p1n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io2_l2p2n1_l5p2n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 2 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 2 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n1_l5n1n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n2_l5n1n2_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1n4_l5n1n4_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p1_l5n1p1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p2_l5n1p2_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2n1p4_l5n1p4_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p1n1_l5p1n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p2n1_l5p2n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io4_l2p4n1_l5p4n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 4 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 4 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n1_l5n1n1_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n2_l5n1n2_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n4_l5n1n4_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1n8_l5n1n8_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p1_l5n1p1_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 1 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p2_l5n1p2_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 2 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p4_l5n1p4_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 4 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2n1p8_l5n1p8_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp3"
set_directive_unroll -factor 8 "k3mm/lp3"
set_directive_pipeline "k3mm/lp6"
set_directive_unroll -factor 8 "k3mm/lp6"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p1n1_l5p1n1_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 1 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p2n1_l5p2n1_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 2 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p4n1_l5p4n1_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 4 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1n8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 1 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p2_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 2 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p4"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p4_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 4 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p8"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8n1p8_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp9"
set_directive_unroll -factor 8 "k3mm/lp9"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p1n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p1n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 1 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p2n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p2n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 2 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p4n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p4n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 4 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p8n1"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

open_project -reset "io8_l2p8n1_l5p8n1_l8p8n1_d1d2"
set_top k3mm
add_files ../src/k3mm.h
add_files ../src/k3mm.c
open_solution "solution"
set_part {xczu9eg-ffvb1156-2-i}
create_clock -period 10 -name default
set_directive_resource -core RAM_1P "k3mm" A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" A
set_directive_resource -core RAM_1P "k3mm" B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" B
set_directive_resource -core RAM_1P "k3mm" C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" C
set_directive_resource -core RAM_1P "k3mm" D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" D
set_directive_interface -mode ap_fifo "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 2 "k3mm" tmp2
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_A
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_B
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_C
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_D
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" buff_E_out
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp1
set_directive_array_partition -type cyclic -factor 8 -dim 1 "k3mm" tmp2
set_directive_pipeline "k3mm/lprd_2"
set_directive_unroll -factor 8 "k3mm/lprd_2"
set_directive_pipeline "k3mm/lpwr_2"
set_directive_unroll -factor 8 "k3mm/lpwr_2"
set_directive_pipeline "k3mm/lp2"
set_directive_unroll -factor 8 "k3mm/lp2"
set_directive_pipeline "k3mm/lp5"
set_directive_unroll -factor 8 "k3mm/lp5"
set_directive_pipeline "k3mm/lp8"
set_directive_unroll -factor 8 "k3mm/lp8"
csynth_design
close_project

