@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\clock_divider.v":20:0:20:5|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 57 sequential elements including config_sccb_0.sccb_clk_0.count[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
