Flow report for uart_fullduplex
Mon Jan  5 12:18:44 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Mon Jan  5 12:18:44 2026           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; uart_fullduplex                                 ;
; Top-level Entity Name           ; uart_full_duplex_top                            ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 138 / 32,070 ( < 1 % )                          ;
; Total registers                 ; 224                                             ;
; Total pins                      ; 40 / 457 ( 9 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 256 / 4,065,280 ( < 1 % )                       ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/05/2026 12:16:56 ;
; Main task         ; Compilation         ;
; Revision Name     ; uart_fullduplex     ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                          ;
+-------------------------------------+----------------------------------------+-----------------+----------------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value   ; Entity Name          ; Section Id                        ;
+-------------------------------------+----------------------------------------+-----------------+----------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 10995770589200.176759741601580         ; --              ; --                   ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --              ; --                   ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --              ; --                   ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --              ; --                   ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --              ; --                   ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                      ; --              ; --                   ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (SystemVerilog)      ; <None>          ; --                   ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --              ; --                   ; eda_simulation                    ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --              ; uart_full_duplex_top ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --              ; uart_full_duplex_top ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --              ; uart_full_duplex_top ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --              ; --                   ; --                                ;
; TOP_LEVEL_ENTITY                    ; uart_full_duplex_top                   ; uart_fullduplex ; --                   ; --                                ;
+-------------------------------------+----------------------------------------+-----------------+----------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 4818 MB             ; 00:00:29                           ;
; Fitter               ; 00:01:14     ; 1.0                     ; 6249 MB             ; 00:02:20                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4863 MB             ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:07     ; 1.1                     ; 5156 MB             ; 00:00:07                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4742 MB             ; 00:00:01                           ;
; Total                ; 00:01:43     ; --                      ; --                  ; 00:03:04                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; shahid           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; shahid           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; shahid           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; shahid           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; shahid           ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uart_fullduplex -c uart_fullduplex
quartus_fit --read_settings_files=off --write_settings_files=off uart_fullduplex -c uart_fullduplex
quartus_asm --read_settings_files=off --write_settings_files=off uart_fullduplex -c uart_fullduplex
quartus_sta uart_fullduplex -c uart_fullduplex
quartus_eda --read_settings_files=off --write_settings_files=off uart_fullduplex -c uart_fullduplex



