// Seed: 1613307728
`timescale 1 ps / 1ps
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input id_11,
    output id_12,
    input logic id_13,
    output logic id_14,
    output id_15
);
  assign id_12[1] = 1 ? 1 - 1 : 1;
endmodule
