{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1395934287111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1395934287111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 16:31:26 2014 " "Processing started: Thu Mar 27 16:31:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1395934287111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1395934287111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1395934287111 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1395934289108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1395934289326 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddl_ctrlr EP2S15F484C5 " "Selected device EP2S15F484C5 for design \"ddl_ctrlr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1395934289872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1395934289919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1395934289919 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:inst44\|altpll:altpll_component\|pll Enhanced PLL " "Implemented PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddlctrlr:inst\|\$00002 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ddlctrlr:inst\|\$00002 port" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 538 25 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1395934290028 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk1 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1395934290028 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk2 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1395934290028 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk3 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk3 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1395934290028 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk4 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk4 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1395934290028 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1395934290028 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1395934290387 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C5 " "Device EP2S30F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5 " "Device EP2S60F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5ES " "Device EP2S60F484C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90H484C5 " "Device EP2S90H484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1395934290730 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1395934290730 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "15 " "Fitter converted 15 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CS~ T16 " "Pin ~CS~ is reserved at location T16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3947 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nWS~ V16 " "Pin ~nWS~ is reserved at location V16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nWS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nWS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3948 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nRS~ W17 " "Pin ~nRS~ is reserved at location W17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nRS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nRS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3949 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RUnLU~ V11 " "Pin ~RUnLU~ is reserved at location V11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RUnLU~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RUnLU~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3950 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCS~ W12 " "Pin ~nCS~ is reserved at location W12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nCS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3951 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Pin ~DATA0~ is reserved at location E13" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3952 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ E12 " "Pin ~CRC_ERROR~ is reserved at location E12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3953 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA1~ H12 " "Pin ~DATA1~ is reserved at location H12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3954 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA2~ D17 " "Pin ~DATA2~ is reserved at location D17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3955 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA4~ E16 " "Pin ~DATA4~ is reserved at location E16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA4~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA4~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3956 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA3~ A19 " "Pin ~DATA3~ is reserved at location A19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA3~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA3~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3957 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA5~ E17 " "Pin ~DATA5~ is reserved at location E17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA5~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA5~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3958 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA6~ B19 " "Pin ~DATA6~ is reserved at location B19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA6~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA6~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3959 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RDYnBSY~ F17 " "Pin ~RDYnBSY~ is reserved at location F17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RDYnBSY~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RDYnBSY~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3960 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA7~ D18 " "Pin ~DATA7~ is reserved at location D18" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA7~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA7~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3961 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1395934290730 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1395934290730 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1395934290761 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 144 " "No exact pin location assignment(s) for 4 pins of 144 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "param\[0\] " "Pin param\[0\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { param[0] } } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 3080 80 256 3096 "param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { param[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1395934290871 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_param " "Pin read_param not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { read_param } } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 3056 56 232 3072 "read_param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_param } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1395934290871 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "param\[2\] " "Pin param\[2\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { param[2] } } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 3080 80 256 3096 "param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { param[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1395934290871 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "param\[1\] " "Pin param\[1\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { param[1] } } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 3080 80 256 3096 "param" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { param[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1395934290871 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1395934290871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1395934290902 ""}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL0:inst44\|altpll:altpll_component\|pll CLK40DES1 " "Input pin \"CLK40DES1\" feeds inclk port of PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 40 -280 -104 56 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 137 6720 7625 0} { 0 { 0 ""} 0 1766 6720 7625 0}  }  } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 3256 288 528 3488 "inst44" "" } } } } { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } }  } 1 164040 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1 1395934290917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ddl_ctrlr.sdc " "Synopsys Design Constraints File file not found: 'ddl_ctrlr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1395934291042 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "" 0 -1 1395934291042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1395934291042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1395934291042 ""}
{ "Warning" "WSTA_SCC_LOOP" "256 " "Found combinational loop of 256 nodes" { { "Warning" "WSTA_SCC_NODE" "inst19\|inst60\|combout " "Node \"inst19\|inst60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst188\|dataa " "Node \"inst19\|inst188\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst188\|combout " "Node \"inst19\|inst188\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst187\|dataa " "Node \"inst19\|inst187\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst187\|combout " "Node \"inst19\|inst187\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst186\|dataa " "Node \"inst19\|inst186\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst186\|combout " "Node \"inst19\|inst186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst185\|dataa " "Node \"inst19\|inst185\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst185\|combout " "Node \"inst19\|inst185\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst184\|dataa " "Node \"inst19\|inst184\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst184\|combout " "Node \"inst19\|inst184\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst183\|dataa " "Node \"inst19\|inst183\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst183\|combout " "Node \"inst19\|inst183\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst182\|dataa " "Node \"inst19\|inst182\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst182\|combout " "Node \"inst19\|inst182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst181\|dataa " "Node \"inst19\|inst181\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst181\|combout " "Node \"inst19\|inst181\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst180\|dataa " "Node \"inst19\|inst180\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst180\|combout " "Node \"inst19\|inst180\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst179\|dataa " "Node \"inst19\|inst179\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst179\|combout " "Node \"inst19\|inst179\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst178\|dataa " "Node \"inst19\|inst178\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst178\|combout " "Node \"inst19\|inst178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst177\|dataa " "Node \"inst19\|inst177\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst177\|combout " "Node \"inst19\|inst177\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst176\|dataa " "Node \"inst19\|inst176\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst176\|combout " "Node \"inst19\|inst176\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst175\|dataa " "Node \"inst19\|inst175\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst175\|combout " "Node \"inst19\|inst175\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst174\|dataa " "Node \"inst19\|inst174\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst174\|combout " "Node \"inst19\|inst174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst173\|dataa " "Node \"inst19\|inst173\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst173\|combout " "Node \"inst19\|inst173\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst172\|dataa " "Node \"inst19\|inst172\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst172\|combout " "Node \"inst19\|inst172\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst171\|dataa " "Node \"inst19\|inst171\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst171\|combout " "Node \"inst19\|inst171\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst170\|dataa " "Node \"inst19\|inst170\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst170\|combout " "Node \"inst19\|inst170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst169\|dataa " "Node \"inst19\|inst169\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst169\|combout " "Node \"inst19\|inst169\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst168\|dataa " "Node \"inst19\|inst168\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst168\|combout " "Node \"inst19\|inst168\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst167\|dataa " "Node \"inst19\|inst167\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst167\|combout " "Node \"inst19\|inst167\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst166\|dataa " "Node \"inst19\|inst166\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst166\|combout " "Node \"inst19\|inst166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst165\|dataa " "Node \"inst19\|inst165\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst165\|combout " "Node \"inst19\|inst165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst164\|dataa " "Node \"inst19\|inst164\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst164\|combout " "Node \"inst19\|inst164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst163\|dataa " "Node \"inst19\|inst163\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst163\|combout " "Node \"inst19\|inst163\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst162\|dataa " "Node \"inst19\|inst162\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst162\|combout " "Node \"inst19\|inst162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst161\|dataa " "Node \"inst19\|inst161\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst161\|combout " "Node \"inst19\|inst161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst160\|dataa " "Node \"inst19\|inst160\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst160\|combout " "Node \"inst19\|inst160\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst159\|dataa " "Node \"inst19\|inst159\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst159\|combout " "Node \"inst19\|inst159\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst158\|dataa " "Node \"inst19\|inst158\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst158\|combout " "Node \"inst19\|inst158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst157\|dataa " "Node \"inst19\|inst157\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst157\|combout " "Node \"inst19\|inst157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst156\|dataa " "Node \"inst19\|inst156\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst156\|combout " "Node \"inst19\|inst156\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst155\|dataa " "Node \"inst19\|inst155\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst155\|combout " "Node \"inst19\|inst155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst154\|dataa " "Node \"inst19\|inst154\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst154\|combout " "Node \"inst19\|inst154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst153\|dataa " "Node \"inst19\|inst153\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst153\|combout " "Node \"inst19\|inst153\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst152\|dataa " "Node \"inst19\|inst152\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst152\|combout " "Node \"inst19\|inst152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst151\|dataa " "Node \"inst19\|inst151\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst151\|combout " "Node \"inst19\|inst151\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst150\|dataa " "Node \"inst19\|inst150\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst150\|combout " "Node \"inst19\|inst150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst149\|dataa " "Node \"inst19\|inst149\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst149\|combout " "Node \"inst19\|inst149\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst148\|dataa " "Node \"inst19\|inst148\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst148\|combout " "Node \"inst19\|inst148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst147\|dataa " "Node \"inst19\|inst147\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst147\|combout " "Node \"inst19\|inst147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst146\|dataa " "Node \"inst19\|inst146\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst146\|combout " "Node \"inst19\|inst146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst145\|dataa " "Node \"inst19\|inst145\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst145\|combout " "Node \"inst19\|inst145\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst144\|dataa " "Node \"inst19\|inst144\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst144\|combout " "Node \"inst19\|inst144\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst143\|dataa " "Node \"inst19\|inst143\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst143\|combout " "Node \"inst19\|inst143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst142\|dataa " "Node \"inst19\|inst142\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst142\|combout " "Node \"inst19\|inst142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst141\|dataa " "Node \"inst19\|inst141\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst141\|combout " "Node \"inst19\|inst141\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst140\|dataa " "Node \"inst19\|inst140\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst140\|combout " "Node \"inst19\|inst140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst139\|dataa " "Node \"inst19\|inst139\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst139\|combout " "Node \"inst19\|inst139\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst138\|dataa " "Node \"inst19\|inst138\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst138\|combout " "Node \"inst19\|inst138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst137\|dataa " "Node \"inst19\|inst137\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst137\|combout " "Node \"inst19\|inst137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst136\|dataa " "Node \"inst19\|inst136\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst136\|combout " "Node \"inst19\|inst136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst135\|dataa " "Node \"inst19\|inst135\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst135\|combout " "Node \"inst19\|inst135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst134\|dataa " "Node \"inst19\|inst134\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst134\|combout " "Node \"inst19\|inst134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst133\|dataa " "Node \"inst19\|inst133\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst133\|combout " "Node \"inst19\|inst133\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst132\|dataa " "Node \"inst19\|inst132\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst132\|combout " "Node \"inst19\|inst132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst131\|dataa " "Node \"inst19\|inst131\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst131\|combout " "Node \"inst19\|inst131\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst130\|dataa " "Node \"inst19\|inst130\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst130\|combout " "Node \"inst19\|inst130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst129\|dataa " "Node \"inst19\|inst129\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst129\|combout " "Node \"inst19\|inst129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst128\|dataa " "Node \"inst19\|inst128\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst128\|combout " "Node \"inst19\|inst128\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst127\|dataa " "Node \"inst19\|inst127\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst127\|combout " "Node \"inst19\|inst127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst126\|dataa " "Node \"inst19\|inst126\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst126\|combout " "Node \"inst19\|inst126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst125\|dataa " "Node \"inst19\|inst125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst125\|combout " "Node \"inst19\|inst125\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst124\|dataa " "Node \"inst19\|inst124\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst124\|combout " "Node \"inst19\|inst124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst123\|dataa " "Node \"inst19\|inst123\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst123\|combout " "Node \"inst19\|inst123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst122\|dataa " "Node \"inst19\|inst122\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst122\|combout " "Node \"inst19\|inst122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst121\|dataa " "Node \"inst19\|inst121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst121\|combout " "Node \"inst19\|inst121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst120\|dataa " "Node \"inst19\|inst120\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst120\|combout " "Node \"inst19\|inst120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst119\|dataa " "Node \"inst19\|inst119\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst119\|combout " "Node \"inst19\|inst119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst118\|dataa " "Node \"inst19\|inst118\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst118\|combout " "Node \"inst19\|inst118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst117\|dataa " "Node \"inst19\|inst117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst117\|combout " "Node \"inst19\|inst117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst116\|dataa " "Node \"inst19\|inst116\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst116\|combout " "Node \"inst19\|inst116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst115\|dataa " "Node \"inst19\|inst115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst115\|combout " "Node \"inst19\|inst115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst114\|dataa " "Node \"inst19\|inst114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst114\|combout " "Node \"inst19\|inst114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst113\|dataa " "Node \"inst19\|inst113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst113\|combout " "Node \"inst19\|inst113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst112\|dataa " "Node \"inst19\|inst112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst112\|combout " "Node \"inst19\|inst112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst111\|dataa " "Node \"inst19\|inst111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst111\|combout " "Node \"inst19\|inst111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst110\|dataa " "Node \"inst19\|inst110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst110\|combout " "Node \"inst19\|inst110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst109\|dataa " "Node \"inst19\|inst109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst109\|combout " "Node \"inst19\|inst109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst108\|dataa " "Node \"inst19\|inst108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst108\|combout " "Node \"inst19\|inst108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst107\|dataa " "Node \"inst19\|inst107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst107\|combout " "Node \"inst19\|inst107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst106\|dataa " "Node \"inst19\|inst106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst106\|combout " "Node \"inst19\|inst106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst105\|dataa " "Node \"inst19\|inst105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst105\|combout " "Node \"inst19\|inst105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst104\|dataa " "Node \"inst19\|inst104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst104\|combout " "Node \"inst19\|inst104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst103\|dataa " "Node \"inst19\|inst103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst103\|combout " "Node \"inst19\|inst103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst102\|dataa " "Node \"inst19\|inst102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst102\|combout " "Node \"inst19\|inst102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst101\|dataa " "Node \"inst19\|inst101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst101\|combout " "Node \"inst19\|inst101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst100\|dataa " "Node \"inst19\|inst100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst100\|combout " "Node \"inst19\|inst100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst99\|dataa " "Node \"inst19\|inst99\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst99\|combout " "Node \"inst19\|inst99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst98\|dataa " "Node \"inst19\|inst98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst98\|combout " "Node \"inst19\|inst98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst97\|dataa " "Node \"inst19\|inst97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst97\|combout " "Node \"inst19\|inst97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst96\|dataa " "Node \"inst19\|inst96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst96\|combout " "Node \"inst19\|inst96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst95\|dataa " "Node \"inst19\|inst95\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst95\|combout " "Node \"inst19\|inst95\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst94\|dataa " "Node \"inst19\|inst94\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst94\|combout " "Node \"inst19\|inst94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst93\|dataa " "Node \"inst19\|inst93\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst93\|combout " "Node \"inst19\|inst93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst92\|dataa " "Node \"inst19\|inst92\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst92\|combout " "Node \"inst19\|inst92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst91\|dataa " "Node \"inst19\|inst91\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst91\|combout " "Node \"inst19\|inst91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst90\|dataa " "Node \"inst19\|inst90\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst90\|combout " "Node \"inst19\|inst90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst89\|dataa " "Node \"inst19\|inst89\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst89\|combout " "Node \"inst19\|inst89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst88\|dataa " "Node \"inst19\|inst88\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst88\|combout " "Node \"inst19\|inst88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst87\|dataa " "Node \"inst19\|inst87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst87\|combout " "Node \"inst19\|inst87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst86\|dataa " "Node \"inst19\|inst86\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst86\|combout " "Node \"inst19\|inst86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst85\|dataa " "Node \"inst19\|inst85\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst85\|combout " "Node \"inst19\|inst85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst84\|dataa " "Node \"inst19\|inst84\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst84\|combout " "Node \"inst19\|inst84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst83\|dataa " "Node \"inst19\|inst83\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst83\|combout " "Node \"inst19\|inst83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst82\|dataa " "Node \"inst19\|inst82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst82\|combout " "Node \"inst19\|inst82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst81\|dataa " "Node \"inst19\|inst81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst81\|combout " "Node \"inst19\|inst81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst80\|dataa " "Node \"inst19\|inst80\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst80\|combout " "Node \"inst19\|inst80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst79\|dataa " "Node \"inst19\|inst79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst79\|combout " "Node \"inst19\|inst79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst78\|dataa " "Node \"inst19\|inst78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst78\|combout " "Node \"inst19\|inst78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst77\|dataa " "Node \"inst19\|inst77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst77\|combout " "Node \"inst19\|inst77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst75\|dataa " "Node \"inst19\|inst75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst75\|combout " "Node \"inst19\|inst75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst74\|dataa " "Node \"inst19\|inst74\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst74\|combout " "Node \"inst19\|inst74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst73\|dataa " "Node \"inst19\|inst73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst73\|combout " "Node \"inst19\|inst73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst72\|dataa " "Node \"inst19\|inst72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst72\|combout " "Node \"inst19\|inst72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst71\|dataa " "Node \"inst19\|inst71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst71\|combout " "Node \"inst19\|inst71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst70\|dataa " "Node \"inst19\|inst70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst70\|combout " "Node \"inst19\|inst70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst69\|dataa " "Node \"inst19\|inst69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst69\|combout " "Node \"inst19\|inst69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst68\|dataa " "Node \"inst19\|inst68\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst68\|combout " "Node \"inst19\|inst68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst67\|dataa " "Node \"inst19\|inst67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst67\|combout " "Node \"inst19\|inst67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst66\|dataa " "Node \"inst19\|inst66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst66\|combout " "Node \"inst19\|inst66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst65\|dataa " "Node \"inst19\|inst65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst65\|combout " "Node \"inst19\|inst65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst64\|dataa " "Node \"inst19\|inst64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst64\|combout " "Node \"inst19\|inst64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst63\|dataa " "Node \"inst19\|inst63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst63\|combout " "Node \"inst19\|inst63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst62\|dataa " "Node \"inst19\|inst62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst62\|combout " "Node \"inst19\|inst62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst61\|dataa " "Node \"inst19\|inst61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst61\|combout " "Node \"inst19\|inst61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|inst60\|dataa " "Node \"inst19\|inst60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1395934291058 ""}  } { { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 168 216 752 "inst60" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1648 1696 208 "inst188" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1600 1648 208 "inst187" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1552 1600 208 "inst186" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1504 1552 208 "inst185" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1456 1504 208 "inst184" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1408 1456 208 "inst183" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1360 1408 208 "inst182" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1312 1360 208 "inst181" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1264 1312 208 "inst180" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1216 1264 208 "inst179" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1168 1216 208 "inst178" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1120 1168 208 "inst177" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1072 1120 208 "inst176" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1024 1072 208 "inst175" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 976 1024 208 "inst174" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 928 976 208 "inst173" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1648 1696 280 "inst172" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1600 1648 280 "inst171" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1552 1600 280 "inst170" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1504 1552 280 "inst169" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1456 1504 280 "inst168" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1408 1456 280 "inst167" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1360 1408 280 "inst166" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1312 1360 280 "inst165" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1264 1312 280 "inst164" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1216 1264 280 "inst163" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1168 1216 280 "inst162" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1120 1168 280 "inst161" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1072 1120 280 "inst160" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 1024 1072 280 "inst159" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 976 1024 280 "inst158" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 248 928 976 280 "inst157" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1648 1696 352 "inst156" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1600 1648 352 "inst155" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1552 1600 352 "inst154" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1504 1552 352 "inst153" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1456 1504 352 "inst152" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1408 1456 352 "inst151" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1360 1408 352 "inst150" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1312 1360 352 "inst149" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1264 1312 352 "inst148" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1216 1264 352 "inst147" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1168 1216 352 "inst146" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1120 1168 352 "inst145" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1072 1120 352 "inst144" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 1024 1072 352 "inst143" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 976 1024 352 "inst142" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 320 928 976 352 "inst141" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1648 1696 424 "inst140" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1600 1648 424 "inst139" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1552 1600 424 "inst138" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1504 1552 424 "inst137" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1456 1504 424 "inst136" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1408 1456 424 "inst135" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1360 1408 424 "inst134" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1312 1360 424 "inst133" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1264 1312 424 "inst132" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1216 1264 424 "inst131" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1168 1216 424 "inst130" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1120 1168 424 "inst129" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1072 1120 424 "inst128" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 1024 1072 424 "inst127" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 976 1024 424 "inst126" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 392 928 976 424 "inst125" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 888 936 536 "inst124" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 840 888 536 "inst123" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 792 840 536 "inst122" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 744 792 536 "inst121" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 696 744 536 "inst120" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 648 696 536 "inst119" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 600 648 536 "inst118" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 552 600 536 "inst117" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 504 552 536 "inst116" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 456 504 536 "inst115" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 408 456 536 "inst114" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 360 408 536 "inst113" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 312 360 536 "inst112" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 264 312 536 "inst111" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 216 264 536 "inst110" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 504 168 216 536 "inst109" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 888 936 608 "inst108" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 840 888 608 "inst107" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 792 840 608 "inst106" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 744 792 608 "inst105" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 696 744 608 "inst104" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 648 696 608 "inst103" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 600 648 608 "inst102" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 552 600 608 "inst101" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 504 552 608 "inst100" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 456 504 608 "inst99" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 408 456 608 "inst98" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 360 408 608 "inst97" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 312 360 608 "inst96" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 264 312 608 "inst95" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 216 264 608 "inst94" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 576 168 216 608 "inst93" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 888 936 680 "inst92" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 840 888 680 "inst91" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 792 840 680 "inst90" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 744 792 680 "inst89" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 696 744 680 "inst88" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 648 696 680 "inst87" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 600 648 680 "inst86" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 552 600 680 "inst85" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 504 552 680 "inst84" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 456 504 680 "inst83" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 408 456 680 "inst82" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 360 408 680 "inst81" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 312 360 680 "inst80" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 264 312 680 "inst79" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 216 264 680 "inst78" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 648 168 216 680 "inst77" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 888 936 752 "inst75" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 840 888 752 "inst74" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 792 840 752 "inst73" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 744 792 752 "inst72" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 696 744 752 "inst71" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 648 696 752 "inst70" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 600 648 752 "inst69" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 552 600 752 "inst68" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 504 552 752 "inst67" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 456 504 752 "inst66" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 408 456 752 "inst65" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 360 408 752 "inst64" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 312 360 752 "inst63" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 264 312 752 "inst62" "" } } } } { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1395934291058 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "256 " "Design contains combinational loop of 256 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1395934291120 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1395934291136 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        CLK40 " "   1.000        CLK40" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    CLK40DES1 " "  25.000    CLK40DES1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " "   1.000 ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 inst44\|altpll_component\|pll\|clk\[0\] " "  25.000 inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 inst44\|altpll_component\|pll\|clk\[1\] " "  50.000 inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst44\|altpll_component\|pll\|clk\[2\] " " 100.000 inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 inst44\|altpll_component\|pll\|clk\[3\] " "  25.000 inst44\|altpll_component\|pll\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 inst44\|altpll_component\|pll\|clk\[4\] " "   6.250 inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst63 " "   1.000       inst63" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst85 " "   1.000       inst85" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1395934291136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK40DES1 (placed in PIN N20 (CLK3p, Input)) " "Automatically promoted node CLK40DES1 (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 40 -280 -104 56 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|\$00002 (placed in counter C0 of PLL_5) " "Automatically promoted node ddlctrlr:inst\|\$00002 (placed in counter C0 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1766 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1766 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1766 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk3 (placed in counter C3 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk3 (placed in counter C3 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y27_N8 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y27_N8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1766 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C4 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C4 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R26 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R26" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "PLL0:inst44\|altpll:altpll_component\|_clk4 Dual-Regional Clock 0 14 40 27 " "Assigned fan-out of node PLL0:inst44\|altpll:altpll_component\|_clk4 to Dual-Regional Clock region from (0, 14) to (40, 27)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1395934291245 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R30 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R30" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "PLL0:inst44\|altpll:altpll_component\|_clk4 Dual-Regional Clock 0 14 40 27 " "Assigned fan-out of node PLL0:inst44\|altpll:altpll_component\|_clk4 to Dual-Regional Clock region from (0, 14) to (40, 27)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1395934291245 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|$00002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1766 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|FIFO_CLK  " "Automatically promoted node ddlctrlr:inst\|FIFO_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 2914 4 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|FIFO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1622 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Generatore_Clock:inst19\|inst60  " "Automatically promoted node Generatore_Clock:inst19\|inst60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Generatore_Clock:inst19\|inst188 " "Destination node Generatore_Clock:inst19\|inst188" {  } { { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 176 1648 1696 208 "inst188" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generatore_Clock:inst19|inst188 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1359 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1395934291245 ""}  } { { "Generatore_Clock.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/Generatore_Clock.bdf" { { 720 168 216 752 "inst60" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Generatore_Clock:inst19|inst60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1232 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst63  " "Automatically promoted node inst63 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { -456 1560 1624 -376 "inst63" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1811 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst85  " "Automatically promoted node inst85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst64 " "Destination node inst64" {  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 664 40 104 712 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1801 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~2 " "Destination node inst21~2" {  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 168 1624 1688 280 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2283 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Destination node inst20" {  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 64 152 216 112 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1809 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst72 " "Destination node inst72" {  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { -248 1384 1448 -200 "inst72" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1823 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\] " "Destination node alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\]" {  } { { "alt_remote.vhd" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/alt_remote.vhd" 711 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alt_remote:inst3|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component|wire_w_lg_shift_reg_clear50w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDL_SOFT_RESET_MODULE:inst7\|TTC_RESET_COUNTER\[26\]~0 " "Destination node DDL_SOFT_RESET_MODULE:inst7\|TTC_RESET_COUNTER\[26\]~0" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/DDL_SOFT_RESET_MODULE.tdf" 16 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[26]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2616 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1395934291245 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 2208 952 1016 2288 "inst85" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1802 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Destination node L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/L0_TO_COLUMN_GEN.tdf" 20 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2513 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/TTC_COMMUNICATION.tdf" 57 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2918 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Destination node TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/TTC_COMMUNICATION.tdf" 58 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2967 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_DELAY:inst68\|COUNTER\[4\]~1 " "Destination node L0_DELAY:inst68\|COUNTER\[4\]~1" {  } { { "L0_DELAY.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/L0_DELAY.tdf" 17 8 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3033 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Destination node TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/TTC_COMMUNICATION.tdf" 99 1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3105 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65~0 " "Destination node inst65~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { -24 1600 1664 56 "inst65" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3149 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1395934291261 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 64 152 216 112 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1809 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst64  " "Automatically promoted node inst64 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Destination node ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 113 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_NMBER[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2333 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Destination node ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 79 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2339 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 60 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_COUNTER[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2346 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Destination node ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 109 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2356 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Destination node ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 108 12 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CMD_DEC_REG[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2419 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WRITE_fbTEN_pulse~0 " "Destination node ddlctrlr:inst\|WRITE_fbTEN_pulse~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 64 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2753 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Destination node ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 151 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2994 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0 " "Destination node ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 106 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3035 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 71 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3056 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0 " "Destination node ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 44 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DDL_SOFT_RESET_MODULE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 3098 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1395934291276 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 664 40 104 712 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1801 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DDL_SOFT_RESET_MODULE:inst7\|TTC_RESET_COUNTER\[26\]~0  " "Automatically promoted node DDL_SOFT_RESET_MODULE:inst7\|TTC_RESET_COUNTER\[26\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291276 ""}  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/DDL_SOFT_RESET_MODULE.tdf" 16 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|TTC_RESET_COUNTER[26]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2616 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21~2  " "Automatically promoted node inst21~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~3 " "Destination node inst21~3" {  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 168 1624 1688 280 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2284 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291276 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1395934291276 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 168 1624 1688 280 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 2283 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DDL_SOFT_RESET_MODULE:inst7\|TTC_RESETn_int  " "Automatically promoted node DDL_SOFT_RESET_MODULE:inst7\|TTC_RESETn_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[21\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[21\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[20\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[20\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[19\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[19\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[18\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[18\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[17\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[17\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[16\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[16\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[15\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 317 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[14\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 319 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[13\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[13\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 321 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[12\] " "Destination node LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\|counter_reg_bit1a\[12\]" {  } { { "db/cntr_c8j.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/db/cntr_c8j.tdf" 169 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 323 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1395934291292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1395934291292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1395934291292 ""}  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/DDL_SOFT_RESET_MODULE.tdf" 132 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|TTC_RESETn_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 0 { 0 ""} 0 1397 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1395934291292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1395934291495 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1395934291495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1395934291495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1395934291495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1395934291495 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1395934291495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1395934291588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1395934291588 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1395934291588 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934291791 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934291853 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1395934291885 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1395934291885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1395934291885 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 21 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 20 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 29 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 14 21 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 14 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 29 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 10 30 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 26 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 20 23 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use 3.3V 1 5 " "I/O bank number 9 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use 3.3V 1 5 " "I/O bank number 10 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1395934291900 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1395934291900 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1395934291900 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL0:inst44\|altpll:altpll_component\|pll 0 " "PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL0:inst44\|altpll:altpll_component\|pll driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl " "Input port INCLK\[0\] of node \"PLL0:inst44\|altpll:altpll_component\|pll\" is driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl" {  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 538 25 0 } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 608 264 680 1344 "inst" "" } } } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 40 -280 -104 56 "CLK40DES1" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1395934292041 ""}  } { { "ddlctrlr.tdf" "" { Text "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddlctrlr.tdf" 538 25 0 } } { "ddl_ctrlr.bdf" "" { Schematic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.bdf" { { 608 264 680 1344 "inst" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1395934292041 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1395934292072 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934292821 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst67 " "Asynchronous signal \|ddl_ctrlr\|inst67" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|inst21~2. No action will be taken" {  } {  } 0 128022 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst64~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst64~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|TTC_RESETn_int~clkctrl " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|TTC_RESETn_int~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst20~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst20~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst72 " "Asynchronous signal \|ddl_ctrlr\|inst72" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst21~2clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst21~2clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\] " "Asynchronous signal \|ddl_ctrlr\|alt_remote:inst3\|alt_remote_rmtupdt_srj:alt_remote_rmtupdt_srj_component\|wire_w_lg_shift_reg_clear50w\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst34 " "Asynchronous signal \|ddl_ctrlr\|inst34" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst56 " "Asynchronous signal \|ddl_ctrlr\|inst56" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Asynchronous signal \|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|TTC_RESET_COUNTER\[26\]~0clkctrl " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|TTC_RESET_COUNTER\[26\]~0clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1 " "Asynchronous signal \|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1395934293195 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "26 0 " "Found 26 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1395934293195 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1395934293195 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1395934293289 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934293320 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1395934294599 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1395934295504 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934295504 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1395934296034 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1395934296721 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934296736 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1395934298000 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1395934298811 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1395934298983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1395934299092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1395934299217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1395934299310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1395934299310 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1395934299310 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1395934299326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1395934299997 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934300059 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934300122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1395934300543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1395934300543 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1395934303195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1395934303195 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1395934303195 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934303460 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1395934303834 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1395934303834 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934303834 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934305332 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934305394 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1395934306408 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934306408 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934306970 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934307032 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1564 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1564 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1395934308436 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934308436 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934309138 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934309201 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 607 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 607 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1395934312196 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1395934312196 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934312758 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934312836 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 204 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 204 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1395934314911 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:09 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:09" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1395934315160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1395934315394 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934315956 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1395934316018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "1.37 " "Router is attempting to preserve 1.37 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1 1395934316034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X12_Y13 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } { { "loc" "" { Generic "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13"} 0 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1395934318577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1395934318577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1395934321010 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1395934321151 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[12\] 0 " "Pin \"DATABUS_ADD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[11\] 0 " "Pin \"DATABUS_ADD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[10\] 0 " "Pin \"DATABUS_ADD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[9\] 0 " "Pin \"DATABUS_ADD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[8\] 0 " "Pin \"DATABUS_ADD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbCTRLn 0 " "Pin \"fbCTRLn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbTENn 0 " "Pin \"fbTENn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[31\] 0 " "Pin \"fbD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[30\] 0 " "Pin \"fbD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[29\] 0 " "Pin \"fbD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[28\] 0 " "Pin \"fbD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[27\] 0 " "Pin \"fbD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[26\] 0 " "Pin \"fbD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[25\] 0 " "Pin \"fbD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[24\] 0 " "Pin \"fbD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[23\] 0 " "Pin \"fbD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[22\] 0 " "Pin \"fbD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[21\] 0 " "Pin \"fbD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[20\] 0 " "Pin \"fbD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[19\] 0 " "Pin \"fbD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[18\] 0 " "Pin \"fbD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[17\] 0 " "Pin \"fbD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[16\] 0 " "Pin \"fbD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[15\] 0 " "Pin \"fbD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[14\] 0 " "Pin \"fbD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[13\] 0 " "Pin \"fbD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[12\] 0 " "Pin \"fbD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[11\] 0 " "Pin \"fbD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[10\] 0 " "Pin \"fbD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[9\] 0 " "Pin \"fbD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[8\] 0 " "Pin \"fbD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[7\] 0 " "Pin \"fbD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[6\] 0 " "Pin \"fbD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[5\] 0 " "Pin \"fbD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[4\] 0 " "Pin \"fbD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[3\] 0 " "Pin \"fbD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[2\] 0 " "Pin \"fbD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[1\] 0 " "Pin \"fbD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[0\] 0 " "Pin \"fbD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_CLOCK 0 " "Pin \"SEG_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foCLK 0 " "Pin \"foCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_CSn 0 " "Pin \"LOC_CSn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_TRIG 0 " "Pin \"SEG_TRIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSY 0 " "Pin \"BUSY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPARE_LVDS 0 " "Pin \"SPARE_LVDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE1 0 " "Pin \"G_SPARE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE2 0 " "Pin \"G_SPARE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TRIG_LED 0 " "Pin \"TRIG_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACCESS_LED 0 " "Pin \"ACCESS_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foBSYn 0 " "Pin \"foBSYn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_Rn/W 0 " "Pin \"LOC_Rn/W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aout 0 " "Pin \"Aout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bout 0 " "Pin \"Bout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dout 0 " "Pin \"Dout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESETn_to_TTCRX 0 " "Pin \"RESETn_to_TTCRX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESETn_to_SEGMENT 0 " "Pin \"RESETn_to_SEGMENT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[7\] 0 " "Pin \"DATABUS_ADD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[6\] 0 " "Pin \"DATABUS_ADD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[5\] 0 " "Pin \"DATABUS_ADD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[4\] 0 " "Pin \"DATABUS_ADD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[3\] 0 " "Pin \"DATABUS_ADD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[2\] 0 " "Pin \"DATABUS_ADD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[1\] 0 " "Pin \"DATABUS_ADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[0\] 0 " "Pin \"DATABUS_ADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pgm_out\[2\] 0 " "Pin \"pgm_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pgm_out\[1\] 0 " "Pin \"pgm_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pgm_out\[0\] 0 " "Pin \"pgm_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1395934321166 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1395934321166 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1395934321338 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1395934321447 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1395934321650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.fit.smsg " "Generated suppressed messages file //cern.ch/dfs/Users/l/lminervi/Desktop/RCB_P2_24/ddl_ctrlr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1395934322929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 268 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 268 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1395934327282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 16:32:07 2014 " "Processing ended: Thu Mar 27 16:32:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1395934327282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1395934327282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1395934327282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1395934327282 ""}
