-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Mon Apr 22 18:11:49 2024
-- Host        : X22-08 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top AES_Power_Monitor_aes_0_2 -prefix
--               AES_Power_Monitor_aes_0_2_ AES_Power_Monitor_aes_0_2_sim_netlist.vhdl
-- Design      : AES_Power_Monitor_aes_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_CTRL_BUS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_mode_reg[7]_0\ : out STD_LOGIC;
    \int_mode_reg[7]_1\ : out STD_LOGIC;
    \int_mode_reg[7]_2\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[27]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk : in STD_LOGIC;
    p_4_0_0_0115_phi_loc_load_reg_540 : in STD_LOGIC;
    \ap_CS_fsm_reg[27]_0\ : in STD_LOGIC;
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_CTRL_BUS_s_axi;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_CTRL_BUS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_32\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_32\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_32\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_32\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_32\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[27]_i_2_n_32\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \cipherkey_size_reg_225[4]_i_2_n_32\ : STD_LOGIC;
  signal \cipherkey_size_reg_225[4]_i_3_n_32\ : STD_LOGIC;
  signal \cipherkey_size_reg_225[4]_i_4_n_32\ : STD_LOGIC;
  signal \cipherkey_size_reg_225[4]_i_5_n_32\ : STD_LOGIC;
  signal \cipherkey_size_reg_225[4]_i_6_n_32\ : STD_LOGIC;
  signal \cipherkey_size_reg_225[4]_i_7_n_32\ : STD_LOGIC;
  signal \cipherkey_size_reg_225[4]_i_8_n_32\ : STD_LOGIC;
  signal int_enable_in : STD_LOGIC;
  signal \int_enable_in[0]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_in[1]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_in[2]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_in[3]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_in[4]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_in[5]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_in[6]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_in[7]_i_2_n_32\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[0]\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[1]\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[2]\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[3]\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[4]\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[5]\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[6]\ : STD_LOGIC;
  signal \int_enable_in_reg_n_32_[7]\ : STD_LOGIC;
  signal int_mode : STD_LOGIC;
  signal int_mode0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_mode[31]_i_3_n_32\ : STD_LOGIC;
  signal int_power_reading_out : STD_LOGIC;
  signal int_power_reading_out0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_power_reading_out[31]_i_3_n_32\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[0]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[10]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[11]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[12]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[13]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[14]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[15]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[16]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[17]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[18]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[19]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[1]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[20]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[21]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[22]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[23]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[24]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[25]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[26]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[27]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[28]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[29]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[2]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[30]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[31]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[3]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[4]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[5]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[6]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[7]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[8]\ : STD_LOGIC;
  signal \int_power_reading_out_reg_n_32_[9]\ : STD_LOGIC;
  signal mode_read_read_fu_204_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[31]_i_1_n_32\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_32\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_32\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_32\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_32_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_enable_in[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_enable_in[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_enable_in[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_enable_in[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_enable_in[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_enable_in[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_enable_in[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_enable_in[7]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_mode[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_mode[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_mode[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_mode[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_mode[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_mode[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_mode[15]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_mode[16]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_mode[17]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_mode[18]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_mode[19]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_mode[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_mode[20]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_mode[21]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_mode[22]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_mode[23]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_mode[24]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_mode[25]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_mode[26]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_mode[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_mode[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_mode[29]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_mode[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_mode[30]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_mode[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_mode[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_mode[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_mode[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_mode[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_mode[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_mode[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_mode[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_mode[9]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_power_reading_out[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_power_reading_out[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_power_reading_out[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_power_reading_out[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_power_reading_out[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_power_reading_out[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_power_reading_out[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_power_reading_out[16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_power_reading_out[17]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_power_reading_out[18]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_power_reading_out[19]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_power_reading_out[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_power_reading_out[20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_power_reading_out[21]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_power_reading_out[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_power_reading_out[23]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_power_reading_out[24]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_power_reading_out[25]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_power_reading_out[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_power_reading_out[27]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_power_reading_out[28]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_power_reading_out[29]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_power_reading_out[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_power_reading_out[30]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_power_reading_out[31]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_power_reading_out[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_power_reading_out[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_power_reading_out[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_power_reading_out[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_power_reading_out[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_power_reading_out[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_power_reading_out[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_power_reading_out[9]_i_1\ : label is "soft_lutpair33";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  s_axi_CTRL_BUS_BVALID <= \^s_axi_ctrl_bus_bvalid\;
  s_axi_CTRL_BUS_RVALID <= \^s_axi_ctrl_bus_rvalid\;
\B_V_data_1_state[1]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_ctrl_bus_rvalid\,
      I3 => s_axi_CTRL_BUS_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_32\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_BUS_RREADY,
      I3 => \^s_axi_ctrl_bus_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_32\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_32\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_32\,
      Q => \^s_axi_ctrl_bus_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888FBB"
    )
        port map (
      I0 => s_axi_CTRL_BUS_BREADY,
      I1 => \^s_axi_ctrl_bus_bvalid\,
      I2 => s_axi_CTRL_BUS_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_32\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_BUS_WVALID,
      O => \FSM_onehot_wstate[2]_i_1_n_32\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => s_axi_CTRL_BUS_BREADY,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BUS_WVALID,
      I3 => \^s_axi_ctrl_bus_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_32\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_32\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_32\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_32\,
      Q => \^s_axi_ctrl_bus_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \ap_CS_fsm[27]_i_2_n_32\,
      I1 => \ap_CS_fsm_reg[27]\,
      I2 => Q(0),
      I3 => regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk,
      I4 => p_4_0_0_0115_phi_loc_load_reg_540,
      I5 => \ap_CS_fsm_reg[27]_0\,
      O => D(1)
    );
\ap_CS_fsm[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2208"
    )
        port map (
      I0 => \cipherkey_size_reg_225[4]_i_2_n_32\,
      I1 => mode_read_read_fu_204_p2(8),
      I2 => mode_read_read_fu_204_p2(6),
      I3 => mode_read_read_fu_204_p2(7),
      O => \ap_CS_fsm[27]_i_2_n_32\
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \ap_CS_fsm[27]_i_2_n_32\,
      I1 => \ap_CS_fsm_reg[27]\,
      I2 => \ap_CS_fsm_reg[27]_0\,
      I3 => p_4_0_0_0115_phi_loc_load_reg_540,
      O => D(0)
    );
\cipherkey_size_reg_225[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF7FFFF00800000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]\,
      I1 => mode_read_read_fu_204_p2(7),
      I2 => mode_read_read_fu_204_p2(6),
      I3 => mode_read_read_fu_204_p2(8),
      I4 => \cipherkey_size_reg_225[4]_i_2_n_32\,
      I5 => cipherkey_size_reg_225(0),
      O => \int_mode_reg[7]_1\
    );
\cipherkey_size_reg_225[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00880000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]\,
      I1 => mode_read_read_fu_204_p2(7),
      I2 => mode_read_read_fu_204_p2(6),
      I3 => mode_read_read_fu_204_p2(8),
      I4 => \cipherkey_size_reg_225[4]_i_2_n_32\,
      I5 => cipherkey_size_reg_225(1),
      O => \int_mode_reg[7]_2\
    );
\cipherkey_size_reg_225[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => mode_read_read_fu_204_p2(25),
      I1 => mode_read_read_fu_204_p2(18),
      I2 => mode_read_read_fu_204_p2(31),
      I3 => \cipherkey_size_reg_225[4]_i_3_n_32\,
      I4 => \cipherkey_size_reg_225[4]_i_4_n_32\,
      I5 => \cipherkey_size_reg_225[4]_i_5_n_32\,
      O => \cipherkey_size_reg_225[4]_i_2_n_32\
    );
\cipherkey_size_reg_225[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mode_read_read_fu_204_p2(5),
      I1 => mode_read_read_fu_204_p2(2),
      I2 => mode_read_read_fu_204_p2(9),
      I3 => mode_read_read_fu_204_p2(27),
      O => \cipherkey_size_reg_225[4]_i_3_n_32\
    );
\cipherkey_size_reg_225[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mode_read_read_fu_204_p2(28),
      I1 => mode_read_read_fu_204_p2(17),
      I2 => mode_read_read_fu_204_p2(13),
      I3 => mode_read_read_fu_204_p2(10),
      I4 => \cipherkey_size_reg_225[4]_i_6_n_32\,
      O => \cipherkey_size_reg_225[4]_i_4_n_32\
    );
\cipherkey_size_reg_225[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cipherkey_size_reg_225[4]_i_7_n_32\,
      I1 => \cipherkey_size_reg_225[4]_i_8_n_32\,
      I2 => mode_read_read_fu_204_p2(12),
      I3 => mode_read_read_fu_204_p2(15),
      I4 => mode_read_read_fu_204_p2(26),
      I5 => mode_read_read_fu_204_p2(29),
      O => \cipherkey_size_reg_225[4]_i_5_n_32\
    );
\cipherkey_size_reg_225[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mode_read_read_fu_204_p2(16),
      I1 => mode_read_read_fu_204_p2(21),
      I2 => mode_read_read_fu_204_p2(19),
      I3 => mode_read_read_fu_204_p2(20),
      O => \cipherkey_size_reg_225[4]_i_6_n_32\
    );
\cipherkey_size_reg_225[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mode_read_read_fu_204_p2(24),
      I1 => mode_read_read_fu_204_p2(0),
      I2 => mode_read_read_fu_204_p2(1),
      I3 => mode_read_read_fu_204_p2(23),
      I4 => mode_read_read_fu_204_p2(4),
      I5 => mode_read_read_fu_204_p2(3),
      O => \cipherkey_size_reg_225[4]_i_7_n_32\
    );
\cipherkey_size_reg_225[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mode_read_read_fu_204_p2(11),
      I1 => mode_read_read_fu_204_p2(30),
      I2 => mode_read_read_fu_204_p2(14),
      I3 => mode_read_read_fu_204_p2(22),
      O => \cipherkey_size_reg_225[4]_i_8_n_32\
    );
\cipherkey_size_reg_225[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FFFF02000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[27]\,
      I1 => mode_read_read_fu_204_p2(7),
      I2 => mode_read_read_fu_204_p2(6),
      I3 => mode_read_read_fu_204_p2(8),
      I4 => \cipherkey_size_reg_225[4]_i_2_n_32\,
      I5 => cipherkey_size_reg_225(2),
      O => \int_mode_reg[7]_0\
    );
\int_enable_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[0]\,
      O => \int_enable_in[0]_i_1_n_32\
    );
\int_enable_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[1]\,
      O => \int_enable_in[1]_i_1_n_32\
    );
\int_enable_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[2]\,
      O => \int_enable_in[2]_i_1_n_32\
    );
\int_enable_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[3]\,
      O => \int_enable_in[3]_i_1_n_32\
    );
\int_enable_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[4]\,
      O => \int_enable_in[4]_i_1_n_32\
    );
\int_enable_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[5]\,
      O => \int_enable_in[5]_i_1_n_32\
    );
\int_enable_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[6]\,
      O => \int_enable_in[6]_i_1_n_32\
    );
\int_enable_in[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \int_mode[31]_i_3_n_32\,
      I2 => \waddr_reg_n_32_[3]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_enable_in
    );
\int_enable_in[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_enable_in_reg_n_32_[7]\,
      O => \int_enable_in[7]_i_2_n_32\
    );
\int_enable_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[0]_i_1_n_32\,
      Q => \int_enable_in_reg_n_32_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_enable_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[1]_i_1_n_32\,
      Q => \int_enable_in_reg_n_32_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_enable_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[2]_i_1_n_32\,
      Q => \int_enable_in_reg_n_32_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_enable_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[3]_i_1_n_32\,
      Q => \int_enable_in_reg_n_32_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_enable_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[4]_i_1_n_32\,
      Q => \int_enable_in_reg_n_32_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_enable_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[5]_i_1_n_32\,
      Q => \int_enable_in_reg_n_32_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_enable_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[6]_i_1_n_32\,
      Q => \int_enable_in_reg_n_32_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_enable_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_in,
      D => \int_enable_in[7]_i_2_n_32\,
      Q => \int_enable_in_reg_n_32_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_mode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(0),
      O => int_mode0(0)
    );
\int_mode[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(10),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(10),
      O => int_mode0(10)
    );
\int_mode[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(11),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(11),
      O => int_mode0(11)
    );
\int_mode[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(12),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(12),
      O => int_mode0(12)
    );
\int_mode[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(13),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(13),
      O => int_mode0(13)
    );
\int_mode[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(14),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(14),
      O => int_mode0(14)
    );
\int_mode[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(15),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(15),
      O => int_mode0(15)
    );
\int_mode[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(16),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(16),
      O => int_mode0(16)
    );
\int_mode[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(17),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(17),
      O => int_mode0(17)
    );
\int_mode[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(18),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(18),
      O => int_mode0(18)
    );
\int_mode[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(19),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(19),
      O => int_mode0(19)
    );
\int_mode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(1),
      O => int_mode0(1)
    );
\int_mode[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(20),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(20),
      O => int_mode0(20)
    );
\int_mode[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(21),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(21),
      O => int_mode0(21)
    );
\int_mode[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(22),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(22),
      O => int_mode0(22)
    );
\int_mode[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(23),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => mode_read_read_fu_204_p2(23),
      O => int_mode0(23)
    );
\int_mode[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(24),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(24),
      O => int_mode0(24)
    );
\int_mode[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(25),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(25),
      O => int_mode0(25)
    );
\int_mode[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(26),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(26),
      O => int_mode0(26)
    );
\int_mode[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(27),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(27),
      O => int_mode0(27)
    );
\int_mode[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(28),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(28),
      O => int_mode0(28)
    );
\int_mode[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(29),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(29),
      O => int_mode0(29)
    );
\int_mode[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(2),
      O => int_mode0(2)
    );
\int_mode[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(30),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(30),
      O => int_mode0(30)
    );
\int_mode[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \int_mode[31]_i_3_n_32\,
      I2 => \waddr_reg_n_32_[3]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_mode
    );
\int_mode[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(31),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => mode_read_read_fu_204_p2(31),
      O => int_mode0(31)
    );
\int_mode[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \waddr_reg_n_32_[4]\,
      I1 => \waddr_reg_n_32_[1]\,
      I2 => \waddr_reg_n_32_[2]\,
      I3 => \waddr_reg_n_32_[0]\,
      I4 => \waddr_reg_n_32_[5]\,
      O => \int_mode[31]_i_3_n_32\
    );
\int_mode[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(3),
      O => int_mode0(3)
    );
\int_mode[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(4),
      O => int_mode0(4)
    );
\int_mode[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(5),
      O => int_mode0(5)
    );
\int_mode[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(6),
      O => int_mode0(6)
    );
\int_mode[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => mode_read_read_fu_204_p2(7),
      O => int_mode0(7)
    );
\int_mode[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(8),
      O => int_mode0(8)
    );
\int_mode[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(9),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => mode_read_read_fu_204_p2(9),
      O => int_mode0(9)
    );
\int_mode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(0),
      Q => mode_read_read_fu_204_p2(0),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(10),
      Q => mode_read_read_fu_204_p2(10),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(11),
      Q => mode_read_read_fu_204_p2(11),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(12),
      Q => mode_read_read_fu_204_p2(12),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(13),
      Q => mode_read_read_fu_204_p2(13),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(14),
      Q => mode_read_read_fu_204_p2(14),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(15),
      Q => mode_read_read_fu_204_p2(15),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(16),
      Q => mode_read_read_fu_204_p2(16),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(17),
      Q => mode_read_read_fu_204_p2(17),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(18),
      Q => mode_read_read_fu_204_p2(18),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(19),
      Q => mode_read_read_fu_204_p2(19),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(1),
      Q => mode_read_read_fu_204_p2(1),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(20),
      Q => mode_read_read_fu_204_p2(20),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(21),
      Q => mode_read_read_fu_204_p2(21),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(22),
      Q => mode_read_read_fu_204_p2(22),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(23),
      Q => mode_read_read_fu_204_p2(23),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(24),
      Q => mode_read_read_fu_204_p2(24),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(25),
      Q => mode_read_read_fu_204_p2(25),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(26),
      Q => mode_read_read_fu_204_p2(26),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(27),
      Q => mode_read_read_fu_204_p2(27),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(28),
      Q => mode_read_read_fu_204_p2(28),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(29),
      Q => mode_read_read_fu_204_p2(29),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(2),
      Q => mode_read_read_fu_204_p2(2),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(30),
      Q => mode_read_read_fu_204_p2(30),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(31),
      Q => mode_read_read_fu_204_p2(31),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(3),
      Q => mode_read_read_fu_204_p2(3),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(4),
      Q => mode_read_read_fu_204_p2(4),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(5),
      Q => mode_read_read_fu_204_p2(5),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(6),
      Q => mode_read_read_fu_204_p2(6),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(7),
      Q => mode_read_read_fu_204_p2(7),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(8),
      Q => mode_read_read_fu_204_p2(8),
      R => \^ap_rst_n_inv\
    );
\int_mode_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_mode,
      D => int_mode0(9),
      Q => mode_read_read_fu_204_p2(9),
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[0]\,
      O => int_power_reading_out0(0)
    );
\int_power_reading_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(10),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[10]\,
      O => int_power_reading_out0(10)
    );
\int_power_reading_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(11),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[11]\,
      O => int_power_reading_out0(11)
    );
\int_power_reading_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(12),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[12]\,
      O => int_power_reading_out0(12)
    );
\int_power_reading_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(13),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[13]\,
      O => int_power_reading_out0(13)
    );
\int_power_reading_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(14),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[14]\,
      O => int_power_reading_out0(14)
    );
\int_power_reading_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(15),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[15]\,
      O => int_power_reading_out0(15)
    );
\int_power_reading_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(16),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[16]\,
      O => int_power_reading_out0(16)
    );
\int_power_reading_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(17),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[17]\,
      O => int_power_reading_out0(17)
    );
\int_power_reading_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(18),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[18]\,
      O => int_power_reading_out0(18)
    );
\int_power_reading_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(19),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[19]\,
      O => int_power_reading_out0(19)
    );
\int_power_reading_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[1]\,
      O => int_power_reading_out0(1)
    );
\int_power_reading_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(20),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[20]\,
      O => int_power_reading_out0(20)
    );
\int_power_reading_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(21),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[21]\,
      O => int_power_reading_out0(21)
    );
\int_power_reading_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(22),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[22]\,
      O => int_power_reading_out0(22)
    );
\int_power_reading_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(23),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \int_power_reading_out_reg_n_32_[23]\,
      O => int_power_reading_out0(23)
    );
\int_power_reading_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(24),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[24]\,
      O => int_power_reading_out0(24)
    );
\int_power_reading_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(25),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[25]\,
      O => int_power_reading_out0(25)
    );
\int_power_reading_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(26),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[26]\,
      O => int_power_reading_out0(26)
    );
\int_power_reading_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(27),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[27]\,
      O => int_power_reading_out0(27)
    );
\int_power_reading_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(28),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[28]\,
      O => int_power_reading_out0(28)
    );
\int_power_reading_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(29),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[29]\,
      O => int_power_reading_out0(29)
    );
\int_power_reading_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[2]\,
      O => int_power_reading_out0(2)
    );
\int_power_reading_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(30),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[30]\,
      O => int_power_reading_out0(30)
    );
\int_power_reading_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \waddr_reg_n_32_[5]\,
      I2 => \int_power_reading_out[31]_i_3_n_32\,
      I3 => \waddr_reg_n_32_[4]\,
      I4 => \waddr_reg_n_32_[3]\,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_power_reading_out
    );
\int_power_reading_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(31),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \int_power_reading_out_reg_n_32_[31]\,
      O => int_power_reading_out0(31)
    );
\int_power_reading_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_32_[1]\,
      I1 => \waddr_reg_n_32_[2]\,
      I2 => \waddr_reg_n_32_[0]\,
      O => \int_power_reading_out[31]_i_3_n_32\
    );
\int_power_reading_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[3]\,
      O => int_power_reading_out0(3)
    );
\int_power_reading_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[4]\,
      O => int_power_reading_out0(4)
    );
\int_power_reading_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[5]\,
      O => int_power_reading_out0(5)
    );
\int_power_reading_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[6]\,
      O => int_power_reading_out0(6)
    );
\int_power_reading_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_power_reading_out_reg_n_32_[7]\,
      O => int_power_reading_out0(7)
    );
\int_power_reading_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[8]\,
      O => int_power_reading_out0(8)
    );
\int_power_reading_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(9),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \int_power_reading_out_reg_n_32_[9]\,
      O => int_power_reading_out0(9)
    );
\int_power_reading_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(0),
      Q => \int_power_reading_out_reg_n_32_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(10),
      Q => \int_power_reading_out_reg_n_32_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(11),
      Q => \int_power_reading_out_reg_n_32_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(12),
      Q => \int_power_reading_out_reg_n_32_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(13),
      Q => \int_power_reading_out_reg_n_32_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(14),
      Q => \int_power_reading_out_reg_n_32_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(15),
      Q => \int_power_reading_out_reg_n_32_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(16),
      Q => \int_power_reading_out_reg_n_32_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(17),
      Q => \int_power_reading_out_reg_n_32_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(18),
      Q => \int_power_reading_out_reg_n_32_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(19),
      Q => \int_power_reading_out_reg_n_32_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(1),
      Q => \int_power_reading_out_reg_n_32_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(20),
      Q => \int_power_reading_out_reg_n_32_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(21),
      Q => \int_power_reading_out_reg_n_32_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(22),
      Q => \int_power_reading_out_reg_n_32_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(23),
      Q => \int_power_reading_out_reg_n_32_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(24),
      Q => \int_power_reading_out_reg_n_32_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(25),
      Q => \int_power_reading_out_reg_n_32_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(26),
      Q => \int_power_reading_out_reg_n_32_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(27),
      Q => \int_power_reading_out_reg_n_32_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(28),
      Q => \int_power_reading_out_reg_n_32_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(29),
      Q => \int_power_reading_out_reg_n_32_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(2),
      Q => \int_power_reading_out_reg_n_32_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(30),
      Q => \int_power_reading_out_reg_n_32_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(31),
      Q => \int_power_reading_out_reg_n_32_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(3),
      Q => \int_power_reading_out_reg_n_32_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(4),
      Q => \int_power_reading_out_reg_n_32_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(5),
      Q => \int_power_reading_out_reg_n_32_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(6),
      Q => \int_power_reading_out_reg_n_32_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(7),
      Q => \int_power_reading_out_reg_n_32_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(8),
      Q => \int_power_reading_out_reg_n_32_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_power_reading_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_out,
      D => int_power_reading_out0(9),
      Q => \int_power_reading_out_reg_n_32_[9]\,
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(0),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[0]\,
      I4 => \int_power_reading_out_reg_n_32_[0]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[10]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(10),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[11]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(11),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[12]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(12),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[13]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(13),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[14]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(14),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[15]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(15),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[16]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(16),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[17]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(17),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[18]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(18),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[19]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(19),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(1),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[1]\,
      I4 => \int_power_reading_out_reg_n_32_[1]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[20]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(20),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[21]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(21),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[22]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(22),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[23]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(23),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[24]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(24),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[25]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(25),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[26]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(26),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[27]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(27),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[28]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(28),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[29]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(29),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(2),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[2]\,
      I4 => \int_power_reading_out_reg_n_32_[2]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[30]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(30),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_1_n_32\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[31]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(31),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(5),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(1),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(2),
      O => \rdata[31]_i_3_n_32\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(1),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(2),
      O => \rdata[31]_i_4_n_32\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(3),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[3]\,
      I4 => \int_power_reading_out_reg_n_32_[3]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(4),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[4]\,
      I4 => \int_power_reading_out_reg_n_32_[4]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(5),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[5]\,
      I4 => \int_power_reading_out_reg_n_32_[5]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(6),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[6]\,
      I4 => \int_power_reading_out_reg_n_32_[6]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_32\,
      I1 => mode_read_read_fu_204_p2(7),
      I2 => \rdata[7]_i_2_n_32\,
      I3 => \int_enable_in_reg_n_32_[7]\,
      I4 => \int_power_reading_out_reg_n_32_[7]\,
      I5 => \rdata[31]_i_3_n_32\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(3),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[7]_i_2_n_32\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[8]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(8),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_power_reading_out_reg_n_32_[9]\,
      I1 => \rdata[31]_i_3_n_32\,
      I2 => mode_read_read_fu_204_p2(9),
      I3 => \rdata[31]_i_4_n_32\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(0),
      Q => s_axi_CTRL_BUS_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(10),
      Q => s_axi_CTRL_BUS_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(11),
      Q => s_axi_CTRL_BUS_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(12),
      Q => s_axi_CTRL_BUS_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(13),
      Q => s_axi_CTRL_BUS_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(14),
      Q => s_axi_CTRL_BUS_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(15),
      Q => s_axi_CTRL_BUS_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(16),
      Q => s_axi_CTRL_BUS_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(17),
      Q => s_axi_CTRL_BUS_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(18),
      Q => s_axi_CTRL_BUS_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(19),
      Q => s_axi_CTRL_BUS_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(1),
      Q => s_axi_CTRL_BUS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(20),
      Q => s_axi_CTRL_BUS_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(21),
      Q => s_axi_CTRL_BUS_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(22),
      Q => s_axi_CTRL_BUS_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(23),
      Q => s_axi_CTRL_BUS_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(24),
      Q => s_axi_CTRL_BUS_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(25),
      Q => s_axi_CTRL_BUS_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(26),
      Q => s_axi_CTRL_BUS_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(27),
      Q => s_axi_CTRL_BUS_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(28),
      Q => s_axi_CTRL_BUS_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(29),
      Q => s_axi_CTRL_BUS_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(2),
      Q => s_axi_CTRL_BUS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(30),
      Q => s_axi_CTRL_BUS_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(31),
      Q => s_axi_CTRL_BUS_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(3),
      Q => s_axi_CTRL_BUS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(4),
      Q => s_axi_CTRL_BUS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(5),
      Q => s_axi_CTRL_BUS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(6),
      Q => s_axi_CTRL_BUS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(7),
      Q => s_axi_CTRL_BUS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(8),
      Q => s_axi_CTRL_BUS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_32\,
      D => rdata(9),
      Q => s_axi_CTRL_BUS_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(0),
      Q => \waddr_reg_n_32_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(1),
      Q => \waddr_reg_n_32_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(2),
      Q => \waddr_reg_n_32_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(3),
      Q => \waddr_reg_n_32_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(4),
      Q => \waddr_reg_n_32_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(5),
      Q => \waddr_reg_n_32_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rsbox_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R is
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_aes_invMain_fu_380/rsbox_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_121__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram_reg_i_125__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram_reg_i_129__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ram_reg_i_133__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ram_reg_i_137__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ram_reg_i_141__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ram_reg_i_145__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ram_reg_i_149__0\ : label is "soft_lutpair219";
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00FB00D700F30081009E00A3004000BF003800A50036003000D5006A00090052",
      INIT_01 => X"00CB00E900DE00C400440043008E0034008700FF002F009B0082003900E3007C",
      INIT_02 => X"004E00C300FA0042000B0095004C00EE003D002300C200A600320094007B0054",
      INIT_03 => X"002500D1008B006D004900A2005B007600B2002400D90028006600A1002E0008",
      INIT_04 => X"009200B60065005D00CC005C00A400D40016009800680086006400F600F80072",
      INIT_05 => X"0084009D008D00A7005700460015005E00DA00B900ED00FD005000480070006C",
      INIT_06 => X"0006004500B300B80005005800E400F7000A00D300BC008C000000AB00D80090",
      INIT_07 => X"006B008A00130001000300BD00AF00C10002000F003F00CA008F001E002C00D0",
      INIT_08 => X"007300E600B400F000CE00CF00F2009700EA00DC0067004F004100110091003A",
      INIT_09 => X"006E00DF0075001C00E8003700F900E20085003500AD00E70022007400AC0096",
      INIT_0A => X"001B00BE001800AA000E006200B7006F008900C50029001D0071001A00F10047",
      INIT_0B => X"00F4005A00CD007800FE00C000DB009A0020007900D200C6004B003E005600FC",
      INIT_0C => X"005F00EC0080002700590010001200B1003100C700070088003300A800DD001F",
      INIT_0D => X"00EF009C00C90093009F007A00E5002D000D004A00B5001900A9007F00510060",
      INIT_0E => X"0061009900530083003C00BB00EB00C800B000F5002A00AE004D003B00E000A0",
      INIT_0F => X"007D000C0021005500630014006900E1002600D6007700BA007E0004002B0017",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => sel(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => DOADO(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q0_reg\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => rsbox_ce0,
      ENBWREN => ap_enable_reg_pp0_iter1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(7),
      O => sel(7)
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(6),
      O => sel(6)
    );
\q0_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(5),
      O => sel(5)
    );
\q0_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(4),
      O => sel(4)
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(3),
      O => sel(3)
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(2),
      O => sel(2)
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(1),
      O => sel(1)
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => DOADO(0),
      O => sel(0)
    );
\ram_reg_i_121__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(7),
      O => \ap_CS_fsm_reg[18]\
    );
\ram_reg_i_125__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(6),
      O => \ap_CS_fsm_reg[18]_0\
    );
\ram_reg_i_129__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(5),
      O => \ap_CS_fsm_reg[18]_1\
    );
\ram_reg_i_133__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(4),
      O => \ap_CS_fsm_reg[18]_2\
    );
\ram_reg_i_137__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(3),
      O => \ap_CS_fsm_reg[18]_3\
    );
\ram_reg_i_141__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(2),
      O => \ap_CS_fsm_reg[18]_4\
    );
\ram_reg_i_145__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(1),
      O => \ap_CS_fsm_reg[18]_5\
    );
\ram_reg_i_149__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg\(0),
      O => \ap_CS_fsm_reg[18]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W is
  port (
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ciphertext_array_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__2\ : in STD_LOGIC;
    ciphertext_array_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "ciphertext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_0_0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \ap_CS_fsm_reg[23]\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ciphertext_array_address0(0),
      A1 => ciphertext_array_address0(1),
      A2 => ciphertext_array_address0(2),
      A3 => ciphertext_array_address0(3),
      A4 => '0',
      D => ciphertext_array_d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    decryptedtext_array_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__3\ : in STD_LOGIC;
    decryptedtext_array_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_1 : entity is "aes_aes_main_roundKey_RAM_AUTO_1R1W";
end AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_1 is
  signal decryptedtext_array_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "decryptedtext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\B_V_data_1_payload_A[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(0),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(0),
      O => D(0)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(1),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(1),
      O => D(1)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(2),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(2),
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(3),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(3),
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(4),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(4),
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(5),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(5),
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(6),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(6),
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => decryptedtext_array_q0(7),
      I1 => Q(0),
      I2 => ack_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0(7),
      O => D(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => decryptedtext_array_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => decryptedtext_array_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => decryptedtext_array_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => decryptedtext_array_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => decryptedtext_array_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => decryptedtext_array_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => decryptedtext_array_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => decryptedtext_array_q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => decryptedtext_array_address0(0),
      A1 => decryptedtext_array_address0(1),
      A2 => decryptedtext_array_address0(2),
      A3 => decryptedtext_array_address0(3),
      A4 => '0',
      D => decryptedtext_array_d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_17 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_17 : entity is "aes_aes_main_roundKey_RAM_AUTO_1R1W";
end AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_17;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_17 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_0\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_28 is
  port (
    \i_20_fu_102_reg[3]\ : out STD_LOGIC;
    \add_ln402_6_reg_791_reg[1]\ : out STD_LOGIC;
    \i_20_fu_102_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_15_0_0_i_5__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_15_0_0_i_5__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_28 : entity is "aes_aes_main_roundKey_RAM_AUTO_1R1W";
end AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_28;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_28 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[7]_i_2__1\ : label is "soft_lutpair215";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_7__1\ : label is "soft_lutpair215";
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "roundKey_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \q0_reg[7]_0\(1),
      I1 => \q0_reg[7]_0\(2),
      I2 => \q0_reg[7]_0\(0),
      O => \ap_CS_fsm_reg[4]_1\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_0_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888B888B888"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_5__0_0\(0),
      I1 => \q0_reg[7]_0\(2),
      I2 => \q0_reg[7]_0\(0),
      I3 => \ram_reg_0_15_0_0_i_5__0\(0),
      I4 => Q(1),
      I5 => \q0_reg[7]_0\(1),
      O => \add_ln402_6_reg_791_reg[1]\
    );
\ram_reg_0_15_0_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[7]_0\(1),
      I2 => \ram_reg_0_15_0_0_i_5__0\(1),
      I3 => \q0_reg[7]_0\(0),
      I4 => \ram_reg_0_15_0_0_i_5__0_0\(1),
      I5 => \q0_reg[7]_0\(2),
      O => \i_20_fu_102_reg[2]\
    );
ram_reg_0_15_0_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg[7]_0\(1),
      I2 => \ram_reg_0_15_0_0_i_5__0\(2),
      I3 => \q0_reg[7]_0\(0),
      I4 => \ram_reg_0_15_0_0_i_5__0_0\(2),
      I5 => \q0_reg[7]_0\(2),
      O => \i_20_fu_102_reg[3]\
    );
\ram_reg_0_15_0_0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \q0_reg[7]_0\(1),
      I1 => \q0_reg[7]_0\(0),
      O => \ap_CS_fsm_reg[4]\
    );
\ram_reg_0_15_0_0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[7]_0\(1),
      I1 => Q(0),
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => \q0_reg[7]_1\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_3 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    plaintext_array_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__1\ : in STD_LOGIC;
    plaintext_array_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_3 : entity is "aes_aes_main_roundKey_RAM_AUTO_1R1W";
end AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_3;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_3 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "plaintext_array_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => plaintext_array_address0(0),
      A1 => plaintext_array_address0(1),
      A2 => plaintext_array_address0(2),
      A3 => plaintext_array_address0(3),
      A4 => '0',
      D => plaintext_array_d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ciphertext_array_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    ram_reg_15 : out STD_LOGIC;
    ram_reg_16 : out STD_LOGIC;
    ram_reg_17 : out STD_LOGIC;
    ram_reg_18 : out STD_LOGIC;
    ram_reg_19 : out STD_LOGIC;
    ram_reg_20 : out STD_LOGIC;
    ram_reg_21 : out STD_LOGIC;
    ram_reg_22 : out STD_LOGIC;
    ram_reg_23 : out STD_LOGIC;
    ram_reg_24 : out STD_LOGIC;
    ram_reg_25 : out STD_LOGIC;
    ram_reg_26 : out STD_LOGIC;
    ram_reg_27 : out STD_LOGIC;
    ram_reg_28 : out STD_LOGIC;
    ram_reg_29 : out STD_LOGIC;
    ram_reg_30 : out STD_LOGIC;
    ram_reg_31 : out STD_LOGIC;
    ram_reg_32 : out STD_LOGIC;
    ram_reg_33 : out STD_LOGIC;
    ram_reg_34 : out STD_LOGIC;
    ram_reg_35 : out STD_LOGIC;
    ram_reg_36 : out STD_LOGIC;
    ram_reg_37 : out STD_LOGIC;
    ram_reg_38 : out STD_LOGIC;
    ram_reg_39 : out STD_LOGIC;
    \cipherkey_size_reg_225_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    block_1_ce1 : in STD_LOGIC;
    block_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_40 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/block_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B14EDE67096C6EED"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BAE007D4C53FC7D"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_1
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A16387FB3B48B4C6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_2
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"109020A2193D586A"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_3
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2B0F97752B8B11E"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_4
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8045F7B6D98DD7F"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_5
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"980A3CC2C2FDB4FF"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_6
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CAA2EC7BF977090"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_7
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68AB4BFA8ACB7A13"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_8
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E61A4C5E97816F7A"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_9
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23A869A2A428C424"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_10
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2568EA2EFFA8527D"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_11
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F17A494CE30F58"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_12
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BC2AA4E0D787AA4"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_13
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4851B3BF3AB2560"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_14
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7BAC28F866AAC82"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_15
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BDB210C006EAB5"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_16
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A450B2EF33486B4"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_17
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577D64E03B0C3FFB"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_18
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9DA849CF6AC6C1B"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_19
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2624B286BC48ECB4"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_20
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D8DCC4706319E08"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_21
    );
g2_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F6BCB91B30DB559"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_22
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CB3770196CA0329"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_23
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F1EAD396F247A04"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_24
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C870974094EAD8A9"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_25
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC39B6C0D6CE2EFC"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_26
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E9DDB76C892FB1B"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_27
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F210A3AECE472E53"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_28
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54B248130B4F256F"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_29
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21E0B83325591782"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_30
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52379DE7B844E3E1"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \^doado\(2),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^doado\(5),
      O => ram_reg_31
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 4) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ciphertext_array_d0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => block_1_ce1,
      ENBWREN => block_1_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(7),
      O => ram_reg_32
    );
ram_reg_i_140: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(6),
      O => ram_reg_33
    );
ram_reg_i_142: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(5),
      O => ram_reg_34
    );
ram_reg_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(4),
      O => ram_reg_35
    );
ram_reg_i_146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(3),
      O => ram_reg_36
    );
ram_reg_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(2),
      O => ram_reg_37
    );
ram_reg_i_150: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(1),
      O => ram_reg_38
    );
ram_reg_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(0),
      O => ram_reg_39
    );
\ram_reg_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5FF"
    )
        port map (
      I0 => cipherkey_size_reg_225(1),
      I1 => cipherkey_size_reg_225(0),
      I2 => cipherkey_size_reg_225(2),
      I3 => ram_reg_40(0),
      O => \cipherkey_size_reg_225_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W_0 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    decryptedtext_array_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    block_ce1 : in STD_LOGIC;
    block_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W_0 : entity is "aes_block_RAM_AUTO_1R1W";
end AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W_0;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W_0 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/block_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 4) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => decryptedtext_array_d0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => block_ce1,
      ENBWREN => block_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_117__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(7),
      O => ram_reg_0
    );
\ram_reg_i_122__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(6),
      O => ram_reg_1
    );
ram_reg_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(5),
      O => ram_reg_2
    );
\ram_reg_i_130__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(4),
      O => ram_reg_3
    );
\ram_reg_i_134__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(3),
      O => ram_reg_4
    );
ram_reg_i_138: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(2),
      O => ram_reg_5
    );
\ram_reg_i_142__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(1),
      O => ram_reg_6
    );
\ram_reg_i_146__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(0),
      O => ram_reg_7
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0288"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => cipherkey_size_reg_225(1),
      I2 => cipherkey_size_reg_225(0),
      I3 => cipherkey_size_reg_225(2),
      O => \ap_CS_fsm_reg[22]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_control_s_axi is
  port (
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_control_s_axi;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1__0_n_32\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1__0_n_32\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1__0_n_32\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1__0_n_32\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1__0_n_32\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal int_enable_out : STD_LOGIC;
  signal \int_enable_out[0]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_out[1]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_out[2]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_out[3]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_out[4]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_out[5]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_out[6]_i_1_n_32\ : STD_LOGIC;
  signal \int_enable_out[7]_i_2_n_32\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[0]\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[1]\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[2]\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[3]\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[4]\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[5]\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[6]\ : STD_LOGIC;
  signal \int_enable_out_reg_n_32_[7]\ : STD_LOGIC;
  signal int_power_reading_in : STD_LOGIC;
  signal \int_power_reading_in[0]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[10]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[11]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[12]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[13]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[14]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[15]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[16]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[17]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[18]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[19]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[1]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[20]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[21]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[22]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[23]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[24]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[25]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[26]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[27]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[28]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[29]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[2]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[30]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[31]_i_2_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[3]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[4]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[5]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[6]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[7]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[8]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in[9]_i_1_n_32\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[0]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[10]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[11]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[12]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[13]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[14]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[15]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[16]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[17]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[18]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[19]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[1]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[20]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[21]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[22]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[23]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[24]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[25]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[26]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[27]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[28]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[29]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[2]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[30]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[31]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[3]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[4]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[5]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[6]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[7]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[8]\ : STD_LOGIC;
  signal \int_power_reading_in_reg_n_32_[9]\ : STD_LOGIC;
  signal rdata : STD_LOGIC;
  signal \rdata[0]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[10]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[11]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[12]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[13]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[14]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[15]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[16]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[17]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[18]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[19]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[1]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[20]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[21]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[22]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[23]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[24]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[25]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[26]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[27]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[28]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[29]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[2]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[30]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[31]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[31]_i_3__0_n_32\ : STD_LOGIC;
  signal \rdata[3]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[4]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[5]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[6]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[7]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[8]_i_1__0_n_32\ : STD_LOGIC;
  signal \rdata[9]_i_1__0_n_32\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal w_hs : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_32_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_32_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1__0\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[2]_i_1__0\ : label is "soft_lutpair38";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_enable_out[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_enable_out[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_enable_out[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_enable_out[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_enable_out[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_enable_out[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_enable_out[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_enable_out[7]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_power_reading_in[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_power_reading_in[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_power_reading_in[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_power_reading_in[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_power_reading_in[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_power_reading_in[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_power_reading_in[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_power_reading_in[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_power_reading_in[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_power_reading_in[18]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_power_reading_in[19]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_power_reading_in[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_power_reading_in[20]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_power_reading_in[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_power_reading_in[22]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_power_reading_in[23]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_power_reading_in[24]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_power_reading_in[25]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_power_reading_in[26]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_power_reading_in[27]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_power_reading_in[28]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_power_reading_in[29]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_power_reading_in[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_power_reading_in[30]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_power_reading_in[31]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_power_reading_in[31]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_power_reading_in[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_power_reading_in[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_power_reading_in[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_power_reading_in[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_power_reading_in[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_power_reading_in[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_power_reading_in[9]_i_1\ : label is "soft_lutpair48";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1__0_n_32\
    );
\FSM_onehot_rstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1__0_n_32\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1__0_n_32\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1__0_n_32\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1__0_n_32\
    );
\FSM_onehot_wstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1__0_n_32\
    );
\FSM_onehot_wstate[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1__0_n_32\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1__0_n_32\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1__0_n_32\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1__0_n_32\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\int_enable_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[0]\,
      O => \int_enable_out[0]_i_1_n_32\
    );
\int_enable_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[1]\,
      O => \int_enable_out[1]_i_1_n_32\
    );
\int_enable_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[2]\,
      O => \int_enable_out[2]_i_1_n_32\
    );
\int_enable_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[3]\,
      O => \int_enable_out[3]_i_1_n_32\
    );
\int_enable_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[4]\,
      O => \int_enable_out[4]_i_1_n_32\
    );
\int_enable_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[5]\,
      O => \int_enable_out[5]_i_1_n_32\
    );
\int_enable_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[6]\,
      O => \int_enable_out[6]_i_1_n_32\
    );
\int_enable_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => w_hs,
      I1 => \waddr_reg_n_32_[0]\,
      I2 => \waddr_reg_n_32_[3]\,
      I3 => \waddr_reg_n_32_[1]\,
      I4 => \waddr_reg_n_32_[2]\,
      I5 => \waddr_reg_n_32_[4]\,
      O => int_enable_out
    );
\int_enable_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_enable_out_reg_n_32_[7]\,
      O => \int_enable_out[7]_i_2_n_32\
    );
\int_enable_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[0]_i_1_n_32\,
      Q => \int_enable_out_reg_n_32_[0]\,
      R => ap_rst_n_inv
    );
\int_enable_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[1]_i_1_n_32\,
      Q => \int_enable_out_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\int_enable_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[2]_i_1_n_32\,
      Q => \int_enable_out_reg_n_32_[2]\,
      R => ap_rst_n_inv
    );
\int_enable_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[3]_i_1_n_32\,
      Q => \int_enable_out_reg_n_32_[3]\,
      R => ap_rst_n_inv
    );
\int_enable_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[4]_i_1_n_32\,
      Q => \int_enable_out_reg_n_32_[4]\,
      R => ap_rst_n_inv
    );
\int_enable_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[5]_i_1_n_32\,
      Q => \int_enable_out_reg_n_32_[5]\,
      R => ap_rst_n_inv
    );
\int_enable_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[6]_i_1_n_32\,
      Q => \int_enable_out_reg_n_32_[6]\,
      R => ap_rst_n_inv
    );
\int_enable_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_enable_out,
      D => \int_enable_out[7]_i_2_n_32\,
      Q => \int_enable_out_reg_n_32_[7]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[0]\,
      O => \int_power_reading_in[0]_i_1_n_32\
    );
\int_power_reading_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[10]\,
      O => \int_power_reading_in[10]_i_1_n_32\
    );
\int_power_reading_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[11]\,
      O => \int_power_reading_in[11]_i_1_n_32\
    );
\int_power_reading_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[12]\,
      O => \int_power_reading_in[12]_i_1_n_32\
    );
\int_power_reading_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[13]\,
      O => \int_power_reading_in[13]_i_1_n_32\
    );
\int_power_reading_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[14]\,
      O => \int_power_reading_in[14]_i_1_n_32\
    );
\int_power_reading_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[15]\,
      O => \int_power_reading_in[15]_i_1_n_32\
    );
\int_power_reading_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[16]\,
      O => \int_power_reading_in[16]_i_1_n_32\
    );
\int_power_reading_in[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[17]\,
      O => \int_power_reading_in[17]_i_1_n_32\
    );
\int_power_reading_in[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[18]\,
      O => \int_power_reading_in[18]_i_1_n_32\
    );
\int_power_reading_in[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[19]\,
      O => \int_power_reading_in[19]_i_1_n_32\
    );
\int_power_reading_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[1]\,
      O => \int_power_reading_in[1]_i_1_n_32\
    );
\int_power_reading_in[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[20]\,
      O => \int_power_reading_in[20]_i_1_n_32\
    );
\int_power_reading_in[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[21]\,
      O => \int_power_reading_in[21]_i_1_n_32\
    );
\int_power_reading_in[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[22]\,
      O => \int_power_reading_in[22]_i_1_n_32\
    );
\int_power_reading_in[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_power_reading_in_reg_n_32_[23]\,
      O => \int_power_reading_in[23]_i_1_n_32\
    );
\int_power_reading_in[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[24]\,
      O => \int_power_reading_in[24]_i_1_n_32\
    );
\int_power_reading_in[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[25]\,
      O => \int_power_reading_in[25]_i_1_n_32\
    );
\int_power_reading_in[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[26]\,
      O => \int_power_reading_in[26]_i_1_n_32\
    );
\int_power_reading_in[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[27]\,
      O => \int_power_reading_in[27]_i_1_n_32\
    );
\int_power_reading_in[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[28]\,
      O => \int_power_reading_in[28]_i_1_n_32\
    );
\int_power_reading_in[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[29]\,
      O => \int_power_reading_in[29]_i_1_n_32\
    );
\int_power_reading_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[2]\,
      O => \int_power_reading_in[2]_i_1_n_32\
    );
\int_power_reading_in[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[30]\,
      O => \int_power_reading_in[30]_i_1_n_32\
    );
\int_power_reading_in[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => w_hs,
      I1 => \waddr_reg_n_32_[0]\,
      I2 => \waddr_reg_n_32_[1]\,
      I3 => \waddr_reg_n_32_[3]\,
      I4 => \waddr_reg_n_32_[2]\,
      I5 => \waddr_reg_n_32_[4]\,
      O => int_power_reading_in
    );
\int_power_reading_in[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_power_reading_in_reg_n_32_[31]\,
      O => \int_power_reading_in[31]_i_2_n_32\
    );
\int_power_reading_in[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      O => w_hs
    );
\int_power_reading_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[3]\,
      O => \int_power_reading_in[3]_i_1_n_32\
    );
\int_power_reading_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[4]\,
      O => \int_power_reading_in[4]_i_1_n_32\
    );
\int_power_reading_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[5]\,
      O => \int_power_reading_in[5]_i_1_n_32\
    );
\int_power_reading_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[6]\,
      O => \int_power_reading_in[6]_i_1_n_32\
    );
\int_power_reading_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_power_reading_in_reg_n_32_[7]\,
      O => \int_power_reading_in[7]_i_1_n_32\
    );
\int_power_reading_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[8]\,
      O => \int_power_reading_in[8]_i_1_n_32\
    );
\int_power_reading_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_power_reading_in_reg_n_32_[9]\,
      O => \int_power_reading_in[9]_i_1_n_32\
    );
\int_power_reading_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[0]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[0]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[10]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[10]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[11]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[11]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[12]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[12]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[13]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[13]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[14]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[14]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[15]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[15]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[16]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[16]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[17]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[17]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[18]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[18]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[19]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[19]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[1]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[20]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[20]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[21]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[21]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[22]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[22]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[23]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[23]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[24]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[24]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[25]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[25]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[26]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[26]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[27]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[27]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[28]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[28]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[29]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[29]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[2]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[2]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[30]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[30]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[31]_i_2_n_32\,
      Q => \int_power_reading_in_reg_n_32_[31]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[3]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[3]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[4]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[4]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[5]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[5]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[6]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[6]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[7]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[7]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[8]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[8]\,
      R => ap_rst_n_inv
    );
\int_power_reading_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_power_reading_in,
      D => \int_power_reading_in[9]_i_1_n_32\,
      Q => \int_power_reading_in_reg_n_32_[9]\,
      R => ap_rst_n_inv
    );
\rdata[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[0]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[0]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[0]_i_1__0_n_32\
    );
\rdata[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[10]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[10]_i_1__0_n_32\
    );
\rdata[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[11]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[11]_i_1__0_n_32\
    );
\rdata[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[12]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[12]_i_1__0_n_32\
    );
\rdata[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[13]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[13]_i_1__0_n_32\
    );
\rdata[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[14]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[14]_i_1__0_n_32\
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[15]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[15]_i_1__0_n_32\
    );
\rdata[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[16]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[16]_i_1__0_n_32\
    );
\rdata[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[17]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[17]_i_1__0_n_32\
    );
\rdata[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[18]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[18]_i_1__0_n_32\
    );
\rdata[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[19]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[19]_i_1__0_n_32\
    );
\rdata[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[1]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[1]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[1]_i_1__0_n_32\
    );
\rdata[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[20]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[20]_i_1__0_n_32\
    );
\rdata[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[21]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[21]_i_1__0_n_32\
    );
\rdata[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[22]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[22]_i_1__0_n_32\
    );
\rdata[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[23]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[23]_i_1__0_n_32\
    );
\rdata[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[24]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[24]_i_1__0_n_32\
    );
\rdata[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[25]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[25]_i_1__0_n_32\
    );
\rdata[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[26]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[26]_i_1__0_n_32\
    );
\rdata[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[27]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[27]_i_1__0_n_32\
    );
\rdata[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[28]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[28]_i_1__0_n_32\
    );
\rdata[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[29]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[29]_i_1__0_n_32\
    );
\rdata[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[2]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[2]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[2]_i_1__0_n_32\
    );
\rdata[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[30]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[30]_i_1__0_n_32\
    );
\rdata[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_1__0_n_32\
    );
\rdata[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => rdata
    );
\rdata[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[31]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[31]_i_3__0_n_32\
    );
\rdata[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[3]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[3]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[3]_i_1__0_n_32\
    );
\rdata[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[4]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[4]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[4]_i_1__0_n_32\
    );
\rdata[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[5]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[5]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[5]_i_1__0_n_32\
    );
\rdata[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[6]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[6]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[6]_i_1__0_n_32\
    );
\rdata[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \int_enable_out_reg_n_32_[7]\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_power_reading_in_reg_n_32_[7]\,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[7]_i_1__0_n_32\
    );
\rdata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[8]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[8]_i_1__0_n_32\
    );
\rdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_power_reading_in_reg_n_32_[9]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_1__0_n_32\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[0]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(0),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[10]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[11]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[12]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[13]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[14]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[15]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[16]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[17]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[18]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[19]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[1]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(1),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[20]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[21]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[22]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[23]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[24]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[25]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[26]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[27]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[28]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[29]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[2]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(2),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[30]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[31]_i_3__0_n_32\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[3]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(3),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[4]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[5]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[6]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[7]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(7),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[8]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1__0_n_32\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[9]_i_1__0_n_32\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[31]_i_1__0_n_32\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_32_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_32_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_32_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_32_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_32_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg : in STD_LOGIC;
    icmp_ln233_reg_637 : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R is
  signal Rcon_load_reg_6520 : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/Rcon_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"009A004D00AB00D8006C0036001B00800040002000100008000400020001008D",
      INIT_01 => X"0039009100C500EF00FA007D00B300D4006A0035009700C6006300BC005E002F",
      INIT_02 => X"003A001D008300CC006600330094004A0025009F00C2006100BD00D300E40072",
      INIT_03 => X"00D8006C0036001B00800040002000100008000400020001008D00CB00E80074",
      INIT_04 => X"00EF00FA007D00B300D4006A0035009700C6006300BC005E002F009A004D00AB",
      INIT_05 => X"00CC006600330094004A0025009F00C2006100BD00D300E400720039009100C5",
      INIT_06 => X"001B00800040002000100008000400020001008D00CB00E80074003A001D0083",
      INIT_07 => X"00B300D4006A0035009700C6006300BC005E002F009A004D00AB00D8006C0036",
      INIT_08 => X"0094004A0025009F00C2006100BD00D300E400720039009100C500EF00FA007D",
      INIT_09 => X"002000100008000400020001008D00CB00E80074003A001D008300CC00660033",
      INIT_0A => X"0035009700C6006300BC005E002F009A004D00AB00D8006C0036001B00800040",
      INIT_0B => X"009F00C2006100BD00D300E400720039009100C500EF00FA007D00B300D4006A",
      INIT_0C => X"000400020001008D00CB00E80074003A001D008300CC006600330094004A0025",
      INIT_0D => X"006300BC005E002F009A004D00AB00D8006C0036001B00800040002000100008",
      INIT_0E => X"00BD00D300E400720039009100C500EF00FA007D00B300D4006A0035009700C6",
      INIT_0F => X"000000CB00E80074003A001D008300CC006600330094004A0025009F00C20061",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => Q(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_9_in,
      ENBWREN => '0',
      REGCEAREGCE => Rcon_load_reg_6520,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => q0_reg_0(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => q0_reg_0(0),
      I3 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      O => p_9_in
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln233_reg_637,
      I1 => q0_reg_0(2),
      O => Rcon_load_reg_6520
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \expandedKey_load_reg_722_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln263_reg_755_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_i_15_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln245_reg_703 : in STD_LOGIC;
    q0_reg_i_15_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg : in STD_LOGIC;
    \select_ln245_3_reg_716_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln245_reg_780_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln263_reg_755_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in7_out : in STD_LOGIC;
    \select_ln245_3_reg_716_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_1 : in STD_LOGIC;
    \select_ln245_1_reg_786_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln245_1_reg_786_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal q0_reg_i_10_n_32 : STD_LOGIC;
  signal q0_reg_i_12_n_32 : STD_LOGIC;
  signal q0_reg_i_13_n_32 : STD_LOGIC;
  signal q0_reg_i_14_n_32 : STD_LOGIC;
  signal q0_reg_i_15_n_32 : STD_LOGIC;
  signal q0_reg_i_16_n_32 : STD_LOGIC;
  signal q0_reg_i_17_n_32 : STD_LOGIC;
  signal q0_reg_i_18_n_32 : STD_LOGIC;
  signal q0_reg_i_19_n_32 : STD_LOGIC;
  signal q0_reg_i_20_n_32 : STD_LOGIC;
  signal q0_reg_i_21_n_32 : STD_LOGIC;
  signal q0_reg_i_22_n_32 : STD_LOGIC;
  signal q0_reg_i_23_n_32 : STD_LOGIC;
  signal q0_reg_i_24_n_32 : STD_LOGIC;
  signal q0_reg_i_25_n_32 : STD_LOGIC;
  signal q0_reg_i_26_n_32 : STD_LOGIC;
  signal q0_reg_i_27_n_32 : STD_LOGIC;
  signal q0_reg_i_28_n_32 : STD_LOGIC;
  signal q0_reg_i_29_n_32 : STD_LOGIC;
  signal q0_reg_i_2_n_32 : STD_LOGIC;
  signal q0_reg_i_30_n_32 : STD_LOGIC;
  signal q0_reg_i_31_n_32 : STD_LOGIC;
  signal q0_reg_i_32_n_32 : STD_LOGIC;
  signal q0_reg_i_33_n_32 : STD_LOGIC;
  signal q0_reg_i_34_n_32 : STD_LOGIC;
  signal q0_reg_i_35_n_32 : STD_LOGIC;
  signal q0_reg_i_36_n_32 : STD_LOGIC;
  signal q0_reg_i_37_n_32 : STD_LOGIC;
  signal q0_reg_i_3_n_32 : STD_LOGIC;
  signal q0_reg_i_4_n_32 : STD_LOGIC;
  signal q0_reg_i_5_n_32 : STD_LOGIC;
  signal q0_reg_i_6_n_32 : STD_LOGIC;
  signal q0_reg_i_7_n_32 : STD_LOGIC;
  signal q0_reg_i_8_n_32 : STD_LOGIC;
  signal q0_reg_i_9_n_32 : STD_LOGIC;
  signal sbox_ce0 : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/sbox_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q0_reg_i_10 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of q0_reg_i_12 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of q0_reg_i_14 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ram_reg_i_30__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[0]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[3]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[4]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[5]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[6]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \select_ln245_1_reg_786[7]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[0]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[2]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[3]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[4]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[5]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[6]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \select_ln245_reg_780[7]_i_1\ : label is "soft_lutpair390";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"007600AB00D700FE002B00670001003000C5006F006B00F2007B0077007C0063",
      INIT_01 => X"00C0007200A4009C00AF00A200D400AD00F00047005900FA007D00C9008200CA",
      INIT_02 => X"0015003100D8007100F100E500A5003400CC00F7003F00360026009300FD00B7",
      INIT_03 => X"007500B2002700EB00E2008000120007009A00050096001800C3002300C70004",
      INIT_04 => X"0084002F00E3002900B300D6003B005200A0005A006E001B001A002C00830009",
      INIT_05 => X"00CF0058004C004A003900BE00CB006A005B00B100FC002000ED000000D10053",
      INIT_06 => X"00A8009F003C0050007F000200F9004500850033004D004300FB00AA00EF00D0",
      INIT_07 => X"00D200F300FF0010002100DA00B600BC00F50038009D0092008F004000A30051",
      INIT_08 => X"00730019005D0064003D007E00A700C4001700440097005F00EC0013000C00CD",
      INIT_09 => X"00DB000B005E00DE001400B800EE004600880090002A002200DC004F00810060",
      INIT_0A => X"007900E400950091006200AC00D300C2005C002400060049000A003A003200E0",
      INIT_0B => X"000800AE007A006500EA00F40056006C00A9004E00D5008D006D003700C800E7",
      INIT_0C => X"008A008B00BD004B001F007400DD00E800C600B400A6001C002E0025007800BA",
      INIT_0D => X"009E001D00C1008600B9005700350061000E00F600030048006600B5003E0070",
      INIT_0E => X"00DF0028005500CE00E90087001E009B0094008E00D900690011009800F800E1",
      INIT_0F => X"001600BB005400B0000F002D009900410068004200E600BF000D008900A1008C",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => q0_reg_i_2_n_32,
      ADDRARDADDR(10) => q0_reg_i_3_n_32,
      ADDRARDADDR(9) => q0_reg_i_4_n_32,
      ADDRARDADDR(8) => q0_reg_i_5_n_32,
      ADDRARDADDR(7) => q0_reg_i_6_n_32,
      ADDRARDADDR(6) => q0_reg_i_7_n_32,
      ADDRARDADDR(5) => q0_reg_i_8_n_32,
      ADDRARDADDR(4) => q0_reg_i_9_n_32,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sbox_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFEEE"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => Q(5),
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => q0_reg_i_12_n_32,
      I5 => Q(4),
      O => sbox_ce0
    );
q0_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(2),
      I3 => Q(1),
      O => q0_reg_i_10_n_32
    );
q0_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => Q(3),
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
q0_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I3 => Q(6),
      I4 => Q(7),
      O => q0_reg_i_12_n_32
    );
q0_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(7),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(7),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_13_n_32
    );
q0_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => Q(2),
      O => q0_reg_i_14_n_32
    );
q0_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55F70080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0\,
      I1 => Q(6),
      I2 => \xor_ln263_reg_755_reg[7]\(7),
      I3 => Q(7),
      I4 => q0_reg_3(7),
      I5 => q0_reg_i_30_n_32,
      O => q0_reg_i_15_n_32
    );
q0_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(6),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(6),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_16_n_32
    );
q0_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBFAAAAEAAA"
    )
        port map (
      I0 => q0_reg_i_31_n_32,
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => Q(6),
      I3 => \xor_ln263_reg_755_reg[7]\(6),
      I4 => Q(7),
      I5 => q0_reg_3(6),
      O => q0_reg_i_17_n_32
    );
q0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(5),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(5),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_18_n_32
    );
q0_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55F70080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0\,
      I1 => Q(6),
      I2 => \xor_ln263_reg_755_reg[7]\(5),
      I3 => Q(7),
      I4 => q0_reg_3(5),
      I5 => q0_reg_i_32_n_32,
      O => q0_reg_i_19_n_32
    );
q0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_13_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(7),
      I5 => q0_reg_i_15_n_32,
      O => q0_reg_i_2_n_32
    );
q0_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(4),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(4),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_20_n_32
    );
q0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55F70080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0\,
      I1 => Q(6),
      I2 => \xor_ln263_reg_755_reg[7]\(4),
      I3 => Q(7),
      I4 => q0_reg_3(4),
      I5 => q0_reg_i_33_n_32,
      O => q0_reg_i_21_n_32
    );
q0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(3),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(3),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_22_n_32
    );
q0_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55F70080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0\,
      I1 => Q(6),
      I2 => \xor_ln263_reg_755_reg[7]\(3),
      I3 => Q(7),
      I4 => q0_reg_3(3),
      I5 => q0_reg_i_34_n_32,
      O => q0_reg_i_23_n_32
    );
q0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(2),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(2),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_24_n_32
    );
q0_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBFAAAAEAAA"
    )
        port map (
      I0 => q0_reg_i_35_n_32,
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => Q(6),
      I3 => \xor_ln263_reg_755_reg[7]\(2),
      I4 => Q(7),
      I5 => q0_reg_3(2),
      O => q0_reg_i_25_n_32
    );
q0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(1),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(1),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_26_n_32
    );
q0_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBFAAAAEAAA"
    )
        port map (
      I0 => q0_reg_i_36_n_32,
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => Q(6),
      I3 => \xor_ln263_reg_755_reg[7]\(1),
      I4 => Q(7),
      I5 => q0_reg_3(1),
      O => q0_reg_i_27_n_32
    );
q0_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FAFAFFF3F"
    )
        port map (
      I0 => \select_ln245_3_reg_716_reg[7]\(0),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \select_ln245_reg_780_reg[7]\(0),
      I4 => Q(1),
      I5 => Q(2),
      O => q0_reg_i_28_n_32
    );
q0_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55F70080"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0\,
      I1 => Q(6),
      I2 => \xor_ln263_reg_755_reg[7]\(0),
      I3 => Q(7),
      I4 => q0_reg_3(0),
      I5 => q0_reg_i_37_n_32,
      O => q0_reg_i_29_n_32
    );
q0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_16_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(6),
      I5 => q0_reg_i_17_n_32,
      O => q0_reg_i_3_n_32
    );
q0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(7),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(7),
      O => q0_reg_i_30_n_32
    );
q0_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(6),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(6),
      O => q0_reg_i_31_n_32
    );
q0_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(5),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(5),
      O => q0_reg_i_32_n_32
    );
q0_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(4),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(4),
      O => q0_reg_i_33_n_32
    );
q0_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(3),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(3),
      O => q0_reg_i_34_n_32
    );
q0_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(2),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(2),
      O => q0_reg_i_35_n_32
    );
q0_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(1),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(1),
      O => q0_reg_i_36_n_32
    );
q0_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_10_n_32,
      I1 => Q(7),
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q0_reg_i_15_0(0),
      I4 => icmp_ln245_reg_703,
      I5 => q0_reg_i_15_1(0),
      O => q0_reg_i_37_n_32
    );
q0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_18_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(5),
      I5 => q0_reg_i_19_n_32,
      O => q0_reg_i_4_n_32
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_20_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(4),
      I5 => q0_reg_i_21_n_32,
      O => q0_reg_i_5_n_32
    );
q0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_22_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(3),
      I5 => q0_reg_i_23_n_32,
      O => q0_reg_i_6_n_32
    );
q0_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_24_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(2),
      I5 => q0_reg_i_25_n_32,
      O => q0_reg_i_7_n_32
    );
q0_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_26_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(1),
      I5 => q0_reg_i_27_n_32,
      O => q0_reg_i_8_n_32
    );
q0_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888888888"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => q0_reg_i_28_n_32,
      I3 => q0_reg_i_14_n_32,
      I4 => \^d\(0),
      I5 => q0_reg_i_29_n_32,
      O => q0_reg_i_9_n_32
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
\select_ln245_1_reg_786[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(0),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(0),
      O => \^d\(0)
    );
\select_ln245_1_reg_786[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(1),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(1),
      O => \^d\(1)
    );
\select_ln245_1_reg_786[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(2),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(2),
      O => \^d\(2)
    );
\select_ln245_1_reg_786[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(3),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(3),
      O => \^d\(3)
    );
\select_ln245_1_reg_786[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(4),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(4),
      O => \^d\(4)
    );
\select_ln245_1_reg_786[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(5),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(5),
      O => \^d\(5)
    );
\select_ln245_1_reg_786[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(6),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(6),
      O => \^d\(6)
    );
\select_ln245_1_reg_786[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln245_1_reg_786_reg[7]\(7),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_1_reg_786_reg[7]_0\(7),
      O => \^d\(7)
    );
\select_ln245_3_reg_716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(0),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(0),
      O => q0_reg_0(0)
    );
\select_ln245_3_reg_716[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(1),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(1),
      O => q0_reg_0(1)
    );
\select_ln245_3_reg_716[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(2),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(2),
      O => q0_reg_0(2)
    );
\select_ln245_3_reg_716[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(3),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(3),
      O => q0_reg_0(3)
    );
\select_ln245_3_reg_716[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(4),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(4),
      O => q0_reg_0(4)
    );
\select_ln245_3_reg_716[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(5),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(5),
      O => q0_reg_0(5)
    );
\select_ln245_3_reg_716[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(6),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(6),
      O => q0_reg_0(6)
    );
\select_ln245_3_reg_716[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \select_ln245_3_reg_716_reg[7]_0\(7),
      I2 => p_0_in_1,
      I3 => \select_ln245_3_reg_716_reg[7]\(7),
      O => q0_reg_0(7)
    );
\select_ln245_reg_780[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(0),
      O => q0_reg_1(0)
    );
\select_ln245_reg_780[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(1),
      O => q0_reg_1(1)
    );
\select_ln245_reg_780[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(2),
      O => q0_reg_1(2)
    );
\select_ln245_reg_780[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(3),
      O => q0_reg_1(3)
    );
\select_ln245_reg_780[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(4),
      O => q0_reg_1(4)
    );
\select_ln245_reg_780[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(5),
      O => q0_reg_1(5)
    );
\select_ln245_reg_780[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(6),
      O => q0_reg_1(6)
    );
\select_ln245_reg_780[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => icmp_ln245_reg_703,
      I2 => \select_ln245_reg_780_reg[7]\(7),
      O => q0_reg_1(7)
    );
\xor_ln263_reg_755[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(0),
      I1 => \xor_ln263_reg_755_reg[7]\(0),
      I2 => p_0_in7_out,
      I3 => \^doado\(0),
      O => \expandedKey_load_reg_722_reg[7]\(0)
    );
\xor_ln263_reg_755[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(1),
      I1 => \xor_ln263_reg_755_reg[7]\(1),
      I2 => p_0_in7_out,
      I3 => \^doado\(1),
      O => \expandedKey_load_reg_722_reg[7]\(1)
    );
\xor_ln263_reg_755[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(2),
      I1 => \xor_ln263_reg_755_reg[7]\(2),
      I2 => p_0_in7_out,
      I3 => \^doado\(2),
      O => \expandedKey_load_reg_722_reg[7]\(2)
    );
\xor_ln263_reg_755[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(3),
      I1 => \xor_ln263_reg_755_reg[7]\(3),
      I2 => p_0_in7_out,
      I3 => \^doado\(3),
      O => \expandedKey_load_reg_722_reg[7]\(3)
    );
\xor_ln263_reg_755[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(4),
      I1 => \xor_ln263_reg_755_reg[7]\(4),
      I2 => p_0_in7_out,
      I3 => \^doado\(4),
      O => \expandedKey_load_reg_722_reg[7]\(4)
    );
\xor_ln263_reg_755[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(5),
      I1 => \xor_ln263_reg_755_reg[7]\(5),
      I2 => p_0_in7_out,
      I3 => \^doado\(5),
      O => \expandedKey_load_reg_722_reg[7]\(5)
    );
\xor_ln263_reg_755[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(6),
      I1 => \xor_ln263_reg_755_reg[7]\(6),
      I2 => p_0_in7_out,
      I3 => \^doado\(6),
      O => \expandedKey_load_reg_722_reg[7]\(6)
    );
\xor_ln263_reg_755[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln263_reg_755_reg[7]_0\(7),
      I1 => \xor_ln263_reg_755_reg[7]\(7),
      I2 => p_0_in7_out,
      I3 => \^doado\(7),
      O => \expandedKey_load_reg_722_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_21 is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_21 : entity is "aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R";
end AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_21;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_21 is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_1\(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_27 is
  port (
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_27 : entity is "aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R";
end AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_27;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_27 is
  signal \q0_reg_n_32_[0]\ : STD_LOGIC;
  signal \q0_reg_n_32_[1]\ : STD_LOGIC;
  signal \q0_reg_n_32_[2]\ : STD_LOGIC;
  signal \q0_reg_n_32_[3]\ : STD_LOGIC;
  signal \q0_reg_n_32_[4]\ : STD_LOGIC;
  signal \q0_reg_n_32_[5]\ : STD_LOGIC;
  signal \q0_reg_n_32_[6]\ : STD_LOGIC;
  signal \q0_reg_n_32_[7]\ : STD_LOGIC;
  signal ram_reg_i_101_n_32 : STD_LOGIC;
  signal \ram_reg_i_80__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_83__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_86__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_89__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_92_n_32 : STD_LOGIC;
  signal ram_reg_i_95_n_32 : STD_LOGIC;
  signal ram_reg_i_98_n_32 : STD_LOGIC;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(0),
      Q => \q0_reg_n_32_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(1),
      Q => \q0_reg_n_32_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(2),
      Q => \q0_reg_n_32_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(3),
      Q => \q0_reg_n_32_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(4),
      Q => \q0_reg_n_32_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(5),
      Q => \q0_reg_n_32_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(6),
      Q => \q0_reg_n_32_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[7]_0\(7),
      Q => \q0_reg_n_32_[7]\,
      R => '0'
    );
ram_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[0]\,
      I2 => Q(1),
      I3 => DOADO(0),
      I4 => q0(0),
      I5 => Q(0),
      O => ram_reg_i_101_n_32
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_i_80__0_n_32\,
      I2 => ram_reg_1,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(7),
      O => DIBDI(7)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_4,
      I1 => \ram_reg_i_83__0_n_32\,
      I2 => ram_reg_5,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(6),
      O => DIBDI(6)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_6,
      I1 => \ram_reg_i_86__0_n_32\,
      I2 => ram_reg_7,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(5),
      O => DIBDI(5)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_8,
      I1 => \ram_reg_i_89__0_n_32\,
      I2 => ram_reg_9,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(4),
      O => DIBDI(4)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_i_92_n_32,
      I2 => ram_reg_11,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(3),
      O => DIBDI(3)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_12,
      I1 => ram_reg_i_95_n_32,
      I2 => ram_reg_13,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(2),
      O => DIBDI(2)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_i_98_n_32,
      I2 => ram_reg_15,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(1),
      O => DIBDI(1)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ram_reg_16,
      I1 => ram_reg_i_101_n_32,
      I2 => ram_reg_17,
      I3 => ram_reg_2(0),
      I4 => ram_reg_3(0),
      O => DIBDI(0)
    );
\ram_reg_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[7]\,
      I2 => Q(1),
      I3 => DOADO(7),
      I4 => q0(7),
      I5 => Q(0),
      O => \ram_reg_i_80__0_n_32\
    );
\ram_reg_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[6]\,
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => q0(6),
      I5 => Q(0),
      O => \ram_reg_i_83__0_n_32\
    );
\ram_reg_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[5]\,
      I2 => Q(1),
      I3 => DOADO(5),
      I4 => q0(5),
      I5 => Q(0),
      O => \ram_reg_i_86__0_n_32\
    );
\ram_reg_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[4]\,
      I2 => Q(1),
      I3 => DOADO(4),
      I4 => q0(4),
      I5 => Q(0),
      O => \ram_reg_i_89__0_n_32\
    );
ram_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[3]\,
      I2 => Q(1),
      I3 => DOADO(3),
      I4 => q0(3),
      I5 => Q(0),
      O => ram_reg_i_92_n_32
    );
ram_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[2]\,
      I2 => Q(1),
      I3 => DOADO(2),
      I4 => q0(2),
      I5 => Q(0),
      O => ram_reg_i_95_n_32
    );
ram_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBABABF"
    )
        port map (
      I0 => ram_reg,
      I1 => \q0_reg_n_32_[1]\,
      I2 => Q(1),
      I3 => DOADO(1),
      I4 => q0(1),
      I5 => Q(0),
      O => ram_reg_i_98_n_32
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    expandedKey_1_ce0 : in STD_LOGIC;
    expandedKey_1_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/expandedKey_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => expandedKey_1_ce0,
      ENBWREN => expandedKey_1_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W_2 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    expandedKey_ce0 : in STD_LOGIC;
    expandedKey_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \expandedKey_load_2_reg_673_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W_2 : entity is "aes_expandedKey_RAM_AUTO_1R1W";
end AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W_2 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \expandedKey_load_3_reg_693[7]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \expandedKey_load_7_reg_727[7]_i_2\ : label is "soft_lutpair64";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/expandedKey_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\expandedKey_load_3_reg_693[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(0),
      O => D(0)
    );
\expandedKey_load_3_reg_693[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(1),
      O => D(1)
    );
\expandedKey_load_3_reg_693[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(2),
      O => D(2)
    );
\expandedKey_load_3_reg_693[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(3),
      O => D(3)
    );
\expandedKey_load_3_reg_693[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(4),
      O => D(4)
    );
\expandedKey_load_3_reg_693[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(5),
      O => D(5)
    );
\expandedKey_load_3_reg_693[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(6),
      O => D(6)
    );
\expandedKey_load_3_reg_693[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(0),
      I2 => \expandedKey_load_2_reg_673_reg[7]\(7),
      O => D(7)
    );
\expandedKey_load_7_reg_727[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(0),
      I1 => Q(0),
      I2 => DOBDO(0),
      O => ram_reg_0(0)
    );
\expandedKey_load_7_reg_727[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(1),
      I1 => Q(0),
      I2 => DOBDO(1),
      O => ram_reg_0(1)
    );
\expandedKey_load_7_reg_727[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(2),
      I1 => Q(0),
      I2 => DOBDO(2),
      O => ram_reg_0(2)
    );
\expandedKey_load_7_reg_727[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(3),
      I1 => Q(0),
      I2 => DOBDO(3),
      O => ram_reg_0(3)
    );
\expandedKey_load_7_reg_727[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(4),
      I1 => Q(0),
      I2 => DOBDO(4),
      O => ram_reg_0(4)
    );
\expandedKey_load_7_reg_727[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(5),
      I1 => Q(0),
      I2 => DOBDO(5),
      O => ram_reg_0(5)
    );
\expandedKey_load_7_reg_727[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(6),
      I1 => Q(0),
      I2 => DOBDO(6),
      O => ram_reg_0(6)
    );
\expandedKey_load_7_reg_727[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => expandedKey_q1(7),
      I1 => Q(0),
      I2 => DOBDO(7),
      O => ram_reg_0(7)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => expandedKey_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => expandedKey_ce0,
      ENBWREN => expandedKey_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init is
  port (
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    currentSize_fu_581 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg : in STD_LOGIC;
    grp_expandKey_fu_343_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_expandKey_fu_343_ap_start_reg0 : in STD_LOGIC;
    grp_expandKey_fu_343_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \currentSize_fu_58_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentSize_fu_58_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    icmp_ln233_reg_637 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_32\ : STD_LOGIC;
  signal \^currentsize_fu_581\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentSize_fu_58[0]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \currentSize_fu_58[1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \currentSize_fu_58[2]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \rconIteration_1_fu_54[7]_i_1\ : label is "soft_lutpair386";
begin
  currentSize_fu_581 <= \^currentsize_fu_581\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I2 => ap_done_cache,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(2),
      I4 => grp_expandKey_fu_343_ap_start_reg,
      I5 => grp_expandKey_fu_343_ap_start_reg_reg(0),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => grp_expandKey_fu_343_ap_start_reg_reg(1),
      I1 => grp_expandKey_fu_343_ap_start_reg_reg(2),
      I2 => ap_done_reg1,
      I3 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F0F40444000"
    )
        port map (
      I0 => icmp_ln233_reg_637,
      I1 => Q(2),
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FAF2FAFFFAF2FAF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(3),
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(2),
      I5 => icmp_ln233_reg_637,
      O => \ap_loop_init_int_i_1__4_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
\currentSize_fu_58[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \currentSize_fu_58_reg[7]\(0),
      I1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => D(0)
    );
\currentSize_fu_58[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \currentSize_fu_58_reg[7]\(1),
      I1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => D(1)
    );
\currentSize_fu_58[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \currentSize_fu_58_reg[7]\(2),
      I1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => D(2)
    );
\currentSize_fu_58[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000BFFFBFFF8000"
    )
        port map (
      I0 => cipherkey_size_reg_225(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I4 => \currentSize_fu_58_reg[7]\(2),
      I5 => \currentSize_fu_58_reg[7]\(3),
      O => D(3)
    );
\currentSize_fu_58[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => cipherkey_size_reg_225(1),
      I1 => \^currentsize_fu_581\,
      I2 => \currentSize_fu_58_reg[7]\(4),
      I3 => \currentSize_fu_58_reg[7]\(2),
      I4 => \currentSize_fu_58_reg[7]\(3),
      O => D(4)
    );
\currentSize_fu_58[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => cipherkey_size_reg_225(2),
      I1 => \^currentsize_fu_581\,
      I2 => \currentSize_fu_58_reg[7]\(5),
      I3 => \currentSize_fu_58_reg[7]\(3),
      I4 => \currentSize_fu_58_reg[7]\(2),
      I5 => \currentSize_fu_58_reg[7]\(4),
      O => D(5)
    );
\currentSize_fu_58[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^currentsize_fu_581\,
      I1 => \currentSize_fu_58_reg[7]\(4),
      I2 => \currentSize_fu_58_reg[7]\(2),
      I3 => \currentSize_fu_58_reg[7]\(3),
      I4 => \currentSize_fu_58_reg[7]\(5),
      I5 => \currentSize_fu_58_reg[7]\(6),
      O => D(6)
    );
\currentSize_fu_58[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0808000008080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(1),
      I2 => CO(0),
      I3 => ap_loop_init_int,
      I4 => Q(0),
      I5 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      O => E(0)
    );
\currentSize_fu_58[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F007F00007F00"
    )
        port map (
      I0 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \currentSize_fu_58_reg[7]\(6),
      I4 => \currentSize_fu_58_reg[7]_0\,
      I5 => \currentSize_fu_58_reg[7]\(7),
      O => D(7)
    );
grp_expandKey_fu_343_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I2 => ap_done_cache,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(2),
      I4 => grp_expandKey_fu_343_ap_start_reg0,
      I5 => grp_expandKey_fu_343_ap_start_reg,
      O => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg
    );
\rconIteration_1_fu_54[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      O => \^currentsize_fu_581\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_expandKey_fu_343_key_array128_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \i_fu_38_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_expandKey_fu_343_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_16 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_16;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_16 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__27_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__27_n_32\ : STD_LOGIC;
  signal \^grp_expandkey_fu_343_key_array128_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_fu_38[4]_i_2_n_32\ : STD_LOGIC;
  signal \i_fu_38[5]_i_4_n_32\ : STD_LOGIC;
  signal \i_fu_38[5]_i_5_n_32\ : STD_LOGIC;
  signal \i_fu_38[5]_i_6_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__27\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__27\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_i_1 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \i_1_reg_132[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \i_1_reg_132[1]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \i_1_reg_132[2]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \i_1_reg_132[3]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \i_1_reg_132[4]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \i_1_reg_132[5]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \i_fu_38[0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \i_fu_38[1]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \i_fu_38[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \i_fu_38[3]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \i_fu_38[4]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \i_fu_38[5]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \i_fu_38[5]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \i_fu_38[5]_i_3\ : label is "soft_lutpair381";
begin
  grp_expandKey_fu_343_key_array128_address0(5 downto 0) <= \^grp_expandkey_fu_343_key_array128_address0\(5 downto 0);
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF88888888"
    )
        port map (
      I0 => grp_expandKey_fu_343_ap_start_reg,
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \i_fu_38[5]_i_4_n_32\,
      I3 => \i_fu_38_reg[0]\,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[2]\(1),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(1),
      I1 => ap_done_cache,
      I2 => \i_fu_38_reg[0]\,
      I3 => \i_fu_38[5]_i_4_n_32\,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_done_cache_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \i_fu_38_reg[0]\,
      I1 => \i_fu_38[5]_i_4_n_32\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__27_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__27_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF8F"
    )
        port map (
      I0 => \i_fu_38_reg[0]\,
      I1 => \i_fu_38[5]_i_4_n_32\,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__27_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__27_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \i_fu_38_reg[0]\,
      I1 => \i_fu_38[5]_i_4_n_32\,
      I2 => grp_expandKey_fu_343_ap_start_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      O => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_reg
    );
\i_1_reg_132[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[0]\,
      O => \^grp_expandkey_fu_343_key_array128_address0\(0)
    );
\i_1_reg_132[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[0]\,
      O => \^grp_expandkey_fu_343_key_array128_address0\(1)
    );
\i_1_reg_132[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[0]\,
      O => \^grp_expandkey_fu_343_key_array128_address0\(2)
    );
\i_1_reg_132[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[0]\,
      O => \^grp_expandkey_fu_343_key_array128_address0\(3)
    );
\i_1_reg_132[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[0]\,
      O => \^grp_expandkey_fu_343_key_array128_address0\(4)
    );
\i_1_reg_132[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => \i_fu_38_reg[0]\,
      O => \^grp_expandkey_fu_343_key_array128_address0\(5)
    );
\i_fu_38[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => D(0)
    );
\i_fu_38[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => D(1)
    );
\i_fu_38[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => D(2)
    );
\i_fu_38[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      O => D(3)
    );
\i_fu_38[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => \i_fu_38[4]_i_2_n_32\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => D(4)
    );
\i_fu_38[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i_fu_38_reg[0]\,
      I1 => ap_loop_init_int,
      O => \i_fu_38[4]_i_2_n_32\
    );
\i_fu_38[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_38_reg[0]\,
      I2 => \i_fu_38[5]_i_4_n_32\,
      O => SR(0)
    );
\i_fu_38[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_fu_38_reg[0]\,
      I1 => \i_fu_38[5]_i_4_n_32\,
      O => E(0)
    );
\i_fu_38[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(5),
      I2 => \i_fu_38[5]_i_5_n_32\,
      I3 => Q(4),
      O => D(5)
    );
\i_fu_38[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0C0C0D5"
    )
        port map (
      I0 => Q(0),
      I1 => \i_fu_38_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \i_fu_38[5]_i_6_n_32\,
      O => \i_fu_38[5]_i_4_n_32\
    );
\i_fu_38[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \i_fu_38_reg[0]\,
      I4 => ap_loop_init_int,
      I5 => Q(1),
      O => \i_fu_38[5]_i_5_n_32\
    );
\i_fu_38[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^grp_expandkey_fu_343_key_array128_address0\(3),
      I1 => cipherkey_size_reg_225(0),
      I2 => cipherkey_size_reg_225(1),
      I3 => \^grp_expandkey_fu_343_key_array128_address0\(4),
      I4 => cipherkey_size_reg_225(2),
      I5 => \^grp_expandkey_fu_343_key_array128_address0\(5),
      O => \i_fu_38[5]_i_6_n_32\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_18 is
  port (
    ap_loop_init_int : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xor_ln343_reg_2600 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_addr_reg_255_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    state_addr_reg_255_reg_0_sp_1 : out STD_LOGIC;
    \i_fu_40_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \i_1_fu_54_reg[2]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    block_1_ce1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_40__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    \ram_reg_i_53__0_0\ : in STD_LOGIC;
    \ram_reg_i_53__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_i_127_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_i_127_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_i_136 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0 : in STD_LOGIC;
    \i_fu_40_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0 : in STD_LOGIC;
    ram_reg_i_117_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_addr_reg_255_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_i_158_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_i_119 : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_1 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg : in STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_18 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_18;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_18 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_32\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_32\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ram_reg_i_108__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_117_n_32 : STD_LOGIC;
  signal ram_reg_i_121_n_32 : STD_LOGIC;
  signal ram_reg_i_127_n_32 : STD_LOGIC;
  signal ram_reg_i_155_n_32 : STD_LOGIC;
  signal ram_reg_i_158_n_32 : STD_LOGIC;
  signal ram_reg_i_161_n_32 : STD_LOGIC;
  signal ram_reg_i_164_n_32 : STD_LOGIC;
  signal ram_reg_i_177_n_32 : STD_LOGIC;
  signal \ram_reg_i_30__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_53__0_n_32\ : STD_LOGIC;
  signal state_addr_reg_255_reg_0_sn_1 : STD_LOGIC;
  signal \^xor_ln343_reg_2600\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_fu_40[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \i_fu_40[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_fu_40[2]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of ram_reg_i_155 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \state_addr_reg_255[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \state_addr_reg_255[1]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \state_addr_reg_255[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \xor_ln343_reg_260[2]_i_1\ : label is "soft_lutpair305";
begin
  ap_loop_init_int <= \^ap_loop_init_int\;
  p_0_in(2 downto 0) <= \^p_0_in\(2 downto 0);
  state_addr_reg_255_reg_0_sp_1 <= state_addr_reg_255_reg_0_sn_1;
  xor_ln343_reg_2600 <= \^xor_ln343_reg_2600\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(4),
      I1 => \^xor_ln343_reg_2600\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^xor_ln343_reg_2600\,
      I1 => E(0),
      I2 => \ap_CS_fsm_reg[1]\(2),
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm_reg[1]\(4),
      I5 => \ap_CS_fsm_reg[1]\(3),
      O => \ap_CS_fsm_reg[4]\(1)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0,
      I1 => ram_reg_5(3),
      I2 => ap_done_reg1,
      I3 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm_reg[7]_0\(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ap_done_cache,
      I2 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I3 => ap_done_reg1,
      O => \ap_CS_fsm_reg[7]_0\(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(1),
      I1 => \^ap_loop_init_int\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I4 => \i_fu_40_reg[2]_0\(0),
      I5 => \i_fu_40_reg[2]_0\(2),
      O => ap_done_reg1
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__8_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \^ap_loop_init_int\,
      I3 => \ap_CS_fsm_reg[1]\(4),
      O => \ap_loop_init_int_i_1__6_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_32\,
      Q => \^ap_loop_init_int\,
      R => '0'
    );
grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D5555000C0000"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg,
      I2 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_0,
      I3 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_1,
      I4 => ram_reg_5(1),
      I5 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      O => \i_1_fu_54_reg[2]\
    );
\i_fu_40[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CECF"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(1),
      I1 => \^ap_loop_init_int\,
      I2 => \i_fu_40_reg[2]_0\(0),
      I3 => \i_fu_40_reg[2]_0\(2),
      O => \i_fu_40_reg[2]\(0)
    );
\i_fu_40[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(1),
      I1 => \^ap_loop_init_int\,
      I2 => \i_fu_40_reg[2]_0\(0),
      O => \i_fu_40_reg[2]\(1)
    );
\i_fu_40[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000E000F000F000"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(1),
      I1 => \^ap_loop_init_int\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I4 => \i_fu_40_reg[2]_0\(0),
      I5 => \i_fu_40_reg[2]_0\(2),
      O => \^xor_ln343_reg_2600\
    );
\i_fu_40[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1220"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(2),
      I1 => \^ap_loop_init_int\,
      I2 => \i_fu_40_reg[2]_0\(0),
      I3 => \i_fu_40_reg[2]_0\(1),
      O => \i_fu_40_reg[2]\(2)
    );
\ram_reg_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540554055400040"
    )
        port map (
      I0 => ram_reg_5(4),
      I1 => ram_reg_5(0),
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I3 => ram_reg_5(3),
      I4 => ram_reg_i_155_n_32,
      I5 => \ap_CS_fsm_reg[1]\(3),
      O => \ram_reg_i_108__0_n_32\
    );
ram_reg_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAABFAABFFFBF"
    )
        port map (
      I0 => ram_reg_5(4),
      I1 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0,
      I2 => ram_reg_5(0),
      I3 => ram_reg_5(3),
      I4 => ram_reg_i_155_n_32,
      I5 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm_reg[9]\
    );
ram_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA800A8"
    )
        port map (
      I0 => ram_reg_i_158_n_32,
      I1 => D(1),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(4),
      I4 => \ram_reg_i_40__0_0\(1),
      I5 => ram_reg_9,
      O => ram_reg_i_117_n_32
    );
ram_reg_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC0FFCAFFCAFF"
    )
        port map (
      I0 => ram_reg_i_161_n_32,
      I1 => ram_reg_i_117_0(0),
      I2 => \ap_CS_fsm_reg[1]\(4),
      I3 => ram_reg_5(3),
      I4 => ram_reg_i_127_1(0),
      I5 => \ap_CS_fsm_reg[1]\(3),
      O => ram_reg_i_121_n_32
    );
ram_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0057FF57"
    )
        port map (
      I0 => ram_reg_i_164_n_32,
      I1 => \ram_reg_i_53__0_0\,
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(4),
      I4 => \ram_reg_i_53__0_1\(0),
      I5 => ram_reg_9,
      O => ram_reg_i_127_n_32
    );
ram_reg_i_155: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^xor_ln343_reg_2600\,
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => \ap_CS_fsm_reg[1]\(4),
      O => ram_reg_i_155_n_32
    );
ram_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC0FFCAFFCAFF"
    )
        port map (
      I0 => ram_reg_i_177_n_32,
      I1 => ram_reg_i_117_0(1),
      I2 => \ap_CS_fsm_reg[1]\(4),
      I3 => ram_reg_5(3),
      I4 => state_addr_reg_255_reg(0),
      I5 => \ap_CS_fsm_reg[1]\(3),
      O => ram_reg_i_158_n_32
    );
ram_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(3),
      I1 => \ap_CS_fsm_reg[1]\(4),
      I2 => ram_reg_i_158_0(1),
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \^p_0_in\(1),
      I5 => ram_reg_i_119,
      O => \ap_CS_fsm_reg[5]\
    );
ram_reg_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => ram_reg_i_158_0(0),
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => \i_fu_40_reg[2]_0\(0),
      I3 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]\(0),
      I5 => \^ap_loop_init_int\,
      O => ram_reg_i_161_n_32
    );
ram_reg_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5D5D5DFD5DFDF"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ram_reg_i_127_0(2),
      I2 => \ap_CS_fsm_reg[1]\(4),
      I3 => ram_reg_i_127_1(2),
      I4 => ram_reg_i_136,
      I5 => \^p_0_in\(2),
      O => ram_reg_i_164_n_32
    );
ram_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004700FF004700"
    )
        port map (
      I0 => ram_reg_i_127_1(1),
      I1 => ram_reg_i_136,
      I2 => \^p_0_in\(1),
      I3 => ram_reg_5(3),
      I4 => \ap_CS_fsm_reg[1]\(4),
      I5 => ram_reg_i_127_0(1),
      O => \state_addr_reg_255_reg[1]\
    );
ram_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF00FFB8FF"
    )
        port map (
      I0 => ram_reg_i_127_1(0),
      I1 => ram_reg_i_136,
      I2 => \^p_0_in\(0),
      I3 => ram_reg_5(3),
      I4 => \ap_CS_fsm_reg[1]\(4),
      I5 => ram_reg_i_127_0(0),
      O => state_addr_reg_255_reg_0_sn_1
    );
ram_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => ram_reg_i_158_0(2),
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => \i_fu_40_reg[2]_0\(2),
      I3 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]\(0),
      I5 => \^ap_loop_init_int\,
      O => ram_reg_i_177_n_32
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA80AA"
    )
        port map (
      I0 => ram_reg_13(0),
      I1 => Q(1),
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I3 => ram_reg_1,
      I4 => \ram_reg_i_30__1_n_32\,
      O => block_1_ce1
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF8FF"
    )
        port map (
      I0 => ram_reg_5(4),
      I1 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I2 => ram_reg_9,
      I3 => Q(0),
      I4 => \ram_reg_i_108__0_n_32\,
      I5 => ram_reg_12,
      O => \ram_reg_i_30__1_n_32\
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDD0D0D0"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_40__0_n_32\,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF737"
    )
        port map (
      I0 => ram_reg_4,
      I1 => Q(0),
      I2 => ram_reg_5(2),
      I3 => ram_reg_6(0),
      I4 => ram_reg_i_117_n_32,
      I5 => ram_reg_7,
      O => \ram_reg_i_40__0_n_32\
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A8A800000000"
    )
        port map (
      I0 => ram_reg_i_121_n_32,
      I1 => D(0),
      I2 => ram_reg_5(3),
      I3 => \ram_reg_i_40__0_0\(0),
      I4 => ram_reg_5(4),
      I5 => ram_reg_8,
      O => \ap_CS_fsm_reg[7]\
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555DDD5D"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_i_127_n_32,
      I2 => ram_reg_10,
      I3 => ram_reg_5(2),
      I4 => ram_reg_6(0),
      I5 => ram_reg_11,
      O => \ram_reg_i_53__0_n_32\
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88880800"
    )
        port map (
      I0 => ram_reg_13(0),
      I1 => ram_reg_14,
      I2 => \ram_reg_i_53__0_n_32\,
      I3 => ram_reg_15,
      I4 => ram_reg_16,
      I5 => ram_reg_17,
      O => ADDRBWRADDR(0)
    );
\state_addr_reg_255[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(0),
      I1 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \^ap_loop_init_int\,
      O => \^p_0_in\(0)
    );
\state_addr_reg_255[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(1),
      I1 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \^ap_loop_init_int\,
      O => \^p_0_in\(1)
    );
\state_addr_reg_255[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \i_fu_40_reg[2]_0\(2),
      I1 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \^ap_loop_init_int\,
      O => \^p_0_in\(2)
    );
\xor_ln343_reg_260[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \i_fu_40_reg[2]_0\(2),
      O => ap_loop_init_int_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_19 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_30_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_30_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_8_reg_165_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_fu_300 : out STD_LOGIC;
    \i_fu_30_reg[3]_0\ : out STD_LOGIC;
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_0_0_i_4 : in STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg : in STD_LOGIC;
    \i_fu_30_reg[4]_0\ : in STD_LOGIC;
    ram_reg_i_36_0 : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_i_36_1 : in STD_LOGIC;
    ram_reg_i_36_2 : in STD_LOGIC;
    \state_addr_reg_112_reg[0]\ : in STD_LOGIC;
    \i_fu_30_reg[4]_1\ : in STD_LOGIC;
    \i_fu_30_reg[4]_2\ : in STD_LOGIC;
    \i_fu_30_reg[4]_3\ : in STD_LOGIC;
    i_8_reg_165 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_19 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_19;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_19 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__9_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_32\ : STD_LOGIC;
  signal \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_fu_30[4]_i_3__1_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_4__1_n_32\ : STD_LOGIC;
  signal \^i_fu_30_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_reg_i_114_n_32 : STD_LOGIC;
  signal ram_reg_i_36_n_32 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__9\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__7\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_i_1 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_1__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_4__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \state_addr_reg_112[0]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \state_addr_reg_112[1]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \state_addr_reg_112[2]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \state_addr_reg_112[3]_i_2__0\ : label is "soft_lutpair298";
begin
  grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0(1 downto 0) <= \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_0\(1 downto 0);
  \i_fu_30_reg[3]\(3 downto 0) <= \^i_fu_30_reg[3]\(3 downto 0);
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D080FFFFD080D080"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__1_n_32\,
      I2 => grp_aes_round_fu_277_ap_start_reg_reg(3),
      I3 => ap_done_cache,
      I4 => grp_aes_round_fu_277_ap_start_reg,
      I5 => grp_aes_round_fu_277_ap_start_reg_reg(0),
      O => \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_0\(0)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => i_8_reg_165(2),
      I1 => i_8_reg_165(1),
      I2 => i_8_reg_165(0),
      I3 => Q(0),
      I4 => \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_0\(0),
      I5 => Q(1),
      O => \i_8_reg_165_reg[2]\(0)
    );
\ap_CS_fsm[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F7F0F0"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__1_n_32\,
      I2 => grp_aes_round_fu_277_ap_start_reg_reg(2),
      I3 => ap_done_cache,
      I4 => grp_aes_round_fu_277_ap_start_reg_reg(3),
      O => \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_0\(1)
    );
\ap_done_cache_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_fu_30[4]_i_3__1_n_32\,
      I1 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__9_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__9_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => \i_fu_30[4]_i_3__1_n_32\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      O => \ap_loop_init_int_i_1__7_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_aes_round_fu_277_ap_start_reg_reg(2),
      I1 => \i_fu_30[4]_i_3__1_n_32\,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      O => \ap_CS_fsm_reg[8]\
    );
grp_aes_round_fu_277_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF7FFF0F0F0F0"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__1_n_32\,
      I2 => grp_aes_round_fu_277_ap_start_reg_reg_0(0),
      I3 => grp_aes_round_fu_277_ap_start_reg_reg(3),
      I4 => ap_done_cache,
      I5 => grp_aes_round_fu_277_ap_start_reg,
      O => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1
    );
\i_fu_30[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_112_reg[0]\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_30[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_30_reg[4]_2\,
      O => \i_fu_30_reg[0]\
    );
\i_fu_30[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_0\,
      I1 => \i_fu_30_reg[4]_2\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_112_reg[0]\,
      O => \i_fu_30_reg[2]\
    );
\i_fu_30[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_3\,
      I1 => \state_addr_reg_112_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_30_reg[4]_2\,
      I4 => \i_fu_30_reg[4]_0\,
      O => \i_fu_30_reg[3]_0\
    );
\i_fu_30[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__1_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \i_fu_30_reg[4]_1\,
      I1 => \i_fu_30_reg[4]_0\,
      I2 => \i_fu_30_reg[4]_2\,
      I3 => \i_fu_30[4]_i_4__1_n_32\,
      I4 => \state_addr_reg_112_reg[0]\,
      I5 => \i_fu_30_reg[4]_3\,
      O => \i_fu_30_reg[4]\
    );
\i_fu_30[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \i_fu_30_reg[4]_2\,
      I1 => \state_addr_reg_112_reg[0]\,
      I2 => \i_fu_30_reg[4]_3\,
      I3 => \i_fu_30_reg[4]_1\,
      I4 => \i_fu_30[4]_i_4__1_n_32\,
      I5 => \i_fu_30_reg[4]_0\,
      O => \i_fu_30[4]_i_3__1_n_32\
    );
\i_fu_30[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_30[4]_i_4__1_n_32\
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F005555"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_4,
      I1 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_30_reg[4]_0\,
      I4 => Q(1),
      I5 => Q(3),
      O => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg
    );
ram_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => ram_reg_i_36_0,
      I1 => \^i_fu_30_reg[3]\(3),
      I2 => grp_aes_round_fu_277_ap_start_reg_reg(3),
      I3 => ram_reg_i_36_1,
      I4 => ram_reg_i_36_2,
      I5 => grp_aes_round_fu_277_ap_start_reg_reg(1),
      O => ram_reg_i_114_n_32
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDD0D0D0"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_i_36_n_32,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => ADDRARDADDR(0)
    );
ram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => ram_reg_i_114_n_32,
      I1 => ram_reg_4,
      I2 => Q(1),
      I3 => ram_reg_5(0),
      I4 => Q(2),
      I5 => D(0),
      O => ram_reg_i_36_n_32
    );
\state_addr_reg_112[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      O => \^i_fu_30_reg[3]\(0)
    );
\state_addr_reg_112[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      O => \^i_fu_30_reg[3]\(1)
    );
\state_addr_reg_112[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      O => \^i_fu_30_reg[3]\(2)
    );
\state_addr_reg_112[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \i_fu_30_reg[4]_0\,
      I1 => \i_fu_30[4]_i_4__1_n_32\,
      I2 => \i_fu_30_reg[4]_1\,
      I3 => \i_fu_30_reg[4]_3\,
      I4 => \state_addr_reg_112_reg[0]\,
      I5 => \i_fu_30_reg[4]_2\,
      O => E(0)
    );
\state_addr_reg_112[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      O => \^i_fu_30_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_20 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg : out STD_LOGIC;
    i_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_30_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_30_reg[3]\ : out STD_LOGIC;
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg : in STD_LOGIC;
    \state_addr_reg_111_reg[3]\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_0\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_1\ : in STD_LOGIC;
    \i_fu_30_reg[3]_0\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_2\ : in STD_LOGIC;
    \ram_reg_i_45__0_0\ : in STD_LOGIC;
    \ram_reg_i_45__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_45__0_2\ : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_20 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_20;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_20 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__12_n_32\ : STD_LOGIC;
  signal \^grp_aes_round_pipeline_vitis_loop_276_1_fu_158_ap_start_reg_reg\ : STD_LOGIC;
  signal \i_fu_30[4]_i_3__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_119_n_32 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__12\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_i_1 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_4__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \state_addr_reg_111[0]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \state_addr_reg_111[1]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \state_addr_reg_111[2]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \state_addr_reg_111[3]_i_2__0\ : label is "soft_lutpair294";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg <= \^grp_aes_round_pipeline_vitis_loop_276_1_fu_158_ap_start_reg_reg\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_aes_round_fu_277_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[6]\(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => \ap_CS_fsm_reg[6]\(1)
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__0_n_32\,
      O => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_ready
    );
\ap_loop_init_int_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__12_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__12_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \i_fu_30[4]_i_3__0_n_32\,
      I1 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I2 => Q(0),
      I3 => grp_aes_round_fu_277_ap_start_reg,
      O => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg_0
    );
\i_fu_30[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_111_reg[3]_1\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => \state_addr_reg_111_reg[3]_0\,
      O => \i_fu_30_reg[0]\
    );
\i_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_2\,
      I1 => \state_addr_reg_111_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]_1\,
      O => \i_fu_30_reg[2]\
    );
\i_fu_30[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \i_fu_30_reg[3]_0\,
      I1 => \state_addr_reg_111_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]_0\,
      I4 => \state_addr_reg_111_reg[3]_2\,
      O => \i_fu_30_reg[3]\
    );
\i_fu_30[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__0_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => \state_addr_reg_111_reg[3]_2\,
      I2 => \state_addr_reg_111_reg[3]_0\,
      I3 => \^grp_aes_round_pipeline_vitis_loop_276_1_fu_158_ap_start_reg_reg\,
      I4 => \state_addr_reg_111_reg[3]_1\,
      I5 => \i_fu_30_reg[3]_0\,
      O => \i_fu_30_reg[4]\
    );
\i_fu_30[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_2\,
      I1 => \i_fu_30_reg[3]_0\,
      I2 => \state_addr_reg_111_reg[3]_1\,
      I3 => \state_addr_reg_111_reg[3]_0\,
      I4 => \state_addr_reg_111_reg[3]\,
      I5 => \^grp_aes_round_pipeline_vitis_loop_276_1_fu_158_ap_start_reg_reg\,
      O => \i_fu_30[4]_i_3__0_n_32\
    );
\i_fu_30[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \^grp_aes_round_pipeline_vitis_loop_276_1_fu_158_ap_start_reg_reg\
    );
ram_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF4E004E"
    )
        port map (
      I0 => Q(5),
      I1 => \^d\(1),
      I2 => \ram_reg_i_45__0_0\,
      I3 => Q(6),
      I4 => \ram_reg_i_45__0_1\(0),
      I5 => \ram_reg_i_45__0_2\,
      O => ram_reg_i_119_n_32
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005100"
    )
        port map (
      I0 => ram_reg_i_119_n_32,
      I1 => Q(2),
      I2 => Q(3),
      I3 => ram_reg(0),
      I4 => Q(4),
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[3]\
    );
\state_addr_reg_111[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      O => \^d\(0)
    );
\state_addr_reg_111[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      O => \^d\(1)
    );
\state_addr_reg_111[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      O => \^d\(2)
    );
\state_addr_reg_111[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^grp_aes_round_pipeline_vitis_loop_276_1_fu_158_ap_start_reg_reg\,
      I1 => \state_addr_reg_111_reg[3]\,
      I2 => \state_addr_reg_111_reg[3]_0\,
      I3 => \state_addr_reg_111_reg[3]_1\,
      I4 => \i_fu_30_reg[3]_0\,
      I5 => \state_addr_reg_111_reg[3]_2\,
      O => E(0)
    );
\state_addr_reg_111[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      O => \^d\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_22 is
  port (
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln398_fu_99_p2 : out STD_LOGIC;
    add_ln398_fu_105_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    select_ln398_1_fu_137_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln398_fu_123_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln401_fu_153_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg : in STD_LOGIC;
    \select_ln398_1_reg_245_reg[2]\ : in STD_LOGIC;
    \select_ln398_1_reg_245_reg[2]_0\ : in STD_LOGIC;
    \select_ln398_1_reg_245_reg[2]_1\ : in STD_LOGIC;
    \select_ln398_1_reg_245_reg[2]_2\ : in STD_LOGIC;
    \select_ln398_1_reg_245_reg[2]_3\ : in STD_LOGIC;
    j_fu_42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_main_fu_358_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_22 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_22 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__9_n_32\ : STD_LOGIC;
  signal \indvar_flatten_fu_50[4]_i_3__0_n_32\ : STD_LOGIC;
  signal \select_ln398_1_reg_245[2]_i_3_n_32\ : STD_LOGIC;
  signal \select_ln398_1_reg_245[2]_i_4_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__9\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_i_1 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \i_fu_46[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i_fu_46[2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[0]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[1]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[2]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[3]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[4]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \j_fu_42[1]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \j_fu_42[2]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \select_ln398_1_reg_245[2]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \select_ln398_1_reg_245[2]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \select_ln398_reg_240[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \select_ln398_reg_240[1]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \select_ln398_reg_240[2]_i_1\ : label is "soft_lutpair279";
begin
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => grp_aes_main_fu_358_ap_start_reg,
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[2]\(1),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(1),
      I1 => ap_done_cache,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I1 => \indvar_flatten_fu_50[4]_i_3__0_n_32\,
      O => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready
    );
\ap_loop_init_int_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__9_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__9_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \indvar_flatten_fu_50[4]_i_3__0_n_32\,
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I2 => grp_aes_main_fu_358_ap_start_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      O => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_reg
    );
\i_fu_46[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222212"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln398_1_reg_245[2]_i_3_n_32\,
      I2 => j_fu_42(2),
      I3 => j_fu_42(1),
      I4 => j_fu_42(0),
      O => D(0)
    );
\i_fu_46[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => \select_ln398_1_reg_245[2]_i_4_n_32\,
      O => D(1)
    );
\i_fu_46[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => \select_ln398_1_reg_245[2]_i_4_n_32\,
      I3 => Q(1),
      O => D(2)
    );
\indvar_flatten_fu_50[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \select_ln398_1_reg_245_reg[2]_0\,
      O => add_ln398_fu_105_p2(0)
    );
\indvar_flatten_fu_50[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \select_ln398_1_reg_245_reg[2]_0\,
      I1 => ap_loop_init_int,
      I2 => \select_ln398_1_reg_245_reg[2]_1\,
      O => add_ln398_fu_105_p2(1)
    );
\indvar_flatten_fu_50[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \select_ln398_1_reg_245_reg[2]\,
      I1 => \select_ln398_1_reg_245_reg[2]_0\,
      I2 => ap_loop_init_int,
      I3 => \select_ln398_1_reg_245_reg[2]_1\,
      O => add_ln398_fu_105_p2(2)
    );
\indvar_flatten_fu_50[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \select_ln398_1_reg_245_reg[2]_2\,
      I1 => \select_ln398_1_reg_245_reg[2]_1\,
      I2 => ap_loop_init_int,
      I3 => \select_ln398_1_reg_245_reg[2]_0\,
      I4 => \select_ln398_1_reg_245_reg[2]\,
      O => add_ln398_fu_105_p2(3)
    );
\indvar_flatten_fu_50[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I1 => \indvar_flatten_fu_50[4]_i_3__0_n_32\,
      O => E(0)
    );
\indvar_flatten_fu_50[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \select_ln398_1_reg_245_reg[2]_3\,
      I1 => \select_ln398_1_reg_245_reg[2]\,
      I2 => \select_ln398_1_reg_245_reg[2]_0\,
      I3 => \select_ln398_1_reg_245[2]_i_3_n_32\,
      I4 => \select_ln398_1_reg_245_reg[2]_1\,
      I5 => \select_ln398_1_reg_245_reg[2]_2\,
      O => add_ln398_fu_105_p2(4)
    );
\indvar_flatten_fu_50[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \select_ln398_1_reg_245_reg[2]_3\,
      I1 => \select_ln398_1_reg_245_reg[2]_2\,
      I2 => \select_ln398_1_reg_245_reg[2]_1\,
      I3 => \select_ln398_1_reg_245_reg[2]_0\,
      I4 => \select_ln398_1_reg_245_reg[2]\,
      I5 => \select_ln398_1_reg_245[2]_i_3_n_32\,
      O => \indvar_flatten_fu_50[4]_i_3__0_n_32\
    );
\j_fu_42[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      O => add_ln401_fu_153_p2(0)
    );
\j_fu_42[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => ap_loop_init_int,
      I2 => j_fu_42(0),
      O => add_ln401_fu_153_p2(1)
    );
\j_fu_42[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0608"
    )
        port map (
      I0 => j_fu_42(2),
      I1 => j_fu_42(0),
      I2 => ap_loop_init_int,
      I3 => j_fu_42(1),
      O => add_ln401_fu_153_p2(2)
    );
\select_ln398_1_reg_245[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \select_ln398_1_reg_245[2]_i_3_n_32\,
      I1 => \select_ln398_1_reg_245_reg[2]\,
      I2 => \select_ln398_1_reg_245_reg[2]_0\,
      I3 => \select_ln398_1_reg_245_reg[2]_1\,
      I4 => \select_ln398_1_reg_245_reg[2]_2\,
      I5 => \select_ln398_1_reg_245_reg[2]_3\,
      O => icmp_ln398_fu_99_p2
    );
\select_ln398_1_reg_245[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => Q(1),
      I1 => \select_ln398_1_reg_245[2]_i_4_n_32\,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => select_ln398_1_fu_137_p3(2)
    );
\select_ln398_1_reg_245[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \select_ln398_1_reg_245[2]_i_3_n_32\
    );
\select_ln398_1_reg_245[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002000200"
    )
        port map (
      I0 => Q(0),
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      I4 => ap_loop_init_int,
      I5 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      O => \select_ln398_1_reg_245[2]_i_4_n_32\
    );
\select_ln398_reg_240[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      O => select_ln398_fu_123_p3(0)
    );
\select_ln398_reg_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      O => select_ln398_fu_123_p3(1)
    );
\select_ln398_reg_240[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => j_fu_42(2),
      I3 => j_fu_42(1),
      I4 => j_fu_42(0),
      O => select_ln398_fu_123_p3(2)
    );
\trunc_ln398_reg_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EFEFEF00101010"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => j_fu_42(1),
      I2 => j_fu_42(2),
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(0),
      O => select_ln398_1_fu_137_p3(0)
    );
\trunc_ln398_reg_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FDFF00000200"
    )
        port map (
      I0 => j_fu_42(2),
      I1 => j_fu_42(1),
      I2 => j_fu_42(0),
      I3 => Q(0),
      I4 => \select_ln398_1_reg_245[2]_i_3_n_32\,
      I5 => Q(1),
      O => select_ln398_1_fu_137_p3(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_23 is
  port (
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln398_fu_113_p2 : out STD_LOGIC;
    add_ln398_fu_119_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    select_ln398_1_fu_151_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln398_fu_137_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln401_fu_167_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg : in STD_LOGIC;
    \select_ln398_1_reg_273_reg[2]\ : in STD_LOGIC;
    \select_ln398_1_reg_273_reg[2]_0\ : in STD_LOGIC;
    \select_ln398_1_reg_273_reg[2]_1\ : in STD_LOGIC;
    \select_ln398_1_reg_273_reg[2]_2\ : in STD_LOGIC;
    \select_ln398_1_reg_273_reg[2]_3\ : in STD_LOGIC;
    j_fu_50 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_23 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_23 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__10_n_32\ : STD_LOGIC;
  signal \indvar_flatten9_fu_58[4]_i_3_n_32\ : STD_LOGIC;
  signal \select_ln398_1_reg_273[2]_i_3_n_32\ : STD_LOGIC;
  signal \select_ln398_1_reg_273[2]_i_4_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__10\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_i_1 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \i_fu_54[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \i_fu_54[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_58[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_58[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_58[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_58[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_58[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \j_fu_50[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \j_fu_50[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \select_ln398_1_reg_273[2]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \select_ln398_1_reg_273[2]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \select_ln398_reg_268[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \select_ln398_reg_268[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \select_ln398_reg_268[2]_i_1\ : label is "soft_lutpair269";
begin
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]_0\(1),
      I1 => \ap_CS_fsm_reg[10]\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm_reg[14]\(1)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFBAAAAAAAA"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      I1 => ap_done_cache,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[10]\,
      I5 => \ap_CS_fsm_reg[10]_0\(0),
      O => \ap_CS_fsm_reg[14]\(0)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I1 => \indvar_flatten9_fu_58[4]_i_3_n_32\,
      O => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready
    );
\ap_loop_init_int_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__10_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__10_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \indvar_flatten9_fu_58[4]_i_3_n_32\,
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      O => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_reg
    );
\i_fu_54[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222212"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln398_1_reg_273[2]_i_3_n_32\,
      I2 => j_fu_50(2),
      I3 => j_fu_50(1),
      I4 => j_fu_50(0),
      O => D(0)
    );
\i_fu_54[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => \select_ln398_1_reg_273[2]_i_4_n_32\,
      O => D(1)
    );
\i_fu_54[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => \select_ln398_1_reg_273[2]_i_4_n_32\,
      I3 => Q(1),
      O => D(2)
    );
\indvar_flatten9_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \select_ln398_1_reg_273_reg[2]_0\,
      O => add_ln398_fu_119_p2(0)
    );
\indvar_flatten9_fu_58[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \select_ln398_1_reg_273_reg[2]_0\,
      I1 => ap_loop_init_int,
      I2 => \select_ln398_1_reg_273_reg[2]_1\,
      O => add_ln398_fu_119_p2(1)
    );
\indvar_flatten9_fu_58[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \select_ln398_1_reg_273_reg[2]\,
      I1 => \select_ln398_1_reg_273_reg[2]_0\,
      I2 => ap_loop_init_int,
      I3 => \select_ln398_1_reg_273_reg[2]_1\,
      O => add_ln398_fu_119_p2(2)
    );
\indvar_flatten9_fu_58[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \select_ln398_1_reg_273_reg[2]_2\,
      I1 => \select_ln398_1_reg_273_reg[2]_1\,
      I2 => ap_loop_init_int,
      I3 => \select_ln398_1_reg_273_reg[2]_0\,
      I4 => \select_ln398_1_reg_273_reg[2]\,
      O => add_ln398_fu_119_p2(3)
    );
\indvar_flatten9_fu_58[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I1 => \indvar_flatten9_fu_58[4]_i_3_n_32\,
      O => E(0)
    );
\indvar_flatten9_fu_58[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \select_ln398_1_reg_273_reg[2]_3\,
      I1 => \select_ln398_1_reg_273_reg[2]\,
      I2 => \select_ln398_1_reg_273_reg[2]_0\,
      I3 => \select_ln398_1_reg_273[2]_i_3_n_32\,
      I4 => \select_ln398_1_reg_273_reg[2]_1\,
      I5 => \select_ln398_1_reg_273_reg[2]_2\,
      O => add_ln398_fu_119_p2(4)
    );
\indvar_flatten9_fu_58[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \select_ln398_1_reg_273_reg[2]_3\,
      I1 => \select_ln398_1_reg_273_reg[2]_2\,
      I2 => \select_ln398_1_reg_273_reg[2]_1\,
      I3 => \select_ln398_1_reg_273_reg[2]_0\,
      I4 => \select_ln398_1_reg_273_reg[2]\,
      I5 => \select_ln398_1_reg_273[2]_i_3_n_32\,
      O => \indvar_flatten9_fu_58[4]_i_3_n_32\
    );
\j_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_50(0),
      O => add_ln401_fu_167_p2(0)
    );
\j_fu_50[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => j_fu_50(1),
      I1 => ap_loop_init_int,
      I2 => j_fu_50(0),
      O => add_ln401_fu_167_p2(1)
    );
\j_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0608"
    )
        port map (
      I0 => j_fu_50(2),
      I1 => j_fu_50(0),
      I2 => ap_loop_init_int,
      I3 => j_fu_50(1),
      O => add_ln401_fu_167_p2(2)
    );
\select_ln398_1_reg_273[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \select_ln398_1_reg_273[2]_i_3_n_32\,
      I1 => \select_ln398_1_reg_273_reg[2]\,
      I2 => \select_ln398_1_reg_273_reg[2]_0\,
      I3 => \select_ln398_1_reg_273_reg[2]_1\,
      I4 => \select_ln398_1_reg_273_reg[2]_2\,
      I5 => \select_ln398_1_reg_273_reg[2]_3\,
      O => icmp_ln398_fu_113_p2
    );
\select_ln398_1_reg_273[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => Q(1),
      I1 => \select_ln398_1_reg_273[2]_i_4_n_32\,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => select_ln398_1_fu_151_p3(2)
    );
\select_ln398_1_reg_273[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \select_ln398_1_reg_273[2]_i_3_n_32\
    );
\select_ln398_1_reg_273[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002000200"
    )
        port map (
      I0 => Q(0),
      I1 => j_fu_50(0),
      I2 => j_fu_50(1),
      I3 => j_fu_50(2),
      I4 => ap_loop_init_int,
      I5 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      O => \select_ln398_1_reg_273[2]_i_4_n_32\
    );
\select_ln398_reg_268[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_50(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      O => select_ln398_fu_137_p3(0)
    );
\select_ln398_reg_268[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_50(1),
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      O => select_ln398_fu_137_p3(1)
    );
\select_ln398_reg_268[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => j_fu_50(2),
      I3 => j_fu_50(1),
      I4 => j_fu_50(0),
      O => select_ln398_fu_137_p3(2)
    );
\trunc_ln398_reg_278[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EFEFEF00101010"
    )
        port map (
      I0 => j_fu_50(0),
      I1 => j_fu_50(1),
      I2 => j_fu_50(2),
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(0),
      O => select_ln398_1_fu_151_p3(0)
    );
\trunc_ln398_reg_278[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FDFF00000200"
    )
        port map (
      I0 => j_fu_50(2),
      I1 => j_fu_50(1),
      I2 => j_fu_50(0),
      I3 => Q(0),
      I4 => \select_ln398_1_reg_273[2]_i_3_n_32\,
      I5 => Q(1),
      O => select_ln398_1_fu_151_p3(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln308_fu_78_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_6_fu_30_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_6_fu_300 : out STD_LOGIC;
    \i_6_fu_30_reg[2]\ : out STD_LOGIC;
    \i_6_fu_30_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \state_addr_reg_112_reg[0]\ : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg : in STD_LOGIC;
    \i_6_fu_30_reg[4]\ : in STD_LOGIC;
    \i_6_fu_30_reg[4]_0\ : in STD_LOGIC;
    \i_6_fu_30_reg[4]_1\ : in STD_LOGIC;
    \i_6_fu_30_reg[4]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln402_1_reg_265 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_40__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln402_1_reg_293 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_24 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_24 is
  signal \ap_CS_fsm[4]_i_2_n_32\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_32\ : STD_LOGIC;
  signal \i_6_fu_30[4]_i_3_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_i_1 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \i_6_fu_30[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \i_6_fu_30[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_6_fu_30[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_6_fu_30[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \i_6_fu_30[4]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_14 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \state_addr_reg_112[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \state_addr_reg_112[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \state_addr_reg_112[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \state_addr_reg_112[3]_i_2\ : label is "soft_lutpair260";
begin
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F7F0F0"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I1 => \ap_CS_fsm[4]_i_2_n_32\,
      I2 => Q(0),
      I3 => ap_done_cache,
      I4 => Q(1),
      O => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDF000F888F000"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I1 => \ap_CS_fsm[4]_i_2_n_32\,
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[4]\(0),
      I4 => Q(1),
      I5 => ap_done_cache,
      O => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg(1)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_1\,
      I1 => \state_addr_reg_112_reg[0]\,
      I2 => \i_6_fu_30_reg[4]_2\,
      I3 => \i_6_fu_30_reg[4]\,
      I4 => \i_6_fu_30[4]_i_3_n_32\,
      I5 => \i_6_fu_30_reg[4]_0\,
      O => \ap_CS_fsm[4]_i_2_n_32\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_32\,
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_32\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      O => \ap_loop_init_int_i_1__5_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[4]_i_2_n_32\,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\i_6_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_112_reg[0]\,
      O => add_ln308_fu_78_p2(0)
    );
\i_6_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \i_6_fu_30_reg[4]_1\,
      O => add_ln308_fu_78_p2(1)
    );
\i_6_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_0\,
      I1 => \i_6_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_112_reg[0]\,
      O => add_ln308_fu_78_p2(2)
    );
\i_6_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_2\,
      I1 => \state_addr_reg_112_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \i_6_fu_30_reg[4]_1\,
      I4 => \i_6_fu_30_reg[4]_0\,
      O => add_ln308_fu_78_p2(3)
    );
\i_6_fu_30[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I1 => \ap_CS_fsm[4]_i_2_n_32\,
      O => i_6_fu_300
    );
\i_6_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]\,
      I1 => \i_6_fu_30_reg[4]_0\,
      I2 => \i_6_fu_30_reg[4]_1\,
      I3 => \i_6_fu_30[4]_i_3_n_32\,
      I4 => \state_addr_reg_112_reg[0]\,
      I5 => \i_6_fu_30_reg[4]_2\,
      O => add_ln308_fu_78_p2(4)
    );
\i_6_fu_30[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_6_fu_30[4]_i_3_n_32\
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0BFFFFFB0BF"
    )
        port map (
      I0 => \i_6_fu_30[4]_i_3_n_32\,
      I1 => \i_6_fu_30_reg[4]_0\,
      I2 => Q(1),
      I3 => add_ln402_1_reg_265(0),
      I4 => Q(3),
      I5 => add_ln402_1_reg_293(0),
      O => \i_6_fu_30_reg[2]_0\
    );
ram_reg_0_15_0_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I3 => Q(1),
      I4 => add_ln402_1_reg_265(1),
      O => \i_6_fu_30_reg[3]\
    );
ram_reg_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFD5D5"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I3 => \ram_reg_i_40__0\(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \i_6_fu_30_reg[2]\
    );
\state_addr_reg_112[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      O => D(0)
    );
\state_addr_reg_112[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      O => D(1)
    );
\state_addr_reg_112[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      O => D(2)
    );
\state_addr_reg_112[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_0\,
      I1 => \i_6_fu_30[4]_i_3_n_32\,
      I2 => \i_6_fu_30_reg[4]\,
      I3 => \i_6_fu_30_reg[4]_2\,
      I4 => \state_addr_reg_112_reg[0]\,
      I5 => \i_6_fu_30_reg[4]_1\,
      O => E(0)
    );
\state_addr_reg_112[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_6_fu_30_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_25 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_30_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_9_fu_88_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_fu_300 : out STD_LOGIC;
    \i_fu_30_reg[3]\ : out STD_LOGIC;
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \i_fu_30_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    \state_addr_reg_112_reg[0]\ : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg : in STD_LOGIC;
    ram_reg_0_15_0_0_i_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_30_reg[4]_1\ : in STD_LOGIC;
    \i_fu_30_reg[4]_2\ : in STD_LOGIC;
    \i_fu_30_reg[4]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_fu_358_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_25 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_25;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_25 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[0]_i_2__0_n_32\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__10_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_32\ : STD_LOGIC;
  signal grp_aes_main_fu_358_ap_ready : STD_LOGIC;
  signal \^i_9_fu_88_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_reg_0_15_0_0_i_10_n_32 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_6_n_32 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_8__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_44_n_32 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__10\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__8\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_10 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ram_reg_i_38__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ram_reg_i_42__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of ram_reg_i_44 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \state_addr_reg_112[0]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \state_addr_reg_112[1]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \state_addr_reg_112[2]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \state_addr_reg_112[3]_i_2__1\ : label is "soft_lutpair257";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \i_9_fu_88_reg[2]\(1 downto 0) <= \^i_9_fu_88_reg[2]\(1 downto 0);
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D080FFFFD080D080"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I1 => \ap_CS_fsm[0]_i_2__0_n_32\,
      I2 => Q(7),
      I3 => ap_done_cache,
      I4 => grp_aes_main_fu_358_ap_start_reg,
      I5 => Q(0),
      O => \^i_9_fu_88_reg[2]\(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \i_fu_30_reg[4]_1\,
      I1 => \state_addr_reg_112_reg[0]\,
      I2 => \i_fu_30_reg[4]_3\,
      I3 => \i_fu_30_reg[4]_2\,
      I4 => ram_reg_0_15_0_0_i_10_n_32,
      I5 => \i_fu_30_reg[4]_0\,
      O => \ap_CS_fsm[0]_i_2__0_n_32\
    );
\ap_CS_fsm[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_2\(0),
      I1 => \^i_9_fu_88_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[15]_2\(1),
      O => \ap_CS_fsm_reg[14]\(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]\,
      I1 => \ap_CS_fsm_reg[15]_0\,
      I2 => \ap_CS_fsm_reg[15]_1\,
      I3 => Q(3),
      I4 => grp_aes_main_fu_358_ap_ready,
      I5 => Q(7),
      O => \^i_9_fu_88_reg[2]\(1)
    );
\ap_CS_fsm[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_2\(1),
      I1 => \^i_9_fu_88_reg[2]\(0),
      O => \ap_CS_fsm_reg[14]\(1)
    );
\ap_CS_fsm[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D800"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I1 => \ap_CS_fsm[0]_i_2__0_n_32\,
      I2 => ap_done_cache,
      I3 => Q(7),
      O => grp_aes_main_fu_358_ap_ready
    );
\ap_done_cache_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_32\,
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__10_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__10_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_32\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      O => \ap_loop_init_int_i_1__8_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_32\,
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I2 => \ap_CS_fsm_reg[15]\,
      I3 => \ap_CS_fsm_reg[15]_0\,
      I4 => \ap_CS_fsm_reg[15]_1\,
      I5 => Q(3),
      O => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg
    );
grp_aes_main_fu_358_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F7FFFFF0000"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I1 => \ap_CS_fsm[0]_i_2__0_n_32\,
      I2 => Q(7),
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[15]_2\(0),
      I5 => grp_aes_main_fu_358_ap_start_reg,
      O => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_2
    );
\i_fu_30[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_112_reg[0]\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_30[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_30_reg[4]_1\,
      O => \i_fu_30_reg[0]\
    );
\i_fu_30[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_0\,
      I1 => \i_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_112_reg[0]\,
      O => \i_fu_30_reg[2]\
    );
\i_fu_30[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_3\,
      I1 => \state_addr_reg_112_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_30_reg[4]_1\,
      I4 => \i_fu_30_reg[4]_0\,
      O => \i_fu_30_reg[3]\
    );
\i_fu_30[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I1 => \ap_CS_fsm[0]_i_2__0_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \i_fu_30_reg[4]_2\,
      I1 => \i_fu_30_reg[4]_0\,
      I2 => \i_fu_30_reg[4]_1\,
      I3 => ram_reg_0_15_0_0_i_10_n_32,
      I4 => \state_addr_reg_112_reg[0]\,
      I5 => \i_fu_30_reg[4]_3\,
      O => \i_fu_30_reg[4]\
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_0_15_0_0_i_10_n_32
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAAACCCCAAAF"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_6_n_32,
      I1 => \q0_reg[7]\(0),
      I2 => \q0_reg[7]_0\,
      I3 => Q(7),
      I4 => Q(1),
      I5 => Q(2),
      O => address0(0)
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAAACCCCAAAF"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_8__0_n_32\,
      I1 => \q0_reg[7]\(1),
      I2 => \q0_reg[7]_1\,
      I3 => Q(7),
      I4 => Q(1),
      I5 => Q(2),
      O => address0(1)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BBB8B88888888"
    )
        port map (
      I0 => \q0_reg[7]\(2),
      I1 => Q(1),
      I2 => Q(7),
      I3 => \i_fu_30_reg[4]_0\,
      I4 => ram_reg_0_15_0_0_i_10_n_32,
      I5 => \q0_reg[7]_3\,
      O => address0(2)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8888"
    )
        port map (
      I0 => \q0_reg[7]\(3),
      I1 => Q(1),
      I2 => Q(7),
      I3 => \^d\(3),
      I4 => \q0_reg[7]_2\,
      O => address0(3)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFF2A002A002A00"
    )
        port map (
      I0 => \state_addr_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I3 => Q(7),
      I4 => Q(2),
      I5 => ram_reg_0_15_0_0_i_3_0(0),
      O => ram_reg_0_15_0_0_i_6_n_32
    );
\ram_reg_0_15_0_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F088888888"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_15_0_0_i_3_0(1),
      I2 => \i_fu_30_reg[4]_1\,
      I3 => ap_loop_init_int,
      I4 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I5 => Q(7),
      O => \ram_reg_0_15_0_0_i_8__0_n_32\
    );
\ram_reg_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_30_reg[4]_3\,
      I3 => Q(7),
      O => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0
    );
\ram_reg_i_42__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_30_reg[4]_0\,
      I3 => Q(7),
      O => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_1
    );
ram_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => Q(7),
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_30_reg[4]_1\,
      O => ram_reg_i_44_n_32
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F5F5F5F5F5"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      I3 => ram_reg_i_44_n_32,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4,
      O => ADDRARDADDR(1)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F30000"
    )
        port map (
      I0 => \^d\(0),
      I1 => ram_reg,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => Q(7),
      O => ADDRARDADDR(0)
    );
\state_addr_reg_112[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      O => \^d\(0)
    );
\state_addr_reg_112[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      O => \^d\(1)
    );
\state_addr_reg_112[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      O => \^d\(2)
    );
\state_addr_reg_112[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \i_fu_30_reg[4]_0\,
      I1 => ram_reg_0_15_0_0_i_10_n_32,
      I2 => \i_fu_30_reg[4]_2\,
      I3 => \i_fu_30_reg[4]_3\,
      I4 => \state_addr_reg_112_reg[0]\,
      I5 => \i_fu_30_reg[4]_1\,
      O => E(0)
    );
\state_addr_reg_112[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_30_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      O => \^d\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_26 is
  port (
    \i_fu_30_reg[0]\ : out STD_LOGIC;
    \i_fu_30_reg[1]\ : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_300 : out STD_LOGIC;
    \i_fu_30_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln276_fu_79_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \state_addr_reg_111_reg[3]\ : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_45__0\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_0\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_1\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_2\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_3\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_26 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_26;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_26 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__11_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_3_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_4_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__11\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \state_addr_reg_111[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \state_addr_reg_111[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \state_addr_reg_111[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \state_addr_reg_111[3]_i_2\ : label is "soft_lutpair247";
begin
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I1 => \i_fu_30[4]_i_3_n_32\,
      O => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready
    );
\ap_loop_init_int_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__11_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__11_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_fu_30[4]_i_3_n_32\,
      I1 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      O => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_reg
    );
\i_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_111_reg[3]\,
      O => add_ln276_fu_79_p2(0)
    );
\i_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => \state_addr_reg_111_reg[3]_0\,
      O => add_ln276_fu_79_p2(1)
    );
\i_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_3\,
      I1 => \state_addr_reg_111_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]\,
      O => add_ln276_fu_79_p2(2)
    );
\i_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_2\,
      I1 => \state_addr_reg_111_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]_0\,
      I4 => \state_addr_reg_111_reg[3]_3\,
      O => add_ln276_fu_79_p2(3)
    );
\i_fu_30[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I1 => \i_fu_30[4]_i_3_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_1\,
      I1 => \state_addr_reg_111_reg[3]_3\,
      I2 => \state_addr_reg_111_reg[3]_0\,
      I3 => \i_fu_30[4]_i_4_n_32\,
      I4 => \state_addr_reg_111_reg[3]\,
      I5 => \state_addr_reg_111_reg[3]_2\,
      O => add_ln276_fu_79_p2(4)
    );
\i_fu_30[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_3\,
      I1 => \state_addr_reg_111_reg[3]\,
      I2 => \state_addr_reg_111_reg[3]_0\,
      I3 => \state_addr_reg_111_reg[3]_2\,
      I4 => \state_addr_reg_111_reg[3]_1\,
      I5 => \i_fu_30[4]_i_4_n_32\,
      O => \i_fu_30[4]_i_3_n_32\
    );
\i_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_30[4]_i_4_n_32\
    );
ram_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555F755F7FF"
    )
        port map (
      I0 => \ram_reg_i_45__0\,
      I1 => \state_addr_reg_111_reg[3]_0\,
      I2 => \i_fu_30[4]_i_4_n_32\,
      I3 => Q(1),
      I4 => D(1),
      I5 => Q(0),
      O => \i_fu_30_reg[1]\
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD500D5FF"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      I3 => Q(1),
      I4 => D(0),
      I5 => Q(0),
      O => \i_fu_30_reg[0]\
    );
\state_addr_reg_111[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      O => \i_fu_30_reg[3]\(0)
    );
\state_addr_reg_111[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      O => \i_fu_30_reg[3]\(1)
    );
\state_addr_reg_111[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      O => \i_fu_30_reg[3]\(2)
    );
\state_addr_reg_111[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \i_fu_30[4]_i_4_n_32\,
      I1 => \state_addr_reg_111_reg[3]_1\,
      I2 => \state_addr_reg_111_reg[3]_2\,
      I3 => \state_addr_reg_111_reg[3]_0\,
      I4 => \state_addr_reg_111_reg[3]\,
      I5 => \state_addr_reg_111_reg[3]_3\,
      O => E(0)
    );
\state_addr_reg_111[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      O => \i_fu_30_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_29 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init : out STD_LOGIC;
    grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_load_12_reg_319_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_load_11_reg_314_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_load_reg_309_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_load_13_reg_324_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    i_16_fu_52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_52_fu_60_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_52_fu_60_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_56_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_56_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_fu_48_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_fu_48_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_fu_64_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_fu_64_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_29 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_29;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_29 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__15_n_32\ : STD_LOGIC;
  signal \^ap_loop_init\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__15_n_32\ : STD_LOGIC;
  signal \^grp_aes_invround_pipeline_invshiftrowloop_fu_112_ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__15\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i_16_fu_52[1]_i_2\ : label is "soft_lutpair205";
begin
  ap_loop_init <= \^ap_loop_init\;
  grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_ready <= \^grp_aes_invround_pipeline_invshiftrowloop_fu_112_ap_ready\;
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => \^grp_aes_invround_pipeline_invshiftrowloop_fu_112_ap_ready\,
      I2 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[5]\(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(1),
      I1 => ap_done_cache,
      I2 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I3 => \^grp_aes_invround_pipeline_invshiftrowloop_fu_112_ap_ready\,
      O => D(1)
    );
\ap_CS_fsm[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => i_16_fu_52(0),
      I3 => Q(1),
      I4 => i_16_fu_52(1),
      O => \^grp_aes_invround_pipeline_invshiftrowloop_fu_112_ap_ready\
    );
\ap_done_cache_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I1 => \^grp_aes_invround_pipeline_invshiftrowloop_fu_112_ap_ready\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__15_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__15_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => \^grp_aes_invround_pipeline_invshiftrowloop_fu_112_ap_ready\,
      O => \ap_loop_init_int_i_1__15_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__15_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_52_fu_60[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(0),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(0),
      O => \state_load_12_reg_319_reg[7]\(0)
    );
\empty_52_fu_60[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(1),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(1),
      O => \state_load_12_reg_319_reg[7]\(1)
    );
\empty_52_fu_60[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(2),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(2),
      O => \state_load_12_reg_319_reg[7]\(2)
    );
\empty_52_fu_60[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(3),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(3),
      O => \state_load_12_reg_319_reg[7]\(3)
    );
\empty_52_fu_60[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(4),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(4),
      O => \state_load_12_reg_319_reg[7]\(4)
    );
\empty_52_fu_60[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(5),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(5),
      O => \state_load_12_reg_319_reg[7]\(5)
    );
\empty_52_fu_60[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(6),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(6),
      O => \state_load_12_reg_319_reg[7]\(6)
    );
\empty_52_fu_60[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFBEAAAAAAAA"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => i_16_fu_52(1),
      I2 => Q(1),
      I3 => i_16_fu_52(0),
      I4 => Q(0),
      I5 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\empty_52_fu_60[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_52_fu_60_reg[7]\(7),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_52_fu_60_reg[7]_0\(7),
      O => \state_load_12_reg_319_reg[7]\(7)
    );
\empty_fu_56[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(0),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(0),
      O => \state_load_11_reg_314_reg[7]\(0)
    );
\empty_fu_56[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(1),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(1),
      O => \state_load_11_reg_314_reg[7]\(1)
    );
\empty_fu_56[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(2),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(2),
      O => \state_load_11_reg_314_reg[7]\(2)
    );
\empty_fu_56[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(3),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(3),
      O => \state_load_11_reg_314_reg[7]\(3)
    );
\empty_fu_56[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(4),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(4),
      O => \state_load_11_reg_314_reg[7]\(4)
    );
\empty_fu_56[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(5),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(5),
      O => \state_load_11_reg_314_reg[7]\(5)
    );
\empty_fu_56[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(6),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(6),
      O => \state_load_11_reg_314_reg[7]\(6)
    );
\empty_fu_56[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(7),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(7),
      O => \state_load_11_reg_314_reg[7]\(7)
    );
\i_16_fu_52[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \^ap_loop_init\
    );
\tmp_6_fu_64[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(0),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(0),
      O => \state_load_13_reg_324_reg[7]\(0)
    );
\tmp_6_fu_64[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(1),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(1),
      O => \state_load_13_reg_324_reg[7]\(1)
    );
\tmp_6_fu_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(2),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(2),
      O => \state_load_13_reg_324_reg[7]\(2)
    );
\tmp_6_fu_64[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(3),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(3),
      O => \state_load_13_reg_324_reg[7]\(3)
    );
\tmp_6_fu_64[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(4),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(4),
      O => \state_load_13_reg_324_reg[7]\(4)
    );
\tmp_6_fu_64[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(5),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(5),
      O => \state_load_13_reg_324_reg[7]\(5)
    );
\tmp_6_fu_64[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(6),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(6),
      O => \state_load_13_reg_324_reg[7]\(6)
    );
\tmp_6_fu_64[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_6_fu_64_reg[7]\(7),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_6_fu_64_reg[7]_0\(7),
      O => \state_load_13_reg_324_reg[7]\(7)
    );
\tmp_fu_48[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(0),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(0),
      O => \state_load_reg_309_reg[7]\(0)
    );
\tmp_fu_48[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(1),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(1),
      O => \state_load_reg_309_reg[7]\(1)
    );
\tmp_fu_48[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(2),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(2),
      O => \state_load_reg_309_reg[7]\(2)
    );
\tmp_fu_48[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(3),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(3),
      O => \state_load_reg_309_reg[7]\(3)
    );
\tmp_fu_48[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(4),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(4),
      O => \state_load_reg_309_reg[7]\(4)
    );
\tmp_fu_48[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(5),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(5),
      O => \state_load_reg_309_reg[7]\(5)
    );
\tmp_fu_48[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(6),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(6),
      O => \state_load_reg_309_reg[7]\(6)
    );
\tmp_fu_48[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(7),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(7),
      O => \state_load_reg_309_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_30 is
  port (
    ap_loop_init_int : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    state_addr_reg_264_reg_0_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    i_fu_42 : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_22_reg_227_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg_0 : out STD_LOGIC;
    block_ce0 : out STD_LOGIC;
    block_ce1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_i_37__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_i_37__1_1\ : in STD_LOGIC;
    \ram_reg_i_37__1_2\ : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    \ram_reg_i_40__1_0\ : in STD_LOGIC;
    \ram_reg_i_113__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_109__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_97__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln548_reg_269_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 : in STD_LOGIC;
    \ram_reg_i_31__0_0\ : in STD_LOGIC;
    \ram_reg_i_30__2_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_NS_fsm18_out : in STD_LOGIC;
    i_22_reg_227 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invRound_fu_256_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    \ram_reg_i_48__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_48__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_48__0_2\ : in STD_LOGIC;
    grp_aes_invRound_fu_256_ap_start_reg0 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg : in STD_LOGIC;
    block_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg : in STD_LOGIC;
    state_addr_reg_264_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_30 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_30;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_30 is
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__17_n_32\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__17_n_32\ : STD_LOGIC;
  signal grp_aes_invMain_fu_380_state_ce0 : STD_LOGIC;
  signal \^grp_aes_invround_pipeline_invmixcolumnsloop_fu_135_ap_start_reg_reg\ : STD_LOGIC;
  signal \^i_fu_42\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ram_reg_i_101__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_109__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_153__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_156__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_159__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_161__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_166__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_185_n_32 : STD_LOGIC;
  signal \ram_reg_i_30__2_n_32\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_92__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_93_n_32 : STD_LOGIC;
  signal \ram_reg_i_97__0_n_32\ : STD_LOGIC;
  signal state_addr_reg_264_reg_0_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__17\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \i_fu_42[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i_fu_42[2]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ram_reg_i_185 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \state_addr_reg_264[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \state_addr_reg_264[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \state_addr_reg_264[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \xor_ln548_reg_269[2]_i_1\ : label is "soft_lutpair196";
begin
  \ap_CS_fsm_reg[10]\(1 downto 0) <= \^ap_cs_fsm_reg[10]\(1 downto 0);
  ap_loop_init_int <= \^ap_loop_init_int\;
  grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg <= \^grp_aes_invround_pipeline_invmixcolumnsloop_fu_135_ap_start_reg_reg\;
  i_fu_42 <= \^i_fu_42\;
  p_0_in(2 downto 0) <= \^p_0_in\(2 downto 0);
  state_addr_reg_264_reg_0_sp_1 <= state_addr_reg_264_reg_0_sn_1;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(5),
      I1 => \^i_fu_42\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      O => \ap_CS_fsm_reg[6]_0\(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(4),
      I4 => grp_aes_invRound_fu_256_ap_start_reg,
      I5 => Q(0),
      O => \^ap_cs_fsm_reg[10]\(0)
    );
\ap_CS_fsm[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => i_22_reg_227(2),
      I1 => i_22_reg_227(0),
      I2 => i_22_reg_227(1),
      I3 => ram_reg_1(2),
      I4 => \^ap_cs_fsm_reg[10]\(0),
      I5 => ram_reg_1(3),
      O => \i_22_reg_227_reg[2]\(1)
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => ap_done_reg1,
      I3 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I4 => ap_done_cache,
      O => \^ap_cs_fsm_reg[10]\(1)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \^ap_loop_init_int\,
      I3 => \xor_ln548_reg_269_reg[2]\(2),
      I4 => \xor_ln548_reg_269_reg[2]\(0),
      I5 => \xor_ln548_reg_269_reg[2]\(1),
      O => ap_done_reg1
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^i_fu_42\,
      I1 => \ap_CS_fsm_reg[1]\(5),
      I2 => \ap_CS_fsm_reg[1]\(2),
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm_reg[1]_0\,
      O => \ap_CS_fsm_reg[6]_0\(1)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm18_out,
      I1 => ram_reg_1(3),
      I2 => \^ap_cs_fsm_reg[10]\(0),
      O => \i_22_reg_227_reg[2]\(0)
    );
\ap_done_cache_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__17_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__17_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \^ap_loop_init_int\,
      I3 => \ap_CS_fsm_reg[1]\(5),
      O => \ap_loop_init_int_i_1__17_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__17_n_32\,
      Q => \^ap_loop_init_int\,
      R => '0'
    );
grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(3),
      I1 => ap_done_reg1,
      I2 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      O => \ap_CS_fsm_reg[10]_0\
    );
grp_aes_invRound_fu_256_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFFFFAAAAAAAA"
    )
        port map (
      I0 => grp_aes_invRound_fu_256_ap_start_reg0,
      I1 => ap_done_reg1,
      I2 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(4),
      I5 => grp_aes_invRound_fu_256_ap_start_reg,
      O => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg_0
    );
\i_fu_42[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAB"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \xor_ln548_reg_269_reg[2]\(2),
      I2 => \xor_ln548_reg_269_reg[2]\(0),
      I3 => \xor_ln548_reg_269_reg[2]\(1),
      O => ap_loop_init_int_reg_0(0)
    );
\i_fu_42[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xor_ln548_reg_269_reg[2]\(0),
      I1 => \^ap_loop_init_int\,
      I2 => \xor_ln548_reg_269_reg[2]\(1),
      O => ap_loop_init_int_reg_0(1)
    );
\i_fu_42[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \^ap_loop_init_int\,
      I3 => \xor_ln548_reg_269_reg[2]\(2),
      I4 => \xor_ln548_reg_269_reg[2]\(0),
      I5 => \xor_ln548_reg_269_reg[2]\(1),
      O => \^i_fu_42\
    );
\i_fu_42[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1440"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \xor_ln548_reg_269_reg[2]\(2),
      I2 => \xor_ln548_reg_269_reg[2]\(0),
      I3 => \xor_ln548_reg_269_reg[2]\(1),
      O => ap_loop_init_int_reg_0(2)
    );
\ram_reg_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7500FFFF"
    )
        port map (
      I0 => \ram_reg_i_159__0_n_32\,
      I1 => \ram_reg_i_37__1_0\(1),
      I2 => \ap_CS_fsm_reg[1]\(5),
      I3 => Q(4),
      I4 => ram_reg_5,
      I5 => \ram_reg_i_40__1_0\,
      O => \ram_reg_i_101__0_n_32\
    );
\ram_reg_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => Q(4),
      I1 => \ram_reg_i_161__0_n_32\,
      I2 => \ap_CS_fsm_reg[1]\(3),
      I3 => D(0),
      I4 => \ap_CS_fsm_reg[1]\(5),
      I5 => \ram_reg_i_37__1_0\(0),
      O => \ap_CS_fsm_reg[11]\
    );
\ram_reg_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77744474FFFFFFFF"
    )
        port map (
      I0 => \ram_reg_i_166__0_n_32\,
      I1 => Q(4),
      I2 => \ram_reg_i_48__0_0\(0),
      I3 => Q(2),
      I4 => \ram_reg_i_48__0_1\(0),
      I5 => \ram_reg_i_48__0_2\,
      O => \ram_reg_i_109__0_n_32\
    );
\ram_reg_i_153__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \^i_fu_42\,
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => \ap_CS_fsm_reg[1]\(3),
      I3 => \ap_CS_fsm_reg[1]\(4),
      I4 => Q(4),
      O => \ram_reg_i_153__0_n_32\
    );
\ram_reg_i_156__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500404055005151"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(5),
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => \ram_reg_i_97__0_0\(2),
      I3 => state_addr_reg_264_reg(0),
      I4 => \ap_CS_fsm_reg[1]\(3),
      I5 => \^grp_aes_invround_pipeline_invmixcolumnsloop_fu_135_ap_start_reg_reg\,
      O => \ram_reg_i_156__0_n_32\
    );
\ram_reg_i_159__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => \^p_0_in\(1),
      I1 => \ap_CS_fsm_reg[1]\(5),
      I2 => D(1),
      I3 => \ap_CS_fsm_reg[1]\(3),
      I4 => \ram_reg_i_97__0_0\(1),
      I5 => \ap_CS_fsm_reg[1]\(1),
      O => \ram_reg_i_159__0_n_32\
    );
\ram_reg_i_161__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => \ram_reg_i_97__0_0\(0),
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => \xor_ln548_reg_269_reg[2]\(0),
      I3 => \^ap_loop_init_int\,
      I4 => \ap_CS_fsm_reg[1]\(0),
      I5 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      O => \ram_reg_i_161__0_n_32\
    );
\ram_reg_i_166__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0E1F0E1F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(3),
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => D(2),
      I3 => \^grp_aes_invround_pipeline_invmixcolumnsloop_fu_135_ap_start_reg_reg\,
      I4 => \ram_reg_i_109__0_0\(2),
      I5 => \ap_CS_fsm_reg[1]\(4),
      O => \ram_reg_i_166__0_n_32\
    );
\ram_reg_i_170__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777775F555FFF"
    )
        port map (
      I0 => Q(4),
      I1 => \ram_reg_i_109__0_0\(1),
      I2 => \^p_0_in\(1),
      I3 => \ram_reg_i_113__0\,
      I4 => D(1),
      I5 => \ap_CS_fsm_reg[1]\(4),
      O => \ap_CS_fsm_reg[11]_0\
    );
\ram_reg_i_171__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB1FFFFFFB1FF"
    )
        port map (
      I0 => \ram_reg_i_113__0\,
      I1 => D(0),
      I2 => ram_reg_i_185_n_32,
      I3 => Q(4),
      I4 => \ap_CS_fsm_reg[1]\(4),
      I5 => \ram_reg_i_109__0_0\(0),
      O => state_addr_reg_264_reg_0_sn_1
    );
ram_reg_i_185: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \^ap_loop_init_int\,
      I3 => \xor_ln548_reg_269_reg[2]\(0),
      O => ram_reg_i_185_n_32
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => ram_reg_11(1),
      I1 => ram_reg_1(5),
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I3 => ram_reg_6,
      I4 => \ram_reg_i_30__2_n_32\,
      O => block_ce1
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAC00000AAC0"
    )
        port map (
      I0 => grp_aes_invMain_fu_380_state_ce0,
      I1 => ram_reg_11(0),
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      I3 => ram_reg_11(1),
      I4 => ram_reg_12,
      I5 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      O => block_ce0
    );
\ram_reg_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454040404540"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I2 => ram_reg_1(4),
      I3 => ram_reg_1(3),
      I4 => ram_reg_5,
      I5 => \ram_reg_i_92__0_n_32\,
      O => \ram_reg_i_30__2_n_32\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFCDD"
    )
        port map (
      I0 => ram_reg_i_93_n_32,
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_1(5),
      I4 => ram_reg_1(1),
      I5 => ram_reg_1(0),
      O => grp_aes_invMain_fu_380_state_ce0
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \ram_reg_i_97__0_n_32\,
      I1 => ram_reg,
      I2 => Q(1),
      I3 => ram_reg_0(0),
      I4 => ram_reg_1(4),
      O => \ap_CS_fsm_reg[6]\
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1010FF10"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_3,
      I2 => \ram_reg_i_101__0_n_32\,
      I3 => ram_reg_1(4),
      I4 => ram_reg_4(0),
      I5 => ram_reg_1(5),
      O => \ap_CS_fsm_reg[18]\
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFFEA"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_8(0),
      I2 => ram_reg_1(5),
      I3 => \ram_reg_i_109__0_n_32\,
      I4 => ram_reg_9,
      I5 => ram_reg_10,
      O => \ram_reg_i_48__0_n_32\
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFC0CACACACA"
    )
        port map (
      I0 => block_r_address0(0),
      I1 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0),
      I2 => ram_reg_12,
      I3 => ram_reg_13,
      I4 => \ram_reg_i_48__0_n_32\,
      I5 => ram_reg_11(1),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(5),
      I1 => Q(4),
      I2 => \^i_fu_42\,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm_reg[1]\(3),
      I5 => \ram_reg_i_30__2_0\,
      O => \ram_reg_i_92__0_n_32\
    );
ram_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500C0FFFF"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      I1 => \ram_reg_i_153__0_n_32\,
      I2 => ram_reg_5,
      I3 => \ram_reg_i_31__0_0\,
      I4 => ram_reg_1(3),
      I5 => ram_reg_1(4),
      O => ram_reg_i_93_n_32
    );
\ram_reg_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0444"
    )
        port map (
      I0 => \ram_reg_i_156__0_n_32\,
      I1 => Q(4),
      I2 => \ram_reg_i_37__1_0\(2),
      I3 => \ap_CS_fsm_reg[1]\(5),
      I4 => \ram_reg_i_37__1_1\,
      I5 => \ram_reg_i_37__1_2\,
      O => \ram_reg_i_97__0_n_32\
    );
\state_addr_reg_264[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xor_ln548_reg_269_reg[2]\(0),
      I1 => \^ap_loop_init_int\,
      O => \^p_0_in\(0)
    );
\state_addr_reg_264[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \xor_ln548_reg_269_reg[2]\(1),
      I1 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => \^ap_loop_init_int\,
      O => \^p_0_in\(1)
    );
\state_addr_reg_264[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xor_ln548_reg_269_reg[2]\(2),
      I1 => \^ap_loop_init_int\,
      O => \^p_0_in\(2)
    );
\xor_ln548_reg_269[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \^ap_loop_init_int\,
      I3 => \xor_ln548_reg_269_reg[2]\(2),
      O => \^grp_aes_invround_pipeline_invmixcolumnsloop_fu_135_ap_start_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_31 is
  port (
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    add_ln507_fu_79_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[2]_0\ : out STD_LOGIC;
    \i_fu_30_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg : in STD_LOGIC;
    \state_addr_reg_111_reg[3]\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_0\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_1\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_2\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_i_97__0\ : in STD_LOGIC;
    \ram_reg_i_101__0\ : in STD_LOGIC;
    ram_reg_i_96 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_2 : in STD_LOGIC;
    \ram_reg_i_42__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_31 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_31;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_31 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__14_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__21_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_3__2_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_4__2_n_32\ : STD_LOGIC;
  signal \ram_reg_i_102__0_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__14\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__21\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1__5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1__5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1__5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_4__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \state_addr_reg_111[0]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \state_addr_reg_111[1]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \state_addr_reg_111[2]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \state_addr_reg_111[3]_i_2__1\ : label is "soft_lutpair191";
begin
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => \ap_CS_fsm_reg[7]\(0)
    );
\ap_CS_fsm[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[7]\(1)
    );
\ap_done_cache_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__14_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__14_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__2_n_32\,
      O => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_ready
    );
\ap_loop_init_int_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__21_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__21_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \i_fu_30[4]_i_3__2_n_32\,
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I2 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_0,
      I3 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_1,
      I4 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_2,
      I5 => Q(0),
      O => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg
    );
\i_fu_30[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_111_reg[3]_0\,
      O => add_ln507_fu_79_p2(0)
    );
\i_fu_30[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_0\,
      I1 => \state_addr_reg_111_reg[3]_1\,
      I2 => ap_loop_init_int,
      O => \i_fu_30_reg[0]\
    );
\i_fu_30[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => \state_addr_reg_111_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]_1\,
      O => \i_fu_30_reg[2]_0\
    );
\i_fu_30[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => \state_addr_reg_111_reg[3]_1\,
      I2 => \state_addr_reg_111_reg[3]_0\,
      I3 => \state_addr_reg_111_reg[3]_2\,
      I4 => ap_loop_init_int,
      O => \i_fu_30_reg[2]\
    );
\i_fu_30[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__2_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_3\,
      I1 => \state_addr_reg_111_reg[3]_0\,
      I2 => \i_fu_30[4]_i_4__2_n_32\,
      I3 => \state_addr_reg_111_reg[3]_1\,
      I4 => \state_addr_reg_111_reg[3]\,
      I5 => \state_addr_reg_111_reg[3]_2\,
      O => add_ln507_fu_79_p2(1)
    );
\i_fu_30[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_3\,
      I1 => \state_addr_reg_111_reg[3]_2\,
      I2 => \state_addr_reg_111_reg[3]_1\,
      I3 => \state_addr_reg_111_reg[3]_0\,
      I4 => \i_fu_30[4]_i_4__2_n_32\,
      I5 => \state_addr_reg_111_reg[3]\,
      O => \i_fu_30[4]_i_3__2_n_32\
    );
\i_fu_30[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_30[4]_i_4__2_n_32\
    );
\ram_reg_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAFFFFFFEAFF"
    )
        port map (
      I0 => Q(3),
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]_0\,
      I4 => Q(2),
      I5 => \ram_reg_i_42__0_0\(0),
      O => \ram_reg_i_102__0_n_32\
    );
\ram_reg_i_155__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44747474"
    )
        port map (
      I0 => ram_reg_i_96,
      I1 => Q(2),
      I2 => \state_addr_reg_111_reg[3]_2\,
      I3 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \ap_CS_fsm_reg[9]_0\
    );
\ram_reg_i_157__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F008F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I2 => \state_addr_reg_111_reg[3]\,
      I3 => Q(2),
      I4 => \ram_reg_i_97__0\,
      I5 => Q(3),
      O => ap_loop_init_int_reg_0
    );
\ram_reg_i_160__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB8B8B8B"
    )
        port map (
      I0 => \ram_reg_i_101__0\,
      I1 => Q(2),
      I2 => \state_addr_reg_111_reg[3]_1\,
      I3 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \ap_CS_fsm_reg[9]\
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0080FF80"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_102__0_n_32\,
      I2 => ram_reg_0,
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => ram_reg_1(1),
      O => \ap_CS_fsm_reg[18]\
    );
\state_addr_reg_111[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      O => D(0)
    );
\state_addr_reg_111[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_1\,
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(1)
    );
\state_addr_reg_111[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(2)
    );
\state_addr_reg_111[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => \i_fu_30[4]_i_4__2_n_32\,
      I2 => \state_addr_reg_111_reg[3]_0\,
      I3 => \state_addr_reg_111_reg[3]_1\,
      I4 => \state_addr_reg_111_reg[3]_2\,
      I5 => \state_addr_reg_111_reg[3]_3\,
      O => E(0)
    );
\state_addr_reg_111[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_2\,
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_32 is
  port (
    i_fu_300 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_30_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln402_3_reg_265_reg[2]\ : out STD_LOGIC;
    add_ln308_fu_78_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln402_3_reg_265_reg[1]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \add_ln402_3_reg_265_reg[3]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    \i_fu_30_reg[3]_0\ : out STD_LOGIC;
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \state_addr_reg_112_reg[3]\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_0\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_1\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_2\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    add_ln402_3_reg_265 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_15_0_0_i_5__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_32 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_32;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_32 is
  signal \ap_CS_fsm[10]_i_2__0_n_32\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__16_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__16_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_3__3_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__16\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__16\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1__4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1__6\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1__6\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1__6\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_1__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_3__3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of ram_reg_i_180 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of ram_reg_i_181 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of ram_reg_i_182 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \state_addr_reg_112[0]_i_1__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \state_addr_reg_112[1]_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \state_addr_reg_112[2]_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \state_addr_reg_112[3]_i_2__2\ : label is "soft_lutpair181";
begin
\ap_CS_fsm[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => ap_done_cache_reg_0,
      I2 => \ap_CS_fsm[10]_i_2__0_n_32\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_3\,
      I1 => \state_addr_reg_112_reg[3]_2\,
      I2 => \state_addr_reg_112_reg[3]_1\,
      I3 => \state_addr_reg_112_reg[3]_0\,
      I4 => \state_addr_reg_112_reg[3]\,
      I5 => \i_fu_30[4]_i_3__3_n_32\,
      O => \ap_CS_fsm[10]_i_2__0_n_32\
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[10]_i_2__0_n_32\,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_done_cache_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[10]_i_2__0_n_32\,
      I1 => ap_done_cache_reg_0,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__16_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__16_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => \ap_CS_fsm[10]_i_2__0_n_32\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      O => \ap_loop_init_int_i_1__16_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__16_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache_reg_0,
      I2 => \ap_CS_fsm[10]_i_2__0_n_32\,
      O => \ap_CS_fsm_reg[8]\
    );
\i_fu_30[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_112_reg[3]_0\,
      O => add_ln308_fu_78_p2(0)
    );
\i_fu_30[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => \state_addr_reg_112_reg[3]_0\,
      O => \i_fu_30_reg[1]\
    );
\i_fu_30[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_2\,
      I1 => \state_addr_reg_112_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_112_reg[3]_1\,
      O => \i_fu_30_reg[2]\
    );
\i_fu_30[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_3\,
      I1 => \state_addr_reg_112_reg[3]_2\,
      I2 => \state_addr_reg_112_reg[3]_1\,
      I3 => ap_loop_init_int,
      I4 => \state_addr_reg_112_reg[3]_0\,
      O => \i_fu_30_reg[3]_0\
    );
\i_fu_30[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \ap_CS_fsm[10]_i_2__0_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]\,
      I1 => \state_addr_reg_112_reg[3]_0\,
      I2 => \i_fu_30[4]_i_3__3_n_32\,
      I3 => \state_addr_reg_112_reg[3]_1\,
      I4 => \state_addr_reg_112_reg[3]_2\,
      I5 => \state_addr_reg_112_reg[3]_3\,
      O => add_ln308_fu_78_p2(1)
    );
\i_fu_30[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_init_int,
      O => \i_fu_30[4]_i_3__3_n_32\
    );
\ram_reg_0_15_0_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFFFFDDDDDDDD"
    )
        port map (
      I0 => add_ln402_3_reg_265(0),
      I1 => \ram_reg_0_15_0_0_i_5__0\(1),
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => \state_addr_reg_112_reg[3]_1\,
      I5 => \ram_reg_0_15_0_0_i_5__0\(0),
      O => \add_ln402_3_reg_265_reg[1]\
    );
\ram_reg_0_15_0_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFFFFDDDDDDDD"
    )
        port map (
      I0 => add_ln402_3_reg_265(1),
      I1 => \ram_reg_0_15_0_0_i_5__0\(1),
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => \state_addr_reg_112_reg[3]_2\,
      I5 => \ram_reg_0_15_0_0_i_5__0\(0),
      O => \add_ln402_3_reg_265_reg[2]\
    );
ram_reg_0_15_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFFFFDDDDDDDD"
    )
        port map (
      I0 => add_ln402_3_reg_265(2),
      I1 => \ram_reg_0_15_0_0_i_5__0\(1),
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => \state_addr_reg_112_reg[3]_3\,
      I5 => \ram_reg_0_15_0_0_i_5__0\(0),
      O => \add_ln402_3_reg_265_reg[3]\
    );
ram_reg_i_180: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0,
      I2 => \state_addr_reg_112_reg[3]_3\,
      O => ap_loop_init_int_reg_1
    );
ram_reg_i_181: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0,
      I2 => \state_addr_reg_112_reg[3]_2\,
      O => ap_loop_init_int_reg_2
    );
ram_reg_i_182: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0,
      I2 => \state_addr_reg_112_reg[3]_1\,
      O => ap_loop_init_int_reg_0
    );
\state_addr_reg_112[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => \i_fu_30_reg[3]\(0)
    );
\state_addr_reg_112[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_1\,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_init_int,
      O => \i_fu_30_reg[3]\(1)
    );
\state_addr_reg_112[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_2\,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_init_int,
      O => \i_fu_30_reg[3]\(2)
    );
\state_addr_reg_112[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \i_fu_30[4]_i_3__3_n_32\,
      I1 => \state_addr_reg_112_reg[3]\,
      I2 => \state_addr_reg_112_reg[3]_0\,
      I3 => \state_addr_reg_112_reg[3]_1\,
      I4 => \state_addr_reg_112_reg[3]_2\,
      I5 => \state_addr_reg_112_reg[3]_3\,
      O => E(0)
    );
\state_addr_reg_112[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_3\,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_init_int,
      O => \i_fu_30_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_33 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init : out STD_LOGIC;
    grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_load_15_reg_845_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_load_14_reg_840_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_load_17_reg_855_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_load_16_reg_850_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    i_26_fu_52 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_fu_56_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_56_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_fu_48_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_fu_48_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_7_fu_64_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_7_fu_64_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_54_fu_60_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_54_fu_60_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_33 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_33;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_33 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__19_n_32\ : STD_LOGIC;
  signal \^ap_loop_init\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__18_n_32\ : STD_LOGIC;
  signal \^grp_aes_invmain_pipeline_invshiftrowloop_fu_273_ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__18\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \i_26_fu_52[1]_i_2\ : label is "soft_lutpair176";
begin
  ap_loop_init <= \^ap_loop_init\;
  grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_ready <= \^grp_aes_invmain_pipeline_invshiftrowloop_fu_273_ap_ready\;
\ap_CS_fsm[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]\(0),
      I1 => \^grp_aes_invmain_pipeline_invshiftrowloop_fu_273_ap_ready\,
      I2 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[16]\(1),
      O => D(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]\(1),
      I1 => ap_done_cache,
      I2 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I3 => \^grp_aes_invmain_pipeline_invshiftrowloop_fu_273_ap_ready\,
      O => D(1)
    );
\ap_CS_fsm[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => i_26_fu_52(0),
      I3 => Q(1),
      I4 => i_26_fu_52(1),
      O => \^grp_aes_invmain_pipeline_invshiftrowloop_fu_273_ap_ready\
    );
\ap_done_cache_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I1 => \^grp_aes_invmain_pipeline_invshiftrowloop_fu_273_ap_ready\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__19_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__19_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => \^grp_aes_invmain_pipeline_invshiftrowloop_fu_273_ap_ready\,
      O => \ap_loop_init_int_i_1__18_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__18_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_54_fu_60[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(0),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(0),
      O => \state_load_16_reg_850_reg[7]\(0)
    );
\empty_54_fu_60[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(1),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(1),
      O => \state_load_16_reg_850_reg[7]\(1)
    );
\empty_54_fu_60[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(2),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(2),
      O => \state_load_16_reg_850_reg[7]\(2)
    );
\empty_54_fu_60[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(3),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(3),
      O => \state_load_16_reg_850_reg[7]\(3)
    );
\empty_54_fu_60[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(4),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(4),
      O => \state_load_16_reg_850_reg[7]\(4)
    );
\empty_54_fu_60[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(5),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(5),
      O => \state_load_16_reg_850_reg[7]\(5)
    );
\empty_54_fu_60[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(6),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(6),
      O => \state_load_16_reg_850_reg[7]\(6)
    );
\empty_54_fu_60[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_54_fu_60_reg[7]\(7),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_54_fu_60_reg[7]_0\(7),
      O => \state_load_16_reg_850_reg[7]\(7)
    );
\empty_fu_56[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(0),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(0),
      O => \state_load_15_reg_845_reg[7]\(0)
    );
\empty_fu_56[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(1),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(1),
      O => \state_load_15_reg_845_reg[7]\(1)
    );
\empty_fu_56[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(2),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(2),
      O => \state_load_15_reg_845_reg[7]\(2)
    );
\empty_fu_56[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(3),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(3),
      O => \state_load_15_reg_845_reg[7]\(3)
    );
\empty_fu_56[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(4),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(4),
      O => \state_load_15_reg_845_reg[7]\(4)
    );
\empty_fu_56[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(5),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(5),
      O => \state_load_15_reg_845_reg[7]\(5)
    );
\empty_fu_56[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(6),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(6),
      O => \state_load_15_reg_845_reg[7]\(6)
    );
\empty_fu_56[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFBEAAAAAAAA"
    )
        port map (
      I0 => \^ap_loop_init\,
      I1 => i_26_fu_52(1),
      I2 => Q(1),
      I3 => i_26_fu_52(0),
      I4 => Q(0),
      I5 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\empty_fu_56[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \empty_fu_56_reg[7]\(7),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_56_reg[7]_0\(7),
      O => \state_load_15_reg_845_reg[7]\(7)
    );
\i_26_fu_52[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \^ap_loop_init\
    );
\tmp_7_fu_64[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(0),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(0),
      O => \state_load_17_reg_855_reg[7]\(0)
    );
\tmp_7_fu_64[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(1),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(1),
      O => \state_load_17_reg_855_reg[7]\(1)
    );
\tmp_7_fu_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(2),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(2),
      O => \state_load_17_reg_855_reg[7]\(2)
    );
\tmp_7_fu_64[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(3),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(3),
      O => \state_load_17_reg_855_reg[7]\(3)
    );
\tmp_7_fu_64[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(4),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(4),
      O => \state_load_17_reg_855_reg[7]\(4)
    );
\tmp_7_fu_64[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(5),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(5),
      O => \state_load_17_reg_855_reg[7]\(5)
    );
\tmp_7_fu_64[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(6),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(6),
      O => \state_load_17_reg_855_reg[7]\(6)
    );
\tmp_7_fu_64[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_7_fu_64_reg[7]\(7),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_7_fu_64_reg[7]_0\(7),
      O => \state_load_17_reg_855_reg[7]\(7)
    );
\tmp_fu_48[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(0),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(0),
      O => \state_load_14_reg_840_reg[7]\(0)
    );
\tmp_fu_48[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(1),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(1),
      O => \state_load_14_reg_840_reg[7]\(1)
    );
\tmp_fu_48[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(2),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(2),
      O => \state_load_14_reg_840_reg[7]\(2)
    );
\tmp_fu_48[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(3),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(3),
      O => \state_load_14_reg_840_reg[7]\(3)
    );
\tmp_fu_48[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(4),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(4),
      O => \state_load_14_reg_840_reg[7]\(4)
    );
\tmp_fu_48[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(5),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(5),
      O => \state_load_14_reg_840_reg[7]\(5)
    );
\tmp_fu_48[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(6),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(6),
      O => \state_load_14_reg_840_reg[7]\(6)
    );
\tmp_fu_48[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \tmp_fu_48_reg[7]\(7),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_fu_48_reg[7]_0\(7),
      O => \state_load_14_reg_840_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_34 is
  port (
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_300 : out STD_LOGIC;
    \i_fu_30_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_30_reg[3]\ : out STD_LOGIC;
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[1]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg : in STD_LOGIC;
    \state_addr_reg_111_reg[3]\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_0\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_1\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_2\ : in STD_LOGIC;
    \state_addr_reg_111_reg[3]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_34 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_34;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_34 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__18_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__22_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_3__4_n_32\ : STD_LOGIC;
  signal \i_fu_30[4]_i_4__3_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__18\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__22\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1__3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1__3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1__3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_1__5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_4__3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ram_reg_i_34__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \state_addr_reg_111[0]_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \state_addr_reg_111[1]_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \state_addr_reg_111[2]_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \state_addr_reg_111[3]_i_2__2\ : label is "soft_lutpair168";
begin
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0,
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm_reg[18]\(0)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[18]\(1)
    );
\ap_done_cache_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__18_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__18_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__4_n_32\,
      O => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_ready
    );
\ap_loop_init_int_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__22_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__22_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \i_fu_30[4]_i_3__4_n_32\,
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_0,
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_1,
      I4 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_2,
      I5 => Q(0),
      O => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg
    );
\i_fu_30[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_111_reg[3]_2\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_30[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \state_addr_reg_111_reg[3]_2\,
      O => \i_fu_30_reg[1]\
    );
\i_fu_30[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => \state_addr_reg_111_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]_0\,
      O => \i_fu_30_reg[2]\
    );
\i_fu_30[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_1\,
      I1 => \state_addr_reg_111_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_111_reg[3]_2\,
      I4 => \state_addr_reg_111_reg[3]\,
      O => \i_fu_30_reg[3]\
    );
\i_fu_30[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I1 => \i_fu_30[4]_i_3__4_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_3\,
      I1 => \state_addr_reg_111_reg[3]\,
      I2 => \state_addr_reg_111_reg[3]_2\,
      I3 => \i_fu_30[4]_i_4__3_n_32\,
      I4 => \state_addr_reg_111_reg[3]_0\,
      I5 => \state_addr_reg_111_reg[3]_1\,
      O => \i_fu_30_reg[4]\
    );
\i_fu_30[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_3\,
      I1 => \state_addr_reg_111_reg[3]_2\,
      I2 => \state_addr_reg_111_reg[3]_1\,
      I3 => \state_addr_reg_111_reg[3]_0\,
      I4 => \state_addr_reg_111_reg[3]\,
      I5 => \i_fu_30[4]_i_4__3_n_32\,
      O => \i_fu_30[4]_i_3__4_n_32\
    );
\i_fu_30[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_30[4]_i_4__3_n_32\
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \state_addr_reg_111_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      I4 => Q(1),
      O => \ap_CS_fsm_reg[20]\
    );
\state_addr_reg_111[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      O => D(0)
    );
\state_addr_reg_111[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      O => D(1)
    );
\state_addr_reg_111[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      O => D(2)
    );
\state_addr_reg_111[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \i_fu_30[4]_i_4__3_n_32\,
      I1 => \state_addr_reg_111_reg[3]\,
      I2 => \state_addr_reg_111_reg[3]_0\,
      I3 => \state_addr_reg_111_reg[3]_1\,
      I4 => \state_addr_reg_111_reg[3]_2\,
      I5 => \state_addr_reg_111_reg[3]_3\,
      O => E(0)
    );
\state_addr_reg_111[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_111_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_35 is
  port (
    grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln398_fu_99_p2 : out STD_LOGIC;
    add_ln398_fu_105_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    select_ln398_2_fu_137_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln398_fu_123_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln401_fu_153_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_fu_46_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg : in STD_LOGIC;
    \select_ln398_2_reg_245_reg[2]\ : in STD_LOGIC;
    \select_ln398_2_reg_245_reg[2]_0\ : in STD_LOGIC;
    \select_ln398_2_reg_245_reg[2]_1\ : in STD_LOGIC;
    \select_ln398_2_reg_245_reg[2]_2\ : in STD_LOGIC;
    \select_ln398_2_reg_245_reg[2]_3\ : in STD_LOGIC;
    j_fu_42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_35 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_35;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_35 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__13_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__20_n_32\ : STD_LOGIC;
  signal \indvar_flatten_fu_50[4]_i_3__1_n_32\ : STD_LOGIC;
  signal \select_ln398_2_reg_245[2]_i_3_n_32\ : STD_LOGIC;
  signal \select_ln398_2_reg_245[2]_i_4_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__13\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__20\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \i_fu_46[1]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_fu_46[2]_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[0]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[1]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[2]_i_1__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[3]_i_1__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[4]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \j_fu_42[1]_i_1__3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \j_fu_42[2]_i_1__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \select_ln398_2_reg_245[2]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \select_ln398_2_reg_245[2]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \select_ln398_reg_240[0]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \select_ln398_reg_240[1]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \select_ln398_reg_240[2]_i_1__0\ : label is "soft_lutpair160";
begin
\ap_CS_fsm[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[12]\(0),
      O => D(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[12]\(1),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[12]\(0),
      O => D(1)
    );
\ap_done_cache_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__13_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__13_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I1 => \indvar_flatten_fu_50[4]_i_3__1_n_32\,
      O => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_ready
    );
\ap_loop_init_int_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__20_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__20_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \indvar_flatten_fu_50[4]_i_3__1_n_32\,
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0,
      O => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_reg
    );
\i_fu_46[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22212222"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln398_2_reg_245[2]_i_3_n_32\,
      I2 => j_fu_42(0),
      I3 => j_fu_42(1),
      I4 => j_fu_42(2),
      O => \i_fu_46_reg[2]\(0)
    );
\i_fu_46[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \select_ln398_2_reg_245[2]_i_4_n_32\,
      I1 => Q(1),
      I2 => ap_loop_init_int,
      O => \i_fu_46_reg[2]\(1)
    );
\i_fu_46[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => Q(1),
      I3 => \select_ln398_2_reg_245[2]_i_4_n_32\,
      O => \i_fu_46_reg[2]\(2)
    );
\indvar_flatten_fu_50[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \select_ln398_2_reg_245_reg[2]_1\,
      O => add_ln398_fu_105_p2(0)
    );
\indvar_flatten_fu_50[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \select_ln398_2_reg_245_reg[2]_1\,
      I1 => ap_loop_init_int,
      I2 => \select_ln398_2_reg_245_reg[2]_0\,
      O => add_ln398_fu_105_p2(1)
    );
\indvar_flatten_fu_50[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \select_ln398_2_reg_245_reg[2]\,
      I1 => \select_ln398_2_reg_245_reg[2]_1\,
      I2 => ap_loop_init_int,
      I3 => \select_ln398_2_reg_245_reg[2]_0\,
      O => add_ln398_fu_105_p2(2)
    );
\indvar_flatten_fu_50[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \select_ln398_2_reg_245_reg[2]_2\,
      I1 => \select_ln398_2_reg_245_reg[2]_0\,
      I2 => \select_ln398_2_reg_245_reg[2]_1\,
      I3 => \select_ln398_2_reg_245_reg[2]\,
      I4 => ap_loop_init_int,
      O => add_ln398_fu_105_p2(3)
    );
\indvar_flatten_fu_50[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I1 => \indvar_flatten_fu_50[4]_i_3__1_n_32\,
      O => E(0)
    );
\indvar_flatten_fu_50[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1222222222222222"
    )
        port map (
      I0 => \select_ln398_2_reg_245_reg[2]_3\,
      I1 => \select_ln398_2_reg_245[2]_i_3_n_32\,
      I2 => \select_ln398_2_reg_245_reg[2]\,
      I3 => \select_ln398_2_reg_245_reg[2]_1\,
      I4 => \select_ln398_2_reg_245_reg[2]_0\,
      I5 => \select_ln398_2_reg_245_reg[2]_2\,
      O => add_ln398_fu_105_p2(4)
    );
\indvar_flatten_fu_50[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \select_ln398_2_reg_245_reg[2]_3\,
      I1 => \select_ln398_2_reg_245_reg[2]_2\,
      I2 => \select_ln398_2_reg_245_reg[2]_1\,
      I3 => \select_ln398_2_reg_245_reg[2]_0\,
      I4 => \select_ln398_2_reg_245_reg[2]\,
      I5 => \select_ln398_2_reg_245[2]_i_3_n_32\,
      O => \indvar_flatten_fu_50[4]_i_3__1_n_32\
    );
\j_fu_42[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      O => add_ln401_fu_153_p2(0)
    );
\j_fu_42[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => ap_loop_init_int,
      I2 => j_fu_42(0),
      O => add_ln401_fu_153_p2(1)
    );
\j_fu_42[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0608"
    )
        port map (
      I0 => j_fu_42(2),
      I1 => j_fu_42(1),
      I2 => ap_loop_init_int,
      I3 => j_fu_42(0),
      O => add_ln401_fu_153_p2(2)
    );
\select_ln398_2_reg_245[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \select_ln398_2_reg_245[2]_i_3_n_32\,
      I1 => \select_ln398_2_reg_245_reg[2]\,
      I2 => \select_ln398_2_reg_245_reg[2]_0\,
      I3 => \select_ln398_2_reg_245_reg[2]_1\,
      I4 => \select_ln398_2_reg_245_reg[2]_2\,
      I5 => \select_ln398_2_reg_245_reg[2]_3\,
      O => icmp_ln398_fu_99_p2
    );
\select_ln398_2_reg_245[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => \select_ln398_2_reg_245[2]_i_4_n_32\,
      I1 => Q(1),
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => select_ln398_2_fu_137_p3(2)
    );
\select_ln398_2_reg_245[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \select_ln398_2_reg_245[2]_i_3_n_32\
    );
\select_ln398_2_reg_245[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002A00"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I3 => j_fu_42(2),
      I4 => j_fu_42(1),
      I5 => j_fu_42(0),
      O => \select_ln398_2_reg_245[2]_i_4_n_32\
    );
\select_ln398_reg_240[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      O => select_ln398_fu_123_p3(0)
    );
\select_ln398_reg_240[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      O => select_ln398_fu_123_p3(1)
    );
\select_ln398_reg_240[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => j_fu_42(1),
      I2 => j_fu_42(2),
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I4 => ap_loop_init_int,
      O => select_ln398_fu_123_p3(2)
    );
\trunc_ln398_reg_250[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFDFD00020202"
    )
        port map (
      I0 => j_fu_42(2),
      I1 => j_fu_42(1),
      I2 => j_fu_42(0),
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(0),
      O => select_ln398_2_fu_137_p3(0)
    );
\trunc_ln398_reg_250[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A9AA0000AAAA"
    )
        port map (
      I0 => Q(1),
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      I4 => \select_ln398_2_reg_245[2]_i_3_n_32\,
      I5 => Q(0),
      O => select_ln398_2_fu_137_p3(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_36 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_30_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_fu_300 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_30_reg[4]\ : out STD_LOGIC;
    \i_fu_30_reg[3]_0\ : out STD_LOGIC;
    \i_fu_30_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[1]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_NS_fsm113_out : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_5\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_2__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln402_3_reg_265 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_6\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q0_reg[7]_8\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[7]_9\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_2\ : in STD_LOGIC;
    \state_addr_reg_112_reg[3]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invMain_fu_380_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_36 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_36;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_36 is
  signal \ap_CS_fsm[20]_i_2_n_32\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__20_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__19_n_32\ : STD_LOGIC;
  signal \^grp_aes_invmain_pipeline_vitis_loop_308_1_fu_288_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^i_fu_30_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_0_15_0_0_i_11__0_n_32\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_9__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_39__2_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__20\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__19\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1__6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1__4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_1__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_fu_30[4]_i_1__6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_11__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram_reg_i_36__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram_reg_i_39__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \state_addr_reg_112[0]_i_1__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \state_addr_reg_112[1]_i_1__3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \state_addr_reg_112[2]_i_1__3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \state_addr_reg_112[3]_i_2__3\ : label is "soft_lutpair154";
begin
  grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg(1 downto 0) <= \^grp_aes_invmain_pipeline_vitis_loop_308_1_fu_288_ap_start_reg_reg\(1 downto 0);
  \i_fu_30_reg[3]\(3 downto 0) <= \^i_fu_30_reg[3]\(3 downto 0);
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D080FFFFD080D080"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I1 => \ap_CS_fsm[20]_i_2_n_32\,
      I2 => Q(8),
      I3 => ap_done_cache,
      I4 => grp_aes_invMain_fu_380_ap_start_reg,
      I5 => Q(0),
      O => \^grp_aes_invmain_pipeline_vitis_loop_308_1_fu_288_ap_start_reg_reg\(0)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(0),
      I1 => \^grp_aes_invmain_pipeline_vitis_loop_308_1_fu_288_ap_start_reg_reg\(0),
      I2 => \ap_CS_fsm_reg[21]\(1),
      O => \ap_CS_fsm_reg[20]\(0)
    );
\ap_CS_fsm[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F7F0F0"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I1 => \ap_CS_fsm[20]_i_2_n_32\,
      I2 => Q(7),
      I3 => ap_done_cache,
      I4 => Q(8),
      O => \^grp_aes_invmain_pipeline_vitis_loop_308_1_fu_288_ap_start_reg_reg\(1)
    );
\ap_CS_fsm[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_1\,
      I1 => \state_addr_reg_112_reg[3]\,
      I2 => \state_addr_reg_112_reg[3]_0\,
      I3 => \state_addr_reg_112_reg[3]_3\,
      I4 => \state_addr_reg_112_reg[3]_2\,
      I5 => \ram_reg_0_15_0_0_i_11__0_n_32\,
      O => \ap_CS_fsm[20]_i_2_n_32\
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[21]\(1),
      I1 => \^grp_aes_invmain_pipeline_vitis_loop_308_1_fu_288_ap_start_reg_reg\(0),
      O => \ap_CS_fsm_reg[20]\(1)
    );
\ap_done_cache_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[20]_i_2_n_32\,
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__20_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__20_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => \ap_CS_fsm[20]_i_2_n_32\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      O => \ap_loop_init_int_i_1__19_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__19_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_CS_fsm[20]_i_2_n_32\,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      O => \ap_CS_fsm_reg[19]\
    );
grp_aes_invMain_fu_380_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F7FFFFF0000"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I1 => \ap_CS_fsm[20]_i_2_n_32\,
      I2 => Q(8),
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[21]\(0),
      I5 => grp_aes_invMain_fu_380_ap_start_reg,
      O => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0
    );
\i_fu_30[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \state_addr_reg_112_reg[3]_3\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_30[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \state_addr_reg_112_reg[3]_3\,
      O => \i_fu_30_reg[1]\
    );
\i_fu_30[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]\,
      I1 => \state_addr_reg_112_reg[3]_3\,
      I2 => ap_loop_init_int,
      I3 => \state_addr_reg_112_reg[3]_0\,
      O => \i_fu_30_reg[2]\
    );
\i_fu_30[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_1\,
      I1 => \state_addr_reg_112_reg[3]\,
      I2 => \state_addr_reg_112_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => \state_addr_reg_112_reg[3]_3\,
      O => \i_fu_30_reg[3]_0\
    );
\i_fu_30[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I1 => \ap_CS_fsm[20]_i_2_n_32\,
      O => i_fu_300
    );
\i_fu_30[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_2\,
      I1 => \state_addr_reg_112_reg[3]_3\,
      I2 => \ram_reg_0_15_0_0_i_11__0_n_32\,
      I3 => \state_addr_reg_112_reg[3]_0\,
      I4 => \state_addr_reg_112_reg[3]\,
      I5 => \state_addr_reg_112_reg[3]_1\,
      O => \i_fu_30_reg[4]\
    );
\ram_reg_0_15_0_0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \ram_reg_0_15_0_0_i_11__0_n_32\
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDD8D88"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[7]_2\(0),
      I2 => \q0_reg[7]_3\,
      I3 => \q0_reg[7]_4\(0),
      I4 => \q0_reg[7]_5\,
      I5 => \ram_reg_0_15_0_0_i_9__0_n_32\,
      O => address0(0)
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55D50000"
    )
        port map (
      I0 => \q0_reg[7]_6\,
      I1 => Q(8),
      I2 => \state_addr_reg_112_reg[3]_0\,
      I3 => \ram_reg_0_15_0_0_i_11__0_n_32\,
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[7]_7\,
      O => address0(1)
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55D50000"
    )
        port map (
      I0 => \q0_reg[7]\,
      I1 => Q(8),
      I2 => \state_addr_reg_112_reg[3]\,
      I3 => \ram_reg_0_15_0_0_i_11__0_n_32\,
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[7]_1\,
      O => address0(2)
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55D50000"
    )
        port map (
      I0 => \q0_reg[7]_8\,
      I1 => Q(8),
      I2 => \state_addr_reg_112_reg[3]_1\,
      I3 => \ram_reg_0_15_0_0_i_11__0_n_32\,
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[7]_9\,
      O => address0(3)
    );
\ram_reg_0_15_0_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8A8A808080"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \^i_fu_30_reg[3]\(0),
      I2 => Q(8),
      I3 => \ram_reg_0_15_0_0_i_2__0_0\(0),
      I4 => Q(2),
      I5 => add_ln402_3_reg_265(0),
      O => \ram_reg_0_15_0_0_i_9__0_n_32\
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEAEA"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(8),
      I2 => \state_addr_reg_112_reg[3]\,
      I3 => ap_loop_init_int,
      I4 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      O => \ram_reg_i_36__1_n_32\
    );
\ram_reg_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \state_addr_reg_112_reg[3]_0\,
      I3 => Q(8),
      O => \ram_reg_i_39__2_n_32\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_1,
      I2 => Q(8),
      I3 => \^i_fu_30_reg[3]\(3),
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEAE"
    )
        port map (
      I0 => \ram_reg_i_36__1_n_32\,
      I1 => ram_reg,
      I2 => Q(6),
      I3 => D(0),
      I4 => Q(8),
      I5 => ram_reg_0,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F100F1F1F1F1"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(4),
      I3 => ram_reg_1,
      I4 => \ram_reg_i_39__2_n_32\,
      I5 => ram_reg_2,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAAA"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ap_NS_fsm113_out,
      I2 => Q(8),
      I3 => \^i_fu_30_reg[3]\(0),
      I4 => ram_reg_7,
      O => ADDRARDADDR(0)
    );
\state_addr_reg_112[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      O => \^i_fu_30_reg[3]\(0)
    );
\state_addr_reg_112[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      O => \^i_fu_30_reg[3]\(1)
    );
\state_addr_reg_112[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      O => \^i_fu_30_reg[3]\(2)
    );
\state_addr_reg_112[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_11__0_n_32\,
      I1 => \state_addr_reg_112_reg[3]_2\,
      I2 => \state_addr_reg_112_reg[3]_3\,
      I3 => \state_addr_reg_112_reg[3]_0\,
      I4 => \state_addr_reg_112_reg[3]\,
      I5 => \state_addr_reg_112_reg[3]_1\,
      O => E(0)
    );
\state_addr_reg_112[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state_addr_reg_112_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      O => \^i_fu_30_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_37 is
  port (
    ap_done_cache_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    decryptedtext_array_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_reg : out STD_LOGIC;
    add_ln94_fu_154_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    i_fu_66 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg : in STD_LOGIC;
    \i_fu_66_reg[0]\ : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_66_reg[3]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_66_reg[3]_0\ : in STD_LOGIC;
    \i_fu_66_reg[3]_1\ : in STD_LOGIC;
    \i_fu_66_reg[3]_2\ : in STD_LOGIC;
    \i_fu_66_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_37 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_37;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_37 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__23_n_32\ : STD_LOGIC;
  signal \ap_done_cache_i_2__1_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__25_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_done : STD_LOGIC;
  signal \i_fu_66[4]_i_3__0_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i_fu_66[0]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \i_fu_66[1]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \i_fu_66[2]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \i_fu_66[3]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \i_fu_66[4]_i_1__0\ : label is "soft_lutpair146";
begin
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_done,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F0FFFF80F00000"
    )
        port map (
      I0 => Q(1),
      I1 => ack_in,
      I2 => \ap_done_cache_i_2__1_n_32\,
      I3 => \i_fu_66_reg[0]\,
      I4 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I5 => ap_done_cache,
      O => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_done
    );
\ap_CS_fsm[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DDD1DDFFFFFFFF"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I2 => \i_fu_66_reg[0]\,
      I3 => \ap_done_cache_i_2__1_n_32\,
      I4 => ack_in,
      I5 => Q(1),
      O => ap_done_cache_reg_0
    );
\ap_done_cache_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C444FFFFC4440000"
    )
        port map (
      I0 => \i_fu_66_reg[0]\,
      I1 => \ap_done_cache_i_2__1_n_32\,
      I2 => ack_in,
      I3 => Q(1),
      I4 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__23_n_32\
    );
\ap_done_cache_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \i_fu_66_reg[4]\,
      I1 => \i_fu_66_reg[3]_0\,
      I2 => \i_fu_66_reg[3]_1\,
      I3 => \i_fu_66_reg[3]_2\,
      I4 => \i_fu_66_reg[3]\,
      I5 => ap_loop_init_int,
      O => \ap_done_cache_i_2__1_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__23_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEE0CCC"
    )
        port map (
      I0 => \i_fu_66[4]_i_3__0_n_32\,
      I1 => \i_fu_66_reg[0]\,
      I2 => Q(1),
      I3 => ack_in,
      I4 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_init_int_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \ap_done_cache_i_2__1_n_32\,
      I1 => \i_fu_66_reg[0]\,
      I2 => Q(1),
      I3 => ack_in,
      I4 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__25_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__25_n_32\,
      Q => ap_loop_init_int,
      S => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA00AA"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I1 => Q(1),
      I2 => ack_in,
      I3 => \ap_done_cache_i_2__1_n_32\,
      I4 => \i_fu_66_reg[0]\,
      I5 => Q(0),
      O => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_reg
    );
\i_fu_66[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]_2\,
      O => add_ln94_fu_154_p2(0)
    );
\i_fu_66[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]_2\,
      I2 => \i_fu_66_reg[3]_1\,
      O => add_ln94_fu_154_p2(1)
    );
\i_fu_66[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]_0\,
      I2 => \i_fu_66_reg[3]_2\,
      I3 => \i_fu_66_reg[3]_1\,
      O => add_ln94_fu_154_p2(2)
    );
\i_fu_66[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]\,
      I2 => \i_fu_66_reg[3]_2\,
      I3 => \i_fu_66_reg[3]_1\,
      I4 => \i_fu_66_reg[3]_0\,
      O => add_ln94_fu_154_p2(3)
    );
\i_fu_66[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4440000"
    )
        port map (
      I0 => \i_fu_66_reg[0]\,
      I1 => \i_fu_66[4]_i_3__0_n_32\,
      I2 => ack_in,
      I3 => Q(1),
      I4 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      O => i_fu_66
    );
\i_fu_66[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07080F000F000F00"
    )
        port map (
      I0 => \i_fu_66_reg[3]_1\,
      I1 => \i_fu_66_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_66_reg[4]\,
      I4 => \i_fu_66_reg[3]_0\,
      I5 => \i_fu_66_reg[3]\,
      O => add_ln94_fu_154_p2(4)
    );
\i_fu_66[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \i_fu_66_reg[4]\,
      I1 => \i_fu_66_reg[3]_0\,
      I2 => \i_fu_66_reg[3]_2\,
      I3 => \i_fu_66_reg[3]_1\,
      I4 => \i_fu_66_reg[3]\,
      I5 => ap_loop_init_int,
      O => \i_fu_66[4]_i_3__0_n_32\
    );
\ram_reg_0_15_0_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I2 => \i_fu_66_reg[3]_2\,
      I3 => Q(1),
      I4 => \q0_reg[7]\(0),
      O => decryptedtext_array_address0(0)
    );
\ram_reg_0_15_0_0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I2 => \i_fu_66_reg[3]_1\,
      I3 => Q(1),
      I4 => \q0_reg[7]\(1),
      O => decryptedtext_array_address0(1)
    );
\ram_reg_0_15_0_0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I2 => \i_fu_66_reg[3]_0\,
      I3 => Q(1),
      I4 => \q0_reg[7]\(2),
      O => decryptedtext_array_address0(2)
    );
\ram_reg_0_15_0_0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I2 => \i_fu_66_reg[3]\,
      I3 => Q(1),
      I4 => \q0_reg[7]\(3),
      O => decryptedtext_array_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    add_ln85_fu_154_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done : out STD_LOGIC;
    i_fu_66 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_66_reg[3]\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_5__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_66_reg[3]_0\ : in STD_LOGIC;
    \i_fu_66_reg[3]_1\ : in STD_LOGIC;
    \i_fu_66_reg[3]_2\ : in STD_LOGIC;
    ap_NS_fsm14_out : in STD_LOGIC;
    \i_fu_66_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_38 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_38;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_38 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__22_n_32\ : STD_LOGIC;
  signal \ap_done_cache_i_2__0_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__24_n_32\ : STD_LOGIC;
  signal \i_fu_66[4]_i_3_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i_fu_66[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_fu_66[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_fu_66[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_fu_66[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_6__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_7__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_8__2\ : label is "soft_lutpair144";
begin
\ap_CS_fsm[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F0FFFF80F00000"
    )
        port map (
      I0 => Q(1),
      I1 => ack_in,
      I2 => \ap_done_cache_i_2__0_n_32\,
      I3 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg,
      I4 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I5 => ap_done_cache,
      O => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE222E2200000000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I2 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg,
      I3 => \ap_done_cache_i_2__0_n_32\,
      I4 => ack_in,
      I5 => Q(1),
      O => D(0)
    );
\ap_done_cache_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C444FFFFC4440000"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg,
      I1 => \ap_done_cache_i_2__0_n_32\,
      I2 => ack_in,
      I3 => Q(1),
      I4 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__22_n_32\
    );
\ap_done_cache_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \i_fu_66_reg[4]\,
      I1 => \i_fu_66_reg[3]_0\,
      I2 => \i_fu_66_reg[3]_1\,
      I3 => \i_fu_66_reg[3]_2\,
      I4 => \i_fu_66_reg[3]\,
      I5 => ap_loop_init_int,
      O => \ap_done_cache_i_2__0_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__22_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEE0CCC"
    )
        port map (
      I0 => \i_fu_66[4]_i_3_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg,
      I2 => Q(1),
      I3 => ack_in,
      I4 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\ap_loop_init_int_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \ap_done_cache_i_2__0_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg,
      I2 => Q(1),
      I3 => ack_in,
      I4 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__24_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__24_n_32\,
      Q => ap_loop_init_int,
      S => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3BBB0000"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg,
      I1 => \ap_done_cache_i_2__0_n_32\,
      I2 => ack_in,
      I3 => Q(1),
      I4 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I5 => ap_NS_fsm14_out,
      O => ap_enable_reg_pp0_iter1_reg
    );
\i_fu_66[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]_2\,
      O => add_ln85_fu_154_p2(0)
    );
\i_fu_66[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]_2\,
      I2 => \i_fu_66_reg[3]_1\,
      O => add_ln85_fu_154_p2(1)
    );
\i_fu_66[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]_0\,
      I2 => \i_fu_66_reg[3]_2\,
      I3 => \i_fu_66_reg[3]_1\,
      O => add_ln85_fu_154_p2(2)
    );
\i_fu_66[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[3]\,
      I2 => \i_fu_66_reg[3]_2\,
      I3 => \i_fu_66_reg[3]_1\,
      I4 => \i_fu_66_reg[3]_0\,
      O => add_ln85_fu_154_p2(3)
    );
\i_fu_66[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4440000"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg,
      I1 => \i_fu_66[4]_i_3_n_32\,
      I2 => ack_in,
      I3 => Q(1),
      I4 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      O => i_fu_66
    );
\i_fu_66[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07080F000F000F00"
    )
        port map (
      I0 => \i_fu_66_reg[3]_1\,
      I1 => \i_fu_66_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_66_reg[4]\,
      I4 => \i_fu_66_reg[3]_0\,
      I5 => \i_fu_66_reg[3]\,
      O => add_ln85_fu_154_p2(4)
    );
\i_fu_66[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \i_fu_66_reg[4]\,
      I1 => \i_fu_66_reg[3]_0\,
      I2 => \i_fu_66_reg[3]_2\,
      I3 => \i_fu_66_reg[3]_1\,
      I4 => \i_fu_66_reg[3]\,
      I5 => ap_loop_init_int,
      O => \i_fu_66[4]_i_3_n_32\
    );
\ram_reg_0_15_0_0_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700070FF70007000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I2 => \i_fu_66_reg[3]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \ram_reg_0_15_0_0_i_5__2\(0),
      O => ap_loop_init_int_reg_0
    );
\ram_reg_0_15_0_0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Q(1),
      I1 => \i_fu_66_reg[3]_2\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[23]_1\
    );
\ram_reg_0_15_0_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Q(1),
      I1 => \i_fu_66_reg[3]_1\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[23]_0\
    );
\ram_reg_0_15_0_0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Q(1),
      I1 => \i_fu_66_reg[3]_0\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[23]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_39 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln75_fu_181_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    key_and_plaintext_TREADY_int_regslice : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_29_fu_90_reg[2]\ : in STD_LOGIC;
    \i_29_fu_90_reg[1]\ : in STD_LOGIC;
    \i_29_fu_90_reg[0]\ : in STD_LOGIC;
    \i_29_fu_90_reg[0]_0\ : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg : in STD_LOGIC;
    \i_29_fu_90_reg[0]_1\ : in STD_LOGIC;
    key_and_plaintext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_39 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_39;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_39 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__24_n_32\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_32\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_1\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__24\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of ap_done_cache_i_2 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_29_fu_90[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_29_fu_90[0]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \i_29_fu_90[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_29_fu_90[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_29_fu_90[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_8 : label is "soft_lutpair141";
begin
  E(0) <= \^e\(0);
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  ap_loop_init_int_reg_1 <= \^ap_loop_init_int_reg_1\;
  ap_loop_init_int_reg_2 <= \^ap_loop_init_int_reg_2\;
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^e\(0),
      I1 => \q0_reg[7]\(2),
      I2 => \q0_reg[7]\(0),
      I3 => \B_V_data_1_state_reg[1]\(0),
      O => key_and_plaintext_TREADY_int_regslice
    );
\ap_CS_fsm[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => \q0_reg[7]\(1),
      I1 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \^ap_loop_init_int_reg_2\,
      I4 => \q0_reg[7]\(2),
      O => \ap_CS_fsm_reg[10]\(0)
    );
\ap_CS_fsm[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \q0_reg[7]\(2),
      I1 => \^ap_loop_init_int_reg_2\,
      I2 => ap_done_cache,
      I3 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      O => \ap_CS_fsm_reg[10]\(1)
    );
\ap_done_cache_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_cache,
      I2 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_2\,
      O => \ap_done_cache_i_1__24_n_32\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I2 => \i_29_fu_90_reg[0]_1\,
      O => \^ap_loop_init_int_reg_2\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__24_n_32\,
      Q => ap_done_cache,
      R => '0'
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I2 => key_and_plaintext_TVALID_int_regslice,
      I3 => \^ap_loop_init_int_reg_2\,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \ap_loop_init_int_i_1__2_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_32\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_2\,
      I1 => \q0_reg[7]\(1),
      I2 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      O => \ap_CS_fsm_reg[9]\
    );
\i_29_fu_90[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I2 => \i_29_fu_90_reg[0]_1\,
      I3 => key_and_plaintext_TVALID_int_regslice,
      O => \^e\(0)
    );
\i_29_fu_90[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555455FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \i_29_fu_90_reg[2]\,
      I2 => \i_29_fu_90_reg[1]\,
      I3 => \i_29_fu_90_reg[0]\,
      I4 => \i_29_fu_90_reg[0]_0\,
      I5 => \^ap_loop_init_int_reg_1\,
      O => D(0)
    );
\i_29_fu_90[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      O => \^ap_loop_init_int_reg_1\
    );
\i_29_fu_90[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Q(0),
      I1 => \i_29_fu_90_reg[1]\,
      I2 => \^ap_loop_init_int_reg_0\,
      O => add_ln75_fu_181_p2(0)
    );
\i_29_fu_90[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \i_29_fu_90_reg[1]\,
      I1 => Q(0),
      I2 => \i_29_fu_90_reg[2]\,
      I3 => \^ap_loop_init_int_reg_0\,
      O => add_ln75_fu_181_p2(1)
    );
\i_29_fu_90[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => Q(0),
      I1 => \i_29_fu_90_reg[1]\,
      I2 => \i_29_fu_90_reg[2]\,
      I3 => \i_29_fu_90_reg[0]_0\,
      I4 => \^ap_loop_init_int_reg_0\,
      O => add_ln75_fu_181_p2(2)
    );
\i_29_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \i_29_fu_90_reg[0]_0\,
      I2 => \i_29_fu_90_reg[2]\,
      I3 => \i_29_fu_90_reg[1]\,
      I4 => \i_29_fu_90_reg[0]\,
      I5 => \^ap_loop_init_int_reg_1\,
      O => add_ln75_fu_181_p2(3)
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888B888B888"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I1 => \q0_reg[7]\(3),
      I2 => \q0_reg[7]\(2),
      I3 => \^ap_loop_init_int_reg_2\,
      I4 => key_and_plaintext_TVALID_int_regslice,
      I5 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      O => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_reg(0)
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \i_29_fu_90_reg[0]_0\,
      O => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_40 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_68_reg[0]\ : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_68_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    \i_fu_68_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_expandKey_fu_343_key_array128_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    key_and_plaintext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_40 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_40;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_40 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__26_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \i_fu_68[4]_i_2_n_32\ : STD_LOGIC;
  signal \i_fu_68[5]_i_5_n_32\ : STD_LOGIC;
  signal \i_fu_68[5]_i_7_n_32\ : STD_LOGIC;
  signal \i_fu_68[5]_i_8_n_32\ : STD_LOGIC;
  signal \i_fu_68[5]_i_9_n_32\ : STD_LOGIC;
  signal \^i_fu_68_reg[0]\ : STD_LOGIC;
  signal \^i_fu_68_reg[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__26\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_fu_68[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_fu_68[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_fu_68[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_fu_68[4]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \i_fu_68[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i_fu_68[5]_i_10\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_fu_68[5]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_fu_68[5]_i_5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_fu_68[5]_i_6\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of ram_reg_i_38 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of ram_reg_i_43 : label is "soft_lutpair134";
begin
  E(0) <= \^e\(0);
  \i_fu_68_reg[0]\ <= \^i_fu_68_reg[0]\;
  \i_fu_68_reg[4]\(2 downto 0) <= \^i_fu_68_reg[4]\(2 downto 0);
\ap_CS_fsm[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FDF0F0"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I1 => \^i_fu_68_reg[0]\,
      I2 => Q(1),
      I3 => ap_done_cache,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7020"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I1 => \^i_fu_68_reg[0]\,
      I2 => Q(2),
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I1 => \^i_fu_68_reg[0]\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__26_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__26_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FDFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^i_fu_68_reg[0]\,
      I3 => key_and_plaintext_TVALID_int_regslice,
      I4 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I1 => \^i_fu_68_reg[0]\,
      I2 => Q(1),
      O => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_reg
    );
\i_fu_68[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_68_reg[5]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\i_fu_68[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(0),
      I1 => ap_loop_init_int,
      I2 => \i_fu_68_reg[5]\(1),
      O => ap_loop_init_int_reg_0(1)
    );
\i_fu_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(2),
      I1 => \i_fu_68_reg[5]\(1),
      I2 => ap_loop_init_int,
      I3 => \i_fu_68_reg[5]\(0),
      O => ap_loop_init_int_reg_0(2)
    );
\i_fu_68[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(3),
      I1 => \i_fu_68_reg[5]\(0),
      I2 => ap_loop_init_int,
      I3 => \i_fu_68_reg[5]\(1),
      I4 => \i_fu_68_reg[5]\(2),
      O => ap_loop_init_int_reg_0(3)
    );
\i_fu_68[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(4),
      I1 => \i_fu_68_reg[5]\(2),
      I2 => \i_fu_68_reg[5]\(1),
      I3 => \i_fu_68[4]_i_2_n_32\,
      I4 => \i_fu_68_reg[5]\(0),
      I5 => \i_fu_68_reg[5]\(3),
      O => ap_loop_init_int_reg_0(4)
    );
\i_fu_68[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_68[4]_i_2_n_32\
    );
\i_fu_68[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I2 => \^i_fu_68_reg[0]\,
      O => SR(0)
    );
\i_fu_68[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(5)
    );
\i_fu_68[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7D000000000000"
    )
        port map (
      I0 => \i_fu_68[5]_i_5_n_32\,
      I1 => \^i_fu_68_reg[4]\(1),
      I2 => cipherkey_size_reg_225(0),
      I3 => \i_fu_68[5]_i_7_n_32\,
      I4 => key_and_plaintext_TVALID_int_regslice,
      I5 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => \^e\(0)
    );
\i_fu_68[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_68_reg[5]\(5),
      I2 => \i_fu_68[5]_i_8_n_32\,
      I3 => \i_fu_68_reg[5]\(4),
      O => ap_loop_init_int_reg_0(5)
    );
\i_fu_68[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFFFAFFFAEEE"
    )
        port map (
      I0 => \i_fu_68[5]_i_9_n_32\,
      I1 => \i_fu_68_reg[5]\(0),
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_fu_68_reg[5]\(1),
      I5 => \i_fu_68_reg[5]\(2),
      O => \^i_fu_68_reg[0]\
    );
\i_fu_68[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F111"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(2),
      I1 => \i_fu_68_reg[5]\(1),
      I2 => ap_loop_init_int,
      I3 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I4 => \i_fu_68_reg[5]\(0),
      O => \i_fu_68[5]_i_5_n_32\
    );
\i_fu_68[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => \^i_fu_68_reg[4]\(1)
    );
\i_fu_68[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(5),
      I1 => cipherkey_size_reg_225(2),
      I2 => \i_fu_68_reg[5]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I5 => cipherkey_size_reg_225(1),
      O => \i_fu_68[5]_i_7_n_32\
    );
\i_fu_68[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(3),
      I1 => \i_fu_68_reg[5]\(0),
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_fu_68_reg[5]\(1),
      I5 => \i_fu_68_reg[5]\(2),
      O => \i_fu_68[5]_i_8_n_32\
    );
\i_fu_68[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^i_fu_68_reg[4]\(1),
      I1 => cipherkey_size_reg_225(0),
      I2 => cipherkey_size_reg_225(1),
      I3 => \^i_fu_68_reg[4]\(2),
      I4 => cipherkey_size_reg_225(2),
      I5 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(5),
      O => \i_fu_68[5]_i_9_n_32\
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8888"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(2),
      I2 => ram_reg(0),
      I3 => Q(0),
      I4 => ram_reg_0,
      O => WEA(0)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF088800000888"
    )
        port map (
      I0 => Q(2),
      I1 => \i_fu_68_reg[5]\(5),
      I2 => ap_loop_init_int,
      I3 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I4 => ram_reg_1,
      I5 => grp_expandKey_fu_343_key_array128_address0(2),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => \^i_fu_68_reg[4]\(2)
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B888B888B888"
    )
        port map (
      I0 => grp_expandKey_fu_343_key_array128_address0(1),
      I1 => ram_reg_1,
      I2 => Q(2),
      I3 => \i_fu_68_reg[5]\(2),
      I4 => ap_loop_init_int,
      I5 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_0\
    );
ram_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_68_reg[5]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => \^i_fu_68_reg[4]\(0)
    );
\ram_reg_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B888B888B888"
    )
        port map (
      I0 => grp_expandKey_fu_343_key_array128_address0(0),
      I1 => ram_reg_1,
      I2 => Q(2),
      I3 => \i_fu_68_reg[5]\(0),
      I4 => ap_loop_init_int,
      I5 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm14_out : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_46_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten29_fu_50_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln679_fu_105_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_fu_46_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln682_fu_194_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg : in STD_LOGIC;
    \i_fu_46_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    j_fu_42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \add_ln683_1_reg_248_reg[3]\ : in STD_LOGIC;
    \add_ln683_1_reg_248_reg[3]_0\ : in STD_LOGIC;
    \add_ln683_1_reg_248_reg[3]_1\ : in STD_LOGIC;
    \add_ln683_1_reg_248_reg[3]_2\ : in STD_LOGIC;
    \add_ln683_1_reg_248_reg[3]_3\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    \i_fu_46_reg[2]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_41 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_41;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_41 is
  signal \^ap_ns_fsm14_out\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__21_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__23_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_done : STD_LOGIC;
  signal \i_fu_46[0]_i_2__0_n_32\ : STD_LOGIC;
  signal \i_fu_46[1]_i_2__0_n_32\ : STD_LOGIC;
  signal \indvar_flatten29_fu_50[4]_i_3_n_32\ : STD_LOGIC;
  signal \indvar_flatten29_fu_50[4]_i_4_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln683_1_reg_248[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln683_1_reg_248[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \add_ln683_1_reg_248[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln683_1_reg_248[3]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__21\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__23\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_fu_46[0]_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_fu_46[1]_i_2__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_fu_46[2]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \indvar_flatten29_fu_50[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \indvar_flatten29_fu_50[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \indvar_flatten29_fu_50[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \indvar_flatten29_fu_50[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \indvar_flatten29_fu_50[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \indvar_flatten29_fu_50[4]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \j_fu_42[1]_i_1__4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \j_fu_42[2]_i_1__4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ram_reg_i_45__1\ : label is "soft_lutpair117";
begin
  ap_NS_fsm14_out <= \^ap_ns_fsm14_out\;
\add_ln683_1_reg_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      O => \i_fu_46_reg[0]\(0)
    );
\add_ln683_1_reg_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => j_fu_42(1),
      O => \i_fu_46_reg[0]\(1)
    );
\add_ln683_1_reg_248[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I2 => \i_fu_46_reg[2]_0\(0),
      I3 => j_fu_42(2),
      O => \i_fu_46_reg[0]\(2)
    );
\add_ln683_1_reg_248[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \add_ln683_1_reg_248_reg[3]\,
      I1 => \add_ln683_1_reg_248_reg[3]_0\,
      I2 => \add_ln683_1_reg_248_reg[3]_1\,
      I3 => \add_ln683_1_reg_248_reg[3]_2\,
      I4 => \add_ln683_1_reg_248_reg[3]_3\,
      I5 => \indvar_flatten29_fu_50[4]_i_4_n_32\,
      O => \indvar_flatten29_fu_50_reg[1]\(0)
    );
\add_ln683_1_reg_248[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => \i_fu_46_reg[2]_0\(0),
      I1 => j_fu_42(2),
      I2 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_fu_46_reg[2]_0\(1),
      O => \i_fu_46_reg[0]\(3)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_done,
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg[22]\,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I3 => ap_done_cache,
      O => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_done
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_ns_fsm14_out\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done,
      I2 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A8888"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg[22]\,
      I2 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I3 => ap_loop_init_int,
      I4 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I5 => ap_done_cache,
      O => \^ap_ns_fsm14_out\
    );
\ap_done_cache_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__21_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__21_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__23_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__23_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_reg
    );
\i_fu_46[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080800880"
    )
        port map (
      I0 => \i_fu_46[0]_i_2__0_n_32\,
      I1 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I2 => \i_fu_46_reg[2]_0\(0),
      I3 => j_fu_42(2),
      I4 => j_fu_42(1),
      I5 => j_fu_42(0),
      O => \i_fu_46_reg[2]\(0)
    );
\i_fu_46[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_46[0]_i_2__0_n_32\
    );
\i_fu_46[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882888888888888"
    )
        port map (
      I0 => \i_fu_46[1]_i_2__0_n_32\,
      I1 => \i_fu_46_reg[2]_0\(1),
      I2 => j_fu_42(0),
      I3 => j_fu_42(1),
      I4 => j_fu_42(2),
      I5 => \i_fu_46_reg[2]_0\(0),
      O => \i_fu_46_reg[2]\(1)
    );
\i_fu_46[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      O => \i_fu_46[1]_i_2__0_n_32\
    );
\i_fu_46[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \i_fu_46_reg[2]_1\,
      I1 => \i_fu_46_reg[2]_0\(2),
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      O => \i_fu_46_reg[2]\(2)
    );
\indvar_flatten29_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \add_ln683_1_reg_248_reg[3]_3\,
      O => add_ln679_fu_105_p2(0)
    );
\indvar_flatten29_fu_50[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \add_ln683_1_reg_248_reg[3]_3\,
      I2 => \add_ln683_1_reg_248_reg[3]\,
      O => add_ln679_fu_105_p2(1)
    );
\indvar_flatten29_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \add_ln683_1_reg_248_reg[3]_3\,
      I1 => \add_ln683_1_reg_248_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => \add_ln683_1_reg_248_reg[3]_0\,
      O => add_ln679_fu_105_p2(2)
    );
\indvar_flatten29_fu_50[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln683_1_reg_248_reg[3]\,
      I1 => \add_ln683_1_reg_248_reg[3]_3\,
      I2 => \add_ln683_1_reg_248_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => \add_ln683_1_reg_248_reg[3]_2\,
      O => add_ln679_fu_105_p2(3)
    );
\indvar_flatten29_fu_50[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \indvar_flatten29_fu_50[4]_i_3_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I2 => ap_loop_init_int,
      O => E(0)
    );
\indvar_flatten29_fu_50[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \add_ln683_1_reg_248_reg[3]_2\,
      I1 => \add_ln683_1_reg_248_reg[3]\,
      I2 => \add_ln683_1_reg_248_reg[3]_3\,
      I3 => \add_ln683_1_reg_248_reg[3]_0\,
      I4 => \indvar_flatten29_fu_50[4]_i_4_n_32\,
      I5 => \add_ln683_1_reg_248_reg[3]_1\,
      O => add_ln679_fu_105_p2(4)
    );
\indvar_flatten29_fu_50[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \add_ln683_1_reg_248_reg[3]_3\,
      I1 => \add_ln683_1_reg_248_reg[3]_2\,
      I2 => \add_ln683_1_reg_248_reg[3]_1\,
      I3 => \add_ln683_1_reg_248_reg[3]_0\,
      I4 => \add_ln683_1_reg_248_reg[3]\,
      O => \indvar_flatten29_fu_50[4]_i_3_n_32\
    );
\indvar_flatten29_fu_50[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      O => \indvar_flatten29_fu_50[4]_i_4_n_32\
    );
\j_fu_42[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      O => add_ln682_fu_194_p2(0)
    );
\j_fu_42[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(0),
      I2 => ap_loop_init_int,
      O => add_ln682_fu_194_p2(1)
    );
\j_fu_42[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1440"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      O => add_ln682_fu_194_p2(2)
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"152A3F00"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I3 => j_fu_42(1),
      I4 => \i_fu_46_reg[2]_0\(2),
      O => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3)
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000FF080000"
    )
        port map (
      I0 => \i_fu_46_reg[2]_0\(1),
      I1 => \i_fu_46_reg[2]_0\(0),
      I2 => ram_reg,
      I3 => j_fu_42(0),
      I4 => \indvar_flatten29_fu_50[4]_i_4_n_32\,
      I5 => \i_fu_46_reg[2]_0\(2),
      O => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(2)
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA00000000"
    )
        port map (
      I0 => \i_fu_46_reg[2]_0\(1),
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      I4 => \i_fu_46_reg[2]_0\(0),
      I5 => \indvar_flatten29_fu_50[4]_i_4_n_32\,
      O => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(1)
    );
\ram_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA6AAA6AAA6"
    )
        port map (
      I0 => \i_fu_46_reg[2]_0\(0),
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      I5 => ap_loop_init_int,
      O => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_42_reg[2]\ : out STD_LOGIC;
    ciphertext_array_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    \i_fu_46_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten19_fu_50_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln665_fu_105_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \j_fu_42_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln668_fu_194_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg : in STD_LOGIC;
    grp_expandKey_fu_343_ap_done : in STD_LOGIC;
    j_fu_42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln669_1_reg_248_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \add_ln669_1_reg_248_reg[3]\ : in STD_LOGIC;
    \add_ln669_1_reg_248_reg[3]_0\ : in STD_LOGIC;
    \add_ln669_1_reg_248_reg[3]_1\ : in STD_LOGIC;
    \add_ln669_1_reg_248_reg[3]_2\ : in STD_LOGIC;
    \add_ln669_1_reg_248_reg[3]_3\ : in STD_LOGIC;
    \add_ln669_1_reg_248_reg[2]_0\ : in STD_LOGIC;
    \i_fu_46_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_42 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_42;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_42 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__12_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__14_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_ready : STD_LOGIC;
  signal \i_fu_46[0]_i_2_n_32\ : STD_LOGIC;
  signal \i_fu_46[1]_i_2_n_32\ : STD_LOGIC;
  signal \indvar_flatten19_fu_50[4]_i_3_n_32\ : STD_LOGIC;
  signal \indvar_flatten19_fu_50[4]_i_4_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln669_1_reg_248[3]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__14\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i_fu_46[1]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \i_fu_46[2]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_50[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_50[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_50[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_50[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_50[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \indvar_flatten19_fu_50[4]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \j_fu_42[0]_i_1__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \j_fu_42[1]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \j_fu_42[2]_i_1__2\ : label is "soft_lutpair114";
begin
\add_ln669_1_reg_248[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA6AAA6AAA6"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[2]\(0),
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \j_fu_42_reg[0]\(0)
    );
\add_ln669_1_reg_248[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA00000000"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[2]\(1),
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      I4 => \add_ln669_1_reg_248_reg[2]\(0),
      I5 => \indvar_flatten19_fu_50[4]_i_4_n_32\,
      O => \j_fu_42_reg[0]\(1)
    );
\add_ln669_1_reg_248[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000FF080000"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[2]\(1),
      I1 => \add_ln669_1_reg_248_reg[2]\(0),
      I2 => \add_ln669_1_reg_248_reg[2]_0\,
      I3 => j_fu_42(0),
      I4 => \indvar_flatten19_fu_50[4]_i_4_n_32\,
      I5 => \add_ln669_1_reg_248_reg[2]\(2),
      O => \j_fu_42_reg[0]\(2)
    );
\add_ln669_1_reg_248[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[3]\,
      I1 => \add_ln669_1_reg_248_reg[3]_0\,
      I2 => \add_ln669_1_reg_248_reg[3]_1\,
      I3 => \add_ln669_1_reg_248_reg[3]_2\,
      I4 => \add_ln669_1_reg_248_reg[3]_3\,
      I5 => \indvar_flatten19_fu_50[4]_i_4_n_32\,
      O => \indvar_flatten19_fu_50_reg[1]\(0)
    );
\add_ln669_1_reg_248[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"152A3F00"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I3 => j_fu_42(1),
      I4 => \add_ln669_1_reg_248_reg[2]\(2),
      O => \j_fu_42_reg[0]\(3)
    );
\ap_CS_fsm[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBFFFFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I3 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_ready,
      I4 => grp_expandKey_fu_343_ap_done,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I2 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      O => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_ready
    );
\ap_CS_fsm[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008888800080000"
    )
        port map (
      I0 => Q(1),
      I1 => grp_expandKey_fu_343_ap_done,
      I2 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      I3 => ap_loop_init_int,
      I4 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I5 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__12_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__12_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__14_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__14_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => Q(0),
      I1 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[17]\
    );
\i_fu_46[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080800880"
    )
        port map (
      I0 => \i_fu_46[0]_i_2_n_32\,
      I1 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      I2 => \add_ln669_1_reg_248_reg[2]\(0),
      I3 => j_fu_42(2),
      I4 => j_fu_42(1),
      I5 => j_fu_42(0),
      O => \i_fu_46_reg[2]\(0)
    );
\i_fu_46[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_46[0]_i_2_n_32\
    );
\i_fu_46[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882888888888888"
    )
        port map (
      I0 => \i_fu_46[1]_i_2_n_32\,
      I1 => \add_ln669_1_reg_248_reg[2]\(1),
      I2 => j_fu_42(0),
      I3 => j_fu_42(1),
      I4 => j_fu_42(2),
      I5 => \add_ln669_1_reg_248_reg[2]\(0),
      O => \i_fu_46_reg[2]\(1)
    );
\i_fu_46[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      O => \i_fu_46[1]_i_2_n_32\
    );
\i_fu_46[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \i_fu_46_reg[2]_0\,
      I1 => \add_ln669_1_reg_248_reg[2]\(2),
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      O => \i_fu_46_reg[2]\(2)
    );
\indvar_flatten19_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \add_ln669_1_reg_248_reg[3]_3\,
      O => add_ln665_fu_105_p2(0)
    );
\indvar_flatten19_fu_50[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \add_ln669_1_reg_248_reg[3]_3\,
      I2 => \add_ln669_1_reg_248_reg[3]\,
      O => add_ln665_fu_105_p2(1)
    );
\indvar_flatten19_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[3]_3\,
      I1 => \add_ln669_1_reg_248_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => \add_ln669_1_reg_248_reg[3]_0\,
      O => add_ln665_fu_105_p2(2)
    );
\indvar_flatten19_fu_50[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[3]\,
      I1 => \add_ln669_1_reg_248_reg[3]_3\,
      I2 => \add_ln669_1_reg_248_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => \add_ln669_1_reg_248_reg[3]_2\,
      O => add_ln665_fu_105_p2(3)
    );
\indvar_flatten19_fu_50[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \indvar_flatten19_fu_50[4]_i_3_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I2 => ap_loop_init_int,
      O => E(0)
    );
\indvar_flatten19_fu_50[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[3]_2\,
      I1 => \add_ln669_1_reg_248_reg[3]\,
      I2 => \add_ln669_1_reg_248_reg[3]_3\,
      I3 => \add_ln669_1_reg_248_reg[3]_0\,
      I4 => \indvar_flatten19_fu_50[4]_i_4_n_32\,
      I5 => \add_ln669_1_reg_248_reg[3]_1\,
      O => add_ln665_fu_105_p2(4)
    );
\indvar_flatten19_fu_50[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \add_ln669_1_reg_248_reg[3]_3\,
      I1 => \add_ln669_1_reg_248_reg[3]_2\,
      I2 => \add_ln669_1_reg_248_reg[3]_1\,
      I3 => \add_ln669_1_reg_248_reg[3]_0\,
      I4 => \add_ln669_1_reg_248_reg[3]\,
      O => \indvar_flatten19_fu_50[4]_i_3_n_32\
    );
\indvar_flatten19_fu_50[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      O => \indvar_flatten19_fu_50[4]_i_4_n_32\
    );
\j_fu_42[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      O => add_ln668_fu_194_p2(0)
    );
\j_fu_42[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(0),
      I2 => ap_loop_init_int,
      O => add_ln668_fu_194_p2(1)
    );
\j_fu_42[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1440"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      O => add_ln668_fu_194_p2(2)
    );
\ram_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFCCCEEEE"
    )
        port map (
      I0 => \q0_reg[7]_1\(0),
      I1 => \q0_reg[7]_2\,
      I2 => j_fu_42(0),
      I3 => \indvar_flatten19_fu_50[4]_i_4_n_32\,
      I4 => Q(1),
      I5 => Q(2),
      O => ciphertext_array_address0(0)
    );
\ram_reg_0_15_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFCCCEEEE"
    )
        port map (
      I0 => \q0_reg[7]_1\(1),
      I1 => \q0_reg[7]_3\,
      I2 => j_fu_42(1),
      I3 => \indvar_flatten19_fu_50[4]_i_4_n_32\,
      I4 => Q(1),
      I5 => Q(2),
      O => ciphertext_array_address0(1)
    );
\ram_reg_0_15_0_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15004000"
    )
        port map (
      I0 => \q0_reg[7]\,
      I1 => \add_ln669_1_reg_248_reg[2]\(0),
      I2 => j_fu_42(2),
      I3 => \indvar_flatten19_fu_50[4]_i_4_n_32\,
      I4 => \add_ln669_1_reg_248_reg[2]\(1),
      I5 => \q0_reg[7]_0\,
      O => ciphertext_array_address0(2)
    );
\ram_reg_0_15_0_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006660000"
    )
        port map (
      I0 => j_fu_42(2),
      I1 => \add_ln669_1_reg_248_reg[2]\(0),
      I2 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(1),
      I5 => Q(2),
      O => \j_fu_42_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_43 is
  port (
    \cipherkey_size_reg_225_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cipherkey_size_reg_225_reg[3]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_reg : out STD_LOGIC;
    \i_31_fu_46_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten9_fu_50_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln489_fu_105_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_31_fu_46_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_42_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln492_fu_194_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nbrRounds_1_reg_255 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    block_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : in STD_LOGIC;
    grp_aes_main_fu_358_state_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : in STD_LOGIC;
    \i_31_fu_46_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    j_fu_42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \add_ln493_1_reg_248_reg[3]\ : in STD_LOGIC;
    \add_ln493_1_reg_248_reg[3]_0\ : in STD_LOGIC;
    \add_ln493_1_reg_248_reg[3]_1\ : in STD_LOGIC;
    \add_ln493_1_reg_248_reg[3]_2\ : in STD_LOGIC;
    \add_ln493_1_reg_248_reg[3]_3\ : in STD_LOGIC;
    \ram_reg_i_56__1_0\ : in STD_LOGIC;
    \i_31_fu_46_reg[2]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_43 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_43;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_43 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__11_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__13_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_done : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_block_1_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \i_31_fu_46[0]_i_2_n_32\ : STD_LOGIC;
  signal \i_31_fu_46[1]_i_2_n_32\ : STD_LOGIC;
  signal \indvar_flatten9_fu_50[4]_i_3_n_32\ : STD_LOGIC;
  signal \ram_reg_i_57__0_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln493_1_reg_248[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \add_ln493_1_reg_248[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln493_1_reg_248[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln493_1_reg_248[3]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__11\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__13\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \i_31_fu_46[0]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \i_31_fu_46[1]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \i_31_fu_46[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_50[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_50[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_50[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_50[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \indvar_flatten9_fu_50[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \j_fu_42[0]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \j_fu_42[1]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \j_fu_42[2]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ram_reg_i_50__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_i_57__0\ : label is "soft_lutpair101";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
\add_ln493_1_reg_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      O => \i_31_fu_46_reg[0]\(0)
    );
\add_ln493_1_reg_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => j_fu_42(1),
      O => \i_31_fu_46_reg[0]\(1)
    );
\add_ln493_1_reg_248[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I2 => \i_31_fu_46_reg[2]_0\(0),
      I3 => j_fu_42(2),
      O => \i_31_fu_46_reg[0]\(2)
    );
\add_ln493_1_reg_248[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \add_ln493_1_reg_248_reg[3]\,
      I1 => \add_ln493_1_reg_248_reg[3]_0\,
      I2 => \add_ln493_1_reg_248_reg[3]_1\,
      I3 => \add_ln493_1_reg_248_reg[3]_2\,
      I4 => \add_ln493_1_reg_248_reg[3]_3\,
      I5 => \ram_reg_i_57__0_n_32\,
      O => \indvar_flatten9_fu_50_reg[1]\(0)
    );
\add_ln493_1_reg_248[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => \i_31_fu_46_reg[2]_0\(0),
      I1 => j_fu_42(2),
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_31_fu_46_reg[2]_0\(1),
      O => \i_31_fu_46_reg[0]\(3)
    );
\ap_CS_fsm[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF044"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_done,
      I1 => Q(3),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[16]\,
      I4 => Q(2),
      O => \^d\(0)
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I3 => ap_done_cache,
      O => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_done
    );
\ap_CS_fsm[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222E"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I4 => \ap_CS_fsm_reg[17]\,
      O => \^d\(1)
    );
\ap_done_cache_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__11_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__11_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__13_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__13_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      O => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_reg
    );
\i_31_fu_46[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080800880"
    )
        port map (
      I0 => \i_31_fu_46[0]_i_2_n_32\,
      I1 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I2 => \i_31_fu_46_reg[2]_0\(0),
      I3 => j_fu_42(2),
      I4 => j_fu_42(1),
      I5 => j_fu_42(0),
      O => \i_31_fu_46_reg[2]\(0)
    );
\i_31_fu_46[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_31_fu_46[0]_i_2_n_32\
    );
\i_31_fu_46[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882888888888888"
    )
        port map (
      I0 => \i_31_fu_46[1]_i_2_n_32\,
      I1 => \i_31_fu_46_reg[2]_0\(1),
      I2 => j_fu_42(0),
      I3 => j_fu_42(1),
      I4 => j_fu_42(2),
      I5 => \i_31_fu_46_reg[2]_0\(0),
      O => \i_31_fu_46_reg[2]\(1)
    );
\i_31_fu_46[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      O => \i_31_fu_46[1]_i_2_n_32\
    );
\i_31_fu_46[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \i_31_fu_46_reg[2]_1\,
      I1 => \i_31_fu_46_reg[2]_0\(2),
      I2 => ap_loop_init_int,
      I3 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      O => \i_31_fu_46_reg[2]\(2)
    );
\indvar_flatten9_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \add_ln493_1_reg_248_reg[3]_3\,
      O => add_ln489_fu_105_p2(0)
    );
\indvar_flatten9_fu_50[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \add_ln493_1_reg_248_reg[3]_3\,
      I2 => \add_ln493_1_reg_248_reg[3]\,
      O => add_ln489_fu_105_p2(1)
    );
\indvar_flatten9_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \add_ln493_1_reg_248_reg[3]_3\,
      I1 => \add_ln493_1_reg_248_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => \add_ln493_1_reg_248_reg[3]_0\,
      O => add_ln489_fu_105_p2(2)
    );
\indvar_flatten9_fu_50[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln493_1_reg_248_reg[3]\,
      I1 => \add_ln493_1_reg_248_reg[3]_3\,
      I2 => \add_ln493_1_reg_248_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => \add_ln493_1_reg_248_reg[3]_2\,
      O => add_ln489_fu_105_p2(3)
    );
\indvar_flatten9_fu_50[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \indvar_flatten9_fu_50[4]_i_3_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I2 => ap_loop_init_int,
      O => E(0)
    );
\indvar_flatten9_fu_50[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \add_ln493_1_reg_248_reg[3]_2\,
      I1 => \add_ln493_1_reg_248_reg[3]\,
      I2 => \add_ln493_1_reg_248_reg[3]_3\,
      I3 => \add_ln493_1_reg_248_reg[3]_0\,
      I4 => \ram_reg_i_57__0_n_32\,
      I5 => \add_ln493_1_reg_248_reg[3]_1\,
      O => add_ln489_fu_105_p2(4)
    );
\indvar_flatten9_fu_50[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \add_ln493_1_reg_248_reg[3]_3\,
      I1 => \add_ln493_1_reg_248_reg[3]_2\,
      I2 => \add_ln493_1_reg_248_reg[3]_1\,
      I3 => \add_ln493_1_reg_248_reg[3]_0\,
      I4 => \add_ln493_1_reg_248_reg[3]\,
      O => \indvar_flatten9_fu_50[4]_i_3_n_32\
    );
\j_fu_42[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      O => add_ln492_fu_194_p2(0)
    );
\j_fu_42[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(0),
      I2 => ap_loop_init_int,
      O => add_ln492_fu_194_p2(1)
    );
\j_fu_42[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1440"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      O => add_ln492_fu_194_p2(2)
    );
\nbrRounds_1_reg_255[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => cipherkey_size_reg_225(1),
      I1 => cipherkey_size_reg_225(2),
      I2 => cipherkey_size_reg_225(0),
      I3 => \^d\(1),
      I4 => nbrRounds_1_reg_255(0),
      O => \cipherkey_size_reg_225_reg[4]\
    );
\nbrRounds_1_reg_255[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => cipherkey_size_reg_225(0),
      I1 => cipherkey_size_reg_225(1),
      I2 => cipherkey_size_reg_225(2),
      I3 => \^d\(1),
      I4 => nbrRounds_1_reg_255(1),
      O => \cipherkey_size_reg_225_reg[3]\
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC000C0AAC0AAC0"
    )
        port map (
      I0 => block_1_address0(0),
      I1 => \ram_reg_i_57__0_n_32\,
      I2 => ram_reg_0,
      I3 => \ap_CS_fsm_reg[17]\,
      I4 => grp_aes_main_fu_358_state_address0(0),
      I5 => Q(1),
      O => ADDRBWRADDR(0)
    );
ram_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000FF080000"
    )
        port map (
      I0 => \i_31_fu_46_reg[2]_0\(1),
      I1 => \i_31_fu_46_reg[2]_0\(0),
      I2 => \ram_reg_i_56__1_0\,
      I3 => j_fu_42(0),
      I4 => \ram_reg_i_57__0_n_32\,
      I5 => \i_31_fu_46_reg[2]_0\(2),
      O => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_block_1_address0(2)
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"152A3F00"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int,
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I3 => j_fu_42(1),
      I4 => \i_31_fu_46_reg[2]_0\(2),
      O => \j_fu_42_reg[0]\(0)
    );
\ram_reg_i_56__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_block_1_address0(2),
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg[17]\,
      I3 => block_1_address0(2),
      O => \ap_CS_fsm_reg[14]\
    );
\ram_reg_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      O => \ram_reg_i_57__0_n_32\
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC000C0AAC0AAC0"
    )
        port map (
      I0 => block_1_address0(1),
      I1 => \ram_reg_i_57__0_n_32\,
      I2 => ram_reg,
      I3 => \ap_CS_fsm_reg[17]\,
      I4 => grp_aes_main_fu_358_state_address0(1),
      I5 => Q(1),
      O => ADDRBWRADDR(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_44 is
  port (
    plaintext_array_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cipherkey_size_reg_225_reg[5]\ : out STD_LOGIC;
    \i_30_fu_46_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_fu_50_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln475_fu_105_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \j_fu_42_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln478_fu_194_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    j_fu_42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \add_ln479_1_reg_248_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg : in STD_LOGIC;
    grp_expandKey_fu_343_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \add_ln479_1_reg_248_reg[3]\ : in STD_LOGIC;
    \add_ln479_1_reg_248_reg[3]_0\ : in STD_LOGIC;
    \add_ln479_1_reg_248_reg[3]_1\ : in STD_LOGIC;
    \add_ln479_1_reg_248_reg[3]_2\ : in STD_LOGIC;
    \add_ln479_1_reg_248_reg[3]_3\ : in STD_LOGIC;
    \add_ln479_1_reg_248_reg[2]_0\ : in STD_LOGIC;
    \i_30_fu_46_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_44 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_44;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_44 is
  signal \ap_CS_fsm[12]_i_2_n_32\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_32\ : STD_LOGIC;
  signal ap_loop_init_int_0 : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_ready : STD_LOGIC;
  signal \i_30_fu_46[0]_i_2_n_32\ : STD_LOGIC;
  signal \i_30_fu_46[1]_i_2_n_32\ : STD_LOGIC;
  signal \indvar_flatten_fu_50[4]_i_3_n_32\ : STD_LOGIC;
  signal \indvar_flatten_fu_50[4]_i_4_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln479_1_reg_248[3]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i_30_fu_46[1]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \i_30_fu_46[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_50[4]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \j_fu_42[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \j_fu_42[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \j_fu_42[2]_i_1\ : label is "soft_lutpair91";
begin
\add_ln479_1_reg_248[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA6AAA6AAA6"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[2]\(0),
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I5 => ap_loop_init_int_0,
      O => \j_fu_42_reg[0]\(0)
    );
\add_ln479_1_reg_248[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA00000000"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[2]\(1),
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      I4 => \add_ln479_1_reg_248_reg[2]\(0),
      I5 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      O => \j_fu_42_reg[0]\(1)
    );
\add_ln479_1_reg_248[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000FF080000"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[2]\(1),
      I1 => \add_ln479_1_reg_248_reg[2]\(0),
      I2 => \add_ln479_1_reg_248_reg[2]_0\,
      I3 => j_fu_42(0),
      I4 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      I5 => \add_ln479_1_reg_248_reg[2]\(2),
      O => \j_fu_42_reg[0]\(2)
    );
\add_ln479_1_reg_248[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[3]\,
      I1 => \add_ln479_1_reg_248_reg[3]_0\,
      I2 => \add_ln479_1_reg_248_reg[3]_1\,
      I3 => \add_ln479_1_reg_248_reg[3]_2\,
      I4 => \add_ln479_1_reg_248_reg[3]_3\,
      I5 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      O => \indvar_flatten_fu_50_reg[1]\(0)
    );
\add_ln479_1_reg_248[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"152A3F00"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => ap_loop_init_int_0,
      I2 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I3 => j_fu_42(1),
      I4 => \add_ln479_1_reg_248_reg[2]\(2),
      O => \j_fu_42_reg[0]\(3)
    );
\ap_CS_fsm[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5200FFFF52005200"
    )
        port map (
      I0 => cipherkey_size_reg_225(2),
      I1 => cipherkey_size_reg_225(0),
      I2 => cipherkey_size_reg_225(1),
      I3 => Q(0),
      I4 => \ap_CS_fsm[12]_i_2_n_32\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808A8"
    )
        port map (
      I0 => grp_expandKey_fu_343_ap_done,
      I1 => ap_done_cache,
      I2 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I3 => ap_loop_init_int_0,
      I4 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      O => \ap_CS_fsm[12]_i_2_n_32\
    );
\ap_CS_fsm[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA020000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      I2 => ap_loop_init_int_0,
      I3 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I4 => ap_done_cache,
      I5 => grp_expandKey_fu_343_ap_done,
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => ap_loop_init_int_0,
      I1 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I3 => ap_loop_init_int_0,
      O => \ap_loop_init_int_i_1__3_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_32\,
      Q => ap_loop_init_int_0,
      R => '0'
    );
grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775D5555330C0000"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_ready,
      I1 => cipherkey_size_reg_225(2),
      I2 => cipherkey_size_reg_225(0),
      I3 => cipherkey_size_reg_225(1),
      I4 => Q(0),
      I5 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      O => \cipherkey_size_reg_225_reg[5]\
    );
grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int_0,
      I1 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I2 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      O => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_ready
    );
\i_30_fu_46[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080800880"
    )
        port map (
      I0 => \i_30_fu_46[0]_i_2_n_32\,
      I1 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      I2 => \add_ln479_1_reg_248_reg[2]\(0),
      I3 => j_fu_42(2),
      I4 => j_fu_42(1),
      I5 => j_fu_42(0),
      O => \i_30_fu_46_reg[2]\(0)
    );
\i_30_fu_46[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I1 => ap_loop_init_int_0,
      O => \i_30_fu_46[0]_i_2_n_32\
    );
\i_30_fu_46[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882888888888888"
    )
        port map (
      I0 => \i_30_fu_46[1]_i_2_n_32\,
      I1 => \add_ln479_1_reg_248_reg[2]\(1),
      I2 => j_fu_42(0),
      I3 => j_fu_42(1),
      I4 => j_fu_42(2),
      I5 => \add_ln479_1_reg_248_reg[2]\(0),
      O => \i_30_fu_46_reg[2]\(1)
    );
\i_30_fu_46[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      I1 => ap_loop_init_int_0,
      I2 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      O => \i_30_fu_46[1]_i_2_n_32\
    );
\i_30_fu_46[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \i_30_fu_46_reg[2]_0\,
      I1 => \add_ln479_1_reg_248_reg[2]\(2),
      I2 => ap_loop_init_int_0,
      I3 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      O => \i_30_fu_46_reg[2]\(2)
    );
\indvar_flatten_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int_0,
      I1 => \add_ln479_1_reg_248_reg[3]_3\,
      O => add_ln475_fu_105_p2(0)
    );
\indvar_flatten_fu_50[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int_0,
      I1 => \add_ln479_1_reg_248_reg[3]_3\,
      I2 => \add_ln479_1_reg_248_reg[3]\,
      O => add_ln475_fu_105_p2(1)
    );
\indvar_flatten_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[3]_3\,
      I1 => \add_ln479_1_reg_248_reg[3]\,
      I2 => ap_loop_init_int_0,
      I3 => \add_ln479_1_reg_248_reg[3]_0\,
      O => add_ln475_fu_105_p2(2)
    );
\indvar_flatten_fu_50[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[3]\,
      I1 => \add_ln479_1_reg_248_reg[3]_3\,
      I2 => \add_ln479_1_reg_248_reg[3]_0\,
      I3 => ap_loop_init_int_0,
      I4 => \add_ln479_1_reg_248_reg[3]_2\,
      O => add_ln475_fu_105_p2(3)
    );
\indvar_flatten_fu_50[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \indvar_flatten_fu_50[4]_i_3_n_32\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I2 => ap_loop_init_int_0,
      O => E(0)
    );
\indvar_flatten_fu_50[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[3]_2\,
      I1 => \add_ln479_1_reg_248_reg[3]\,
      I2 => \add_ln479_1_reg_248_reg[3]_3\,
      I3 => \add_ln479_1_reg_248_reg[3]_0\,
      I4 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      I5 => \add_ln479_1_reg_248_reg[3]_1\,
      O => add_ln475_fu_105_p2(4)
    );
\indvar_flatten_fu_50[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[3]_3\,
      I1 => \add_ln479_1_reg_248_reg[3]_2\,
      I2 => \add_ln479_1_reg_248_reg[3]_1\,
      I3 => \add_ln479_1_reg_248_reg[3]_0\,
      I4 => \add_ln479_1_reg_248_reg[3]\,
      O => \indvar_flatten_fu_50[4]_i_3_n_32\
    );
\indvar_flatten_fu_50[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int_0,
      I1 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      O => \indvar_flatten_fu_50[4]_i_4_n_32\
    );
\j_fu_42[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int_0,
      I1 => j_fu_42(0),
      O => add_ln478_fu_194_p2(0)
    );
\j_fu_42[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(0),
      I2 => ap_loop_init_int_0,
      O => add_ln478_fu_194_p2(1)
    );
\j_fu_42[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1440"
    )
        port map (
      I0 => ap_loop_init_int_0,
      I1 => j_fu_42(0),
      I2 => j_fu_42(1),
      I3 => j_fu_42(2),
      O => add_ln478_fu_194_p2(2)
    );
\ram_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F8F8F80808080"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      I2 => Q(1),
      I3 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \q0_reg[7]_2\(0),
      O => plaintext_array_address0(0)
    );
\ram_reg_0_15_0_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F8F8F80808080"
    )
        port map (
      I0 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      I1 => j_fu_42(1),
      I2 => Q(1),
      I3 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \q0_reg[7]\,
      O => plaintext_array_address0(1)
    );
\ram_reg_0_15_0_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28FF280028002800"
    )
        port map (
      I0 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      I1 => \add_ln479_1_reg_248_reg[2]\(0),
      I2 => j_fu_42(2),
      I3 => Q(1),
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[7]_1\,
      O => plaintext_array_address0(2)
    );
\ram_reg_0_15_0_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7080FFFF70800000"
    )
        port map (
      I0 => \add_ln479_1_reg_248_reg[2]\(0),
      I1 => j_fu_42(2),
      I2 => \indvar_flatten_fu_50[4]_i_4_n_32\,
      I3 => \add_ln479_1_reg_248_reg[2]\(1),
      I4 => Q(1),
      I5 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0),
      O => plaintext_array_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_45 is
  port (
    \empty_fu_30_reg[2]\ : out STD_LOGIC;
    \empty_fu_30_reg[0]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \empty_fu_30_reg[4]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_aes_Pipeline_1_fu_273_key_array128_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    \ram_reg_i_34__1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_aes_Pipeline_3_fu_284_ap_start_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    grp_expandKey_fu_343_key_array128_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \empty_fu_30_reg[0]_0\ : in STD_LOGIC;
    \empty_fu_30_reg[5]\ : in STD_LOGIC;
    \empty_fu_30_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_45 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_45;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_45 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__25_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__26_n_32\ : STD_LOGIC;
  signal \empty_fu_30[5]_i_3_n_32\ : STD_LOGIC;
  signal \empty_fu_30[5]_i_6_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_key_array128_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__25\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__26\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \empty_fu_30[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \empty_fu_30[2]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \empty_fu_30[3]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \empty_fu_30[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \empty_fu_30[5]_i_6\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_3_fu_284_ap_start_reg_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of ram_reg_i_37 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_i_39 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_i_42 : label is "soft_lutpair84";
begin
\ap_CS_fsm[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I2 => \empty_fu_30[5]_i_3_n_32\,
      I3 => \ram_reg_i_34__1\(1),
      I4 => ap_done_cache,
      O => ap_loop_init_int_reg_1
    );
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8FFFBFF00FF00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I2 => \empty_fu_30[5]_i_3_n_32\,
      I3 => \ram_reg_i_34__1\(0),
      I4 => ap_done_cache,
      I5 => \ram_reg_i_34__1\(1),
      O => D(0)
    );
\ap_done_cache_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3704"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I2 => \empty_fu_30[5]_i_3_n_32\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__25_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__25_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"26FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I2 => \empty_fu_30[5]_i_3_n_32\,
      I3 => ap_rst_n,
      O => \ap_loop_init_int_i_1__26_n_32\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__26_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_30[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5F5F5F5F5D"
    )
        port map (
      I0 => \empty_fu_30[5]_i_6_n_32\,
      I1 => \empty_fu_30_reg[0]_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(2),
      O => \empty_fu_30_reg[4]\(0)
    );
\empty_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => \empty_fu_30_reg[4]\(1)
    );
\empty_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1230"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => Q(2),
      I3 => Q(0),
      O => \empty_fu_30_reg[4]\(2)
    );
\empty_fu_30[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => ap_loop_init_int,
      I4 => Q(3),
      O => \empty_fu_30_reg[4]\(3)
    );
\empty_fu_30[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F800000FF000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => \empty_fu_30[5]_i_6_n_32\,
      I5 => Q(1),
      O => \empty_fu_30_reg[4]\(4)
    );
\empty_fu_30[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \empty_fu_30[5]_i_3_n_32\,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I2 => ap_loop_init_int,
      O => E(0)
    );
\empty_fu_30[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD002200F0000000"
    )
        port map (
      I0 => Q(4),
      I1 => \empty_fu_30_reg[5]\,
      I2 => \empty_fu_30_reg[5]_0\,
      I3 => \empty_fu_30[5]_i_6_n_32\,
      I4 => Q(5),
      I5 => Q(1),
      O => \empty_fu_30_reg[4]\(5)
    );
\empty_fu_30[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(5),
      I5 => Q(1),
      O => \empty_fu_30[5]_i_3_n_32\
    );
\empty_fu_30[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      O => \empty_fu_30[5]_i_6_n_32\
    );
grp_aes_Pipeline_3_fu_284_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I2 => \empty_fu_30[5]_i_3_n_32\,
      I3 => \ram_reg_i_34__1\(0),
      O => ap_loop_init_int_reg_0
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \ram_reg_i_34__1\(1),
      I1 => grp_aes_Pipeline_3_fu_284_key_array128_address0(4),
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(2),
      I3 => \ram_reg_i_34__1\(2),
      I4 => ram_reg_3,
      I5 => grp_expandKey_fu_343_key_array128_address0(2),
      O => \ap_CS_fsm_reg[5]_0\
    );
\ram_reg_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \ram_reg_i_34__1\(1),
      I1 => grp_aes_Pipeline_3_fu_284_key_array128_address0(3),
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(1),
      I3 => \ram_reg_i_34__1\(2),
      I4 => ram_reg_3,
      I5 => grp_expandKey_fu_343_key_array128_address0(1),
      O => \ap_CS_fsm_reg[5]\
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => ram_reg,
      I1 => grp_aes_Pipeline_1_fu_273_key_array128_address0(0),
      I2 => ram_reg_0,
      I3 => Q(2),
      I4 => \empty_fu_30[5]_i_6_n_32\,
      I5 => ram_reg_1,
      O => \empty_fu_30_reg[2]\
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \ram_reg_i_34__1\(1),
      I1 => grp_aes_Pipeline_3_fu_284_key_array128_address0(1),
      I2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(0),
      I3 => \ram_reg_i_34__1\(2),
      I4 => ram_reg_3,
      I5 => grp_expandKey_fu_343_key_array128_address0(0),
      O => \ap_CS_fsm_reg[5]_1\
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(4),
      O => grp_aes_Pipeline_3_fu_284_key_array128_address0(4)
    );
ram_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(3),
      O => grp_aes_Pipeline_3_fu_284_key_array128_address0(3)
    );
ram_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => grp_aes_Pipeline_3_fu_284_key_array128_address0(1)
    );
\ram_reg_i_45__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(0),
      I1 => \empty_fu_30[5]_i_6_n_32\,
      I2 => \ram_reg_i_34__1\(2),
      I3 => \ram_reg_i_34__1\(4),
      I4 => \ram_reg_i_34__1\(3),
      I5 => \ram_reg_i_34__1\(1),
      O => \empty_fu_30_reg[0]\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1500"
    )
        port map (
      I0 => ram_reg_1,
      I1 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(5),
      I4 => ram_reg_2,
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_46 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \empty_fu_30_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_2_fu_279_key_array128_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_aes_Pipeline_2_fu_279_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_aes_Pipeline_1_fu_273_key_array128_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_46 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_46;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_46 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_32\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_32\ : STD_LOGIC;
  signal \empty_fu_30[4]_i_3_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_2_fu_279_ap_ready : STD_LOGIC;
  signal ram_reg_i_28_n_32 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \empty_fu_30[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \empty_fu_30[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_2_fu_279_ap_start_reg_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ram_reg_i_24 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of ram_reg_i_28 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ram_reg_i_32 : label is "soft_lutpair77";
begin
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I2 => ap_done_cache,
      I3 => grp_aes_Pipeline_2_fu_279_ap_ready,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => grp_aes_Pipeline_2_fu_279_ap_ready,
      I2 => ap_done_cache,
      I3 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_Pipeline_2_fu_279_ap_ready,
      I1 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_32\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_32\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_aes_Pipeline_2_fu_279_ap_ready,
      I2 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__0_n_32\
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I2 => \empty_fu_30[4]_i_3_n_32\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(4),
      O => grp_aes_Pipeline_2_fu_279_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_32\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_30[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFDFF00FFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => ram_reg_i_28_n_32,
      I4 => Q(0),
      I5 => Q(4),
      O => \empty_fu_30_reg[1]\(0)
    );
\empty_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => Q(1),
      O => \empty_fu_30_reg[1]\(1)
    );
\empty_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \empty_fu_30_reg[1]\(2)
    );
\empty_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCCCC4C0000000"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_i_28_n_32,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(3),
      O => \empty_fu_30_reg[1]\(3)
    );
\empty_fu_30[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFD0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \empty_fu_30[4]_i_3_n_32\,
      I4 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I5 => ap_loop_init_int,
      O => E(0)
    );
\empty_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF000080000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ram_reg_i_28_n_32,
      I5 => Q(4),
      O => \empty_fu_30_reg[1]\(4)
    );
\empty_fu_30[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \empty_fu_30[4]_i_3_n_32\
    );
grp_aes_Pipeline_2_fu_279_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_Pipeline_2_fu_279_ap_ready,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(4),
      O => grp_aes_Pipeline_2_fu_279_key_array128_address0(1)
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      O => ram_reg_i_28_n_32
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => grp_aes_Pipeline_2_fu_279_key_array128_address0(0)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF40FFFFFF40"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_i_28_n_32,
      I2 => Q(3),
      I3 => ram_reg_2,
      I4 => grp_aes_Pipeline_1_fu_273_key_array128_address0(0),
      I5 => ram_reg_3,
      O => ADDRARDADDR(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1500"
    )
        port map (
      I0 => ram_reg,
      I1 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      I4 => ram_reg_1,
      O => ADDRARDADDR(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1500"
    )
        port map (
      I0 => ram_reg,
      I1 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => ram_reg_0,
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_47 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_1_fu_273_ap_start_reg_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \empty_fu_26_reg[2]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_aes_Pipeline_1_fu_273_key_array128_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_1_fu_273_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \empty_fu_26_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    grp_aes_Pipeline_2_fu_279_key_array128_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_47 : entity is "aes_flow_control_loop_pipe_sequential_init";
end AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_47;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_47 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_32 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_32 : STD_LOGIC;
  signal \empty_fu_26[4]_i_3_n_32\ : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_ap_ready : STD_LOGIC;
  signal ram_reg_i_26_n_32 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \empty_fu_26[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \empty_fu_26[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \empty_fu_26[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \empty_fu_26[4]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of grp_aes_Pipeline_1_fu_273_ap_start_reg_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of ram_reg_i_26 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of ram_reg_i_30 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of ram_reg_i_40 : label is "soft_lutpair71";
begin
  E(0) <= \^e\(0);
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I2 => ap_done_cache,
      I3 => grp_aes_Pipeline_1_fu_273_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_aes_Pipeline_1_fu_273_ap_ready,
      I2 => ap_done_cache,
      I3 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_Pipeline_1_fu_273_ap_ready,
      I1 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_32
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_32,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_aes_Pipeline_1_fu_273_ap_ready,
      I2 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_32
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I2 => \empty_fu_26[4]_i_3_n_32\,
      I3 => \empty_fu_26_reg[0]\(3),
      I4 => \empty_fu_26_reg[0]\(2),
      I5 => \empty_fu_26_reg[0]\(0),
      O => grp_aes_Pipeline_1_fu_273_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_32,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_26[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55FF55FF55F7"
    )
        port map (
      I0 => ram_reg_i_26_n_32,
      I1 => \empty_fu_26_reg[0]\(4),
      I2 => \empty_fu_26_reg[0]\(1),
      I3 => \empty_fu_26_reg[0]\(0),
      I4 => \empty_fu_26_reg[0]\(2),
      I5 => \empty_fu_26_reg[0]\(3),
      O => \empty_fu_26_reg[2]\(0)
    );
\empty_fu_26[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \empty_fu_26_reg[0]\(0),
      I2 => \empty_fu_26_reg[0]\(1),
      O => \empty_fu_26_reg[2]\(1)
    );
\empty_fu_26[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \empty_fu_26_reg[0]\(1),
      I2 => \empty_fu_26_reg[0]\(0),
      I3 => \empty_fu_26_reg[0]\(2),
      O => \empty_fu_26_reg[2]\(2)
    );
\empty_fu_26[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \empty_fu_26_reg[0]\(1),
      I2 => \empty_fu_26_reg[0]\(2),
      I3 => \empty_fu_26_reg[0]\(0),
      I4 => \empty_fu_26_reg[0]\(3),
      O => \empty_fu_26_reg[2]\(3)
    );
\empty_fu_26[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \empty_fu_26_reg[0]\(0),
      I1 => \empty_fu_26_reg[0]\(2),
      I2 => \empty_fu_26_reg[0]\(3),
      I3 => \empty_fu_26[4]_i_3_n_32\,
      I4 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^e\(0)
    );
\empty_fu_26[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE000080000000"
    )
        port map (
      I0 => \empty_fu_26_reg[0]\(2),
      I1 => \empty_fu_26_reg[0]\(0),
      I2 => \empty_fu_26_reg[0]\(3),
      I3 => \empty_fu_26_reg[0]\(1),
      I4 => ram_reg_i_26_n_32,
      I5 => \empty_fu_26_reg[0]\(4),
      O => \empty_fu_26_reg[2]\(4)
    );
\empty_fu_26[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_fu_26_reg[0]\(1),
      I1 => \empty_fu_26_reg[0]\(4),
      O => \empty_fu_26[4]_i_3_n_32\
    );
grp_aes_Pipeline_1_fu_273_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_aes_Pipeline_1_fu_273_ap_ready,
      I1 => Q(0),
      I2 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      O => \ap_CS_fsm_reg[0]\
    );
ram_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      O => ram_reg_i_26_n_32
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \empty_fu_26_reg[0]\(3),
      O => grp_aes_Pipeline_1_fu_273_key_array128_address0(1)
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1500"
    )
        port map (
      I0 => ram_reg_0,
      I1 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_26_reg[0]\(0),
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => grp_aes_Pipeline_1_fu_273_ap_start_reg_reg
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => Q(1),
      I1 => \^e\(0),
      I2 => Q(2),
      I3 => ram_reg(0),
      I4 => Q(3),
      O => \ap_CS_fsm_reg[1]\
    );
ram_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \empty_fu_26_reg[0]\(2),
      O => grp_aes_Pipeline_1_fu_273_key_array128_address0(0)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => ram_reg_3,
      I1 => grp_aes_Pipeline_2_fu_279_key_array128_address0(1),
      I2 => ram_reg_4,
      I3 => \empty_fu_26_reg[0]\(4),
      I4 => ram_reg_i_26_n_32,
      I5 => ram_reg_0,
      O => ADDRARDADDR(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => ram_reg_3,
      I1 => grp_aes_Pipeline_2_fu_279_key_array128_address0(0),
      I2 => ram_reg_5,
      I3 => \empty_fu_26_reg[0]\(1),
      I4 => ram_reg_i_26_n_32,
      I5 => ram_reg_0,
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_key_array128_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_Pipeline_1_fu_273_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[12]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_1_fu_273_ap_start_reg : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_key_array128_RAM_AUTO_1R1W;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_key_array128_RAM_AUTO_1R1W is
  signal \^ap_cs_fsm_reg[12]\ : STD_LOGIC;
  signal \ram_reg_i_2__3_n_32\ : STD_LOGIC;
  signal \ram_reg_i_3__3_n_32\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8448;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/key_array128_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_19__3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ram_reg_i_20__3\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ram_reg_i_27__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ram_reg_i_36__2\ : label is "soft_lutpair442";
begin
  \ap_CS_fsm_reg[12]\ <= \^ap_cs_fsm_reg[12]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => \ram_reg_i_2__3_n_32\,
      ADDRARDADDR(12) => \ram_reg_i_3__3_n_32\,
      ADDRARDADDR(11 downto 9) => B"000",
      ADDRARDADDR(8 downto 3) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_1,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[12]_0\
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      O => \ap_CS_fsm_reg[5]\
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^ap_cs_fsm_reg[12]\,
      I5 => Q(1),
      O => grp_aes_Pipeline_1_fu_273_ap_start_reg_reg
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      O => \ap_CS_fsm_reg[3]\
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(4),
      I4 => cipherkey_size_reg_225(1),
      O => \ram_reg_i_2__3_n_32\
    );
\ram_reg_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \^ap_cs_fsm_reg[12]\
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF200000002"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => cipherkey_size_reg_225(0),
      O => \ram_reg_i_3__3_n_32\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_regslice_both is
  port (
    \p_0_in__3\ : out STD_LOGIC;
    ack_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk : out STD_LOGIC;
    ciphertext_and_decryptedtext_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0 : in STD_LOGIC;
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_regslice_both;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_V_data_1_payload_A[7]_i_1__0_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__6_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__11_n_32\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__6\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__11\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ciphertext_and_decryptedtext_TDATA[0]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \ciphertext_and_decryptedtext_TDATA[1]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ciphertext_and_decryptedtext_TDATA[2]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ciphertext_and_decryptedtext_TDATA[3]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ciphertext_and_decryptedtext_TDATA[4]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ciphertext_and_decryptedtext_TDATA[5]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ciphertext_and_decryptedtext_TDATA[6]_INST_0\ : label is "soft_lutpair448";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ack_in <= \^ack_in\;
\B_V_data_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[7]_i_1__0_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1__0_n_32\,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__6_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF77FFB8008800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ack_in\,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ciphertext_and_decryptedtext_TREADY,
      I2 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I3 => \^ack_in\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__6_n_32\
    );
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      I3 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__11_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_32\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__11_n_32\,
      Q => \^ack_in\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      I3 => ciphertext_and_decryptedtext_TREADY,
      O => D(0)
    );
\ap_CS_fsm[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \^ack_in\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk
    );
\ciphertext_and_decryptedtext_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(0)
    );
\ciphertext_and_decryptedtext_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(1)
    );
\ciphertext_and_decryptedtext_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(2)
    );
\ciphertext_and_decryptedtext_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(3)
    );
\ciphertext_and_decryptedtext_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(4)
    );
\ciphertext_and_decryptedtext_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(5)
    );
\ciphertext_and_decryptedtext_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(6)
    );
\ciphertext_and_decryptedtext_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => ciphertext_and_decryptedtext_TDATA(7)
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAA00000000"
    )
        port map (
      I0 => \q0_reg[7]\,
      I1 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I2 => \^ack_in\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(1),
      I5 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0,
      O => \p_0_in__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_regslice_both_9 is
  port (
    key_and_plaintext_TVALID_int_regslice : out STD_LOGIC;
    grp_aes_Pipeline_2_fu_279_ap_start_reg_reg : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ack_in : out STD_LOGIC;
    plaintext_array_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_aes_Pipeline_2_fu_279_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    grp_aes_Pipeline_3_fu_284_ap_start_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    grp_expandKey_fu_343_key_array128_ce0 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY : in STD_LOGIC;
    key_and_plaintext_TREADY_int_regslice : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    key_and_plaintext_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_Power_Monitor_aes_0_2_aes_regslice_both_9 : entity is "aes_regslice_both";
end AES_Power_Monitor_aes_0_2_aes_regslice_both_9;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_regslice_both_9 is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_V_data_1_payload_A[7]_i_1_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_32 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_32 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_32\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_ce0 : STD_LOGIC;
  signal \^key_and_plaintext_tvalid_int_regslice\ : STD_LOGIC;
  signal \ram_reg_i_21__1_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair456";
begin
  ack_in <= \^ack_in\;
  key_and_plaintext_TVALID_int_regslice <= \^key_and_plaintext_tvalid_int_regslice\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^key_and_plaintext_tvalid_int_regslice\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[7]_i_1_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_32\,
      D => key_and_plaintext_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^key_and_plaintext_tvalid_int_regslice\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => key_and_plaintext_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \^key_and_plaintext_tvalid_int_regslice\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_32
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_32,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TVALID,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_32
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_32,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => key_and_plaintext_TREADY_int_regslice,
      I2 => key_and_plaintext_TVALID,
      I3 => \^ack_in\,
      I4 => \^key_and_plaintext_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1_n_32\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \^key_and_plaintext_tvalid_int_regslice\,
      I2 => \^ack_in\,
      I3 => key_and_plaintext_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_32\,
      Q => \^key_and_plaintext_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_32\,
      Q => \^ack_in\,
      R => ap_rst_n_inv
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(0)
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_ce0,
      I1 => Q(2),
      I2 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      I3 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY,
      I4 => Q(1),
      O => \p_0_in__1\
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      I1 => \^key_and_plaintext_tvalid_int_regslice\,
      I2 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready,
      O => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_ce0
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(1)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(2)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => plaintext_array_d0(7)
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => ram_reg,
      I1 => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      I2 => ram_reg_0,
      I3 => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      I4 => \ram_reg_i_21__1_n_32\,
      I5 => ram_reg_1,
      O => grp_aes_Pipeline_2_fu_279_ap_start_reg_reg
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(7),
      I3 => B_V_data_1_payload_B(7),
      O => DIADI(7)
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(6),
      I3 => B_V_data_1_payload_B(6),
      O => DIADI(6)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      I3 => B_V_data_1_payload_B(5),
      O => DIADI(5)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      I3 => B_V_data_1_payload_B(4),
      O => DIADI(4)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      I3 => B_V_data_1_payload_B(3),
      O => DIADI(3)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      I3 => B_V_data_1_payload_B(2),
      O => DIADI(2)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      I3 => B_V_data_1_payload_B(1),
      O => DIADI(1)
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      I3 => B_V_data_1_payload_B(0),
      O => DIADI(0)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF808800008088"
    )
        port map (
      I0 => Q(0),
      I1 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      I2 => \^key_and_plaintext_tvalid_int_regslice\,
      I3 => ram_reg_2,
      I4 => ram_reg_3,
      I5 => grp_expandKey_fu_343_key_array128_ce0,
      O => \ram_reg_i_21__1_n_32\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0\ is
  port (
    ciphertext_and_decryptedtext_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__9_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__9_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__12_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__12_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__12_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__10_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__12\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__10\ : label is "soft_lutpair449";
begin
\B_V_data_1_payload_A[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__9_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__9_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__9_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__9_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__12_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__12_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__12_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__12_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ciphertext_and_decryptedtext_TREADY,
      I2 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__12_n_32\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__10_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__12_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__10_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\ciphertext_and_decryptedtext_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => ciphertext_and_decryptedtext_TDEST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_10\ is
  port (
    key_and_plaintext_TDEST_int_regslice : out STD_LOGIC;
    key_and_plaintext_TREADY_int_regslice : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_10\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_10\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_10\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__4_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__4_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__5_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__5_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__5_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__2_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__5\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair457";
begin
\B_V_data_1_payload_A[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => key_and_plaintext_TDEST(0),
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__4_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__4_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => key_and_plaintext_TDEST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__4_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__4_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__5_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__5_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TVALID,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__5_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__5_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => key_and_plaintext_TREADY_int_regslice,
      I2 => key_and_plaintext_TVALID,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__5_n_32\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => key_and_plaintext_TVALID,
      O => \B_V_data_1_state[1]_i_1__2_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__2_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\tmp_k_and_p_dest_V_fu_66[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => key_and_plaintext_TDEST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_11\ is
  port (
    key_and_plaintext_TID_int_regslice : out STD_LOGIC;
    key_and_plaintext_TREADY_int_regslice : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TID : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_11\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_11\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_11\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__3_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__3_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__4_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair458";
begin
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => key_and_plaintext_TID(0),
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__3_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__3_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => key_and_plaintext_TID(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__3_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__3_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TVALID,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => key_and_plaintext_TREADY_int_regslice,
      I2 => key_and_plaintext_TVALID,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_32\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => key_and_plaintext_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\tmp_k_and_p_id_V_fu_70[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => key_and_plaintext_TID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_12\ is
  port (
    key_and_plaintext_TKEEP_int_regslice : out STD_LOGIC;
    key_and_plaintext_TREADY_int_regslice : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_12\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_12\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_12\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair459";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => key_and_plaintext_TKEEP(0),
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => key_and_plaintext_TKEEP(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TVALID,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => key_and_plaintext_TREADY_int_regslice,
      I2 => key_and_plaintext_TVALID,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_32\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => key_and_plaintext_TVALID,
      O => \B_V_data_1_state[1]_i_1_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\tmp_k_and_p_keep_V_fu_86[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => key_and_plaintext_TKEEP_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_13\ is
  port (
    key_and_plaintext_TLAST_int_regslice : out STD_LOGIC;
    key_and_plaintext_TREADY_int_regslice : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_13\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_13\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_13\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__3_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__3_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair460";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => key_and_plaintext_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => key_and_plaintext_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TVALID,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => key_and_plaintext_TREADY_int_regslice,
      I2 => key_and_plaintext_TVALID,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_32\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => key_and_plaintext_TVALID,
      O => \B_V_data_1_state[1]_i_1__3_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__3_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\tmp_k_and_p_last_V_fu_74[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => key_and_plaintext_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_14\ is
  port (
    key_and_plaintext_TSTRB_int_regslice : out STD_LOGIC;
    key_and_plaintext_TREADY_int_regslice : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_14\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_14\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_14\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__4_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair461";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => key_and_plaintext_TSTRB(0),
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => key_and_plaintext_TSTRB(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TVALID,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => key_and_plaintext_TREADY_int_regslice,
      I2 => key_and_plaintext_TVALID,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__1_n_32\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => key_and_plaintext_TVALID,
      O => \B_V_data_1_state[1]_i_1__4_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__4_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\tmp_k_and_p_strb_V_fu_82[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => key_and_plaintext_TSTRB_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_15\ is
  port (
    key_and_plaintext_TUSER_int_regslice : out STD_LOGIC;
    key_and_plaintext_TREADY_int_regslice : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_15\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_15\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_15\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__2_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair462";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => key_and_plaintext_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => key_and_plaintext_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => key_and_plaintext_TVALID,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => key_and_plaintext_TREADY_int_regslice,
      I2 => key_and_plaintext_TVALID,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_32\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => key_and_plaintext_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => key_and_plaintext_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\tmp_k_and_p_user_V_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => key_and_plaintext_TUSER_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_4\ is
  port (
    ciphertext_and_decryptedtext_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_4\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_4\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_4\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__8_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__8_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__11_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__11_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__11_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__7_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__11\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__7\ : label is "soft_lutpair450";
begin
\B_V_data_1_payload_A[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__8_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__8_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__8_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__8_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__11_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__11_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__11_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__11_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ciphertext_and_decryptedtext_TREADY,
      I2 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__11_n_32\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__7_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__7_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\ciphertext_and_decryptedtext_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => ciphertext_and_decryptedtext_TID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_5\ is
  port (
    ciphertext_and_decryptedtext_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_5\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_5\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_5\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__5_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__5_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__7_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__5_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__5\ : label is "soft_lutpair451";
begin
\B_V_data_1_payload_A[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__5_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__5_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__5_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__5_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__7_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ciphertext_and_decryptedtext_TREADY,
      I2 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__7_n_32\
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__5_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__5_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\ciphertext_and_decryptedtext_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => ciphertext_and_decryptedtext_TKEEP(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_6\ is
  port (
    ciphertext_and_decryptedtext_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_6\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_6\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_6\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__11_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__10_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__10_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__9_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1__11\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_B[0]_i_1__10\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__9\ : label is "soft_lutpair452";
begin
\B_V_data_1_payload_A[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => B_V_data_1_payload_A,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_payload_A[0]_i_1__11_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__11_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_B[0]_i_1__10_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__10_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ciphertext_and_decryptedtext_TREADY,
      I2 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__10_n_32\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__9_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__9_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\ciphertext_and_decryptedtext_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => ciphertext_and_decryptedtext_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_7\ is
  port (
    ciphertext_and_decryptedtext_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_7\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_7\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_7\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__6_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__6_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__8_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__8_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__8\ : label is "soft_lutpair454";
begin
\B_V_data_1_payload_A[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__6_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__6_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__6_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__6_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ciphertext_and_decryptedtext_TREADY,
      I2 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__8_n_32\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__8_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__8_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\ciphertext_and_decryptedtext_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => ciphertext_and_decryptedtext_TSTRB(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_8\ is
  port (
    ciphertext_and_decryptedtext_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_8\ : entity is "aes_regslice_both";
end \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_8\;

architecture STRUCTURE of \AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_8\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__7_n_32\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__7_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_32\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__9_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__6_n_32\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_32_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__6\ : label is "soft_lutpair455";
begin
\B_V_data_1_payload_A[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__7_n_32\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__7_n_32\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_32_[0]\,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__7_n_32\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__7_n_32\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_32\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_32\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_32_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_32\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_32\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ciphertext_and_decryptedtext_TREADY,
      I2 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_32_[1]\,
      I4 => \B_V_data_1_state_reg_n_32_[0]\,
      O => \B_V_data_1_state[0]_i_1__9_n_32\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ciphertext_and_decryptedtext_TREADY,
      I1 => \B_V_data_1_state_reg_n_32_[0]\,
      I2 => \B_V_data_1_state_reg_n_32_[1]\,
      I3 => ciphertext_and_decryptedtext_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__6_n_32\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__6_n_32\,
      Q => \B_V_data_1_state_reg_n_32_[1]\,
      R => ap_rst_n_inv
    );
\ciphertext_and_decryptedtext_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => ciphertext_and_decryptedtext_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1_divider is
  port (
    \loop[7].remd_tmp_reg[8][4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \divisor_tmp_reg[0][5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1_divider;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1_divider is
  signal \cal_tmp[1]_15\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cal_tmp[1]_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_n_33\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_n_34\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_n_35\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_n_37\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_n_38\ : STD_LOGIC;
  signal \cal_tmp[1]_carry__0_n_39\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_32\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_33\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_34\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_35\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_36\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_37\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_38\ : STD_LOGIC;
  signal \cal_tmp[1]_carry_n_39\ : STD_LOGIC;
  signal \cal_tmp[2]_16\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cal_tmp[2]_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_n_33\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_n_34\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_n_35\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_n_37\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_n_38\ : STD_LOGIC;
  signal \cal_tmp[2]_carry__0_n_39\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_32\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_33\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_34\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_35\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_36\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_37\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_38\ : STD_LOGIC;
  signal \cal_tmp[2]_carry_n_39\ : STD_LOGIC;
  signal \cal_tmp[3]_17\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cal_tmp[3]_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_n_33\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_n_34\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_n_35\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_n_37\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_n_38\ : STD_LOGIC;
  signal \cal_tmp[3]_carry__0_n_39\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_32\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_33\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_34\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_35\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_36\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_37\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_38\ : STD_LOGIC;
  signal \cal_tmp[3]_carry_n_39\ : STD_LOGIC;
  signal \cal_tmp[4]_18\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cal_tmp[4]_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_n_33\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_n_34\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_n_35\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_n_37\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_n_38\ : STD_LOGIC;
  signal \cal_tmp[4]_carry__0_n_39\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_32\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_33\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_34\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_35\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_36\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_37\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_38\ : STD_LOGIC;
  signal \cal_tmp[4]_carry_n_39\ : STD_LOGIC;
  signal \cal_tmp[5]_19\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cal_tmp[5]_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_33\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_34\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_35\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_37\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_38\ : STD_LOGIC;
  signal \cal_tmp[5]_carry__0_n_39\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_32\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_33\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_34\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_35\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_36\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_37\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_38\ : STD_LOGIC;
  signal \cal_tmp[5]_carry_n_39\ : STD_LOGIC;
  signal \cal_tmp[6]_20\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cal_tmp[6]_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_33\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_34\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_35\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_37\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_38\ : STD_LOGIC;
  signal \cal_tmp[6]_carry__0_n_39\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_32\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_33\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_34\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_35\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_36\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_37\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_38\ : STD_LOGIC;
  signal \cal_tmp[6]_carry_n_39\ : STD_LOGIC;
  signal \cal_tmp[7]_21\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cal_tmp[7]_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_33\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_34\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_35\ : STD_LOGIC;
  signal \cal_tmp[7]_carry__0_n_39\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_1_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_2_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_3_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_i_4_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_32\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_33\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_34\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_35\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_36\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_37\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_38\ : STD_LOGIC;
  signal \cal_tmp[7]_carry_n_39\ : STD_LOGIC;
  signal \dividend_tmp_reg[0][6]_srl2_n_32\ : STD_LOGIC;
  signal \dividend_tmp_reg[0][7]_srl2_n_32\ : STD_LOGIC;
  signal \divisor_tmp_reg[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[0].dividend_tmp_reg[1][6]_srl3_n_32\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][7]__0_n_32\ : STD_LOGIC;
  signal \loop[0].divisor_tmp_reg[1]_2\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[0].remd_tmp[1][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[0].remd_tmp[1][4]_i_1_n_32\ : STD_LOGIC;
  signal \loop[0].remd_tmp[1][5]_i_1_n_32\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_2_n_35\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_3_n_32\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_3_n_33\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_3_n_34\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_3_n_35\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_3_n_36\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_3_n_37\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][5]_i_3_n_38\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \loop[1].dividend_tmp_reg[2][6]_srl4_n_32\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][7]__0_n_32\ : STD_LOGIC;
  signal \loop[1].divisor_tmp_reg[2]_3\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[1].remd_tmp[2][0]_i_1_n_32\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1_n_32\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][2]_i_1_n_32\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][4]_i_1_n_32\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][5]_i_1_n_32\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][6]_i_1_n_32\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg[2]_4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \loop[2].dividend_tmp_reg[3][6]_srl5_n_32\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][7]__0_n_32\ : STD_LOGIC;
  signal \loop[2].divisor_tmp_reg[3]_5\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[2].remd_tmp[3][0]_i_1_n_32\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_32\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_32\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][4]_i_1_n_32\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][5]_i_1_n_32\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][6]_i_1_n_32\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg[3]_6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \loop[3].dividend_tmp_reg[4][6]_srl6_n_32\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][7]__0_n_32\ : STD_LOGIC;
  signal \loop[3].divisor_tmp_reg[4]_7\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[3].remd_tmp[4][0]_i_1_n_32\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_32\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_32\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][4]_i_1_n_32\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][5]_i_1_n_32\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][6]_i_1_n_32\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4]_8\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \loop[4].dividend_tmp_reg[5][6]_srl7_n_32\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][7]__0_n_32\ : STD_LOGIC;
  signal \loop[4].divisor_tmp_reg[5]_9\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[4].remd_tmp[5][0]_i_1_n_32\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_32\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_32\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_32\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][5]_i_1_n_32\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][6]_i_1_n_32\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5]_10\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \loop[5].dividend_tmp_reg[6][6]_srl8_n_32\ : STD_LOGIC;
  signal \loop[5].dividend_tmp_reg[6][7]__0_n_32\ : STD_LOGIC;
  signal \loop[5].divisor_tmp_reg[6]_11\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[5].remd_tmp[6][0]_i_1_n_32\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1_n_32\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][2]_i_1_n_32\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][4]_i_1_n_32\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][5]_i_1_n_32\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][6]_i_1_n_32\ : STD_LOGIC;
  signal \loop[5].remd_tmp_reg[6]_12\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \loop[6].dividend_tmp_reg[7][7]__0_n_32\ : STD_LOGIC;
  signal \loop[6].divisor_tmp_reg[7]_13\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \loop[6].remd_tmp[7][0]_i_1_n_32\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][1]_i_1_n_32\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][2]_i_1_n_32\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][4]_i_1_n_32\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][5]_i_1_n_32\ : STD_LOGIC;
  signal \loop[6].remd_tmp[7][6]_i_1_n_32\ : STD_LOGIC;
  signal \loop[6].remd_tmp_reg[7]_14\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \loop[7].remd_tmp[8][0]_i_1_n_32\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][1]_i_1_n_32\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][2]_i_1_n_32\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][3]_i_1_n_32\ : STD_LOGIC;
  signal \loop[7].remd_tmp[8][4]_i_1_n_32\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \NLW_cal_tmp[1]_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[2]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[2]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[3]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[3]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[4]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[4]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[4]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[5]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[5]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp[6]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[6]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[7]_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp[7]_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop[0].remd_tmp_reg[1][5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop[0].remd_tmp_reg[1][5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loop[0].remd_tmp_reg[1][5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dividend_tmp_reg[0][6]_srl2\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \dividend_tmp_reg[0][6]_srl2\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/dividend_tmp_reg[0][6]_srl2 ";
  attribute srl_bus_name of \dividend_tmp_reg[0][7]_srl2\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name of \dividend_tmp_reg[0][7]_srl2\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/dividend_tmp_reg[0][7]_srl2 ";
  attribute srl_bus_name of \loop[0].dividend_tmp_reg[1][6]_srl3\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[0].dividend_tmp_reg[1] ";
  attribute srl_name of \loop[0].dividend_tmp_reg[1][6]_srl3\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[0].dividend_tmp_reg[1][6]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[0].remd_tmp[1][4]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \loop[0].remd_tmp[1][5]_i_1\ : label is "soft_lutpair418";
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][6]_srl4\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name of \loop[1].dividend_tmp_reg[2][6]_srl4\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[1].dividend_tmp_reg[2][6]_srl4 ";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][2]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][3]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][4]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][5]_i_1\ : label is "soft_lutpair415";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][6]_srl5\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][6]_srl5\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[2].dividend_tmp_reg[3][6]_srl5 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][2]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][3]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][4]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][5]_i_1\ : label is "soft_lutpair400";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][6]_srl6\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][6]_srl6\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[3].dividend_tmp_reg[4][6]_srl6 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][4]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][5]_i_1\ : label is "soft_lutpair403";
  attribute srl_bus_name of \loop[4].dividend_tmp_reg[5][6]_srl7\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[4].dividend_tmp_reg[5] ";
  attribute srl_name of \loop[4].dividend_tmp_reg[5][6]_srl7\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[4].dividend_tmp_reg[5][6]_srl7 ";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][5]_i_1\ : label is "soft_lutpair406";
  attribute srl_bus_name of \loop[5].dividend_tmp_reg[6][6]_srl8\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[5].dividend_tmp_reg[6] ";
  attribute srl_name of \loop[5].dividend_tmp_reg[6][6]_srl8\ : label is "inst/\grp_expandKey_fu_343/grp_expandKey_Pipeline_expandKeyLoop_fu_56/urem_8ns_6ns_5_12_1_U34/aes_urem_8ns_6ns_5_12_1_divider_u/loop[5].dividend_tmp_reg[6][6]_srl8 ";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][2]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][3]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][4]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \loop[5].remd_tmp[6][5]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][0]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][1]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][2]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][3]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][4]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \loop[6].remd_tmp[7][5]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][2]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \loop[7].remd_tmp[8][3]_i_1\ : label is "soft_lutpair414";
begin
\cal_tmp[1]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[1]_carry_n_32\,
      CO(2) => \cal_tmp[1]_carry_n_33\,
      CO(1) => \cal_tmp[1]_carry_n_34\,
      CO(0) => \cal_tmp[1]_carry_n_35\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \loop[0].remd_tmp_reg[1]_0\(0),
      DI(0) => \loop[0].dividend_tmp_reg[1][7]__0_n_32\,
      O(3) => \cal_tmp[1]_carry_n_36\,
      O(2) => \cal_tmp[1]_carry_n_37\,
      O(1) => \cal_tmp[1]_carry_n_38\,
      O(0) => \cal_tmp[1]_carry_n_39\,
      S(3) => \cal_tmp[1]_carry_i_1_n_32\,
      S(2) => '1',
      S(1) => \cal_tmp[1]_carry_i_2_n_32\,
      S(0) => \cal_tmp[1]_carry_i_3_n_32\
    );
\cal_tmp[1]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[1]_carry_n_32\,
      CO(3) => \NLW_cal_tmp[1]_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \cal_tmp[1]_carry__0_n_33\,
      CO(1) => \cal_tmp[1]_carry__0_n_34\,
      CO(0) => \cal_tmp[1]_carry__0_n_35\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \loop[0].remd_tmp_reg[1]_0\(5 downto 3),
      O(3) => \cal_tmp[1]_15\(8),
      O(2) => \cal_tmp[1]_carry__0_n_37\,
      O(1) => \cal_tmp[1]_carry__0_n_38\,
      O(0) => \cal_tmp[1]_carry__0_n_39\,
      S(3) => '1',
      S(2) => \cal_tmp[1]_carry__0_i_1_n_32\,
      S(1) => \cal_tmp[1]_carry__0_i_2_n_32\,
      S(0) => \cal_tmp[1]_carry__0_i_3_n_32\
    );
\cal_tmp[1]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(5),
      O => \cal_tmp[1]_carry__0_i_1_n_32\
    );
\cal_tmp[1]_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(4),
      I1 => \loop[0].divisor_tmp_reg[1]_2\(5),
      O => \cal_tmp[1]_carry__0_i_2_n_32\
    );
\cal_tmp[1]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(3),
      I1 => \loop[0].divisor_tmp_reg[1]_2\(4),
      O => \cal_tmp[1]_carry__0_i_3_n_32\
    );
\cal_tmp[1]_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[0].divisor_tmp_reg[1]_2\(3),
      O => \cal_tmp[1]_carry_i_1_n_32\
    );
\cal_tmp[1]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(0),
      O => \cal_tmp[1]_carry_i_2_n_32\
    );
\cal_tmp[1]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[0].dividend_tmp_reg[1][7]__0_n_32\,
      O => \cal_tmp[1]_carry_i_3_n_32\
    );
\cal_tmp[2]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[2]_carry_n_32\,
      CO(2) => \cal_tmp[2]_carry_n_33\,
      CO(1) => \cal_tmp[2]_carry_n_34\,
      CO(0) => \cal_tmp[2]_carry_n_35\,
      CYINIT => '1',
      DI(3 downto 1) => \loop[1].remd_tmp_reg[2]_4\(2 downto 0),
      DI(0) => \loop[1].dividend_tmp_reg[2][7]__0_n_32\,
      O(3) => \cal_tmp[2]_carry_n_36\,
      O(2) => \cal_tmp[2]_carry_n_37\,
      O(1) => \cal_tmp[2]_carry_n_38\,
      O(0) => \cal_tmp[2]_carry_n_39\,
      S(3) => \cal_tmp[2]_carry_i_1_n_32\,
      S(2) => \cal_tmp[2]_carry_i_2_n_32\,
      S(1) => \cal_tmp[2]_carry_i_3_n_32\,
      S(0) => \cal_tmp[2]_carry_i_4_n_32\
    );
\cal_tmp[2]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[2]_carry_n_32\,
      CO(3) => \cal_tmp[2]_carry__0_n_32\,
      CO(2) => \cal_tmp[2]_carry__0_n_33\,
      CO(1) => \cal_tmp[2]_carry__0_n_34\,
      CO(0) => \cal_tmp[2]_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => \loop[1].remd_tmp_reg[2]_4\(6 downto 3),
      O(3) => \NLW_cal_tmp[2]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[2]_carry__0_n_37\,
      O(1) => \cal_tmp[2]_carry__0_n_38\,
      O(0) => \cal_tmp[2]_carry__0_n_39\,
      S(3) => \cal_tmp[2]_carry__0_i_1_n_32\,
      S(2) => \cal_tmp[2]_carry__0_i_2_n_32\,
      S(1) => \cal_tmp[2]_carry__0_i_3_n_32\,
      S(0) => \cal_tmp[2]_carry__0_i_4_n_32\
    );
\cal_tmp[2]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(6),
      O => \cal_tmp[2]_carry__0_i_1_n_32\
    );
\cal_tmp[2]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(5),
      O => \cal_tmp[2]_carry__0_i_2_n_32\
    );
\cal_tmp[2]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(4),
      I1 => \loop[1].divisor_tmp_reg[2]_3\(5),
      O => \cal_tmp[2]_carry__0_i_3_n_32\
    );
\cal_tmp[2]_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(3),
      I1 => \loop[1].divisor_tmp_reg[2]_3\(4),
      O => \cal_tmp[2]_carry__0_i_4_n_32\
    );
\cal_tmp[2]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[2]_carry__0_n_32\,
      CO(3 downto 0) => \NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp[2]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[2]_16\(8),
      S(3 downto 0) => B"0001"
    );
\cal_tmp[2]_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(2),
      I1 => \loop[1].divisor_tmp_reg[2]_3\(3),
      O => \cal_tmp[2]_carry_i_1_n_32\
    );
\cal_tmp[2]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(1),
      O => \cal_tmp[2]_carry_i_2_n_32\
    );
\cal_tmp[2]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(0),
      O => \cal_tmp[2]_carry_i_3_n_32\
    );
\cal_tmp[2]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[1].dividend_tmp_reg[2][7]__0_n_32\,
      O => \cal_tmp[2]_carry_i_4_n_32\
    );
\cal_tmp[3]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[3]_carry_n_32\,
      CO(2) => \cal_tmp[3]_carry_n_33\,
      CO(1) => \cal_tmp[3]_carry_n_34\,
      CO(0) => \cal_tmp[3]_carry_n_35\,
      CYINIT => '1',
      DI(3 downto 1) => \loop[2].remd_tmp_reg[3]_6\(2 downto 0),
      DI(0) => \loop[2].dividend_tmp_reg[3][7]__0_n_32\,
      O(3) => \cal_tmp[3]_carry_n_36\,
      O(2) => \cal_tmp[3]_carry_n_37\,
      O(1) => \cal_tmp[3]_carry_n_38\,
      O(0) => \cal_tmp[3]_carry_n_39\,
      S(3) => \cal_tmp[3]_carry_i_1_n_32\,
      S(2) => \cal_tmp[3]_carry_i_2_n_32\,
      S(1) => \cal_tmp[3]_carry_i_3_n_32\,
      S(0) => \cal_tmp[3]_carry_i_4_n_32\
    );
\cal_tmp[3]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[3]_carry_n_32\,
      CO(3) => \cal_tmp[3]_carry__0_n_32\,
      CO(2) => \cal_tmp[3]_carry__0_n_33\,
      CO(1) => \cal_tmp[3]_carry__0_n_34\,
      CO(0) => \cal_tmp[3]_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => \loop[2].remd_tmp_reg[3]_6\(6 downto 3),
      O(3) => \NLW_cal_tmp[3]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[3]_carry__0_n_37\,
      O(1) => \cal_tmp[3]_carry__0_n_38\,
      O(0) => \cal_tmp[3]_carry__0_n_39\,
      S(3) => \cal_tmp[3]_carry__0_i_1_n_32\,
      S(2) => \cal_tmp[3]_carry__0_i_2_n_32\,
      S(1) => \cal_tmp[3]_carry__0_i_3_n_32\,
      S(0) => \cal_tmp[3]_carry__0_i_4_n_32\
    );
\cal_tmp[3]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(6),
      O => \cal_tmp[3]_carry__0_i_1_n_32\
    );
\cal_tmp[3]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(5),
      O => \cal_tmp[3]_carry__0_i_2_n_32\
    );
\cal_tmp[3]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(4),
      I1 => \loop[2].divisor_tmp_reg[3]_5\(5),
      O => \cal_tmp[3]_carry__0_i_3_n_32\
    );
\cal_tmp[3]_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(3),
      I1 => \loop[2].divisor_tmp_reg[3]_5\(4),
      O => \cal_tmp[3]_carry__0_i_4_n_32\
    );
\cal_tmp[3]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[3]_carry__0_n_32\,
      CO(3 downto 0) => \NLW_cal_tmp[3]_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp[3]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[3]_17\(8),
      S(3 downto 0) => B"0001"
    );
\cal_tmp[3]_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(2),
      I1 => \loop[2].divisor_tmp_reg[3]_5\(3),
      O => \cal_tmp[3]_carry_i_1_n_32\
    );
\cal_tmp[3]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(1),
      O => \cal_tmp[3]_carry_i_2_n_32\
    );
\cal_tmp[3]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(0),
      O => \cal_tmp[3]_carry_i_3_n_32\
    );
\cal_tmp[3]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][7]__0_n_32\,
      O => \cal_tmp[3]_carry_i_4_n_32\
    );
\cal_tmp[4]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[4]_carry_n_32\,
      CO(2) => \cal_tmp[4]_carry_n_33\,
      CO(1) => \cal_tmp[4]_carry_n_34\,
      CO(0) => \cal_tmp[4]_carry_n_35\,
      CYINIT => '1',
      DI(3 downto 1) => \loop[3].remd_tmp_reg[4]_8\(2 downto 0),
      DI(0) => \loop[3].dividend_tmp_reg[4][7]__0_n_32\,
      O(3) => \cal_tmp[4]_carry_n_36\,
      O(2) => \cal_tmp[4]_carry_n_37\,
      O(1) => \cal_tmp[4]_carry_n_38\,
      O(0) => \cal_tmp[4]_carry_n_39\,
      S(3) => \cal_tmp[4]_carry_i_1_n_32\,
      S(2) => \cal_tmp[4]_carry_i_2_n_32\,
      S(1) => \cal_tmp[4]_carry_i_3_n_32\,
      S(0) => \cal_tmp[4]_carry_i_4_n_32\
    );
\cal_tmp[4]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[4]_carry_n_32\,
      CO(3) => \cal_tmp[4]_carry__0_n_32\,
      CO(2) => \cal_tmp[4]_carry__0_n_33\,
      CO(1) => \cal_tmp[4]_carry__0_n_34\,
      CO(0) => \cal_tmp[4]_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => \loop[3].remd_tmp_reg[4]_8\(6 downto 3),
      O(3) => \NLW_cal_tmp[4]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[4]_carry__0_n_37\,
      O(1) => \cal_tmp[4]_carry__0_n_38\,
      O(0) => \cal_tmp[4]_carry__0_n_39\,
      S(3) => \cal_tmp[4]_carry__0_i_1_n_32\,
      S(2) => \cal_tmp[4]_carry__0_i_2_n_32\,
      S(1) => \cal_tmp[4]_carry__0_i_3_n_32\,
      S(0) => \cal_tmp[4]_carry__0_i_4_n_32\
    );
\cal_tmp[4]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(6),
      O => \cal_tmp[4]_carry__0_i_1_n_32\
    );
\cal_tmp[4]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(5),
      O => \cal_tmp[4]_carry__0_i_2_n_32\
    );
\cal_tmp[4]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(4),
      I1 => \loop[3].divisor_tmp_reg[4]_7\(5),
      O => \cal_tmp[4]_carry__0_i_3_n_32\
    );
\cal_tmp[4]_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(3),
      I1 => \loop[3].divisor_tmp_reg[4]_7\(4),
      O => \cal_tmp[4]_carry__0_i_4_n_32\
    );
\cal_tmp[4]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[4]_carry__0_n_32\,
      CO(3 downto 0) => \NLW_cal_tmp[4]_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp[4]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[4]_18\(8),
      S(3 downto 0) => B"0001"
    );
\cal_tmp[4]_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(2),
      I1 => \loop[3].divisor_tmp_reg[4]_7\(3),
      O => \cal_tmp[4]_carry_i_1_n_32\
    );
\cal_tmp[4]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(1),
      O => \cal_tmp[4]_carry_i_2_n_32\
    );
\cal_tmp[4]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(0),
      O => \cal_tmp[4]_carry_i_3_n_32\
    );
\cal_tmp[4]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[3].dividend_tmp_reg[4][7]__0_n_32\,
      O => \cal_tmp[4]_carry_i_4_n_32\
    );
\cal_tmp[5]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[5]_carry_n_32\,
      CO(2) => \cal_tmp[5]_carry_n_33\,
      CO(1) => \cal_tmp[5]_carry_n_34\,
      CO(0) => \cal_tmp[5]_carry_n_35\,
      CYINIT => '1',
      DI(3 downto 1) => \loop[4].remd_tmp_reg[5]_10\(2 downto 0),
      DI(0) => \loop[4].dividend_tmp_reg[5][7]__0_n_32\,
      O(3) => \cal_tmp[5]_carry_n_36\,
      O(2) => \cal_tmp[5]_carry_n_37\,
      O(1) => \cal_tmp[5]_carry_n_38\,
      O(0) => \cal_tmp[5]_carry_n_39\,
      S(3) => \cal_tmp[5]_carry_i_1_n_32\,
      S(2) => \cal_tmp[5]_carry_i_2_n_32\,
      S(1) => \cal_tmp[5]_carry_i_3_n_32\,
      S(0) => \cal_tmp[5]_carry_i_4_n_32\
    );
\cal_tmp[5]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[5]_carry_n_32\,
      CO(3) => \cal_tmp[5]_carry__0_n_32\,
      CO(2) => \cal_tmp[5]_carry__0_n_33\,
      CO(1) => \cal_tmp[5]_carry__0_n_34\,
      CO(0) => \cal_tmp[5]_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => \loop[4].remd_tmp_reg[5]_10\(6 downto 3),
      O(3) => \NLW_cal_tmp[5]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[5]_carry__0_n_37\,
      O(1) => \cal_tmp[5]_carry__0_n_38\,
      O(0) => \cal_tmp[5]_carry__0_n_39\,
      S(3) => \cal_tmp[5]_carry__0_i_1_n_32\,
      S(2) => \cal_tmp[5]_carry__0_i_2_n_32\,
      S(1) => \cal_tmp[5]_carry__0_i_3_n_32\,
      S(0) => \cal_tmp[5]_carry__0_i_4_n_32\
    );
\cal_tmp[5]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(6),
      O => \cal_tmp[5]_carry__0_i_1_n_32\
    );
\cal_tmp[5]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(5),
      O => \cal_tmp[5]_carry__0_i_2_n_32\
    );
\cal_tmp[5]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(4),
      I1 => \loop[4].divisor_tmp_reg[5]_9\(5),
      O => \cal_tmp[5]_carry__0_i_3_n_32\
    );
\cal_tmp[5]_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(3),
      I1 => \loop[4].divisor_tmp_reg[5]_9\(4),
      O => \cal_tmp[5]_carry__0_i_4_n_32\
    );
\cal_tmp[5]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[5]_carry__0_n_32\,
      CO(3 downto 0) => \NLW_cal_tmp[5]_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp[5]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[5]_19\(8),
      S(3 downto 0) => B"0001"
    );
\cal_tmp[5]_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(2),
      I1 => \loop[4].divisor_tmp_reg[5]_9\(3),
      O => \cal_tmp[5]_carry_i_1_n_32\
    );
\cal_tmp[5]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(1),
      O => \cal_tmp[5]_carry_i_2_n_32\
    );
\cal_tmp[5]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(0),
      O => \cal_tmp[5]_carry_i_3_n_32\
    );
\cal_tmp[5]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][7]__0_n_32\,
      O => \cal_tmp[5]_carry_i_4_n_32\
    );
\cal_tmp[6]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[6]_carry_n_32\,
      CO(2) => \cal_tmp[6]_carry_n_33\,
      CO(1) => \cal_tmp[6]_carry_n_34\,
      CO(0) => \cal_tmp[6]_carry_n_35\,
      CYINIT => '1',
      DI(3 downto 1) => \loop[5].remd_tmp_reg[6]_12\(2 downto 0),
      DI(0) => \loop[5].dividend_tmp_reg[6][7]__0_n_32\,
      O(3) => \cal_tmp[6]_carry_n_36\,
      O(2) => \cal_tmp[6]_carry_n_37\,
      O(1) => \cal_tmp[6]_carry_n_38\,
      O(0) => \cal_tmp[6]_carry_n_39\,
      S(3) => \cal_tmp[6]_carry_i_1_n_32\,
      S(2) => \cal_tmp[6]_carry_i_2_n_32\,
      S(1) => \cal_tmp[6]_carry_i_3_n_32\,
      S(0) => \cal_tmp[6]_carry_i_4_n_32\
    );
\cal_tmp[6]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[6]_carry_n_32\,
      CO(3) => \cal_tmp[6]_carry__0_n_32\,
      CO(2) => \cal_tmp[6]_carry__0_n_33\,
      CO(1) => \cal_tmp[6]_carry__0_n_34\,
      CO(0) => \cal_tmp[6]_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => \loop[5].remd_tmp_reg[6]_12\(6 downto 3),
      O(3) => \NLW_cal_tmp[6]_carry__0_O_UNCONNECTED\(3),
      O(2) => \cal_tmp[6]_carry__0_n_37\,
      O(1) => \cal_tmp[6]_carry__0_n_38\,
      O(0) => \cal_tmp[6]_carry__0_n_39\,
      S(3) => \cal_tmp[6]_carry__0_i_1_n_32\,
      S(2) => \cal_tmp[6]_carry__0_i_2_n_32\,
      S(1) => \cal_tmp[6]_carry__0_i_3_n_32\,
      S(0) => \cal_tmp[6]_carry__0_i_4_n_32\
    );
\cal_tmp[6]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(6),
      O => \cal_tmp[6]_carry__0_i_1_n_32\
    );
\cal_tmp[6]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(5),
      O => \cal_tmp[6]_carry__0_i_2_n_32\
    );
\cal_tmp[6]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(4),
      I1 => \loop[5].divisor_tmp_reg[6]_11\(5),
      O => \cal_tmp[6]_carry__0_i_3_n_32\
    );
\cal_tmp[6]_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(3),
      I1 => \loop[5].divisor_tmp_reg[6]_11\(4),
      O => \cal_tmp[6]_carry__0_i_4_n_32\
    );
\cal_tmp[6]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[6]_carry__0_n_32\,
      CO(3 downto 0) => \NLW_cal_tmp[6]_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp[6]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[6]_20\(8),
      S(3 downto 0) => B"0001"
    );
\cal_tmp[6]_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(2),
      I1 => \loop[5].divisor_tmp_reg[6]_11\(3),
      O => \cal_tmp[6]_carry_i_1_n_32\
    );
\cal_tmp[6]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(1),
      O => \cal_tmp[6]_carry_i_2_n_32\
    );
\cal_tmp[6]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(0),
      O => \cal_tmp[6]_carry_i_3_n_32\
    );
\cal_tmp[6]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][7]__0_n_32\,
      O => \cal_tmp[6]_carry_i_4_n_32\
    );
\cal_tmp[7]_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cal_tmp[7]_carry_n_32\,
      CO(2) => \cal_tmp[7]_carry_n_33\,
      CO(1) => \cal_tmp[7]_carry_n_34\,
      CO(0) => \cal_tmp[7]_carry_n_35\,
      CYINIT => '1',
      DI(3 downto 1) => \loop[6].remd_tmp_reg[7]_14\(2 downto 0),
      DI(0) => \loop[6].dividend_tmp_reg[7][7]__0_n_32\,
      O(3) => \cal_tmp[7]_carry_n_36\,
      O(2) => \cal_tmp[7]_carry_n_37\,
      O(1) => \cal_tmp[7]_carry_n_38\,
      O(0) => \cal_tmp[7]_carry_n_39\,
      S(3) => \cal_tmp[7]_carry_i_1_n_32\,
      S(2) => \cal_tmp[7]_carry_i_2_n_32\,
      S(1) => \cal_tmp[7]_carry_i_3_n_32\,
      S(0) => \cal_tmp[7]_carry_i_4_n_32\
    );
\cal_tmp[7]_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry_n_32\,
      CO(3) => \cal_tmp[7]_carry__0_n_32\,
      CO(2) => \cal_tmp[7]_carry__0_n_33\,
      CO(1) => \cal_tmp[7]_carry__0_n_34\,
      CO(0) => \cal_tmp[7]_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => \loop[6].remd_tmp_reg[7]_14\(6 downto 3),
      O(3 downto 1) => \NLW_cal_tmp[7]_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[7]_carry__0_n_39\,
      S(3) => \cal_tmp[7]_carry__0_i_1_n_32\,
      S(2) => \cal_tmp[7]_carry__0_i_2_n_32\,
      S(1) => \cal_tmp[7]_carry__0_i_3_n_32\,
      S(0) => \cal_tmp[7]_carry__0_i_4_n_32\
    );
\cal_tmp[7]_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(6),
      O => \cal_tmp[7]_carry__0_i_1_n_32\
    );
\cal_tmp[7]_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(5),
      O => \cal_tmp[7]_carry__0_i_2_n_32\
    );
\cal_tmp[7]_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(4),
      I1 => \loop[6].divisor_tmp_reg[7]_13\(5),
      O => \cal_tmp[7]_carry__0_i_3_n_32\
    );
\cal_tmp[7]_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(3),
      I1 => \loop[6].divisor_tmp_reg[7]_13\(4),
      O => \cal_tmp[7]_carry__0_i_4_n_32\
    );
\cal_tmp[7]_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp[7]_carry__0_n_32\,
      CO(3 downto 0) => \NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp[7]_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cal_tmp[7]_21\(8),
      S(3 downto 0) => B"0001"
    );
\cal_tmp[7]_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(2),
      I1 => \loop[6].divisor_tmp_reg[7]_13\(3),
      O => \cal_tmp[7]_carry_i_1_n_32\
    );
\cal_tmp[7]_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(1),
      O => \cal_tmp[7]_carry_i_2_n_32\
    );
\cal_tmp[7]_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(0),
      O => \cal_tmp[7]_carry_i_3_n_32\
    );
\cal_tmp[7]_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][7]__0_n_32\,
      O => \cal_tmp[7]_carry_i_4_n_32\
    );
\dividend_tmp_reg[0][6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(6),
      Q => \dividend_tmp_reg[0][6]_srl2_n_32\
    );
\dividend_tmp_reg[0][7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(7),
      Q => \dividend_tmp_reg[0][7]_srl2_n_32\
    );
\divisor_tmp_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor_tmp_reg[0][5]_0\(0),
      Q => \divisor_tmp_reg[0]_1\(3),
      R => '0'
    );
\divisor_tmp_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor_tmp_reg[0][5]_0\(1),
      Q => \divisor_tmp_reg[0]_1\(4),
      R => '0'
    );
\divisor_tmp_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor_tmp_reg[0][5]_0\(2),
      Q => \divisor_tmp_reg[0]_1\(5),
      R => '0'
    );
\loop[0].dividend_tmp_reg[1][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(5),
      Q => \loop[0].dividend_tmp_reg[1][6]_srl3_n_32\
    );
\loop[0].dividend_tmp_reg[1][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp_reg[0][6]_srl2_n_32\,
      Q => \loop[0].dividend_tmp_reg[1][7]__0_n_32\,
      R => '0'
    );
\loop[0].divisor_tmp_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor_tmp_reg[0]_1\(3),
      Q => \loop[0].divisor_tmp_reg[1]_2\(3),
      R => '0'
    );
\loop[0].divisor_tmp_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor_tmp_reg[0]_1\(4),
      Q => \loop[0].divisor_tmp_reg[1]_2\(4),
      R => '0'
    );
\loop[0].divisor_tmp_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor_tmp_reg[0]_1\(5),
      Q => \loop[0].divisor_tmp_reg[1]_2\(5),
      R => '0'
    );
\loop[0].remd_tmp[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1][5]_i_2_n_35\,
      I1 => \loop[0].remd_tmp_reg[1][5]_i_3_n_38\,
      O => \loop[0].remd_tmp[1][3]_i_1_n_32\
    );
\loop[0].remd_tmp[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1][5]_i_2_n_35\,
      I1 => \loop[0].remd_tmp_reg[1][5]_i_3_n_37\,
      O => \loop[0].remd_tmp[1][4]_i_1_n_32\
    );
\loop[0].remd_tmp[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1][5]_i_2_n_35\,
      I1 => \loop[0].remd_tmp_reg[1][5]_i_3_n_36\,
      O => \loop[0].remd_tmp[1][5]_i_1_n_32\
    );
\loop[0].remd_tmp[1][5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_tmp_reg[0]_1\(5),
      O => \p_0_in__0\(5)
    );
\loop[0].remd_tmp[1][5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_tmp_reg[0]_1\(4),
      O => \p_0_in__0\(4)
    );
\loop[0].remd_tmp[1][5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor_tmp_reg[0]_1\(3),
      O => \p_0_in__0\(3)
    );
\loop[0].remd_tmp_reg[1][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp_reg[0][7]_srl2_n_32\,
      Q => \loop[0].remd_tmp_reg[1]_0\(0),
      R => '0'
    );
\loop[0].remd_tmp_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].remd_tmp[1][3]_i_1_n_32\,
      Q => \loop[0].remd_tmp_reg[1]_0\(3),
      R => '0'
    );
\loop[0].remd_tmp_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].remd_tmp[1][4]_i_1_n_32\,
      Q => \loop[0].remd_tmp_reg[1]_0\(4),
      R => '0'
    );
\loop[0].remd_tmp_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].remd_tmp[1][5]_i_1_n_32\,
      Q => \loop[0].remd_tmp_reg[1]_0\(5),
      R => '0'
    );
\loop[0].remd_tmp_reg[1][5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop[0].remd_tmp_reg[1][5]_i_3_n_32\,
      CO(3 downto 1) => \NLW_loop[0].remd_tmp_reg[1][5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \loop[0].remd_tmp_reg[1][5]_i_2_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_loop[0].remd_tmp_reg[1][5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\loop[0].remd_tmp_reg[1][5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \loop[0].remd_tmp_reg[1][5]_i_3_n_32\,
      CO(2) => \loop[0].remd_tmp_reg[1][5]_i_3_n_33\,
      CO(1) => \loop[0].remd_tmp_reg[1][5]_i_3_n_34\,
      CO(0) => \loop[0].remd_tmp_reg[1][5]_i_3_n_35\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3) => \loop[0].remd_tmp_reg[1][5]_i_3_n_36\,
      O(2) => \loop[0].remd_tmp_reg[1][5]_i_3_n_37\,
      O(1) => \loop[0].remd_tmp_reg[1][5]_i_3_n_38\,
      O(0) => \NLW_loop[0].remd_tmp_reg[1][5]_i_3_O_UNCONNECTED\(0),
      S(3 downto 1) => \p_0_in__0\(5 downto 3),
      S(0) => '1'
    );
\loop[1].dividend_tmp_reg[2][6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(4),
      Q => \loop[1].dividend_tmp_reg[2][6]_srl4_n_32\
    );
\loop[1].dividend_tmp_reg[2][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].dividend_tmp_reg[1][6]_srl3_n_32\,
      Q => \loop[1].dividend_tmp_reg[2][7]__0_n_32\,
      R => '0'
    );
\loop[1].divisor_tmp_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].divisor_tmp_reg[1]_2\(3),
      Q => \loop[1].divisor_tmp_reg[2]_3\(3),
      R => '0'
    );
\loop[1].divisor_tmp_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].divisor_tmp_reg[1]_2\(4),
      Q => \loop[1].divisor_tmp_reg[2]_3\(4),
      R => '0'
    );
\loop[1].divisor_tmp_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].divisor_tmp_reg[1]_2\(5),
      Q => \loop[1].divisor_tmp_reg[2]_3\(5),
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[0].dividend_tmp_reg[1][7]__0_n_32\,
      I1 => \cal_tmp[1]_15\(8),
      I2 => \cal_tmp[1]_carry_n_39\,
      O => \loop[1].remd_tmp[2][0]_i_1_n_32\
    );
\loop[1].remd_tmp[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(0),
      I1 => \cal_tmp[1]_15\(8),
      I2 => \cal_tmp[1]_carry_n_38\,
      O => \loop[1].remd_tmp[2][1]_i_1_n_32\
    );
\loop[1].remd_tmp[2][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cal_tmp[1]_carry_n_37\,
      I1 => \cal_tmp[1]_15\(8),
      O => \loop[1].remd_tmp[2][2]_i_1_n_32\
    );
\loop[1].remd_tmp[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cal_tmp[1]_carry_n_36\,
      I1 => \cal_tmp[1]_15\(8),
      O => \loop[1].remd_tmp[2][3]_i_1_n_32\
    );
\loop[1].remd_tmp[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(3),
      I1 => \cal_tmp[1]_15\(8),
      I2 => \cal_tmp[1]_carry__0_n_39\,
      O => \loop[1].remd_tmp[2][4]_i_1_n_32\
    );
\loop[1].remd_tmp[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(4),
      I1 => \cal_tmp[1]_15\(8),
      I2 => \cal_tmp[1]_carry__0_n_38\,
      O => \loop[1].remd_tmp[2][5]_i_1_n_32\
    );
\loop[1].remd_tmp[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]_0\(5),
      I1 => \cal_tmp[1]_15\(8),
      I2 => \cal_tmp[1]_carry__0_n_37\,
      O => \loop[1].remd_tmp[2][6]_i_1_n_32\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][0]_i_1_n_32\,
      Q => \loop[1].remd_tmp_reg[2]_4\(0),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][1]_i_1_n_32\,
      Q => \loop[1].remd_tmp_reg[2]_4\(1),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][2]_i_1_n_32\,
      Q => \loop[1].remd_tmp_reg[2]_4\(2),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][3]_i_1_n_32\,
      Q => \loop[1].remd_tmp_reg[2]_4\(3),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][4]_i_1_n_32\,
      Q => \loop[1].remd_tmp_reg[2]_4\(4),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][5]_i_1_n_32\,
      Q => \loop[1].remd_tmp_reg[2]_4\(5),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][6]_i_1_n_32\,
      Q => \loop[1].remd_tmp_reg[2]_4\(6),
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(3),
      Q => \loop[2].dividend_tmp_reg[3][6]_srl5_n_32\
    );
\loop[2].dividend_tmp_reg[3][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].dividend_tmp_reg[2][6]_srl4_n_32\,
      Q => \loop[2].dividend_tmp_reg[3][7]__0_n_32\,
      R => '0'
    );
\loop[2].divisor_tmp_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].divisor_tmp_reg[2]_3\(3),
      Q => \loop[2].divisor_tmp_reg[3]_5\(3),
      R => '0'
    );
\loop[2].divisor_tmp_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].divisor_tmp_reg[2]_3\(4),
      Q => \loop[2].divisor_tmp_reg[3]_5\(4),
      R => '0'
    );
\loop[2].divisor_tmp_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].divisor_tmp_reg[2]_3\(5),
      Q => \loop[2].divisor_tmp_reg[3]_5\(5),
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[1].dividend_tmp_reg[2][7]__0_n_32\,
      I1 => \cal_tmp[2]_16\(8),
      I2 => \cal_tmp[2]_carry_n_39\,
      O => \loop[2].remd_tmp[3][0]_i_1_n_32\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(0),
      I1 => \cal_tmp[2]_16\(8),
      I2 => \cal_tmp[2]_carry_n_38\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_32\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(1),
      I1 => \cal_tmp[2]_16\(8),
      I2 => \cal_tmp[2]_carry_n_37\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_32\
    );
\loop[2].remd_tmp[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(2),
      I1 => \cal_tmp[2]_16\(8),
      I2 => \cal_tmp[2]_carry_n_36\,
      O => \loop[2].remd_tmp[3][3]_i_1_n_32\
    );
\loop[2].remd_tmp[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(3),
      I1 => \cal_tmp[2]_16\(8),
      I2 => \cal_tmp[2]_carry__0_n_39\,
      O => \loop[2].remd_tmp[3][4]_i_1_n_32\
    );
\loop[2].remd_tmp[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(4),
      I1 => \cal_tmp[2]_16\(8),
      I2 => \cal_tmp[2]_carry__0_n_38\,
      O => \loop[2].remd_tmp[3][5]_i_1_n_32\
    );
\loop[2].remd_tmp[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]_4\(5),
      I1 => \cal_tmp[2]_16\(8),
      I2 => \cal_tmp[2]_carry__0_n_37\,
      O => \loop[2].remd_tmp[3][6]_i_1_n_32\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][0]_i_1_n_32\,
      Q => \loop[2].remd_tmp_reg[3]_6\(0),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][1]_i_1_n_32\,
      Q => \loop[2].remd_tmp_reg[3]_6\(1),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][2]_i_1_n_32\,
      Q => \loop[2].remd_tmp_reg[3]_6\(2),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][3]_i_1_n_32\,
      Q => \loop[2].remd_tmp_reg[3]_6\(3),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][4]_i_1_n_32\,
      Q => \loop[2].remd_tmp_reg[3]_6\(4),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][5]_i_1_n_32\,
      Q => \loop[2].remd_tmp_reg[3]_6\(5),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][6]_i_1_n_32\,
      Q => \loop[2].remd_tmp_reg[3]_6\(6),
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(2),
      Q => \loop[3].dividend_tmp_reg[4][6]_srl6_n_32\
    );
\loop[3].dividend_tmp_reg[4][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].dividend_tmp_reg[3][6]_srl5_n_32\,
      Q => \loop[3].dividend_tmp_reg[4][7]__0_n_32\,
      R => '0'
    );
\loop[3].divisor_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].divisor_tmp_reg[3]_5\(3),
      Q => \loop[3].divisor_tmp_reg[4]_7\(3),
      R => '0'
    );
\loop[3].divisor_tmp_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].divisor_tmp_reg[3]_5\(4),
      Q => \loop[3].divisor_tmp_reg[4]_7\(4),
      R => '0'
    );
\loop[3].divisor_tmp_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].divisor_tmp_reg[3]_5\(5),
      Q => \loop[3].divisor_tmp_reg[4]_7\(5),
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][7]__0_n_32\,
      I1 => \cal_tmp[3]_17\(8),
      I2 => \cal_tmp[3]_carry_n_39\,
      O => \loop[3].remd_tmp[4][0]_i_1_n_32\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(0),
      I1 => \cal_tmp[3]_17\(8),
      I2 => \cal_tmp[3]_carry_n_38\,
      O => \loop[3].remd_tmp[4][1]_i_1_n_32\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(1),
      I1 => \cal_tmp[3]_17\(8),
      I2 => \cal_tmp[3]_carry_n_37\,
      O => \loop[3].remd_tmp[4][2]_i_1_n_32\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(2),
      I1 => \cal_tmp[3]_17\(8),
      I2 => \cal_tmp[3]_carry_n_36\,
      O => \loop[3].remd_tmp[4][3]_i_1_n_32\
    );
\loop[3].remd_tmp[4][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(3),
      I1 => \cal_tmp[3]_17\(8),
      I2 => \cal_tmp[3]_carry__0_n_39\,
      O => \loop[3].remd_tmp[4][4]_i_1_n_32\
    );
\loop[3].remd_tmp[4][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(4),
      I1 => \cal_tmp[3]_17\(8),
      I2 => \cal_tmp[3]_carry__0_n_38\,
      O => \loop[3].remd_tmp[4][5]_i_1_n_32\
    );
\loop[3].remd_tmp[4][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]_6\(5),
      I1 => \cal_tmp[3]_17\(8),
      I2 => \cal_tmp[3]_carry__0_n_37\,
      O => \loop[3].remd_tmp[4][6]_i_1_n_32\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][0]_i_1_n_32\,
      Q => \loop[3].remd_tmp_reg[4]_8\(0),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][1]_i_1_n_32\,
      Q => \loop[3].remd_tmp_reg[4]_8\(1),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][2]_i_1_n_32\,
      Q => \loop[3].remd_tmp_reg[4]_8\(2),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][3]_i_1_n_32\,
      Q => \loop[3].remd_tmp_reg[4]_8\(3),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][4]_i_1_n_32\,
      Q => \loop[3].remd_tmp_reg[4]_8\(4),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][5]_i_1_n_32\,
      Q => \loop[3].remd_tmp_reg[4]_8\(5),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][6]_i_1_n_32\,
      Q => \loop[3].remd_tmp_reg[4]_8\(6),
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(1),
      Q => \loop[4].dividend_tmp_reg[5][6]_srl7_n_32\
    );
\loop[4].dividend_tmp_reg[5][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].dividend_tmp_reg[4][6]_srl6_n_32\,
      Q => \loop[4].dividend_tmp_reg[5][7]__0_n_32\,
      R => '0'
    );
\loop[4].divisor_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].divisor_tmp_reg[4]_7\(3),
      Q => \loop[4].divisor_tmp_reg[5]_9\(3),
      R => '0'
    );
\loop[4].divisor_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].divisor_tmp_reg[4]_7\(4),
      Q => \loop[4].divisor_tmp_reg[5]_9\(4),
      R => '0'
    );
\loop[4].divisor_tmp_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].divisor_tmp_reg[4]_7\(5),
      Q => \loop[4].divisor_tmp_reg[5]_9\(5),
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[3].dividend_tmp_reg[4][7]__0_n_32\,
      I1 => \cal_tmp[4]_18\(8),
      I2 => \cal_tmp[4]_carry_n_39\,
      O => \loop[4].remd_tmp[5][0]_i_1_n_32\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(0),
      I1 => \cal_tmp[4]_18\(8),
      I2 => \cal_tmp[4]_carry_n_38\,
      O => \loop[4].remd_tmp[5][1]_i_1_n_32\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(1),
      I1 => \cal_tmp[4]_18\(8),
      I2 => \cal_tmp[4]_carry_n_37\,
      O => \loop[4].remd_tmp[5][2]_i_1_n_32\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(2),
      I1 => \cal_tmp[4]_18\(8),
      I2 => \cal_tmp[4]_carry_n_36\,
      O => \loop[4].remd_tmp[5][3]_i_1_n_32\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(3),
      I1 => \cal_tmp[4]_18\(8),
      I2 => \cal_tmp[4]_carry__0_n_39\,
      O => \loop[4].remd_tmp[5][4]_i_1_n_32\
    );
\loop[4].remd_tmp[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(4),
      I1 => \cal_tmp[4]_18\(8),
      I2 => \cal_tmp[4]_carry__0_n_38\,
      O => \loop[4].remd_tmp[5][5]_i_1_n_32\
    );
\loop[4].remd_tmp[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]_8\(5),
      I1 => \cal_tmp[4]_18\(8),
      I2 => \cal_tmp[4]_carry__0_n_37\,
      O => \loop[4].remd_tmp[5][6]_i_1_n_32\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][0]_i_1_n_32\,
      Q => \loop[4].remd_tmp_reg[5]_10\(0),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][1]_i_1_n_32\,
      Q => \loop[4].remd_tmp_reg[5]_10\(1),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][2]_i_1_n_32\,
      Q => \loop[4].remd_tmp_reg[5]_10\(2),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][3]_i_1_n_32\,
      Q => \loop[4].remd_tmp_reg[5]_10\(3),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][4]_i_1_n_32\,
      Q => \loop[4].remd_tmp_reg[5]_10\(4),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][5]_i_1_n_32\,
      Q => \loop[4].remd_tmp_reg[5]_10\(5),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][6]_i_1_n_32\,
      Q => \loop[4].remd_tmp_reg[5]_10\(6),
      R => '0'
    );
\loop[5].dividend_tmp_reg[6][6]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => Q(0),
      Q => \loop[5].dividend_tmp_reg[6][6]_srl8_n_32\
    );
\loop[5].dividend_tmp_reg[6][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].dividend_tmp_reg[5][6]_srl7_n_32\,
      Q => \loop[5].dividend_tmp_reg[6][7]__0_n_32\,
      R => '0'
    );
\loop[5].divisor_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].divisor_tmp_reg[5]_9\(3),
      Q => \loop[5].divisor_tmp_reg[6]_11\(3),
      R => '0'
    );
\loop[5].divisor_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].divisor_tmp_reg[5]_9\(4),
      Q => \loop[5].divisor_tmp_reg[6]_11\(4),
      R => '0'
    );
\loop[5].divisor_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].divisor_tmp_reg[5]_9\(5),
      Q => \loop[5].divisor_tmp_reg[6]_11\(5),
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[4].dividend_tmp_reg[5][7]__0_n_32\,
      I1 => \cal_tmp[5]_19\(8),
      I2 => \cal_tmp[5]_carry_n_39\,
      O => \loop[5].remd_tmp[6][0]_i_1_n_32\
    );
\loop[5].remd_tmp[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(0),
      I1 => \cal_tmp[5]_19\(8),
      I2 => \cal_tmp[5]_carry_n_38\,
      O => \loop[5].remd_tmp[6][1]_i_1_n_32\
    );
\loop[5].remd_tmp[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(1),
      I1 => \cal_tmp[5]_19\(8),
      I2 => \cal_tmp[5]_carry_n_37\,
      O => \loop[5].remd_tmp[6][2]_i_1_n_32\
    );
\loop[5].remd_tmp[6][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(2),
      I1 => \cal_tmp[5]_19\(8),
      I2 => \cal_tmp[5]_carry_n_36\,
      O => \loop[5].remd_tmp[6][3]_i_1_n_32\
    );
\loop[5].remd_tmp[6][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(3),
      I1 => \cal_tmp[5]_19\(8),
      I2 => \cal_tmp[5]_carry__0_n_39\,
      O => \loop[5].remd_tmp[6][4]_i_1_n_32\
    );
\loop[5].remd_tmp[6][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(4),
      I1 => \cal_tmp[5]_19\(8),
      I2 => \cal_tmp[5]_carry__0_n_38\,
      O => \loop[5].remd_tmp[6][5]_i_1_n_32\
    );
\loop[5].remd_tmp[6][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]_10\(5),
      I1 => \cal_tmp[5]_19\(8),
      I2 => \cal_tmp[5]_carry__0_n_37\,
      O => \loop[5].remd_tmp[6][6]_i_1_n_32\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][0]_i_1_n_32\,
      Q => \loop[5].remd_tmp_reg[6]_12\(0),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][1]_i_1_n_32\,
      Q => \loop[5].remd_tmp_reg[6]_12\(1),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][2]_i_1_n_32\,
      Q => \loop[5].remd_tmp_reg[6]_12\(2),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][3]_i_1_n_32\,
      Q => \loop[5].remd_tmp_reg[6]_12\(3),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][4]_i_1_n_32\,
      Q => \loop[5].remd_tmp_reg[6]_12\(4),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][5]_i_1_n_32\,
      Q => \loop[5].remd_tmp_reg[6]_12\(5),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].remd_tmp[6][6]_i_1_n_32\,
      Q => \loop[5].remd_tmp_reg[6]_12\(6),
      R => '0'
    );
\loop[6].dividend_tmp_reg[7][7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].dividend_tmp_reg[6][6]_srl8_n_32\,
      Q => \loop[6].dividend_tmp_reg[7][7]__0_n_32\,
      R => '0'
    );
\loop[6].divisor_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].divisor_tmp_reg[6]_11\(3),
      Q => \loop[6].divisor_tmp_reg[7]_13\(3),
      R => '0'
    );
\loop[6].divisor_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].divisor_tmp_reg[6]_11\(4),
      Q => \loop[6].divisor_tmp_reg[7]_13\(4),
      R => '0'
    );
\loop[6].divisor_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[5].divisor_tmp_reg[6]_11\(5),
      Q => \loop[6].divisor_tmp_reg[7]_13\(5),
      R => '0'
    );
\loop[6].remd_tmp[7][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[5].dividend_tmp_reg[6][7]__0_n_32\,
      I1 => \cal_tmp[6]_20\(8),
      I2 => \cal_tmp[6]_carry_n_39\,
      O => \loop[6].remd_tmp[7][0]_i_1_n_32\
    );
\loop[6].remd_tmp[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(0),
      I1 => \cal_tmp[6]_20\(8),
      I2 => \cal_tmp[6]_carry_n_38\,
      O => \loop[6].remd_tmp[7][1]_i_1_n_32\
    );
\loop[6].remd_tmp[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(1),
      I1 => \cal_tmp[6]_20\(8),
      I2 => \cal_tmp[6]_carry_n_37\,
      O => \loop[6].remd_tmp[7][2]_i_1_n_32\
    );
\loop[6].remd_tmp[7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(2),
      I1 => \cal_tmp[6]_20\(8),
      I2 => \cal_tmp[6]_carry_n_36\,
      O => \loop[6].remd_tmp[7][3]_i_1_n_32\
    );
\loop[6].remd_tmp[7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(3),
      I1 => \cal_tmp[6]_20\(8),
      I2 => \cal_tmp[6]_carry__0_n_39\,
      O => \loop[6].remd_tmp[7][4]_i_1_n_32\
    );
\loop[6].remd_tmp[7][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(4),
      I1 => \cal_tmp[6]_20\(8),
      I2 => \cal_tmp[6]_carry__0_n_38\,
      O => \loop[6].remd_tmp[7][5]_i_1_n_32\
    );
\loop[6].remd_tmp[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[5].remd_tmp_reg[6]_12\(5),
      I1 => \cal_tmp[6]_20\(8),
      I2 => \cal_tmp[6]_carry__0_n_37\,
      O => \loop[6].remd_tmp[7][6]_i_1_n_32\
    );
\loop[6].remd_tmp_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][0]_i_1_n_32\,
      Q => \loop[6].remd_tmp_reg[7]_14\(0),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][1]_i_1_n_32\,
      Q => \loop[6].remd_tmp_reg[7]_14\(1),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][2]_i_1_n_32\,
      Q => \loop[6].remd_tmp_reg[7]_14\(2),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][3]_i_1_n_32\,
      Q => \loop[6].remd_tmp_reg[7]_14\(3),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][4]_i_1_n_32\,
      Q => \loop[6].remd_tmp_reg[7]_14\(4),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][5]_i_1_n_32\,
      Q => \loop[6].remd_tmp_reg[7]_14\(5),
      R => '0'
    );
\loop[6].remd_tmp_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[6].remd_tmp[7][6]_i_1_n_32\,
      Q => \loop[6].remd_tmp_reg[7]_14\(6),
      R => '0'
    );
\loop[7].remd_tmp[8][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[6].dividend_tmp_reg[7][7]__0_n_32\,
      I1 => \cal_tmp[7]_21\(8),
      I2 => \cal_tmp[7]_carry_n_39\,
      O => \loop[7].remd_tmp[8][0]_i_1_n_32\
    );
\loop[7].remd_tmp[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(0),
      I1 => \cal_tmp[7]_21\(8),
      I2 => \cal_tmp[7]_carry_n_38\,
      O => \loop[7].remd_tmp[8][1]_i_1_n_32\
    );
\loop[7].remd_tmp[8][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(1),
      I1 => \cal_tmp[7]_21\(8),
      I2 => \cal_tmp[7]_carry_n_37\,
      O => \loop[7].remd_tmp[8][2]_i_1_n_32\
    );
\loop[7].remd_tmp[8][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(2),
      I1 => \cal_tmp[7]_21\(8),
      I2 => \cal_tmp[7]_carry_n_36\,
      O => \loop[7].remd_tmp[8][3]_i_1_n_32\
    );
\loop[7].remd_tmp[8][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \loop[6].remd_tmp_reg[7]_14\(3),
      I1 => \cal_tmp[7]_21\(8),
      I2 => \cal_tmp[7]_carry__0_n_39\,
      O => \loop[7].remd_tmp[8][4]_i_1_n_32\
    );
\loop[7].remd_tmp_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[7].remd_tmp[8][0]_i_1_n_32\,
      Q => \loop[7].remd_tmp_reg[8][4]_0\(0),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[7].remd_tmp[8][1]_i_1_n_32\,
      Q => \loop[7].remd_tmp_reg[8][4]_0\(1),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[7].remd_tmp[8][2]_i_1_n_32\,
      Q => \loop[7].remd_tmp_reg[8][4]_0\(2),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[7].remd_tmp[8][3]_i_1_n_32\,
      Q => \loop[7].remd_tmp_reg[8][4]_0\(3),
      R => '0'
    );
\loop[7].remd_tmp_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[7].remd_tmp[8][4]_i_1_n_32\,
      Q => \loop[7].remd_tmp_reg[8][4]_0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_1 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_1_fu_273_ap_start_reg_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    grp_aes_Pipeline_1_fu_273_key_array128_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_1_fu_273_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_aes_Pipeline_2_fu_279_key_array128_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_1 is
  signal \empty_fu_26_reg_n_32_[0]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_32_[1]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_32_[2]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_32_[3]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_32_[4]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_key_array128_we0 : STD_LOGIC;
begin
\empty_fu_26_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_Pipeline_1_fu_273_key_array128_we0,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \empty_fu_26_reg_n_32_[0]\,
      R => '0'
    );
\empty_fu_26_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_Pipeline_1_fu_273_key_array128_we0,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \empty_fu_26_reg_n_32_[1]\,
      R => '0'
    );
\empty_fu_26_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_Pipeline_1_fu_273_key_array128_we0,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \empty_fu_26_reg_n_32_[2]\,
      R => '0'
    );
\empty_fu_26_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_Pipeline_1_fu_273_key_array128_we0,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \empty_fu_26_reg_n_32_[3]\,
      R => '0'
    );
\empty_fu_26_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_Pipeline_1_fu_273_key_array128_we0,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \empty_fu_26_reg_n_32_[4]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_47
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => grp_aes_Pipeline_1_fu_273_key_array128_we0,
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_26_reg[0]\(4) => \empty_fu_26_reg_n_32_[4]\,
      \empty_fu_26_reg[0]\(3) => \empty_fu_26_reg_n_32_[3]\,
      \empty_fu_26_reg[0]\(2) => \empty_fu_26_reg_n_32_[2]\,
      \empty_fu_26_reg[0]\(1) => \empty_fu_26_reg_n_32_[1]\,
      \empty_fu_26_reg[0]\(0) => \empty_fu_26_reg_n_32_[0]\,
      \empty_fu_26_reg[2]\(4) => flow_control_loop_pipe_sequential_init_U_n_40,
      \empty_fu_26_reg[2]\(3) => flow_control_loop_pipe_sequential_init_U_n_41,
      \empty_fu_26_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_42,
      \empty_fu_26_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      \empty_fu_26_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      grp_aes_Pipeline_1_fu_273_ap_start_reg => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      grp_aes_Pipeline_1_fu_273_ap_start_reg_reg => grp_aes_Pipeline_1_fu_273_ap_start_reg_reg,
      grp_aes_Pipeline_1_fu_273_key_array128_address0(1 downto 0) => grp_aes_Pipeline_1_fu_273_key_array128_address0(1 downto 0),
      grp_aes_Pipeline_2_fu_279_key_array128_address0(1 downto 0) => grp_aes_Pipeline_2_fu_279_key_array128_address0(1 downto 0),
      ram_reg(0) => E(0),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_2 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_2_fu_279_key_array128_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC;
    grp_aes_Pipeline_2_fu_279_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_aes_Pipeline_1_fu_273_key_array128_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\empty_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \empty_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\empty_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \empty_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\empty_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \empty_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\empty_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \empty_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\empty_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \empty_fu_30_reg_n_32_[4]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_46
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^e\(0),
      Q(4) => \empty_fu_30_reg_n_32_[4]\,
      Q(3) => \empty_fu_30_reg_n_32_[3]\,
      Q(2) => \empty_fu_30_reg_n_32_[2]\,
      Q(1) => \empty_fu_30_reg_n_32_[1]\,
      Q(0) => \empty_fu_30_reg_n_32_[0]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_30_reg[1]\(4) => flow_control_loop_pipe_sequential_init_U_n_38,
      \empty_fu_30_reg[1]\(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      \empty_fu_30_reg[1]\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \empty_fu_30_reg[1]\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \empty_fu_30_reg[1]\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      grp_aes_Pipeline_1_fu_273_key_array128_address0(0) => grp_aes_Pipeline_1_fu_273_key_array128_address0(0),
      grp_aes_Pipeline_2_fu_279_ap_start_reg => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      grp_aes_Pipeline_2_fu_279_key_array128_address0(1 downto 0) => grp_aes_Pipeline_2_fu_279_key_array128_address0(1 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_3 is
  port (
    \empty_fu_30_reg[2]_0\ : out STD_LOGIC;
    \empty_fu_30_reg[0]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    grp_aes_Pipeline_1_fu_273_key_array128_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_aes_Pipeline_3_fu_284_ap_start_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    grp_expandKey_fu_343_key_array128_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_3;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_fu_30[0]_i_2_n_32\ : STD_LOGIC;
  signal \empty_fu_30[5]_i_4_n_32\ : STD_LOGIC;
  signal \empty_fu_30[5]_i_5_n_32\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal \empty_fu_30_reg_n_32_[5]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fu_30[5]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \empty_fu_30[5]_i_5\ : label is "soft_lutpair85";
begin
  E(0) <= \^e\(0);
\empty_fu_30[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_fu_30_reg_n_32_[1]\,
      I1 => \empty_fu_30_reg_n_32_[5]\,
      O => \empty_fu_30[0]_i_2_n_32\
    );
\empty_fu_30[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \empty_fu_30_reg_n_32_[2]\,
      I1 => \empty_fu_30_reg_n_32_[0]\,
      I2 => \empty_fu_30_reg_n_32_[3]\,
      O => \empty_fu_30[5]_i_4_n_32\
    );
\empty_fu_30[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \empty_fu_30_reg_n_32_[2]\,
      I1 => \empty_fu_30_reg_n_32_[3]\,
      I2 => \empty_fu_30_reg_n_32_[4]\,
      I3 => \empty_fu_30_reg_n_32_[0]\,
      O => \empty_fu_30[5]_i_5_n_32\
    );
\empty_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \empty_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\empty_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \empty_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\empty_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \empty_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\empty_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \empty_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\empty_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \empty_fu_30_reg_n_32_[4]\,
      R => '0'
    );
\empty_fu_30_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \empty_fu_30_reg_n_32_[5]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_45
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(0) => D(0),
      E(0) => \^e\(0),
      Q(5) => \empty_fu_30_reg_n_32_[5]\,
      Q(4) => \empty_fu_30_reg_n_32_[4]\,
      Q(3) => \empty_fu_30_reg_n_32_[3]\,
      Q(2) => \empty_fu_30_reg_n_32_[2]\,
      Q(1) => \empty_fu_30_reg_n_32_[1]\,
      Q(0) => \empty_fu_30_reg_n_32_[0]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_1\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_30_reg[0]\ => \empty_fu_30_reg[0]_0\,
      \empty_fu_30_reg[0]_0\ => \empty_fu_30[0]_i_2_n_32\,
      \empty_fu_30_reg[2]\ => \empty_fu_30_reg[2]_0\,
      \empty_fu_30_reg[4]\(5) => flow_control_loop_pipe_sequential_init_U_n_41,
      \empty_fu_30_reg[4]\(4) => flow_control_loop_pipe_sequential_init_U_n_42,
      \empty_fu_30_reg[4]\(3) => flow_control_loop_pipe_sequential_init_U_n_43,
      \empty_fu_30_reg[4]\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \empty_fu_30_reg[4]\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \empty_fu_30_reg[4]\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \empty_fu_30_reg[5]\ => \empty_fu_30[5]_i_4_n_32\,
      \empty_fu_30_reg[5]_0\ => \empty_fu_30[5]_i_5_n_32\,
      grp_aes_Pipeline_1_fu_273_key_array128_address0(0) => grp_aes_Pipeline_1_fu_273_key_array128_address0(0),
      grp_aes_Pipeline_3_fu_284_ap_start_reg => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(2 downto 0) => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(2 downto 0),
      grp_expandKey_fu_343_key_array128_address0(2 downto 0) => grp_expandKey_fu_343_key_array128_address0(2 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3,
      \ram_reg_i_34__1\(4 downto 0) => Q(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 is
  port (
    plaintext_array_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 : out STD_LOGIC;
    \cipherkey_size_reg_225_reg[5]\ : out STD_LOGIC;
    block_1_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg : in STD_LOGIC;
    grp_expandKey_fu_343_ap_done : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 is
  signal add_ln475_fu_105_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln478_fu_194_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln479_1_fu_188_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \add_ln479_1_reg_248[2]_i_2_n_32\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal \^grp_aes_pipeline_vitis_loop_475_1_vitis_loop_478_2_fu_337_block_1_ce0\ : STD_LOGIC;
  signal i_30_fu_461 : STD_LOGIC;
  signal \i_30_fu_46[2]_i_2_n_32\ : STD_LOGIC;
  signal \i_30_fu_46_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_30_fu_46_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_30_fu_46_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln475_fu_99_p2 : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[4]\ : STD_LOGIC;
  signal j_fu_42 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln475_1_fu_137_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln479_1_reg_248[2]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i_30_fu_46[2]_i_2\ : label is "soft_lutpair94";
begin
  grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 <= \^grp_aes_pipeline_vitis_loop_475_1_vitis_loop_478_2_fu_337_block_1_ce0\;
\add_ln479_1_reg_248[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(2),
      O => \add_ln479_1_reg_248[2]_i_2_n_32\
    );
\add_ln479_1_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln475_fu_99_p2,
      D => select_ln475_1_fu_137_p3(0),
      Q => block_1_address0(0),
      R => '0'
    );
\add_ln479_1_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln475_fu_99_p2,
      D => select_ln475_1_fu_137_p3(1),
      Q => block_1_address0(1),
      R => '0'
    );
\add_ln479_1_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln475_fu_99_p2,
      D => add_ln479_1_fu_188_p2(2),
      Q => block_1_address0(2),
      R => '0'
    );
\add_ln479_1_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln475_fu_99_p2,
      D => add_ln479_1_fu_188_p2(3),
      Q => block_1_address0(3),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_30_fu_461,
      Q => \^grp_aes_pipeline_vitis_loop_475_1_vitis_loop_478_2_fu_337_block_1_ce0\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_44
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_30_fu_461,
      Q(1 downto 0) => Q(1 downto 0),
      add_ln475_fu_105_p2(4 downto 0) => add_ln475_fu_105_p2(4 downto 0),
      add_ln478_fu_194_p2(2 downto 0) => add_ln478_fu_194_p2(2 downto 0),
      \add_ln479_1_reg_248_reg[2]\(2) => \i_30_fu_46_reg_n_32_[2]\,
      \add_ln479_1_reg_248_reg[2]\(1) => \i_30_fu_46_reg_n_32_[1]\,
      \add_ln479_1_reg_248_reg[2]\(0) => \i_30_fu_46_reg_n_32_[0]\,
      \add_ln479_1_reg_248_reg[2]_0\ => \add_ln479_1_reg_248[2]_i_2_n_32\,
      \add_ln479_1_reg_248_reg[3]\ => \indvar_flatten_fu_50_reg_n_32_[1]\,
      \add_ln479_1_reg_248_reg[3]_0\ => \indvar_flatten_fu_50_reg_n_32_[2]\,
      \add_ln479_1_reg_248_reg[3]_1\ => \indvar_flatten_fu_50_reg_n_32_[4]\,
      \add_ln479_1_reg_248_reg[3]_2\ => \indvar_flatten_fu_50_reg_n_32_[3]\,
      \add_ln479_1_reg_248_reg[3]_3\ => \indvar_flatten_fu_50_reg_n_32_[0]\,
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(2 downto 0),
      \cipherkey_size_reg_225_reg[5]\ => \cipherkey_size_reg_225_reg[5]\,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0) => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0),
      grp_expandKey_fu_343_ap_done => grp_expandKey_fu_343_ap_done,
      \i_30_fu_46_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_39,
      \i_30_fu_46_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_40,
      \i_30_fu_46_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      \i_30_fu_46_reg[2]_0\ => \i_30_fu_46[2]_i_2_n_32\,
      \indvar_flatten_fu_50_reg[1]\(0) => icmp_ln475_fu_99_p2,
      j_fu_42(2 downto 0) => j_fu_42(2 downto 0),
      \j_fu_42_reg[0]\(3 downto 2) => add_ln479_1_fu_188_p2(3 downto 2),
      \j_fu_42_reg[0]\(1 downto 0) => select_ln475_1_fu_137_p3(1 downto 0),
      plaintext_array_address0(3 downto 0) => plaintext_array_address0(3 downto 0),
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\(0) => \q0_reg[7]_2\(0)
    );
\i_30_fu_46[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \i_30_fu_46_reg_n_32_[0]\,
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => \i_30_fu_46_reg_n_32_[1]\,
      O => \i_30_fu_46[2]_i_2_n_32\
    );
\i_30_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \i_30_fu_46_reg_n_32_[0]\,
      R => '0'
    );
\i_30_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \i_30_fu_46_reg_n_32_[1]\,
      R => '0'
    );
\i_30_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \i_30_fu_46_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln475_fu_105_p2(0),
      Q => \indvar_flatten_fu_50_reg_n_32_[0]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln475_fu_105_p2(1),
      Q => \indvar_flatten_fu_50_reg_n_32_[1]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln475_fu_105_p2(2),
      Q => \indvar_flatten_fu_50_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln475_fu_105_p2(3),
      Q => \indvar_flatten_fu_50_reg_n_32_[3]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln475_fu_105_p2(4),
      Q => \indvar_flatten_fu_50_reg_n_32_[4]\,
      R => '0'
    );
\j_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln478_fu_194_p2(0),
      Q => j_fu_42(0),
      R => '0'
    );
\j_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln478_fu_194_p2(1),
      Q => j_fu_42(1),
      R => '0'
    );
\j_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_30_fu_461,
      D => add_ln478_fu_194_p2(2),
      Q => j_fu_42(2),
      R => '0'
    );
\ram_reg_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^grp_aes_pipeline_vitis_loop_475_1_vitis_loop_478_2_fu_337_block_1_ce0\,
      O => \ap_CS_fsm_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 is
  port (
    \cipherkey_size_reg_225_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cipherkey_size_reg_225_reg[3]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \j_fu_42_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_array_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln493_1_reg_248_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0 : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_reg : out STD_LOGIC;
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nbrRounds_1_reg_255 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    block_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[17]\ : in STD_LOGIC;
    grp_aes_main_fu_358_state_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4 is
  signal add_ln489_fu_105_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln492_fu_194_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln493_1_fu_188_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^grp_aes_pipeline_vitis_loop_489_3_vitis_loop_492_4_fu_368_ciphertext_array_ce0\ : STD_LOGIC;
  signal i_31_fu_461 : STD_LOGIC;
  signal \i_31_fu_46[2]_i_2_n_32\ : STD_LOGIC;
  signal \i_31_fu_46_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_31_fu_46_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_31_fu_46_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln489_fu_99_p2 : STD_LOGIC;
  signal \indvar_flatten9_fu_50_reg_n_32_[0]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_50_reg_n_32_[1]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_50_reg_n_32_[2]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_50_reg_n_32_[3]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_50_reg_n_32_[4]\ : STD_LOGIC;
  signal j_fu_42 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_reg_i_165_n_32 : STD_LOGIC;
  signal \ram_reg_i_58__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_32\ : STD_LOGIC;
  signal select_ln489_fu_123_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_31_fu_46[2]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of ram_reg_i_165 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ram_reg_i_58__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ram_reg_i_60__0\ : label is "soft_lutpair107";
begin
  grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0 <= \^grp_aes_pipeline_vitis_loop_489_3_vitis_loop_492_4_fu_368_ciphertext_array_ce0\;
\add_ln493_1_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln489_fu_99_p2,
      D => select_ln489_fu_123_p3(0),
      Q => \add_ln493_1_reg_248_reg[3]_0\(0),
      R => '0'
    );
\add_ln493_1_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln489_fu_99_p2,
      D => select_ln489_fu_123_p3(1),
      Q => \add_ln493_1_reg_248_reg[3]_0\(1),
      R => '0'
    );
\add_ln493_1_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln489_fu_99_p2,
      D => add_ln493_1_fu_188_p2(2),
      Q => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0(2),
      R => '0'
    );
\add_ln493_1_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln489_fu_99_p2,
      D => add_ln493_1_fu_188_p2(3),
      Q => \add_ln493_1_reg_248_reg[3]_0\(2),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_31_fu_461,
      Q => \^grp_aes_pipeline_vitis_loop_489_3_vitis_loop_492_4_fu_368_ciphertext_array_ce0\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_43
     port map (
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_31_fu_461,
      Q(3 downto 0) => Q(3 downto 0),
      add_ln489_fu_105_p2(4 downto 0) => add_ln489_fu_105_p2(4 downto 0),
      add_ln492_fu_194_p2(2 downto 0) => add_ln492_fu_194_p2(2 downto 0),
      \add_ln493_1_reg_248_reg[3]\ => \indvar_flatten9_fu_50_reg_n_32_[1]\,
      \add_ln493_1_reg_248_reg[3]_0\ => \indvar_flatten9_fu_50_reg_n_32_[2]\,
      \add_ln493_1_reg_248_reg[3]_1\ => \indvar_flatten9_fu_50_reg_n_32_[4]\,
      \add_ln493_1_reg_248_reg[3]_2\ => \indvar_flatten9_fu_50_reg_n_32_[3]\,
      \add_ln493_1_reg_248_reg[3]_3\ => \indvar_flatten9_fu_50_reg_n_32_[0]\,
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[16]\ => \ap_CS_fsm_reg[16]\,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_address0(2 downto 0) => block_1_address0(2 downto 0),
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(2 downto 0),
      \cipherkey_size_reg_225_reg[3]\ => \cipherkey_size_reg_225_reg[3]\,
      \cipherkey_size_reg_225_reg[4]\ => \cipherkey_size_reg_225_reg[4]\,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_reg,
      grp_aes_main_fu_358_state_address0(1 downto 0) => grp_aes_main_fu_358_state_address0(1 downto 0),
      \i_31_fu_46_reg[0]\(3 downto 2) => add_ln493_1_fu_188_p2(3 downto 2),
      \i_31_fu_46_reg[0]\(1 downto 0) => select_ln489_fu_123_p3(1 downto 0),
      \i_31_fu_46_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \i_31_fu_46_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \i_31_fu_46_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      \i_31_fu_46_reg[2]_0\(2) => \i_31_fu_46_reg_n_32_[2]\,
      \i_31_fu_46_reg[2]_0\(1) => \i_31_fu_46_reg_n_32_[1]\,
      \i_31_fu_46_reg[2]_0\(0) => \i_31_fu_46_reg_n_32_[0]\,
      \i_31_fu_46_reg[2]_1\ => \i_31_fu_46[2]_i_2_n_32\,
      \indvar_flatten9_fu_50_reg[1]\(0) => icmp_ln489_fu_99_p2,
      j_fu_42(2 downto 0) => j_fu_42(2 downto 0),
      \j_fu_42_reg[0]\(0) => \j_fu_42_reg[0]_0\(0),
      nbrRounds_1_reg_255(1 downto 0) => nbrRounds_1_reg_255(1 downto 0),
      ram_reg => \ram_reg_i_58__0_n_32\,
      ram_reg_0 => \ram_reg_i_60__0_n_32\,
      \ram_reg_i_56__1_0\ => ram_reg_i_165_n_32
    );
\i_31_fu_46[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \i_31_fu_46_reg_n_32_[0]\,
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => \i_31_fu_46_reg_n_32_[1]\,
      O => \i_31_fu_46[2]_i_2_n_32\
    );
\i_31_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \i_31_fu_46_reg_n_32_[0]\,
      R => '0'
    );
\i_31_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \i_31_fu_46_reg_n_32_[1]\,
      R => '0'
    );
\i_31_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \i_31_fu_46_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten9_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln489_fu_105_p2(0),
      Q => \indvar_flatten9_fu_50_reg_n_32_[0]\,
      R => '0'
    );
\indvar_flatten9_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln489_fu_105_p2(1),
      Q => \indvar_flatten9_fu_50_reg_n_32_[1]\,
      R => '0'
    );
\indvar_flatten9_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln489_fu_105_p2(2),
      Q => \indvar_flatten9_fu_50_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten9_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln489_fu_105_p2(3),
      Q => \indvar_flatten9_fu_50_reg_n_32_[3]\,
      R => '0'
    );
\indvar_flatten9_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln489_fu_105_p2(4),
      Q => \indvar_flatten9_fu_50_reg_n_32_[4]\,
      R => '0'
    );
\j_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln492_fu_194_p2(0),
      Q => j_fu_42(0),
      R => '0'
    );
\j_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln492_fu_194_p2(1),
      Q => j_fu_42(1),
      R => '0'
    );
\j_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_31_fu_461,
      D => add_ln492_fu_194_p2(2),
      Q => j_fu_42(2),
      R => '0'
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F044"
    )
        port map (
      I0 => \ap_CS_fsm_reg[17]\,
      I1 => \^grp_aes_pipeline_vitis_loop_489_3_vitis_loop_492_4_fu_368_ciphertext_array_ce0\,
      I2 => \q0_reg[7]_1\,
      I3 => Q(5),
      I4 => Q(4),
      O => E(0)
    );
\ram_reg_0_15_0_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0(2),
      I3 => \q0_reg[7]\,
      I4 => \q0_reg[7]_0\,
      O => ciphertext_array_address0(0)
    );
ram_reg_i_165: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(2),
      O => ram_reg_i_165_n_32
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => \i_31_fu_46_reg_n_32_[0]\,
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => \i_31_fu_46_reg_n_32_[1]\,
      O => \ram_reg_i_58__0_n_32\
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => j_fu_42(0),
      I1 => j_fu_42(1),
      I2 => j_fu_42(2),
      I3 => \i_31_fu_46_reg_n_32_[0]\,
      O => \ram_reg_i_60__0_n_32\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_42_reg[2]_0\ : out STD_LOGIC;
    ciphertext_array_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    block_r_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg : in STD_LOGIC;
    grp_expandKey_fu_343_ap_done : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2 is
  signal add_ln665_fu_105_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln668_fu_194_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln669_1_fu_188_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \add_ln669_1_reg_248[2]_i_2_n_32\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal i_fu_461 : STD_LOGIC;
  signal \i_fu_46[2]_i_2_n_32\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln665_fu_99_p2 : STD_LOGIC;
  signal \indvar_flatten19_fu_50_reg_n_32_[0]\ : STD_LOGIC;
  signal \indvar_flatten19_fu_50_reg_n_32_[1]\ : STD_LOGIC;
  signal \indvar_flatten19_fu_50_reg_n_32_[2]\ : STD_LOGIC;
  signal \indvar_flatten19_fu_50_reg_n_32_[3]\ : STD_LOGIC;
  signal \indvar_flatten19_fu_50_reg_n_32_[4]\ : STD_LOGIC;
  signal j_fu_42 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln665_1_fu_137_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln669_1_reg_248[2]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i_fu_46[2]_i_2\ : label is "soft_lutpair116";
begin
\add_ln669_1_reg_248[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(2),
      O => \add_ln669_1_reg_248[2]_i_2_n_32\
    );
\add_ln669_1_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln665_fu_99_p2,
      D => select_ln665_1_fu_137_p3(0),
      Q => block_r_address0(0),
      R => '0'
    );
\add_ln669_1_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln665_fu_99_p2,
      D => select_ln665_1_fu_137_p3(1),
      Q => block_r_address0(1),
      R => '0'
    );
\add_ln669_1_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln665_fu_99_p2,
      D => add_ln669_1_fu_188_p2(2),
      Q => block_r_address0(2),
      R => '0'
    );
\add_ln669_1_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln665_fu_99_p2,
      D => add_ln669_1_fu_188_p2(3),
      Q => block_r_address0(3),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_461,
      Q => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_42
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_461,
      Q(2 downto 0) => Q(2 downto 0),
      add_ln665_fu_105_p2(4 downto 0) => add_ln665_fu_105_p2(4 downto 0),
      add_ln668_fu_194_p2(2 downto 0) => add_ln668_fu_194_p2(2 downto 0),
      \add_ln669_1_reg_248_reg[2]\(2) => \i_fu_46_reg_n_32_[2]\,
      \add_ln669_1_reg_248_reg[2]\(1) => \i_fu_46_reg_n_32_[1]\,
      \add_ln669_1_reg_248_reg[2]\(0) => \i_fu_46_reg_n_32_[0]\,
      \add_ln669_1_reg_248_reg[2]_0\ => \add_ln669_1_reg_248[2]_i_2_n_32\,
      \add_ln669_1_reg_248_reg[3]\ => \indvar_flatten19_fu_50_reg_n_32_[1]\,
      \add_ln669_1_reg_248_reg[3]_0\ => \indvar_flatten19_fu_50_reg_n_32_[2]\,
      \add_ln669_1_reg_248_reg[3]_1\ => \indvar_flatten19_fu_50_reg_n_32_[4]\,
      \add_ln669_1_reg_248_reg[3]_2\ => \indvar_flatten19_fu_50_reg_n_32_[3]\,
      \add_ln669_1_reg_248_reg[3]_3\ => \indvar_flatten19_fu_50_reg_n_32_[0]\,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_array_address0(2 downto 0) => ciphertext_array_address0(2 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      grp_expandKey_fu_343_ap_done => grp_expandKey_fu_343_ap_done,
      \i_fu_46_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_39,
      \i_fu_46_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_40,
      \i_fu_46_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      \i_fu_46_reg[2]_0\ => \i_fu_46[2]_i_2_n_32\,
      \indvar_flatten19_fu_50_reg[1]\(0) => icmp_ln665_fu_99_p2,
      j_fu_42(2 downto 0) => j_fu_42(2 downto 0),
      \j_fu_42_reg[0]\(3 downto 2) => add_ln669_1_fu_188_p2(3 downto 2),
      \j_fu_42_reg[0]\(1 downto 0) => select_ln665_1_fu_137_p3(1 downto 0),
      \j_fu_42_reg[2]\ => \j_fu_42_reg[2]_0\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \q0_reg[7]_1\(1 downto 0) => \q0_reg[7]_1\(1 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_2\,
      \q0_reg[7]_3\ => \q0_reg[7]_3\
    );
\i_fu_46[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \i_fu_46_reg_n_32_[0]\,
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => \i_fu_46_reg_n_32_[1]\,
      O => \i_fu_46[2]_i_2_n_32\
    );
\i_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \i_fu_46_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \i_fu_46_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \i_fu_46_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten19_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln665_fu_105_p2(0),
      Q => \indvar_flatten19_fu_50_reg_n_32_[0]\,
      R => '0'
    );
\indvar_flatten19_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln665_fu_105_p2(1),
      Q => \indvar_flatten19_fu_50_reg_n_32_[1]\,
      R => '0'
    );
\indvar_flatten19_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln665_fu_105_p2(2),
      Q => \indvar_flatten19_fu_50_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten19_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln665_fu_105_p2(3),
      Q => \indvar_flatten19_fu_50_reg_n_32_[3]\,
      R => '0'
    );
\indvar_flatten19_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln665_fu_105_p2(4),
      Q => \indvar_flatten19_fu_50_reg_n_32_[4]\,
      R => '0'
    );
\j_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln668_fu_194_p2(0),
      Q => j_fu_42(0),
      R => '0'
    );
\j_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln668_fu_194_p2(1),
      Q => j_fu_42(1),
      R => '0'
    );
\j_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln668_fu_194_p2(2),
      Q => j_fu_42(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm14_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0 : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_reg : out STD_LOGIC;
    decryptedtext_array_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4 is
  signal add_ln679_fu_105_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln682_fu_194_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln683_1_fu_188_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal \^grp_aes_pipeline_vitis_loop_679_3_vitis_loop_682_4_fu_390_decryptedtext_array_ce0\ : STD_LOGIC;
  signal i_fu_461 : STD_LOGIC;
  signal \i_fu_46[2]_i_2__0_n_32\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln679_fu_99_p2 : STD_LOGIC;
  signal \indvar_flatten29_fu_50_reg_n_32_[0]\ : STD_LOGIC;
  signal \indvar_flatten29_fu_50_reg_n_32_[1]\ : STD_LOGIC;
  signal \indvar_flatten29_fu_50_reg_n_32_[2]\ : STD_LOGIC;
  signal \indvar_flatten29_fu_50_reg_n_32_[3]\ : STD_LOGIC;
  signal \indvar_flatten29_fu_50_reg_n_32_[4]\ : STD_LOGIC;
  signal j_fu_42 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_reg_i_108_n_32 : STD_LOGIC;
  signal select_ln679_fu_123_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_46[2]_i_2__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of ram_reg_i_108 : label is "soft_lutpair127";
begin
  grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0 <= \^grp_aes_pipeline_vitis_loop_679_3_vitis_loop_682_4_fu_390_decryptedtext_array_ce0\;
\add_ln683_1_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln679_fu_99_p2,
      D => select_ln679_fu_123_p3(0),
      Q => decryptedtext_array_address0(0),
      R => '0'
    );
\add_ln683_1_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln679_fu_99_p2,
      D => select_ln679_fu_123_p3(1),
      Q => decryptedtext_array_address0(1),
      R => '0'
    );
\add_ln683_1_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln679_fu_99_p2,
      D => add_ln683_1_fu_188_p2(2),
      Q => decryptedtext_array_address0(2),
      R => '0'
    );
\add_ln683_1_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln679_fu_99_p2,
      D => add_ln683_1_fu_188_p2(3),
      Q => decryptedtext_array_address0(3),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_461,
      Q => \^grp_aes_pipeline_vitis_loop_679_3_vitis_loop_682_4_fu_390_decryptedtext_array_ce0\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_41
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_461,
      Q(3 downto 0) => Q(3 downto 0),
      add_ln679_fu_105_p2(4 downto 0) => add_ln679_fu_105_p2(4 downto 0),
      add_ln682_fu_194_p2(2 downto 0) => add_ln682_fu_194_p2(2 downto 0),
      \add_ln683_1_reg_248_reg[3]\ => \indvar_flatten29_fu_50_reg_n_32_[1]\,
      \add_ln683_1_reg_248_reg[3]_0\ => \indvar_flatten29_fu_50_reg_n_32_[2]\,
      \add_ln683_1_reg_248_reg[3]_1\ => \indvar_flatten29_fu_50_reg_n_32_[4]\,
      \add_ln683_1_reg_248_reg[3]_2\ => \indvar_flatten29_fu_50_reg_n_32_[3]\,
      \add_ln683_1_reg_248_reg[3]_3\ => \indvar_flatten29_fu_50_reg_n_32_[0]\,
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_reg,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done,
      \i_fu_46_reg[0]\(3 downto 2) => add_ln683_1_fu_188_p2(3 downto 2),
      \i_fu_46_reg[0]\(1 downto 0) => select_ln679_fu_123_p3(1 downto 0),
      \i_fu_46_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \i_fu_46_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \i_fu_46_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \i_fu_46_reg[2]_0\(2) => \i_fu_46_reg_n_32_[2]\,
      \i_fu_46_reg[2]_0\(1) => \i_fu_46_reg_n_32_[1]\,
      \i_fu_46_reg[2]_0\(0) => \i_fu_46_reg_n_32_[0]\,
      \i_fu_46_reg[2]_1\ => \i_fu_46[2]_i_2__0_n_32\,
      \indvar_flatten29_fu_50_reg[1]\(0) => icmp_ln679_fu_99_p2,
      j_fu_42(2 downto 0) => j_fu_42(2 downto 0),
      ram_reg => ram_reg_i_108_n_32
    );
\i_fu_46[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \i_fu_46_reg_n_32_[0]\,
      I1 => j_fu_42(2),
      I2 => j_fu_42(1),
      I3 => j_fu_42(0),
      I4 => \i_fu_46_reg_n_32_[1]\,
      O => \i_fu_46[2]_i_2__0_n_32\
    );
\i_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \i_fu_46_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \i_fu_46_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \i_fu_46_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten29_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln679_fu_105_p2(0),
      Q => \indvar_flatten29_fu_50_reg_n_32_[0]\,
      R => '0'
    );
\indvar_flatten29_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln679_fu_105_p2(1),
      Q => \indvar_flatten29_fu_50_reg_n_32_[1]\,
      R => '0'
    );
\indvar_flatten29_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln679_fu_105_p2(2),
      Q => \indvar_flatten29_fu_50_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten29_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln679_fu_105_p2(3),
      Q => \indvar_flatten29_fu_50_reg_n_32_[3]\,
      R => '0'
    );
\indvar_flatten29_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln679_fu_105_p2(4),
      Q => \indvar_flatten29_fu_50_reg_n_32_[4]\,
      R => '0'
    );
\j_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln682_fu_194_p2(0),
      Q => j_fu_42(0),
      R => '0'
    );
\j_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln682_fu_194_p2(1),
      Q => j_fu_42(1),
      R => '0'
    );
\j_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln682_fu_194_p2(2),
      Q => j_fu_42(2),
      R => '0'
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E2222CC0C0000"
    )
        port map (
      I0 => \^grp_aes_pipeline_vitis_loop_679_3_vitis_loop_682_4_fu_390_decryptedtext_array_ce0\,
      I1 => Q(4),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ack_in,
      I4 => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      I5 => \q0_reg[7]\,
      O => E(0)
    );
ram_reg_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => j_fu_42(1),
      I1 => j_fu_42(2),
      O => ram_reg_i_108_n_32
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_70_2 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_68_reg[0]_0\ : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_68_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_expandKey_fu_343_key_array128_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    key_and_plaintext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_70_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_70_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln70_fu_129_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal \i_fu_68_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_68_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_68_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_68_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_68_reg_n_32_[4]\ : STD_LOGIC;
  signal \i_fu_68_reg_n_32_[5]\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_40
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^e\(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_1\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0(5 downto 0) => add_ln70_fu_129_p2(5 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(2 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_reg,
      grp_expandKey_fu_343_key_array128_address0(2 downto 0) => grp_expandKey_fu_343_key_array128_address0(2 downto 0),
      \i_fu_68_reg[0]\ => \i_fu_68_reg[0]_0\,
      \i_fu_68_reg[4]\(2 downto 0) => \i_fu_68_reg[4]_0\(2 downto 0),
      \i_fu_68_reg[5]\(5) => \i_fu_68_reg_n_32_[5]\,
      \i_fu_68_reg[5]\(4) => \i_fu_68_reg_n_32_[4]\,
      \i_fu_68_reg[5]\(3) => \i_fu_68_reg_n_32_[3]\,
      \i_fu_68_reg[5]\(2) => \i_fu_68_reg_n_32_[2]\,
      \i_fu_68_reg[5]\(1) => \i_fu_68_reg_n_32_[1]\,
      \i_fu_68_reg[5]\(0) => \i_fu_68_reg_n_32_[0]\,
      key_and_plaintext_TVALID_int_regslice => key_and_plaintext_TVALID_int_regslice,
      ram_reg(0) => ram_reg(0),
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1
    );
\i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln70_fu_129_p2(0),
      Q => \i_fu_68_reg_n_32_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_41
    );
\i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln70_fu_129_p2(1),
      Q => \i_fu_68_reg_n_32_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_41
    );
\i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln70_fu_129_p2(2),
      Q => \i_fu_68_reg_n_32_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_41
    );
\i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln70_fu_129_p2(3),
      Q => \i_fu_68_reg_n_32_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_41
    );
\i_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln70_fu_129_p2(4),
      Q => \i_fu_68_reg_n_32_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_41
    );
\i_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln70_fu_129_p2(5),
      Q => \i_fu_68_reg_n_32_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_41
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_75_3 is
  port (
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_29_fu_90_reg[2]_0\ : out STD_LOGIC;
    \i_29_fu_90_reg[1]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TREADY_int_regslice : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \tmp_k_and_p_last_V_fu_74_reg[0]_0\ : out STD_LOGIC;
    key_and_plaintext_TKEEP_int_regslice : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    key_and_plaintext_TSTRB_int_regslice : in STD_LOGIC;
    key_and_plaintext_TUSER_int_regslice : in STD_LOGIC;
    key_and_plaintext_TLAST_int_regslice : in STD_LOGIC;
    key_and_plaintext_TID_int_regslice : in STD_LOGIC;
    key_and_plaintext_TDEST_int_regslice : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg : in STD_LOGIC;
    key_and_plaintext_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg : in STD_LOGIC;
    p_4_0_0_0115_phi_loc_load_reg_540 : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_75_3;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_75_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln75_fu_181_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\ : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_p_4_0_0_0115_phi_out : STD_LOGIC;
  signal \i_29_fu_90[0]_i_3_n_32\ : STD_LOGIC;
  signal \^i_29_fu_90_reg[1]_0\ : STD_LOGIC;
  signal \^i_29_fu_90_reg[2]_0\ : STD_LOGIC;
  signal \i_29_fu_90_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_29_fu_90_reg_n_32_[4]\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY <= \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\;
  \i_29_fu_90_reg[1]_0\ <= \^i_29_fu_90_reg[1]_0\;
  \i_29_fu_90_reg[2]_0\ <= \^i_29_fu_90_reg[2]_0\;
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_39
     port map (
      \B_V_data_1_state_reg[1]\(0) => E(0),
      D(0) => flow_control_loop_pipe_sequential_init_U_n_33,
      E(0) => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      Q(0) => \^q\(0),
      add_ln75_fu_181_p2(3 downto 0) => add_ln75_fu_181_p2(4 downto 1),
      \ap_CS_fsm_reg[10]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_2 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready,
      ap_rst_n => ap_rst_n,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_reg(0) => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_reg(0),
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0) => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0),
      \i_29_fu_90_reg[0]\ => \i_29_fu_90_reg_n_32_[4]\,
      \i_29_fu_90_reg[0]_0\ => \i_29_fu_90_reg_n_32_[3]\,
      \i_29_fu_90_reg[0]_1\ => \i_29_fu_90[0]_i_3_n_32\,
      \i_29_fu_90_reg[1]\ => \^i_29_fu_90_reg[1]_0\,
      \i_29_fu_90_reg[2]\ => \^i_29_fu_90_reg[2]_0\,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TVALID_int_regslice => key_and_plaintext_TVALID_int_regslice,
      \q0_reg[7]\(3) => \q0_reg[7]\(4),
      \q0_reg[7]\(2 downto 0) => \q0_reg[7]\(2 downto 0)
    );
\i_29_fu_90[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \i_29_fu_90_reg_n_32_[3]\,
      I1 => \i_29_fu_90_reg_n_32_[4]\,
      I2 => \^i_29_fu_90_reg[1]_0\,
      I3 => \^i_29_fu_90_reg[2]_0\,
      I4 => \^q\(0),
      O => \i_29_fu_90[0]_i_3_n_32\
    );
\i_29_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^q\(0),
      R => '0'
    );
\i_29_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => add_ln75_fu_181_p2(1),
      Q => \^i_29_fu_90_reg[1]_0\,
      R => '0'
    );
\i_29_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => add_ln75_fu_181_p2(2),
      Q => \^i_29_fu_90_reg[2]_0\,
      R => '0'
    );
\i_29_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => add_ln75_fu_181_p2(3),
      Q => \i_29_fu_90_reg_n_32_[3]\,
      R => '0'
    );
\i_29_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => add_ln75_fu_181_p2(4),
      Q => \i_29_fu_90_reg_n_32_[4]\,
      R => '0'
    );
\p_4_0_0_0115_phi_loc_load_reg_540[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_p_4_0_0_0115_phi_out,
      I1 => \q0_reg[7]\(3),
      I2 => p_4_0_0_0115_phi_loc_load_reg_540,
      O => \tmp_k_and_p_last_V_fu_74_reg[0]_0\
    );
\tmp_k_and_p_dest_V_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => key_and_plaintext_TDEST_int_regslice,
      Q => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out,
      R => '0'
    );
\tmp_k_and_p_id_V_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => key_and_plaintext_TID_int_regslice,
      Q => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out,
      R => '0'
    );
\tmp_k_and_p_keep_V_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => key_and_plaintext_TKEEP_int_regslice,
      Q => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out,
      R => '0'
    );
\tmp_k_and_p_last_V_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => key_and_plaintext_TLAST_int_regslice,
      Q => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_p_4_0_0_0115_phi_out,
      R => '0'
    );
\tmp_k_and_p_strb_V_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => key_and_plaintext_TSTRB_int_regslice,
      Q => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out,
      R => '0'
    );
\tmp_k_and_p_user_V_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_aes_pipeline_vitis_loop_75_3_fu_312_key_and_plaintext_tready\,
      D => key_and_plaintext_TUSER_int_regslice,
      Q => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_85_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done : out STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_5__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm14_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_85_4;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_85_4 is
  signal add_ln85_fu_154_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal i_fu_66 : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[4]\ : STD_LOGIC;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_38
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      ack_in => ack_in,
      add_ln85_fu_154_p2(4 downto 0) => add_ln85_fu_154_p2(4 downto 0),
      \ap_CS_fsm_reg[23]\ => \ap_CS_fsm_reg[23]\,
      \ap_CS_fsm_reg[23]_0\ => \ap_CS_fsm_reg[23]_0\,
      \ap_CS_fsm_reg[23]_1\ => \ap_CS_fsm_reg[23]_1\,
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter1_reg_0 => flow_control_loop_pipe_sequential_init_U_n_43,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done,
      grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg => \^ap_enable_reg_pp0_iter1\,
      i_fu_66 => i_fu_66,
      \i_fu_66_reg[3]\ => \i_fu_66_reg_n_32_[3]\,
      \i_fu_66_reg[3]_0\ => \i_fu_66_reg_n_32_[2]\,
      \i_fu_66_reg[3]_1\ => \i_fu_66_reg_n_32_[1]\,
      \i_fu_66_reg[3]_2\ => \i_fu_66_reg_n_32_[0]\,
      \i_fu_66_reg[4]\ => \i_fu_66_reg_n_32_[4]\,
      \ram_reg_0_15_0_0_i_5__2\(0) => \ram_reg_0_15_0_0_i_5__2\(0)
    );
\i_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln85_fu_154_p2(0),
      Q => \i_fu_66_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln85_fu_154_p2(1),
      Q => \i_fu_66_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln85_fu_154_p2(2),
      Q => \i_fu_66_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln85_fu_154_p2(3),
      Q => \i_fu_66_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln85_fu_154_p2(4),
      Q => \i_fu_66_reg_n_32_[4]\,
      R => '0'
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => ack_in,
      I2 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      I3 => Q(1),
      I4 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      O => \^ap_enable_reg_pp0_iter1_reg_0\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F100"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0,
      I4 => \q0_reg[7]\,
      O => \p_0_in__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_94_5 is
  port (
    ciphertext_and_decryptedtext_TVALID_int_regslice : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    decryptedtext_array_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ack_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_94_5;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_94_5 is
  signal add_ln94_fu_154_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal i_fu_66 : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_32_[4]\ : STD_LOGIC;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => ack_in,
      I4 => ap_enable_reg_pp0_iter1_0,
      O => ciphertext_and_decryptedtext_TVALID_int_regslice
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_37
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(2 downto 1),
      ack_in => ack_in,
      add_ln94_fu_154_p2(4 downto 0) => add_ln94_fu_154_p2(4 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_44,
      ap_rst_n_inv => ap_rst_n_inv,
      decryptedtext_array_address0(3 downto 0) => decryptedtext_array_address0(3 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_reg,
      i_fu_66 => i_fu_66,
      \i_fu_66_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \i_fu_66_reg[3]\ => \i_fu_66_reg_n_32_[3]\,
      \i_fu_66_reg[3]_0\ => \i_fu_66_reg_n_32_[2]\,
      \i_fu_66_reg[3]_1\ => \i_fu_66_reg_n_32_[1]\,
      \i_fu_66_reg[3]_2\ => \i_fu_66_reg_n_32_[0]\,
      \i_fu_66_reg[4]\ => \i_fu_66_reg_n_32_[4]\,
      \q0_reg[7]\(3 downto 0) => \q0_reg[7]\(3 downto 0)
    );
\i_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln94_fu_154_p2(0),
      Q => \i_fu_66_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln94_fu_154_p2(1),
      Q => \i_fu_66_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln94_fu_154_p2(2),
      Q => \i_fu_66_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln94_fu_154_p2(3),
      Q => \i_fu_66_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_66,
      D => add_ln94_fu_154_p2(4),
      Q => \i_fu_66_reg_n_32_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_308_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0 : out STD_LOGIC;
    \state_addr_reg_112_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_NS_fsm113_out : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_5\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln402_3_reg_265 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_6\ : in STD_LOGIC;
    \q0_reg[7]_7\ : in STD_LOGIC;
    \q0_reg[7]_8\ : in STD_LOGIC;
    \q0_reg[7]_9\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg : in STD_LOGIC;
    icmp_ln525_reg_825 : in STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invMain_fu_380_ap_start_reg : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_308_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_308_1 is
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_roundKey_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal \state_addr_reg_112_reg_n_32_[1]\ : STD_LOGIC;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_36
     port map (
      ADDRARDADDR(3 downto 0) => ADDRARDADDR(3 downto 0),
      D(0) => D(0),
      E(0) => i_fu_301,
      Q(8 downto 1) => Q(10 downto 3),
      Q(0) => Q(0),
      add_ln402_3_reg_265(0) => add_ln402_3_reg_265(0),
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      \ap_CS_fsm_reg[20]\(1 downto 0) => \ap_CS_fsm_reg[20]\(1 downto 0),
      \ap_CS_fsm_reg[21]\(1 downto 0) => \ap_CS_fsm_reg[21]\(1 downto 0),
      ap_NS_fsm113_out => ap_NS_fsm113_out,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_50,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg(1 downto 0) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg(1 downto 0),
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0,
      grp_aes_invMain_fu_380_ap_start_reg => grp_aes_invMain_fu_380_ap_start_reg,
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \i_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \i_fu_30_reg[3]\(3 downto 0) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_roundKey_address0(3 downto 0),
      \i_fu_30_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_47,
      \i_fu_30_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\(0) => \q0_reg[7]_2\(0),
      \q0_reg[7]_3\ => \q0_reg[7]_3\,
      \q0_reg[7]_4\(0) => \q0_reg[7]_4\(0),
      \q0_reg[7]_5\ => \q0_reg[7]_5\,
      \q0_reg[7]_6\ => \q0_reg[7]_6\,
      \q0_reg[7]_7\ => \q0_reg[7]_7\,
      \q0_reg[7]_8\ => \q0_reg[7]_8\,
      \q0_reg[7]_9\ => \q0_reg[7]_9\,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      \ram_reg_0_15_0_0_i_2__0_0\(0) => \ram_reg_0_15_0_0_i_2__0\(0),
      ram_reg_1 => ram_reg_1,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3,
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => ram_reg_5,
      ram_reg_6 => ram_reg_6,
      ram_reg_7 => ram_reg_7,
      \state_addr_reg_112_reg[3]\ => \i_fu_30_reg_n_32_[2]\,
      \state_addr_reg_112_reg[3]_0\ => \i_fu_30_reg_n_32_[1]\,
      \state_addr_reg_112_reg[3]_1\ => \i_fu_30_reg_n_32_[3]\,
      \state_addr_reg_112_reg[3]_2\ => \i_fu_30_reg_n_32_[4]\,
      \state_addr_reg_112_reg[3]_3\ => \i_fu_30_reg_n_32_[0]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \i_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
\ram_reg_i_112__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_NS_fsm113_out,
      I3 => \state_addr_reg_112_reg_n_32_[1]\,
      I4 => Q(10),
      O => \ap_CS_fsm_reg[4]\
    );
ram_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln525_reg_825,
      I2 => Q(6),
      I3 => Q(10),
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[17]\
    );
\state_addr_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_roundKey_address0(0),
      Q => \state_addr_reg_112_reg[3]_0\(0),
      R => '0'
    );
\state_addr_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_roundKey_address0(1),
      Q => \state_addr_reg_112_reg_n_32_[1]\,
      R => '0'
    );
\state_addr_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_roundKey_address0(2),
      Q => \state_addr_reg_112_reg[3]_0\(1),
      R => '0'
    );
\state_addr_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_roundKey_address0(3),
      Q => \state_addr_reg_112_reg[3]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_reg : out STD_LOGIC;
    expandedKey_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln402_3_reg_265 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp2_fu_514_p4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp1_fu_352_p4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_expandKey_fu_343_expandedKey_ce0 : in STD_LOGIC;
    grp_expandKey_fu_343_expandedKey_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 is
  signal add_ln398_fu_105_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln401_fu_153_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln402_3_fu_205_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^ap_cs_fsm_reg[11]\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_ready : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_roundKey_we0 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_expandedKey_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_461 : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln398_fu_99_p2 : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[4]\ : STD_LOGIC;
  signal j_fu_42 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_mid2_fu_177_p3 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \ram_reg_i_38__1_n_32\ : STD_LOGIC;
  signal select_ln398_2_fu_137_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln398_2_reg_245 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal select_ln398_fu_123_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln398_reg_240 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln402_3_reg_265[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln402_3_reg_265[3]_i_1\ : label is "soft_lutpair167";
begin
  \ap_CS_fsm_reg[11]\ <= \^ap_cs_fsm_reg[11]\;
\add_ln402_3_reg_265[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln398_reg_240(0),
      I1 => select_ln398_2_reg_245(2),
      O => add_ln402_3_fu_205_p2(2)
    );
\add_ln402_3_reg_265[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => select_ln398_reg_240(1),
      I1 => select_ln398_2_reg_245(2),
      I2 => select_ln398_reg_240(0),
      O => add_ln402_3_fu_205_p2(3)
    );
\add_ln402_3_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_mid2_fu_177_p3(2),
      Q => add_ln402_3_reg_265(0),
      R => '0'
    );
\add_ln402_3_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_mid2_fu_177_p3(3),
      Q => add_ln402_3_reg_265(1),
      R => '0'
    );
\add_ln402_3_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln402_3_fu_205_p2(2),
      Q => add_ln402_3_reg_265(2),
      R => '0'
    );
\add_ln402_3_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln402_3_fu_205_p2(3),
      Q => add_ln402_3_reg_265(3),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_461,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_roundKey_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_35
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_461,
      Q(2) => \i_fu_46_reg_n_32_[2]\,
      Q(1) => \i_fu_46_reg_n_32_[1]\,
      Q(0) => \i_fu_46_reg_n_32_[0]\,
      add_ln398_fu_105_p2(4 downto 0) => add_ln398_fu_105_p2(4 downto 0),
      add_ln401_fu_153_p2(2 downto 0) => add_ln401_fu_153_p2(2 downto 0),
      \ap_CS_fsm_reg[12]\(1 downto 0) => Q(6 downto 5),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_ready => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_ready,
      grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0,
      grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_reg,
      \i_fu_46_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      \i_fu_46_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      \i_fu_46_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      icmp_ln398_fu_99_p2 => icmp_ln398_fu_99_p2,
      j_fu_42(2 downto 0) => j_fu_42(2 downto 0),
      select_ln398_2_fu_137_p3(2 downto 0) => select_ln398_2_fu_137_p3(2 downto 0),
      \select_ln398_2_reg_245_reg[2]\ => \indvar_flatten_fu_50_reg_n_32_[2]\,
      \select_ln398_2_reg_245_reg[2]_0\ => \indvar_flatten_fu_50_reg_n_32_[1]\,
      \select_ln398_2_reg_245_reg[2]_1\ => \indvar_flatten_fu_50_reg_n_32_[0]\,
      \select_ln398_2_reg_245_reg[2]_2\ => \indvar_flatten_fu_50_reg_n_32_[3]\,
      \select_ln398_2_reg_245_reg[2]_3\ => \indvar_flatten_fu_50_reg_n_32_[4]\,
      select_ln398_fu_123_p3(2 downto 0) => select_ln398_fu_123_p3(2 downto 0)
    );
\i_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \i_fu_46_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \i_fu_46_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \i_fu_46_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(0),
      Q => \indvar_flatten_fu_50_reg_n_32_[0]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(1),
      Q => \indvar_flatten_fu_50_reg_n_32_[1]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(2),
      Q => \indvar_flatten_fu_50_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(3),
      Q => \indvar_flatten_fu_50_reg_n_32_[3]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(4),
      Q => \indvar_flatten_fu_50_reg_n_32_[4]\,
      R => '0'
    );
\j_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln401_fu_153_p2(0),
      Q => j_fu_42(0),
      R => '0'
    );
\j_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln401_fu_153_p2(1),
      Q => j_fu_42(1),
      R => '0'
    );
\j_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln401_fu_153_p2(2),
      Q => j_fu_42(2),
      R => '0'
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF8F8F8FDF8F"
    )
        port map (
      I0 => Q(7),
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I2 => \q0_reg[7]\,
      I3 => \^ap_cs_fsm_reg[11]\,
      I4 => Q(4),
      I5 => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg,
      O => E(0)
    );
\q0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_roundKey_we0,
      O => \^ap_cs_fsm_reg[11]\
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF8"
    )
        port map (
      I0 => Q(5),
      I1 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_roundKey_we0,
      I2 => Q(1),
      I3 => Q(3),
      I4 => \q0_reg[7]_0\,
      O => \p_0_in__0\
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_invMain_fu_380_expandedKey_address0(0),
      I1 => ram_reg_1(1),
      I2 => grp_expandKey_fu_343_expandedKey_address0(0),
      O => \ap_CS_fsm_reg[8]\(0)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFD500D500D500"
    )
        port map (
      I0 => ram_reg_0,
      I1 => Q(5),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_1(1),
      I4 => grp_expandKey_fu_343_expandedKey_ce0,
      I5 => ram_reg_1(0),
      O => expandedKey_ce0
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => O(1),
      I1 => Q(0),
      I2 => p_mid2_fu_177_p3(3),
      I3 => p_mid2_fu_177_p3(2),
      I4 => select_ln398_reg_240(2),
      O => \ram_reg_i_38__1_n_32\
    );
\ram_reg_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => ram_reg(0),
      I1 => Q(2),
      I2 => O(0),
      I3 => Q(0),
      I4 => select_ln398_reg_240(2),
      I5 => p_mid2_fu_177_p3(2),
      O => grp_aes_invMain_fu_380_expandedKey_address0(2)
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_fu_514_p4(1),
      I1 => Q(2),
      I2 => tmp1_fu_352_p4(1),
      I3 => Q(0),
      I4 => select_ln398_reg_240(1),
      O => grp_aes_invMain_fu_380_expandedKey_address0(1)
    );
\ram_reg_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_fu_514_p4(0),
      I1 => Q(2),
      I2 => tmp1_fu_352_p4(0),
      I3 => Q(0),
      I4 => select_ln398_reg_240(0),
      O => grp_aes_invMain_fu_380_expandedKey_address0(0)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ram_reg(1),
      I1 => Q(2),
      I2 => \ram_reg_i_38__1_n_32\,
      I3 => ram_reg_1(1),
      I4 => grp_expandKey_fu_343_expandedKey_address0(3),
      O => \ap_CS_fsm_reg[8]\(3)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_invMain_fu_380_expandedKey_address0(2),
      I1 => ram_reg_1(1),
      I2 => grp_expandKey_fu_343_expandedKey_address0(2),
      O => \ap_CS_fsm_reg[8]\(2)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_invMain_fu_380_expandedKey_address0(1),
      I1 => ram_reg_1(1),
      I2 => grp_expandKey_fu_343_expandedKey_address0(1),
      O => \ap_CS_fsm_reg[8]\(1)
    );
\select_ln398_2_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_2_fu_137_p3(2),
      Q => select_ln398_2_reg_245(2),
      R => '0'
    );
\select_ln398_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_fu_123_p3(0),
      Q => select_ln398_reg_240(0),
      R => '0'
    );
\select_ln398_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_fu_123_p3(1),
      Q => select_ln398_reg_240(1),
      R => '0'
    );
\select_ln398_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_fu_123_p3(2),
      Q => select_ln398_reg_240(2),
      R => '0'
    );
\trunc_ln398_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_2_fu_137_p3(0),
      Q => p_mid2_fu_177_p3(2),
      R => '0'
    );
\trunc_ln398_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_2_fu_137_p3(1),
      Q => p_mid2_fu_177_p3(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_507_1 is
  port (
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rsbox_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC;
    \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_2 : in STD_LOGIC;
    block_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_507_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_507_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_ready : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_address1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_32\ : STD_LOGIC;
  signal \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[0]\ : STD_LOGIC;
  signal \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[1]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[0]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[1]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[2]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[3]\ : STD_LOGIC;
begin
  D(2 downto 0) <= \^d\(2 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_34
     port map (
      D(3) => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_address1(3),
      D(2 downto 0) => \^d\(2 downto 0),
      E(0) => i_fu_301,
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[18]\(1 downto 0) => \ap_CS_fsm_reg[18]\(1 downto 0),
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_ready => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_ready,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_0,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_1 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_1,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_2,
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_45,
      \i_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_44,
      \i_fu_30_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_43,
      \i_fu_30_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_35,
      \state_addr_reg_111_reg[3]\ => \i_fu_30_reg_n_32_[2]\,
      \state_addr_reg_111_reg[3]_0\ => \i_fu_30_reg_n_32_[1]\,
      \state_addr_reg_111_reg[3]_1\ => \i_fu_30_reg_n_32_[3]\,
      \state_addr_reg_111_reg[3]_2\ => \i_fu_30_reg_n_32_[0]\,
      \state_addr_reg_111_reg[3]_3\ => \i_fu_30_reg_n_32_[4]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \i_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
\q0_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(1),
      O => rsbox_ce0
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFC0CACACACA"
    )
        port map (
      I0 => block_r_address0(0),
      I1 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0),
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => \ram_reg_i_54__1_n_32\,
      I5 => ram_reg_4(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_114__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[1]\,
      I2 => Q(1),
      O => \ap_CS_fsm_reg[20]_0\
    );
\ram_reg_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[0]\,
      I1 => Q(1),
      I2 => ram_reg,
      I3 => Q(2),
      I4 => ram_reg_0(0),
      I5 => ram_reg_1,
      O => \ram_reg_i_54__1_n_32\
    );
\state_addr_reg_111_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[0]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[0]\,
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[1]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[1]\,
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[2]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\,
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[3]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\,
      R => '0'
    );
\state_addr_reg_111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^d\(0),
      Q => \state_addr_reg_111_reg_n_32_[0]\,
      R => '0'
    );
\state_addr_reg_111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^d\(1),
      Q => \state_addr_reg_111_reg_n_32_[1]\,
      R => '0'
    );
\state_addr_reg_111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^d\(2),
      Q => \state_addr_reg_111_reg_n_32_[2]\,
      R => '0'
    );
\state_addr_reg_111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_address1(3),
      Q => \state_addr_reg_111_reg_n_32_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_invShiftRowLoop is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_fu_56_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_7_fu_64_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \empty_fu_56_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_fu_48_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_7_fu_64_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_54_fu_60_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_invShiftRowLoop;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_invShiftRowLoop is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_32\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal empty_54_fu_60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty_fu_56_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_ready : STD_LOGIC;
  signal i_26_fu_52 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_26_fu_52[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_26_fu_52[1]_i_1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_71__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_74__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_76__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_80__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_82__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_84__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_86__1_n_32\ : STD_LOGIC;
  signal \^tmp_7_fu_64_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_fu_48 : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[0]\ : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[1]\ : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[2]\ : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[3]\ : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[4]\ : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[5]\ : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[6]\ : STD_LOGIC;
  signal \tmp_fu_48_reg_n_32_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg_i_1 : label is "soft_lutpair177";
begin
  \empty_fu_56_reg[7]_0\(7 downto 0) <= \^empty_fu_56_reg[7]_0\(7 downto 0);
  \tmp_7_fu_64_reg[7]_0\(7 downto 0) <= \^tmp_7_fu_64_reg[7]_0\(7 downto 0);
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      I1 => ap_rst_n,
      I2 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_ready,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_32\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_32\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\empty_54_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => empty_54_fu_60(0),
      R => '0'
    );
\empty_54_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => empty_54_fu_60(1),
      R => '0'
    );
\empty_54_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => empty_54_fu_60(2),
      R => '0'
    );
\empty_54_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => empty_54_fu_60(3),
      R => '0'
    );
\empty_54_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => empty_54_fu_60(4),
      R => '0'
    );
\empty_54_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => empty_54_fu_60(5),
      R => '0'
    );
\empty_54_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => empty_54_fu_60(6),
      R => '0'
    );
\empty_54_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => empty_54_fu_60(7),
      R => '0'
    );
\empty_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^empty_fu_56_reg[7]_0\(0),
      R => '0'
    );
\empty_fu_56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^empty_fu_56_reg[7]_0\(1),
      R => '0'
    );
\empty_fu_56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^empty_fu_56_reg[7]_0\(2),
      R => '0'
    );
\empty_fu_56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^empty_fu_56_reg[7]_0\(3),
      R => '0'
    );
\empty_fu_56_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^empty_fu_56_reg[7]_0\(4),
      R => '0'
    );
\empty_fu_56_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^empty_fu_56_reg[7]_0\(5),
      R => '0'
    );
\empty_fu_56_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^empty_fu_56_reg[7]_0\(6),
      R => '0'
    );
\empty_fu_56_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^empty_fu_56_reg[7]_0\(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_33
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => tmp_fu_48,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[16]\(1 downto 0) => ram_reg(2 downto 1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_54_fu_60_reg[7]\(7 downto 0) => \empty_54_fu_60_reg[7]_0\(7 downto 0),
      \empty_54_fu_60_reg[7]_0\(7 downto 0) => \^tmp_7_fu_64_reg[7]_0\(7 downto 0),
      \empty_fu_56_reg[7]\(7 downto 0) => \empty_fu_56_reg[7]_1\(7 downto 0),
      \empty_fu_56_reg[7]_0\(7 downto 0) => empty_54_fu_60(7 downto 0),
      grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_ready => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_ready,
      grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      i_26_fu_52(1 downto 0) => i_26_fu_52(1 downto 0),
      \state_load_14_reg_840_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_45,
      \state_load_14_reg_840_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_46,
      \state_load_14_reg_840_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_47,
      \state_load_14_reg_840_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_48,
      \state_load_14_reg_840_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_49,
      \state_load_14_reg_840_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      \state_load_14_reg_840_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      \state_load_14_reg_840_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      \state_load_15_reg_845_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_37,
      \state_load_15_reg_845_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_38,
      \state_load_15_reg_845_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_39,
      \state_load_15_reg_845_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_40,
      \state_load_15_reg_845_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_41,
      \state_load_15_reg_845_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_42,
      \state_load_15_reg_845_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      \state_load_15_reg_845_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      \state_load_16_reg_850_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_61,
      \state_load_16_reg_850_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_62,
      \state_load_16_reg_850_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_63,
      \state_load_16_reg_850_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_64,
      \state_load_16_reg_850_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_65,
      \state_load_16_reg_850_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_66,
      \state_load_16_reg_850_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_67,
      \state_load_16_reg_850_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_68,
      \state_load_17_reg_855_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_53,
      \state_load_17_reg_855_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_54,
      \state_load_17_reg_855_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_55,
      \state_load_17_reg_855_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_56,
      \state_load_17_reg_855_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_57,
      \state_load_17_reg_855_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_58,
      \state_load_17_reg_855_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_59,
      \state_load_17_reg_855_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_60,
      \tmp_7_fu_64_reg[7]\(7 downto 0) => \tmp_7_fu_64_reg[7]_1\(7 downto 0),
      \tmp_7_fu_64_reg[7]_0\(7) => \tmp_fu_48_reg_n_32_[7]\,
      \tmp_7_fu_64_reg[7]_0\(6) => \tmp_fu_48_reg_n_32_[6]\,
      \tmp_7_fu_64_reg[7]_0\(5) => \tmp_fu_48_reg_n_32_[5]\,
      \tmp_7_fu_64_reg[7]_0\(4) => \tmp_fu_48_reg_n_32_[4]\,
      \tmp_7_fu_64_reg[7]_0\(3) => \tmp_fu_48_reg_n_32_[3]\,
      \tmp_7_fu_64_reg[7]_0\(2) => \tmp_fu_48_reg_n_32_[2]\,
      \tmp_7_fu_64_reg[7]_0\(1) => \tmp_fu_48_reg_n_32_[1]\,
      \tmp_7_fu_64_reg[7]_0\(0) => \tmp_fu_48_reg_n_32_[0]\,
      \tmp_fu_48_reg[7]\(7 downto 0) => \tmp_fu_48_reg[7]_0\(7 downto 0),
      \tmp_fu_48_reg[7]_0\(7 downto 0) => \^empty_fu_56_reg[7]_0\(7 downto 0)
    );
grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg(1),
      I1 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_ready,
      I2 => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      O => \ap_CS_fsm_reg[14]\
    );
\i_26_fu_52[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E26666E2"
    )
        port map (
      I0 => i_26_fu_52(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(0),
      I3 => Q(1),
      I4 => i_26_fu_52(1),
      I5 => ap_loop_init,
      O => \i_26_fu_52[0]_i_1_n_32\
    );
\i_26_fu_52[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA5AAAAA"
    )
        port map (
      I0 => i_26_fu_52(1),
      I1 => Q(1),
      I2 => i_26_fu_52(0),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_loop_init,
      O => \i_26_fu_52[1]_i_1_n_32\
    );
\i_26_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_26_fu_52[0]_i_1_n_32\,
      Q => i_26_fu_52(0),
      R => '0'
    );
\i_26_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_26_fu_52[1]_i_1_n_32\,
      Q => i_26_fu_52(1),
      R => '0'
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_71__0_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_11,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(7),
      O => DIBDI(7)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_74__1_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_10,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(6),
      O => DIBDI(6)
    );
\ram_reg_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_76__1_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_9,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(5),
      O => DIBDI(5)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_78__1_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_8,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(4),
      O => DIBDI(4)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_80__1_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_7,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(3),
      O => DIBDI(3)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_82__1_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_6,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(2),
      O => DIBDI(2)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_84__0_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_5,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(1),
      O => DIBDI(1)
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \ram_reg_i_86__1_n_32\,
      I1 => ram_reg(0),
      I2 => ram_reg_1,
      I3 => ram_reg_2,
      I4 => ram_reg_3(0),
      I5 => ram_reg_4(0),
      O => DIBDI(0)
    );
\ram_reg_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(7),
      I1 => ram_reg_0(7),
      I2 => \tmp_fu_48_reg_n_32_[7]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(7),
      O => \ram_reg_i_71__0_n_32\
    );
\ram_reg_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(6),
      I1 => ram_reg_0(6),
      I2 => \tmp_fu_48_reg_n_32_[6]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(6),
      O => \ram_reg_i_74__1_n_32\
    );
\ram_reg_i_76__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(5),
      I1 => ram_reg_0(5),
      I2 => \tmp_fu_48_reg_n_32_[5]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(5),
      O => \ram_reg_i_76__1_n_32\
    );
\ram_reg_i_78__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(4),
      I1 => ram_reg_0(4),
      I2 => \tmp_fu_48_reg_n_32_[4]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(4),
      O => \ram_reg_i_78__1_n_32\
    );
\ram_reg_i_80__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(3),
      I1 => ram_reg_0(3),
      I2 => \tmp_fu_48_reg_n_32_[3]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(3),
      O => \ram_reg_i_80__1_n_32\
    );
\ram_reg_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(2),
      I1 => ram_reg_0(2),
      I2 => \tmp_fu_48_reg_n_32_[2]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(2),
      O => \ram_reg_i_82__1_n_32\
    );
\ram_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(1),
      I1 => ram_reg_0(1),
      I2 => \tmp_fu_48_reg_n_32_[1]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(1),
      O => \ram_reg_i_84__0_n_32\
    );
\ram_reg_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0660000F066"
    )
        port map (
      I0 => q0(0),
      I1 => ram_reg_0(0),
      I2 => \tmp_fu_48_reg_n_32_[0]\,
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      I5 => empty_54_fu_60(0),
      O => \ram_reg_i_86__1_n_32\
    );
\tmp_7_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \^tmp_7_fu_64_reg[7]_0\(0),
      R => '0'
    );
\tmp_7_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \^tmp_7_fu_64_reg[7]_0\(1),
      R => '0'
    );
\tmp_7_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^tmp_7_fu_64_reg[7]_0\(2),
      R => '0'
    );
\tmp_7_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^tmp_7_fu_64_reg[7]_0\(3),
      R => '0'
    );
\tmp_7_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^tmp_7_fu_64_reg[7]_0\(4),
      R => '0'
    );
\tmp_7_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^tmp_7_fu_64_reg[7]_0\(5),
      R => '0'
    );
\tmp_7_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^tmp_7_fu_64_reg[7]_0\(6),
      R => '0'
    );
\tmp_7_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^tmp_7_fu_64_reg[7]_0\(7),
      R => '0'
    );
\tmp_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \tmp_fu_48_reg_n_32_[0]\,
      R => '0'
    );
\tmp_fu_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \tmp_fu_48_reg_n_32_[1]\,
      R => '0'
    );
\tmp_fu_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \tmp_fu_48_reg_n_32_[2]\,
      R => '0'
    );
\tmp_fu_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \tmp_fu_48_reg_n_32_[3]\,
      R => '0'
    );
\tmp_fu_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \tmp_fu_48_reg_n_32_[4]\,
      R => '0'
    );
\tmp_fu_48_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \tmp_fu_48_reg_n_32_[5]\,
      R => '0'
    );
\tmp_fu_48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \tmp_fu_48_reg_n_32_[6]\,
      R => '0'
    );
\tmp_fu_48_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \tmp_fu_48_reg_n_32_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_308_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln402_3_reg_265_reg[2]\ : out STD_LOGIC;
    \i_fu_30_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln402_3_reg_265_reg[1]\ : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \add_ln402_3_reg_265_reg[3]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \state_addr_reg_112_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    add_ln402_3_reg_265 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_15_0_0_i_5__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_308_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_308_1 is
  signal add_ln308_fu_78_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_roundKey_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \^i_fu_30_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
begin
  \i_fu_30_reg[0]_0\(0) <= \^i_fu_30_reg[0]_0\(0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_32
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_301,
      Q(1 downto 0) => Q(1 downto 0),
      add_ln308_fu_78_p2(1) => add_ln308_fu_78_p2(4),
      add_ln308_fu_78_p2(0) => add_ln308_fu_78_p2(0),
      add_ln402_3_reg_265(2 downto 0) => add_ln402_3_reg_265(2 downto 0),
      \add_ln402_3_reg_265_reg[1]\ => \add_ln402_3_reg_265_reg[1]\,
      \add_ln402_3_reg_265_reg[2]\ => \add_ln402_3_reg_265_reg[2]\,
      \add_ln402_3_reg_265_reg[3]\ => \add_ln402_3_reg_265_reg[3]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_51,
      \i_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_50,
      \i_fu_30_reg[3]\(3 downto 1) => grp_aes_invRound_fu_256_roundKey_address0(3 downto 1),
      \i_fu_30_reg[3]\(0) => \^i_fu_30_reg[0]_0\(0),
      \i_fu_30_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \ram_reg_0_15_0_0_i_5__0\(1 downto 0) => \ram_reg_0_15_0_0_i_5__0\(1 downto 0),
      \state_addr_reg_112_reg[3]\ => \i_fu_30_reg_n_32_[4]\,
      \state_addr_reg_112_reg[3]_0\ => \i_fu_30_reg_n_32_[0]\,
      \state_addr_reg_112_reg[3]_1\ => \i_fu_30_reg_n_32_[1]\,
      \state_addr_reg_112_reg[3]_2\ => \i_fu_30_reg_n_32_[2]\,
      \state_addr_reg_112_reg[3]_3\ => \i_fu_30_reg_n_32_[3]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln308_fu_78_p2(0),
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \i_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln308_fu_78_p2(4),
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
\state_addr_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^i_fu_30_reg[0]_0\(0),
      Q => \state_addr_reg_112_reg[3]_0\(0),
      R => '0'
    );
\state_addr_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invRound_fu_256_roundKey_address0(1),
      Q => \state_addr_reg_112_reg[3]_0\(1),
      R => '0'
    );
\state_addr_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invRound_fu_256_roundKey_address0(2),
      Q => \state_addr_reg_112_reg[3]_0\(2),
      R => '0'
    );
\state_addr_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invRound_fu_256_roundKey_address0(3),
      Q => \state_addr_reg_112_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    \state_addr_reg_111_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_i_97__0\ : in STD_LOGIC;
    \ram_reg_i_101__0\ : in STD_LOGIC;
    ram_reg_i_96 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_54__1\ : in STD_LOGIC;
    \ram_reg_i_106__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_54__1_0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    \ram_reg_i_50__1_0\ : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    \ram_reg_i_43__2_0\ : in STD_LOGIC;
    \ram_reg_i_43__2_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_1 : in STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_2 : in STD_LOGIC;
    block_r_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_14 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    \ram_reg_i_42__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_16 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1 is
  signal add_ln507_fu_79_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_ready : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_we0 : STD_LOGIC;
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal \ram_reg_i_106__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_113__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_163__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_43__2_n_32\ : STD_LOGIC;
  signal \ram_reg_i_50__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_89__1_n_32\ : STD_LOGIC;
  signal state_addr_reg_111 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_addr_reg_111_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \ap_CS_fsm_reg[7]\ <= \^ap_cs_fsm_reg[7]\;
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_31
     port map (
      D(3 downto 0) => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_address1(3 downto 0),
      E(0) => i_fu_301,
      Q(3 downto 1) => Q(4 downto 2),
      Q(0) => Q(0),
      add_ln507_fu_79_p2(1) => add_ln507_fu_79_p2(4),
      add_ln507_fu_79_p2(0) => add_ln507_fu_79_p2(0),
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg[18]\,
      \ap_CS_fsm_reg[7]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]_0\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_ready => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_ready,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_0,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_1,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_2 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_2,
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_50,
      \i_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \i_fu_30_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_49,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1(1 downto 0) => ram_reg_1(2 downto 1),
      ram_reg_2(0) => ram_reg_2(0),
      \ram_reg_i_101__0\ => \ram_reg_i_101__0\,
      \ram_reg_i_42__0_0\(0) => \ram_reg_i_42__0\(0),
      ram_reg_i_96 => ram_reg_i_96,
      \ram_reg_i_97__0\ => \ram_reg_i_97__0\,
      \state_addr_reg_111_reg[3]\ => \i_fu_30_reg_n_32_[2]\,
      \state_addr_reg_111_reg[3]_0\ => \i_fu_30_reg_n_32_[0]\,
      \state_addr_reg_111_reg[3]_1\ => \i_fu_30_reg_n_32_[1]\,
      \state_addr_reg_111_reg[3]_2\ => \i_fu_30_reg_n_32_[3]\,
      \state_addr_reg_111_reg[3]_3\ => \i_fu_30_reg_n_32_[4]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln507_fu_79_p2(0),
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \i_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln507_fu_79_p2(4),
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
\ram_reg_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D0FFD0"
    )
        port map (
      I0 => \ram_reg_i_163__0_n_32\,
      I1 => \ram_reg_i_43__2_0\,
      I2 => ram_reg,
      I3 => ram_reg_1(1),
      I4 => \ram_reg_i_43__2_1\,
      I5 => ram_reg_1(2),
      O => \ram_reg_i_106__0_n_32\
    );
\ram_reg_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAAAAA"
    )
        port map (
      I0 => ram_reg,
      I1 => state_addr_reg_111_pp0_iter1_reg(1),
      I2 => Q(3),
      I3 => \ram_reg_i_106__0_0\(1),
      I4 => Q(4),
      I5 => \ram_reg_i_50__1_0\,
      O => \ram_reg_i_113__0_n_32\
    );
\ram_reg_i_116__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAAAAA"
    )
        port map (
      I0 => \ram_reg_i_54__1\,
      I1 => state_addr_reg_111_pp0_iter1_reg(0),
      I2 => Q(3),
      I3 => \ram_reg_i_106__0_0\(0),
      I4 => Q(4),
      I5 => \ram_reg_i_54__1_0\,
      O => \state_addr_reg_111_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_i_150__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => Q(2),
      I1 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_we0,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => Q(4),
      O => \^ap_cs_fsm_reg[7]\
    );
\ram_reg_i_163__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => Q(4),
      I1 => state_addr_reg_111_pp0_iter1_reg(3),
      I2 => Q(3),
      I3 => \ram_reg_i_106__0_0\(2),
      O => \ram_reg_i_163__0_n_32\
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEF000"
    )
        port map (
      I0 => \ram_reg_i_89__1_n_32\,
      I1 => ram_reg_14,
      I2 => ram_reg_13(0),
      I3 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      I4 => ram_reg_13(1),
      O => WEBWE(0)
    );
\ram_reg_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8FFF8"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ram_reg_1(2),
      I2 => ram_reg_8,
      I3 => ram_reg_9,
      I4 => \ram_reg_i_106__0_n_32\,
      I5 => ram_reg_10,
      O => \ram_reg_i_43__2_n_32\
    );
\ram_reg_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFFE"
    )
        port map (
      I0 => ram_reg_3,
      I1 => Q(1),
      I2 => ram_reg_4,
      I3 => \ram_reg_i_113__0_n_32\,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => \ram_reg_i_50__1_n_32\
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFF000EE00F0"
    )
        port map (
      I0 => \ram_reg_i_43__2_n_32\,
      I1 => ram_reg_15,
      I2 => block_r_address0(1),
      I3 => ram_reg_11,
      I4 => ram_reg_13(1),
      I5 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_89__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444545410001010"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => ram_reg_1(1),
      I2 => ram_reg_1(0),
      I3 => \^ap_cs_fsm_reg[7]\,
      I4 => ram_reg_16,
      I5 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      O => \ram_reg_i_89__1_n_32\
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFC0CACACACA"
    )
        port map (
      I0 => block_r_address0(0),
      I1 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0),
      I2 => ram_reg_11,
      I3 => \ram_reg_i_50__1_n_32\,
      I4 => ram_reg_12,
      I5 => ram_reg_13(1),
      O => ADDRBWRADDR(0)
    );
\state_addr_reg_111_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(0),
      Q => state_addr_reg_111_pp0_iter1_reg(0),
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(1),
      Q => state_addr_reg_111_pp0_iter1_reg(1),
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(2),
      Q => \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\(0),
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(3),
      Q => state_addr_reg_111_pp0_iter1_reg(3),
      R => '0'
    );
\state_addr_reg_111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_address1(0),
      Q => state_addr_reg_111(0),
      R => '0'
    );
\state_addr_reg_111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_address1(1),
      Q => state_addr_reg_111(1),
      R => '0'
    );
\state_addr_reg_111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_address1(2),
      Q => state_addr_reg_111(2),
      R => '0'
    );
\state_addr_reg_111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_state_address1(3),
      Q => state_addr_reg_111(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invMixColumnsLoop is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cpy_5_reg_304_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    \shl_ln_reg_280_reg[3]\ : out STD_LOGIC;
    \state_addr_reg_264_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_22_reg_227_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln548_reg_269_reg[2]_0\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_6\ : out STD_LOGIC;
    \tmp_fu_48_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg : out STD_LOGIC;
    select_ln319_fu_86_p3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_galois_multiplication_fu_565_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    block_ce0 : out STD_LOGIC;
    block_ce1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_7\ : out STD_LOGIC;
    \tmp_14_reg_328_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_15_reg_333_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_galois_multiplication_fu_570_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_570_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shl_ln322_2_fu_138_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln572_reg_338_reg[4]_0\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_37__1\ : in STD_LOGIC;
    \ram_reg_i_37__1_0\ : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    \ram_reg_i_40__1\ : in STD_LOGIC;
    state_addr_reg_290_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    \ram_reg_i_35__0_0\ : in STD_LOGIC;
    \ram_reg_i_35__0_1\ : in STD_LOGIC;
    grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 : in STD_LOGIC;
    \ram_reg_i_31__0\ : in STD_LOGIC;
    \ram_reg_i_30__2\ : in STD_LOGIC;
    ap_NS_fsm18_out : in STD_LOGIC;
    i_22_reg_227 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invRound_fu_256_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    \ram_reg_i_48__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_48__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_48__0_1\ : in STD_LOGIC;
    icmp_ln525_reg_295 : in STD_LOGIC;
    ap_NS_fsm15_out : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    ram_reg_33 : in STD_LOGIC;
    ram_reg_34 : in STD_LOGIC;
    ram_reg_35 : in STD_LOGIC;
    ram_reg_36 : in STD_LOGIC;
    ram_reg_37 : in STD_LOGIC;
    ram_reg_38 : in STD_LOGIC;
    ram_reg_39 : in STD_LOGIC;
    ram_reg_40 : in STD_LOGIC;
    ram_reg_41 : in STD_LOGIC;
    ram_reg_42 : in STD_LOGIC;
    ram_reg_43 : in STD_LOGIC;
    ram_reg_44 : in STD_LOGIC;
    ram_reg_45 : in STD_LOGIC;
    ram_reg_46 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_invRound_fu_256_ap_start_reg0 : in STD_LOGIC;
    \reg_110_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_47 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_galois_multiplication_fu_565_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 : in STD_LOGIC;
    ram_reg_48 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg : in STD_LOGIC;
    block_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_49 : in STD_LOGIC;
    icmp_ln525_reg_825 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg : in STD_LOGIC;
    \cpy_4_reg_286_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_560_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_565_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln576_reg_343_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln584_reg_353_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invMixColumnsLoop;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invMixColumnsLoop is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_loop_init_int : STD_LOGIC;
  signal cpy_4_reg_286 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cpy_5_reg_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^cpy_5_reg_304_reg[5]_0\ : STD_LOGIC;
  signal cpy_6_reg_311 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cpy_reg_279 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal grp_galois_multiplication_fu_570_b : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_galois_multiplication_fu_94_ap_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_13_reg_256 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_13_reg_256[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_13_reg_256[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_13_reg_256[2]_i_1_n_32\ : STD_LOGIC;
  signal i_fu_42 : STD_LOGIC;
  signal \i_fu_42_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_42_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_42_reg_n_32_[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ram_reg_i_118__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_123__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_127__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_131__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_135__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_139__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_143__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_147__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_154__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_172__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_173__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_174_n_32 : STD_LOGIC;
  signal ram_reg_i_175_n_32 : STD_LOGIC;
  signal ram_reg_i_176_n_32 : STD_LOGIC;
  signal \ram_reg_i_177__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_178__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_179__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_184_n_32 : STD_LOGIC;
  signal \ram_reg_i_55__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_59__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_67__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_88__1_n_32\ : STD_LOGIC;
  signal ram_reg_i_96_n_32 : STD_LOGIC;
  signal state_addr_10_reg_292 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_addr_11_reg_298 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_addr_reg_264_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_13_reg_323 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_13_reg_323[0]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[1]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[1]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[2]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[3]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[3]_i_4_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[3]_i_5_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[4]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[4]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[4]_i_4_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[6]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[6]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[6]_i_4_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[6]_i_5_n_32\ : STD_LOGIC;
  signal \tmp_13_reg_323[6]_i_6_n_32\ : STD_LOGIC;
  signal tmp_s_reg_318 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln548_reg_269 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xor_ln572_fu_191_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal xor_ln572_reg_338 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln572_reg_338[4]_i_3_n_32\ : STD_LOGIC;
  signal \xor_ln572_reg_338[7]_i_1_n_32\ : STD_LOGIC;
  signal xor_ln576_reg_343 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln580_reg_348 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln584_reg_353 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_164__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram_reg_i_172__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of ram_reg_i_184 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \reg_110[3]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \reg_110[7]_i_4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_13_reg_323[1]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_13_reg_323[4]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_13_reg_323[6]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_13_reg_323[6]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \xor_ln572_reg_338[4]_i_2\ : label is "soft_lutpair203";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  \ap_CS_fsm_reg[3]_1\(0) <= \^ap_cs_fsm_reg[3]_1\(0);
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  \ap_CS_fsm_reg[4]_1\ <= \^ap_cs_fsm_reg[4]_1\;
  \ap_CS_fsm_reg[4]_2\ <= \^ap_cs_fsm_reg[4]_2\;
  \cpy_5_reg_304_reg[5]_0\ <= \^cpy_5_reg_304_reg[5]_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^ap_cs_fsm_reg[3]_1\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[3]_1\(0),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\cpy_4_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(0),
      Q => cpy_4_reg_286(0),
      R => '0'
    );
\cpy_4_reg_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(1),
      Q => cpy_4_reg_286(1),
      R => '0'
    );
\cpy_4_reg_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(2),
      Q => cpy_4_reg_286(2),
      R => '0'
    );
\cpy_4_reg_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(3),
      Q => cpy_4_reg_286(3),
      R => '0'
    );
\cpy_4_reg_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(4),
      Q => cpy_4_reg_286(4),
      R => '0'
    );
\cpy_4_reg_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(5),
      Q => cpy_4_reg_286(5),
      R => '0'
    );
\cpy_4_reg_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(6),
      Q => cpy_4_reg_286(6),
      R => '0'
    );
\cpy_4_reg_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cpy_4_reg_286_reg[7]_0\(7),
      Q => cpy_4_reg_286(7),
      R => '0'
    );
\cpy_5_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(0),
      Q => cpy_5_reg_304(0),
      R => '0'
    );
\cpy_5_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(1),
      Q => cpy_5_reg_304(1),
      R => '0'
    );
\cpy_5_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(2),
      Q => cpy_5_reg_304(2),
      R => '0'
    );
\cpy_5_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(3),
      Q => cpy_5_reg_304(3),
      R => '0'
    );
\cpy_5_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(4),
      Q => cpy_5_reg_304(4),
      R => '0'
    );
\cpy_5_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(5),
      Q => cpy_5_reg_304(5),
      R => '0'
    );
\cpy_5_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(6),
      Q => cpy_5_reg_304(6),
      R => '0'
    );
\cpy_5_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(7),
      Q => cpy_5_reg_304(7),
      R => '0'
    );
\cpy_6_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(0),
      Q => cpy_6_reg_311(0),
      R => '0'
    );
\cpy_6_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(1),
      Q => cpy_6_reg_311(1),
      R => '0'
    );
\cpy_6_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(2),
      Q => cpy_6_reg_311(2),
      R => '0'
    );
\cpy_6_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(3),
      Q => cpy_6_reg_311(3),
      R => '0'
    );
\cpy_6_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(4),
      Q => cpy_6_reg_311(4),
      R => '0'
    );
\cpy_6_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(5),
      Q => cpy_6_reg_311(5),
      R => '0'
    );
\cpy_6_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(6),
      Q => cpy_6_reg_311(6),
      R => '0'
    );
\cpy_6_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]_0\(7),
      Q => cpy_6_reg_311(7),
      R => '0'
    );
\cpy_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(0),
      Q => cpy_reg_279(0),
      R => '0'
    );
\cpy_reg_279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(1),
      Q => cpy_reg_279(1),
      R => '0'
    );
\cpy_reg_279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(2),
      Q => cpy_reg_279(2),
      R => '0'
    );
\cpy_reg_279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(3),
      Q => cpy_reg_279(3),
      R => '0'
    );
\cpy_reg_279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(4),
      Q => cpy_reg_279(4),
      R => '0'
    );
\cpy_reg_279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(5),
      Q => cpy_reg_279(5),
      R => '0'
    );
\cpy_reg_279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(6),
      Q => cpy_reg_279(6),
      R => '0'
    );
\cpy_reg_279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(7),
      Q => cpy_reg_279(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_30
     port map (
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      D(2) => xor_ln548_reg_269(2),
      D(1 downto 0) => state_addr_reg_264_reg(1 downto 0),
      Q(4 downto 1) => Q(7 downto 4),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[10]\(1 downto 0) => \ap_CS_fsm_reg[10]\(1 downto 0),
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[11]_0\ => \ap_CS_fsm_reg[11]_0\,
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg[18]\,
      \ap_CS_fsm_reg[1]\(5) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[1]\(4) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[1]\(3) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[1]\(2) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg_n_32_[0]\,
      \ap_CS_fsm_reg[1]_0\ => \^ap_cs_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[6]_0\(1 downto 0) => ap_NS_fsm(1 downto 0),
      ap_NS_fsm18_out => ap_NS_fsm18_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_loop_init_int => ap_loop_init_int,
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_49,
      ap_loop_init_int_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_50,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_51,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_ce0 => block_ce0,
      block_ce1 => block_ce1,
      block_r_address0(0) => block_r_address0(0),
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0),
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_48,
      grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg_0 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg,
      grp_aes_invRound_fu_256_ap_start_reg => grp_aes_invRound_fu_256_ap_start_reg,
      grp_aes_invRound_fu_256_ap_start_reg0 => grp_aes_invRound_fu_256_ap_start_reg0,
      i_22_reg_227(2 downto 0) => i_22_reg_227(2 downto 0),
      \i_22_reg_227_reg[2]\(1 downto 0) => \i_22_reg_227_reg[2]\(1 downto 0),
      i_fu_42 => i_fu_42,
      p_0_in(2 downto 0) => p_0_in(2 downto 0),
      ram_reg => ram_reg,
      ram_reg_0(0) => ram_reg_0(0),
      ram_reg_1(5 downto 4) => ram_reg_1(7 downto 6),
      ram_reg_1(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_10 => ram_reg_11,
      ram_reg_11(1 downto 0) => ram_reg_47(1 downto 0),
      ram_reg_12 => ram_reg_48,
      ram_reg_13 => ram_reg_49,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3,
      ram_reg_4(0) => ram_reg_4(0),
      ram_reg_5 => ram_reg_5,
      ram_reg_6 => ram_reg_7,
      ram_reg_7 => ram_reg_8,
      ram_reg_8(0) => ram_reg_9(0),
      ram_reg_9 => ram_reg_10,
      \ram_reg_i_109__0_0\(2 downto 0) => state_addr_10_reg_292(2 downto 0),
      \ram_reg_i_113__0\ => ram_reg_i_184_n_32,
      \ram_reg_i_30__2_0\ => \ram_reg_i_30__2\,
      \ram_reg_i_31__0_0\ => \ram_reg_i_31__0\,
      \ram_reg_i_37__1_0\(2 downto 0) => state_addr_11_reg_298(2 downto 0),
      \ram_reg_i_37__1_1\ => \ram_reg_i_37__1\,
      \ram_reg_i_37__1_2\ => \ram_reg_i_37__1_0\,
      \ram_reg_i_40__1_0\ => \ram_reg_i_40__1\,
      \ram_reg_i_48__0_0\(0) => \ram_reg_i_48__0\(0),
      \ram_reg_i_48__0_1\(0) => \ram_reg_i_48__0_0\(0),
      \ram_reg_i_48__0_2\ => \ram_reg_i_48__0_1\,
      \ram_reg_i_97__0_0\(2 downto 0) => i_13_reg_256(2 downto 0),
      state_addr_reg_264_reg(0) => state_addr_reg_264_reg(2),
      state_addr_reg_264_reg_0_sp_1 => \state_addr_reg_264_reg[0]_0\,
      \xor_ln548_reg_269_reg[2]\(2) => \i_fu_42_reg_n_32_[2]\,
      \xor_ln548_reg_269_reg[2]\(1) => \i_fu_42_reg_n_32_[1]\,
      \xor_ln548_reg_269_reg[2]\(0) => \i_fu_42_reg_n_32_[0]\
    );
\i_13_reg_256[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \i_fu_42_reg_n_32_[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => i_13_reg_256(0),
      O => \i_13_reg_256[0]_i_1_n_32\
    );
\i_13_reg_256[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \i_fu_42_reg_n_32_[1]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => i_13_reg_256(1),
      O => \i_13_reg_256[1]_i_1_n_32\
    );
\i_13_reg_256[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \i_fu_42_reg_n_32_[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => i_13_reg_256(2),
      O => \i_13_reg_256[2]_i_1_n_32\
    );
\i_13_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_13_reg_256[0]_i_1_n_32\,
      Q => i_13_reg_256(0),
      R => '0'
    );
\i_13_reg_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_13_reg_256[1]_i_1_n_32\,
      Q => i_13_reg_256(1),
      R => '0'
    );
\i_13_reg_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_13_reg_256[2]_i_1_n_32\,
      Q => i_13_reg_256(2),
      R => '0'
    );
\i_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_42,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \i_fu_42_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_42,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \i_fu_42_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_42,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \i_fu_42_reg_n_32_[2]\,
      R => '0'
    );
\ram_reg_i_118__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => \ram_reg_i_172__0_n_32\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(7),
      I4 => q0(7),
      I5 => DOADO(7),
      O => \ram_reg_i_118__0_n_32\
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F0F20F020002"
    )
        port map (
      I0 => \ram_reg_i_55__1_n_32\,
      I1 => ram_reg_20,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_13(6),
      I5 => ram_reg_14(6),
      O => DIADI(6)
    );
\ram_reg_i_123__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => \ram_reg_i_173__0_n_32\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(6),
      I4 => q0(6),
      I5 => DOADO(6),
      O => \ram_reg_i_123__0_n_32\
    );
\ram_reg_i_127__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => ram_reg_i_174_n_32,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(5),
      I4 => q0(5),
      I5 => DOADO(5),
      O => \ram_reg_i_127__0_n_32\
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F0F20F020002"
    )
        port map (
      I0 => \ram_reg_i_57__1_n_32\,
      I1 => ram_reg_19,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_13(5),
      I5 => ram_reg_14(5),
      O => DIADI(5)
    );
\ram_reg_i_131__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => ram_reg_i_175_n_32,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(4),
      I4 => q0(4),
      I5 => DOADO(4),
      O => \ram_reg_i_131__0_n_32\
    );
\ram_reg_i_135__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => ram_reg_i_176_n_32,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(3),
      I4 => q0(3),
      I5 => DOADO(3),
      O => \ram_reg_i_135__0_n_32\
    );
\ram_reg_i_139__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => \ram_reg_i_177__0_n_32\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(2),
      I4 => q0(2),
      I5 => DOADO(2),
      O => \ram_reg_i_139__0_n_32\
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F0F20F020002"
    )
        port map (
      I0 => \ram_reg_i_59__1_n_32\,
      I1 => ram_reg_18,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_13(4),
      I5 => ram_reg_14(4),
      O => DIADI(4)
    );
\ram_reg_i_143__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => \ram_reg_i_178__0_n_32\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(1),
      I4 => q0(1),
      I5 => DOADO(1),
      O => \ram_reg_i_143__0_n_32\
    );
\ram_reg_i_147__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABBABB"
    )
        port map (
      I0 => \ram_reg_i_179__0_n_32\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => DOBDO(0),
      I4 => q0(0),
      I5 => DOADO(0),
      O => \ram_reg_i_147__0_n_32\
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F0F20F020002"
    )
        port map (
      I0 => \ram_reg_i_61__1_n_32\,
      I1 => ram_reg_17,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_13(3),
      I5 => ram_reg_14(3),
      O => DIADI(3)
    );
\ram_reg_i_151__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000D0D0D0D0D"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln525_reg_295,
      I2 => Q(3),
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state5,
      I5 => Q(7),
      O => \ap_CS_fsm_reg[6]_1\
    );
\ram_reg_i_154__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABAAAAFFEFAAAA"
    )
        port map (
      I0 => ap_NS_fsm15_out,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state5,
      I4 => Q(7),
      I5 => state_addr_11_reg_298(2),
      O => \ram_reg_i_154__0_n_32\
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F0F20F020002"
    )
        port map (
      I0 => \ram_reg_i_63__1_n_32\,
      I1 => ram_reg_16,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_13(2),
      I5 => ram_reg_14(2),
      O => DIADI(2)
    );
\ram_reg_i_164__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF00"
    )
        port map (
      I0 => xor_ln548_reg_269(2),
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state2,
      I3 => Q(7),
      I4 => ap_CS_fsm_state6,
      O => \xor_ln548_reg_269_reg[2]_0\
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F0F20F020002"
    )
        port map (
      I0 => \ram_reg_i_65__1_n_32\,
      I1 => ram_reg_15,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_13(1),
      I5 => ram_reg_14(1),
      O => DIADI(1)
    );
\ram_reg_i_172__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(7),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(7),
      I3 => ap_CS_fsm_state6,
      O => \ram_reg_i_172__0_n_32\
    );
\ram_reg_i_173__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(6),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(6),
      I3 => ap_CS_fsm_state6,
      O => \ram_reg_i_173__0_n_32\
    );
ram_reg_i_174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(5),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(5),
      I3 => ap_CS_fsm_state6,
      O => ram_reg_i_174_n_32
    );
ram_reg_i_175: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(4),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(4),
      I3 => ap_CS_fsm_state6,
      O => ram_reg_i_175_n_32
    );
ram_reg_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(3),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(3),
      I3 => ap_CS_fsm_state6,
      O => ram_reg_i_176_n_32
    );
\ram_reg_i_177__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(2),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(2),
      I3 => ap_CS_fsm_state6,
      O => \ram_reg_i_177__0_n_32\
    );
\ram_reg_i_178__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(1),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(1),
      I3 => ap_CS_fsm_state6,
      O => \ram_reg_i_178__0_n_32\
    );
\ram_reg_i_179__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => xor_ln580_reg_348(0),
      I1 => Q(7),
      I2 => xor_ln576_reg_343(0),
      I3 => ap_CS_fsm_state6,
      O => \ram_reg_i_179__0_n_32\
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F0F20F020002"
    )
        port map (
      I0 => \ram_reg_i_67__1_n_32\,
      I1 => ram_reg_12,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_13(0),
      I5 => ram_reg_14(0),
      O => DIADI(0)
    );
ram_reg_i_184: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state2,
      O => ram_reg_i_184_n_32
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A88AAAA8A88"
    )
        port map (
      I0 => ram_reg_47(1),
      I1 => ram_reg_1(4),
      I2 => icmp_ln525_reg_825,
      I3 => ram_reg_1(5),
      I4 => ram_reg_1(3),
      I5 => \ram_reg_i_88__1_n_32\,
      O => WEA(0)
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB000B0"
    )
        port map (
      I0 => state_addr_reg_290_reg(0),
      I1 => ram_reg_6,
      I2 => ram_reg_i_96_n_32,
      I3 => Q(4),
      I4 => ram_reg_0(1),
      I5 => ram_reg_1(6),
      O => \shl_ln_reg_280_reg[3]\
    );
\ram_reg_i_55__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => xor_ln572_reg_338(7),
      I1 => ap_CS_fsm_state7,
      I2 => xor_ln584_reg_353(7),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_55__1_n_32\
    );
\ram_reg_i_57__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => xor_ln572_reg_338(6),
      I1 => ap_CS_fsm_state7,
      I2 => xor_ln584_reg_353(6),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_57__1_n_32\
    );
\ram_reg_i_59__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => xor_ln572_reg_338(5),
      I1 => ap_CS_fsm_state7,
      I2 => xor_ln584_reg_353(5),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_59__1_n_32\
    );
\ram_reg_i_61__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => xor_ln572_reg_338(4),
      I1 => ap_CS_fsm_state7,
      I2 => xor_ln584_reg_353(4),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_61__1_n_32\
    );
\ram_reg_i_63__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => xor_ln572_reg_338(3),
      I1 => ap_CS_fsm_state7,
      I2 => xor_ln584_reg_353(3),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_63__1_n_32\
    );
\ram_reg_i_65__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => xor_ln572_reg_338(2),
      I1 => ap_CS_fsm_state7,
      I2 => xor_ln584_reg_353(2),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_65__1_n_32\
    );
\ram_reg_i_67__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => xor_ln572_reg_338(1),
      I1 => ap_CS_fsm_state7,
      I2 => xor_ln584_reg_353(1),
      I3 => Q(3),
      I4 => Q(4),
      O => \ram_reg_i_67__1_n_32\
    );
\ram_reg_i_70__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFFCFC0"
    )
        port map (
      I0 => ram_reg_46(0),
      I1 => xor_ln584_reg_353(0),
      I2 => ap_CS_fsm_state7,
      I3 => xor_ln572_reg_338(0),
      I4 => Q(4),
      I5 => Q(3),
      O => \tmp_fu_48_reg[0]\
    );
\ram_reg_i_73__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_21,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_118__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_23,
      I5 => ram_reg_24,
      O => \ap_CS_fsm_reg[20]\
    );
\ram_reg_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_25,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_123__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_26,
      I5 => ram_reg_27,
      O => \ap_CS_fsm_reg[20]_0\
    );
\ram_reg_i_77__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_28,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_127__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_29,
      I5 => ram_reg_30,
      O => \ap_CS_fsm_reg[20]_1\
    );
\ram_reg_i_79__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_31,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_131__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_32,
      I5 => ram_reg_33,
      O => \ap_CS_fsm_reg[20]_2\
    );
\ram_reg_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_34,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_135__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_35,
      I5 => ram_reg_36,
      O => \ap_CS_fsm_reg[20]_3\
    );
\ram_reg_i_83__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_37,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_139__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_38,
      I5 => ram_reg_39,
      O => \ap_CS_fsm_reg[20]_4\
    );
\ram_reg_i_85__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_40,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_143__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_41,
      I5 => ram_reg_42,
      O => \ap_CS_fsm_reg[20]_5\
    );
\ram_reg_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB8B88"
    )
        port map (
      I0 => ram_reg_43,
      I1 => ram_reg_1(7),
      I2 => \ram_reg_i_147__0_n_32\,
      I3 => ram_reg_22,
      I4 => ram_reg_44,
      I5 => ram_reg_45,
      O => \ap_CS_fsm_reg[20]_6\
    );
\ram_reg_i_88__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057570057"
    )
        port map (
      I0 => Q(7),
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state7,
      I3 => Q(4),
      I4 => icmp_ln525_reg_295,
      I5 => Q(3),
      O => \ram_reg_i_88__1_n_32\
    );
ram_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_154__0_n_32\,
      I1 => \ram_reg_i_35__0_0\,
      I2 => \ram_reg_i_35__0_1\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => ram_reg_i_96_n_32
    );
\reg_110[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(0),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(0),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(0),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(0)
    );
\reg_110[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(1),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(1),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(1),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(1)
    );
\reg_110[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD100000000"
    )
        port map (
      I0 => \reg_110_reg[2]\(0),
      I1 => ram_reg_47(1),
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_1\(0),
      I5 => grp_galois_multiplication_fu_565_a(0),
      O => select_ln319_fu_86_p3(0)
    );
\reg_110[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(2),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(2),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(2),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(2)
    );
\reg_110[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_1\(0),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      I3 => ram_reg_47(1),
      I4 => \reg_110_reg[2]\(0),
      O => grp_galois_multiplication_fu_565_b(0)
    );
\reg_110[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD100000000"
    )
        port map (
      I0 => \reg_110_reg[2]\(0),
      I1 => ram_reg_47(1),
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_1\(0),
      I5 => grp_galois_multiplication_fu_565_a(1),
      O => select_ln319_fu_86_p3(1)
    );
\reg_110[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(5),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(5),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(5),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(5)
    );
\reg_110[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(3),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(3),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(3),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(3)
    );
\reg_110[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(6),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(6),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(6),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(6)
    );
\reg_110[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(4),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(4),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(4),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(4)
    );
\reg_110[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state6,
      I2 => \^ap_cs_fsm_reg[3]_1\(0),
      O => \^ap_cs_fsm_reg[4]_1\
    );
\reg_110[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_6_reg_311(7),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_5_reg_304(7),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_reg_279(7),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7)
    );
\state_addr_10_reg_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_13_reg_256(0),
      Q => state_addr_10_reg_292(0),
      R => '0'
    );
\state_addr_10_reg_292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_13_reg_256(1),
      Q => state_addr_10_reg_292(1),
      R => '0'
    );
\state_addr_10_reg_292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_13_reg_256(2),
      Q => state_addr_10_reg_292(2),
      R => '0'
    );
\state_addr_11_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => state_addr_reg_264_reg(0),
      Q => state_addr_11_reg_298(0),
      R => '0'
    );
\state_addr_11_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => state_addr_reg_264_reg(1),
      Q => state_addr_11_reg_298(1),
      R => '0'
    );
\state_addr_11_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => xor_ln548_reg_269(2),
      Q => state_addr_11_reg_298(2),
      R => '0'
    );
\state_addr_reg_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_42,
      D => p_0_in(0),
      Q => state_addr_reg_264_reg(0),
      R => '0'
    );
\state_addr_reg_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_42,
      D => p_0_in(1),
      Q => state_addr_reg_264_reg(1),
      R => '0'
    );
\state_addr_reg_264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_42,
      D => p_0_in(2),
      Q => state_addr_reg_264_reg(2),
      R => '0'
    );
\tmp_13_reg_323[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\,
      O => grp_galois_multiplication_fu_94_ap_return(0)
    );
\tmp_13_reg_323[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2220DDD0DDDF222"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_1\,
      I1 => \tmp_13_reg_323[1]_i_2_n_32\,
      I2 => \tmp_13_reg_323[6]_i_3_n_32\,
      I3 => \tmp_13_reg_323[6]_i_6_n_32\,
      I4 => \tmp_13_reg_323[0]_i_3_n_32\,
      I5 => \tmp_13_reg_323[6]_i_2_n_32\,
      O => \^ap_cs_fsm_reg[4]_0\
    );
\tmp_13_reg_323[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => cpy_5_reg_304(0),
      I1 => \^ap_cs_fsm_reg[3]_1\(0),
      I2 => ap_CS_fsm_state6,
      I3 => cpy_4_reg_286(0),
      O => \tmp_13_reg_323[0]_i_3_n_32\
    );
\tmp_13_reg_323[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D222D2DD2DDD2D22"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_1\,
      I1 => \tmp_13_reg_323[2]_i_2_n_32\,
      I2 => \tmp_13_reg_323[1]_i_2_n_32\,
      I3 => \tmp_13_reg_323[6]_i_3_n_32\,
      I4 => \tmp_13_reg_323[6]_i_6_n_32\,
      I5 => \tmp_13_reg_323[1]_i_3_n_32\,
      O => \^d\(0)
    );
\tmp_13_reg_323[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => cpy_5_reg_304(7),
      I1 => \^ap_cs_fsm_reg[3]_1\(0),
      I2 => ap_CS_fsm_state6,
      I3 => cpy_4_reg_286(7),
      O => \tmp_13_reg_323[1]_i_2_n_32\
    );
\tmp_13_reg_323[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335ACCCCCC5A"
    )
        port map (
      I0 => cpy_4_reg_286(5),
      I1 => cpy_5_reg_304(5),
      I2 => cpy_4_reg_286(1),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_1\(0),
      I5 => cpy_5_reg_304(1),
      O => \tmp_13_reg_323[1]_i_3_n_32\
    );
\tmp_13_reg_323[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA95AAAAAA9A"
    )
        port map (
      I0 => \tmp_13_reg_323[4]_i_2_n_32\,
      I1 => \tmp_13_reg_323[2]_i_2_n_32\,
      I2 => \^ap_cs_fsm_reg[3]_1\(0),
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state5,
      I5 => cpy_4_reg_286(1),
      O => \^d\(1)
    );
\tmp_13_reg_323[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCA5333333A5"
    )
        port map (
      I0 => cpy_4_reg_286(7),
      I1 => cpy_5_reg_304(7),
      I2 => cpy_4_reg_286(0),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_1\(0),
      I5 => cpy_5_reg_304(0),
      O => \tmp_13_reg_323[2]_i_2_n_32\
    );
\tmp_13_reg_323[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      O => grp_galois_multiplication_fu_94_ap_return(3)
    );
\tmp_13_reg_323[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000BFFF7FFF4"
    )
        port map (
      I0 => \tmp_13_reg_323[3]_i_3_n_32\,
      I1 => \^ap_cs_fsm_reg[3]_1\(0),
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state5,
      I4 => \tmp_13_reg_323[3]_i_4_n_32\,
      I5 => \tmp_13_reg_323[3]_i_5_n_32\,
      O => \^ap_cs_fsm_reg[3]_0\
    );
\tmp_13_reg_323[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335ACCCCCC5A"
    )
        port map (
      I0 => cpy_4_reg_286(6),
      I1 => cpy_5_reg_304(6),
      I2 => cpy_4_reg_286(1),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_1\(0),
      I5 => cpy_5_reg_304(1),
      O => \tmp_13_reg_323[3]_i_3_n_32\
    );
\tmp_13_reg_323[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCA5333333A5"
    )
        port map (
      I0 => cpy_4_reg_286(7),
      I1 => cpy_5_reg_304(7),
      I2 => cpy_4_reg_286(2),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_1\(0),
      I5 => cpy_5_reg_304(2),
      O => \tmp_13_reg_323[3]_i_4_n_32\
    );
\tmp_13_reg_323[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \tmp_13_reg_323[2]_i_2_n_32\,
      I1 => cpy_5_reg_304(3),
      I2 => \tmp_13_reg_323[4]_i_4_n_32\,
      I3 => cpy_4_reg_286(3),
      I4 => cpy_5_reg_304(5),
      I5 => cpy_4_reg_286(5),
      O => \tmp_13_reg_323[3]_i_5_n_32\
    );
\tmp_13_reg_323[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887787887788787"
    )
        port map (
      I0 => \tmp_13_reg_323[4]_i_2_n_32\,
      I1 => \tmp_13_reg_323[6]_i_3_n_32\,
      I2 => \tmp_13_reg_323[6]_i_4_n_32\,
      I3 => \tmp_13_reg_323[6]_i_5_n_32\,
      I4 => \^ap_cs_fsm_reg[4]_1\,
      I5 => \tmp_13_reg_323[4]_i_3_n_32\,
      O => \^d\(2)
    );
\tmp_13_reg_323[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAAC3AAC355"
    )
        port map (
      I0 => cpy_4_reg_286(6),
      I1 => cpy_5_reg_304(6),
      I2 => cpy_5_reg_304(2),
      I3 => \tmp_13_reg_323[4]_i_4_n_32\,
      I4 => cpy_4_reg_286(2),
      I5 => \tmp_13_reg_323[1]_i_2_n_32\,
      O => \tmp_13_reg_323[4]_i_2_n_32\
    );
\tmp_13_reg_323[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \tmp_13_reg_323[6]_i_2_n_32\,
      I1 => cpy_5_reg_304(1),
      I2 => \tmp_13_reg_323[4]_i_4_n_32\,
      I3 => cpy_4_reg_286(1),
      I4 => cpy_5_reg_304(6),
      I5 => cpy_4_reg_286(6),
      O => \tmp_13_reg_323[4]_i_3_n_32\
    );
\tmp_13_reg_323[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_1\(0),
      I1 => ap_CS_fsm_state6,
      O => \tmp_13_reg_323[4]_i_4_n_32\
    );
\tmp_13_reg_323[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cpy_5_reg_304_reg[5]_0\,
      O => grp_galois_multiplication_fu_94_ap_return(5)
    );
\tmp_13_reg_323[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95956A956A6A956A"
    )
        port map (
      I0 => \tmp_13_reg_323[6]_i_2_n_32\,
      I1 => \tmp_13_reg_323[6]_i_4_n_32\,
      I2 => \^ap_cs_fsm_reg[4]_1\,
      I3 => \tmp_13_reg_323[6]_i_3_n_32\,
      I4 => \tmp_13_reg_323[6]_i_5_n_32\,
      I5 => \tmp_13_reg_323[4]_i_2_n_32\,
      O => \^cpy_5_reg_304_reg[5]_0\
    );
\tmp_13_reg_323[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDDF222F2220DDD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_1\,
      I1 => \tmp_13_reg_323[6]_i_2_n_32\,
      I2 => \tmp_13_reg_323[6]_i_3_n_32\,
      I3 => \tmp_13_reg_323[6]_i_4_n_32\,
      I4 => \tmp_13_reg_323[6]_i_5_n_32\,
      I5 => \tmp_13_reg_323[6]_i_6_n_32\,
      O => \^d\(3)
    );
\tmp_13_reg_323[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => cpy_5_reg_304(5),
      I1 => \^ap_cs_fsm_reg[3]_1\(0),
      I2 => ap_CS_fsm_state6,
      I3 => cpy_4_reg_286(5),
      O => \tmp_13_reg_323[6]_i_2_n_32\
    );
\tmp_13_reg_323[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state6,
      I2 => \^ap_cs_fsm_reg[3]_1\(0),
      O => \tmp_13_reg_323[6]_i_3_n_32\
    );
\tmp_13_reg_323[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => cpy_5_reg_304(4),
      I1 => \^ap_cs_fsm_reg[3]_1\(0),
      I2 => ap_CS_fsm_state6,
      I3 => cpy_4_reg_286(4),
      O => \tmp_13_reg_323[6]_i_4_n_32\
    );
\tmp_13_reg_323[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCA5333333A5"
    )
        port map (
      I0 => cpy_4_reg_286(7),
      I1 => cpy_5_reg_304(7),
      I2 => cpy_4_reg_286(3),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_1\(0),
      I5 => cpy_5_reg_304(3),
      O => \tmp_13_reg_323[6]_i_5_n_32\
    );
\tmp_13_reg_323[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => cpy_5_reg_304(6),
      I1 => \^ap_cs_fsm_reg[3]_1\(0),
      I2 => ap_CS_fsm_state6,
      I3 => cpy_4_reg_286(6),
      O => \tmp_13_reg_323[6]_i_6_n_32\
    );
\tmp_13_reg_323[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_2\,
      O => grp_galois_multiplication_fu_94_ap_return(7)
    );
\tmp_13_reg_323[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F87707770788F8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_1\,
      I1 => \tmp_13_reg_323[6]_i_6_n_32\,
      I2 => \tmp_13_reg_323[6]_i_3_n_32\,
      I3 => \tmp_13_reg_323[6]_i_2_n_32\,
      I4 => \tmp_13_reg_323[1]_i_2_n_32\,
      I5 => \tmp_13_reg_323[6]_i_4_n_32\,
      O => \^ap_cs_fsm_reg[4]_2\
    );
\tmp_13_reg_323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_94_ap_return(0),
      Q => tmp_13_reg_323(0),
      R => '0'
    );
\tmp_13_reg_323_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^d\(0),
      Q => tmp_13_reg_323(1),
      R => '0'
    );
\tmp_13_reg_323_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^d\(1),
      Q => tmp_13_reg_323(2),
      R => '0'
    );
\tmp_13_reg_323_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_94_ap_return(3),
      Q => tmp_13_reg_323(3),
      R => '0'
    );
\tmp_13_reg_323_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^d\(2),
      Q => tmp_13_reg_323(4),
      R => '0'
    );
\tmp_13_reg_323_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_94_ap_return(5),
      Q => tmp_13_reg_323(5),
      R => '0'
    );
\tmp_13_reg_323_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^d\(3),
      Q => tmp_13_reg_323(6),
      R => '0'
    );
\tmp_13_reg_323_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_94_ap_return(7),
      Q => tmp_13_reg_323(7),
      R => '0'
    );
\tmp_14_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(0),
      Q => \tmp_14_reg_328_reg[7]_0\(0),
      R => '0'
    );
\tmp_14_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(1),
      Q => \tmp_14_reg_328_reg[7]_0\(1),
      R => '0'
    );
\tmp_14_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(2),
      Q => \tmp_14_reg_328_reg[7]_0\(2),
      R => '0'
    );
\tmp_14_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(3),
      Q => \tmp_14_reg_328_reg[7]_0\(3),
      R => '0'
    );
\tmp_14_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(4),
      Q => \tmp_14_reg_328_reg[7]_0\(4),
      R => '0'
    );
\tmp_14_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(5),
      Q => \tmp_14_reg_328_reg[7]_0\(5),
      R => '0'
    );
\tmp_14_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(6),
      Q => \tmp_14_reg_328_reg[7]_0\(6),
      R => '0'
    );
\tmp_14_reg_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_560_ap_return(7),
      Q => \tmp_14_reg_328_reg[7]_0\(7),
      R => '0'
    );
\tmp_15_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(0),
      Q => \tmp_15_reg_333_reg[7]_0\(0),
      R => '0'
    );
\tmp_15_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(1),
      Q => \tmp_15_reg_333_reg[7]_0\(1),
      R => '0'
    );
\tmp_15_reg_333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(2),
      Q => \tmp_15_reg_333_reg[7]_0\(2),
      R => '0'
    );
\tmp_15_reg_333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(3),
      Q => \tmp_15_reg_333_reg[7]_0\(3),
      R => '0'
    );
\tmp_15_reg_333_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(4),
      Q => \tmp_15_reg_333_reg[7]_0\(4),
      R => '0'
    );
\tmp_15_reg_333_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(5),
      Q => \tmp_15_reg_333_reg[7]_0\(5),
      R => '0'
    );
\tmp_15_reg_333_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(6),
      Q => \tmp_15_reg_333_reg[7]_0\(6),
      R => '0'
    );
\tmp_15_reg_333_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_565_ap_return(7),
      Q => \tmp_15_reg_333_reg[7]_0\(7),
      R => '0'
    );
\tmp_1_reg_316[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(0),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(0),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(0),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(0)
    );
\tmp_1_reg_316[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(2),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(2),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(2),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(2)
    );
\tmp_1_reg_316[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(1),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(1),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(1),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(1)
    );
\tmp_1_reg_316[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(4),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(4),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(4),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(4)
    );
\tmp_1_reg_316[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(5),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(5),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(5),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(5)
    );
\tmp_1_reg_316[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(3),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(3),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(3),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(3)
    );
\tmp_1_reg_316[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(6),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(6),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(6),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(6)
    );
\tmp_1_reg_316[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_reg_279(7),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(7),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => cpy_4_reg_286(7),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7)
    );
\tmp_5_reg_310[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(0),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(0),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(0),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(0)
    );
\tmp_5_reg_310[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(2),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(2),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(2),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(2)
    );
\tmp_5_reg_310[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(1),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(1),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(1),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(1)
    );
\tmp_5_reg_310[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ram_reg_47(1),
      I1 => \^ap_cs_fsm_reg[3]_1\(0),
      I2 => grp_galois_multiplication_fu_570_a(1),
      O => \ap_CS_fsm_reg[20]_7\
    );
\tmp_5_reg_310[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(3),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(3),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(3),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(3)
    );
\tmp_5_reg_310[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(6),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(6),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(6),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(6)
    );
\tmp_5_reg_310[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(4),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(4),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(4),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(4)
    );
\tmp_5_reg_310[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(7),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(7),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(7),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7)
    );
\tmp_5_reg_310[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => cpy_5_reg_304(5),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_6_reg_311(5),
      I3 => \^ap_cs_fsm_reg[3]_1\(0),
      I4 => ap_CS_fsm_state6,
      I5 => cpy_reg_279(5),
      O => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(5)
    );
\tmp_s_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(0),
      Q => tmp_s_reg_318(0),
      R => '0'
    );
\tmp_s_reg_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(1),
      Q => tmp_s_reg_318(1),
      R => '0'
    );
\tmp_s_reg_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(2),
      Q => tmp_s_reg_318(2),
      R => '0'
    );
\tmp_s_reg_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(3),
      Q => tmp_s_reg_318(3),
      R => '0'
    );
\tmp_s_reg_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(4),
      Q => tmp_s_reg_318(4),
      R => '0'
    );
\tmp_s_reg_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(5),
      Q => tmp_s_reg_318(5),
      R => '0'
    );
\tmp_s_reg_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(6),
      Q => tmp_s_reg_318(6),
      R => '0'
    );
\tmp_s_reg_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => grp_galois_multiplication_fu_570_ap_return(7),
      Q => tmp_s_reg_318(7),
      R => '0'
    );
\xor_ln548_reg_269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_42,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => xor_ln548_reg_269(2),
      R => '0'
    );
\xor_ln572_reg_338[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\,
      I1 => grp_galois_multiplication_fu_570_ap_return(0),
      I2 => tmp_13_reg_323(0),
      I3 => tmp_s_reg_318(0),
      O => xor_ln572_fu_191_p2(0)
    );
\xor_ln572_reg_338[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(0),
      I1 => grp_galois_multiplication_fu_570_ap_return(1),
      I2 => tmp_13_reg_323(1),
      I3 => tmp_s_reg_318(1),
      O => xor_ln572_fu_191_p2(1)
    );
\xor_ln572_reg_338[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(1),
      I1 => grp_galois_multiplication_fu_570_ap_return(2),
      I2 => tmp_13_reg_323(2),
      I3 => tmp_s_reg_318(2),
      O => xor_ln572_fu_191_p2(2)
    );
\xor_ln572_reg_338[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      I1 => grp_galois_multiplication_fu_570_ap_return(3),
      I2 => tmp_13_reg_323(3),
      I3 => tmp_s_reg_318(3),
      O => xor_ln572_fu_191_p2(3)
    );
\xor_ln572_reg_338[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"596AA695A695596A"
    )
        port map (
      I0 => \^d\(2),
      I1 => grp_galois_multiplication_fu_570_b(0),
      I2 => grp_galois_multiplication_fu_570_a(0),
      I3 => shl_ln322_2_fu_138_p2(0),
      I4 => \xor_ln572_reg_338_reg[4]_0\,
      I5 => \xor_ln572_reg_338[4]_i_3_n_32\,
      O => xor_ln572_fu_191_p2(4)
    );
\xor_ln572_reg_338[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_1\(0),
      I1 => ram_reg_47(1),
      O => grp_galois_multiplication_fu_570_b(0)
    );
\xor_ln572_reg_338[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_318(4),
      I1 => tmp_13_reg_323(4),
      O => \xor_ln572_reg_338[4]_i_3_n_32\
    );
\xor_ln572_reg_338[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^cpy_5_reg_304_reg[5]_0\,
      I1 => grp_galois_multiplication_fu_570_ap_return(5),
      I2 => tmp_13_reg_323(5),
      I3 => tmp_s_reg_318(5),
      O => xor_ln572_fu_191_p2(5)
    );
\xor_ln572_reg_338[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(3),
      I1 => grp_galois_multiplication_fu_570_ap_return(6),
      I2 => tmp_13_reg_323(6),
      I3 => tmp_s_reg_318(6),
      O => xor_ln572_fu_191_p2(6)
    );
\xor_ln572_reg_338[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_2\,
      I1 => tmp_s_reg_318(7),
      I2 => tmp_13_reg_323(7),
      I3 => grp_galois_multiplication_fu_570_ap_return(7),
      O => \xor_ln572_reg_338[7]_i_1_n_32\
    );
\xor_ln572_reg_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => xor_ln572_fu_191_p2(0),
      Q => xor_ln572_reg_338(0),
      R => '0'
    );
\xor_ln572_reg_338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => xor_ln572_fu_191_p2(1),
      Q => xor_ln572_reg_338(1),
      R => '0'
    );
\xor_ln572_reg_338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => xor_ln572_fu_191_p2(2),
      Q => xor_ln572_reg_338(2),
      R => '0'
    );
\xor_ln572_reg_338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => xor_ln572_fu_191_p2(3),
      Q => xor_ln572_reg_338(3),
      R => '0'
    );
\xor_ln572_reg_338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => xor_ln572_fu_191_p2(4),
      Q => xor_ln572_reg_338(4),
      R => '0'
    );
\xor_ln572_reg_338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => xor_ln572_fu_191_p2(5),
      Q => xor_ln572_reg_338(5),
      R => '0'
    );
\xor_ln572_reg_338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => xor_ln572_fu_191_p2(6),
      Q => xor_ln572_reg_338(6),
      R => '0'
    );
\xor_ln572_reg_338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln572_reg_338[7]_i_1_n_32\,
      Q => xor_ln572_reg_338(7),
      R => '0'
    );
\xor_ln576_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(0),
      Q => xor_ln576_reg_343(0),
      R => '0'
    );
\xor_ln576_reg_343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(1),
      Q => xor_ln576_reg_343(1),
      R => '0'
    );
\xor_ln576_reg_343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(2),
      Q => xor_ln576_reg_343(2),
      R => '0'
    );
\xor_ln576_reg_343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(3),
      Q => xor_ln576_reg_343(3),
      R => '0'
    );
\xor_ln576_reg_343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(4),
      Q => xor_ln576_reg_343(4),
      R => '0'
    );
\xor_ln576_reg_343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(5),
      Q => xor_ln576_reg_343(5),
      R => '0'
    );
\xor_ln576_reg_343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(6),
      Q => xor_ln576_reg_343(6),
      R => '0'
    );
\xor_ln576_reg_343_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_1\(0),
      D => \xor_ln576_reg_343_reg[7]_0\(7),
      Q => xor_ln576_reg_343(7),
      R => '0'
    );
\xor_ln580_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(0),
      Q => xor_ln580_reg_348(0),
      R => '0'
    );
\xor_ln580_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(1),
      Q => xor_ln580_reg_348(1),
      R => '0'
    );
\xor_ln580_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(2),
      Q => xor_ln580_reg_348(2),
      R => '0'
    );
\xor_ln580_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(3),
      Q => xor_ln580_reg_348(3),
      R => '0'
    );
\xor_ln580_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(4),
      Q => xor_ln580_reg_348(4),
      R => '0'
    );
\xor_ln580_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(5),
      Q => xor_ln580_reg_348(5),
      R => '0'
    );
\xor_ln580_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(6),
      Q => xor_ln580_reg_348(6),
      R => '0'
    );
\xor_ln580_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \xor_ln584_reg_353_reg[7]_0\(7),
      Q => xor_ln580_reg_348(7),
      R => '0'
    );
\xor_ln584_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(0),
      Q => xor_ln584_reg_353(0),
      R => '0'
    );
\xor_ln584_reg_353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(1),
      Q => xor_ln584_reg_353(1),
      R => '0'
    );
\xor_ln584_reg_353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(2),
      Q => xor_ln584_reg_353(2),
      R => '0'
    );
\xor_ln584_reg_353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(3),
      Q => xor_ln584_reg_353(3),
      R => '0'
    );
\xor_ln584_reg_353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(4),
      Q => xor_ln584_reg_353(4),
      R => '0'
    );
\xor_ln584_reg_353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(5),
      Q => xor_ln584_reg_353(5),
      R => '0'
    );
\xor_ln584_reg_353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(6),
      Q => xor_ln584_reg_353(6),
      R => '0'
    );
\xor_ln584_reg_353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \xor_ln584_reg_353_reg[7]_0\(7),
      Q => xor_ln584_reg_353(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invShiftRowLoop is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_fu_48_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \tmp_fu_48_reg[1]_0\ : out STD_LOGIC;
    \tmp_fu_48_reg[2]_0\ : out STD_LOGIC;
    \tmp_fu_48_reg[3]_0\ : out STD_LOGIC;
    \tmp_fu_48_reg[4]_0\ : out STD_LOGIC;
    \tmp_fu_48_reg[5]_0\ : out STD_LOGIC;
    \tmp_fu_48_reg[6]_0\ : out STD_LOGIC;
    \empty_52_fu_60_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \empty_52_fu_60_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_56_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_fu_48_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_6_fu_64_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    \ram_reg_i_73__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invShiftRowLoop;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invShiftRowLoop is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_32\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal empty_52_fu_60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_fu_56 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_ready : STD_LOGIC;
  signal i_16_fu_52 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_16_fu_52[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_16_fu_52[1]_i_1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_69__1_n_32\ : STD_LOGIC;
  signal tmp_6_fu_64 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_fu_48 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_fu_48_0 : STD_LOGIC;
  signal \^tmp_fu_48_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg_i_1 : label is "soft_lutpair206";
begin
  \tmp_fu_48_reg[0]_0\(0) <= \^tmp_fu_48_reg[0]_0\(0);
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      I1 => ap_rst_n,
      I2 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_ready,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_32\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_32\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\empty_52_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => empty_52_fu_60(0),
      R => '0'
    );
\empty_52_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => empty_52_fu_60(1),
      R => '0'
    );
\empty_52_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => empty_52_fu_60(2),
      R => '0'
    );
\empty_52_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => empty_52_fu_60(3),
      R => '0'
    );
\empty_52_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => empty_52_fu_60(4),
      R => '0'
    );
\empty_52_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => empty_52_fu_60(5),
      R => '0'
    );
\empty_52_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => empty_52_fu_60(6),
      R => '0'
    );
\empty_52_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => empty_52_fu_60(7),
      R => '0'
    );
\empty_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => empty_fu_56(0),
      R => '0'
    );
\empty_fu_56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => empty_fu_56(1),
      R => '0'
    );
\empty_fu_56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => empty_fu_56(2),
      R => '0'
    );
\empty_fu_56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => empty_fu_56(3),
      R => '0'
    );
\empty_fu_56_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => empty_fu_56(4),
      R => '0'
    );
\empty_fu_56_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => empty_fu_56(5),
      R => '0'
    );
\empty_fu_56_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => empty_fu_56(6),
      R => '0'
    );
\empty_fu_56_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => empty_fu_56(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_29
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => tmp_fu_48_0,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => ram_reg(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_52_fu_60_reg[7]\(7 downto 0) => \empty_52_fu_60_reg[7]_1\(7 downto 0),
      \empty_52_fu_60_reg[7]_0\(7 downto 0) => tmp_6_fu_64(7 downto 0),
      \empty_fu_56_reg[7]\(7 downto 0) => \empty_fu_56_reg[7]_0\(7 downto 0),
      \empty_fu_56_reg[7]_0\(7 downto 0) => empty_52_fu_60(7 downto 0),
      grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_ready => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_ready,
      grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      i_16_fu_52(1 downto 0) => i_16_fu_52(1 downto 0),
      \state_load_11_reg_314_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_45,
      \state_load_11_reg_314_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_46,
      \state_load_11_reg_314_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_47,
      \state_load_11_reg_314_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_48,
      \state_load_11_reg_314_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_49,
      \state_load_11_reg_314_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      \state_load_11_reg_314_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      \state_load_11_reg_314_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      \state_load_12_reg_319_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_37,
      \state_load_12_reg_319_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_38,
      \state_load_12_reg_319_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_39,
      \state_load_12_reg_319_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_40,
      \state_load_12_reg_319_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_41,
      \state_load_12_reg_319_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_42,
      \state_load_12_reg_319_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      \state_load_12_reg_319_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      \state_load_13_reg_324_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_61,
      \state_load_13_reg_324_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_62,
      \state_load_13_reg_324_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_63,
      \state_load_13_reg_324_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_64,
      \state_load_13_reg_324_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_65,
      \state_load_13_reg_324_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_66,
      \state_load_13_reg_324_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_67,
      \state_load_13_reg_324_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_68,
      \state_load_reg_309_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_53,
      \state_load_reg_309_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_54,
      \state_load_reg_309_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_55,
      \state_load_reg_309_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_56,
      \state_load_reg_309_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_57,
      \state_load_reg_309_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_58,
      \state_load_reg_309_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_59,
      \state_load_reg_309_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_60,
      \tmp_6_fu_64_reg[7]\(7 downto 0) => \tmp_6_fu_64_reg[7]_0\(7 downto 0),
      \tmp_6_fu_64_reg[7]_0\(7 downto 1) => tmp_fu_48(7 downto 1),
      \tmp_6_fu_64_reg[7]_0\(0) => \^tmp_fu_48_reg[0]_0\(0),
      \tmp_fu_48_reg[7]\(7 downto 0) => \tmp_fu_48_reg[7]_0\(7 downto 0),
      \tmp_fu_48_reg[7]_0\(7 downto 0) => empty_fu_56(7 downto 0)
    );
grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg(0),
      I1 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_ready,
      I2 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      O => \ap_CS_fsm_reg[3]\
    );
\i_16_fu_52[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E26666E2"
    )
        port map (
      I0 => i_16_fu_52(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(0),
      I3 => Q(1),
      I4 => i_16_fu_52(1),
      I5 => ap_loop_init,
      O => \i_16_fu_52[0]_i_1_n_32\
    );
\i_16_fu_52[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA5AAAAA"
    )
        port map (
      I0 => i_16_fu_52(1),
      I1 => Q(1),
      I2 => i_16_fu_52(0),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_loop_init,
      O => \i_16_fu_52[1]_i_1_n_32\
    );
\i_16_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_16_fu_52[0]_i_1_n_32\,
      Q => i_16_fu_52(0),
      R => '0'
    );
\i_16_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_16_fu_52[1]_i_1_n_32\,
      Q => i_16_fu_52(1),
      R => '0'
    );
\ram_reg_i_120__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(7),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(7),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]\
    );
\ram_reg_i_124__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(6),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(6),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]_6\
    );
\ram_reg_i_128__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(5),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(5),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]_5\
    );
\ram_reg_i_132__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(4),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(4),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]_4\
    );
\ram_reg_i_136__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(3),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(3),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]_3\
    );
\ram_reg_i_140__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(2),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(2),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]_2\
    );
\ram_reg_i_144__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(1),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(1),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]_1\
    );
\ram_reg_i_148__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => ram_reg(2),
      I1 => empty_fu_56(0),
      I2 => ram_reg(3),
      I3 => tmp_6_fu_64(0),
      I4 => \ram_reg_i_73__1\(2),
      O => \ap_CS_fsm_reg[5]_0\
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \ram_reg_i_69__1_n_32\,
      I1 => ram_reg_0,
      I2 => \ram_reg_i_73__1\(1),
      I3 => \ram_reg_i_73__1\(0),
      O => DIADI(0)
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5530"
    )
        port map (
      I0 => empty_52_fu_60(7),
      I1 => tmp_fu_48(7),
      I2 => ram_reg(2),
      I3 => ram_reg(3),
      O => \empty_52_fu_60_reg[7]_0\
    );
\ram_reg_i_58__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => tmp_fu_48(6),
      I1 => ram_reg(2),
      I2 => empty_52_fu_60(6),
      I3 => ram_reg(3),
      O => \tmp_fu_48_reg[6]_0\
    );
\ram_reg_i_60__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => tmp_fu_48(5),
      I1 => ram_reg(2),
      I2 => empty_52_fu_60(5),
      I3 => ram_reg(3),
      O => \tmp_fu_48_reg[5]_0\
    );
\ram_reg_i_62__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => tmp_fu_48(4),
      I1 => ram_reg(2),
      I2 => empty_52_fu_60(4),
      I3 => ram_reg(3),
      O => \tmp_fu_48_reg[4]_0\
    );
\ram_reg_i_64__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => tmp_fu_48(3),
      I1 => ram_reg(2),
      I2 => empty_52_fu_60(3),
      I3 => ram_reg(3),
      O => \tmp_fu_48_reg[3]_0\
    );
\ram_reg_i_66__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => tmp_fu_48(2),
      I1 => ram_reg(2),
      I2 => empty_52_fu_60(2),
      I3 => ram_reg(3),
      O => \tmp_fu_48_reg[2]_0\
    );
\ram_reg_i_68__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F44"
    )
        port map (
      I0 => tmp_fu_48(1),
      I1 => ram_reg(2),
      I2 => empty_52_fu_60(1),
      I3 => ram_reg(3),
      O => \tmp_fu_48_reg[1]_0\
    );
\ram_reg_i_69__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0DD0000F0DD"
    )
        port map (
      I0 => ram_reg(3),
      I1 => empty_52_fu_60(0),
      I2 => ram_reg_1(0),
      I3 => \ram_reg_i_73__1\(0),
      I4 => \ram_reg_i_73__1\(1),
      I5 => ram_reg_2(0),
      O => \ram_reg_i_69__1_n_32\
    );
\tmp_6_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => tmp_6_fu_64(0),
      R => '0'
    );
\tmp_6_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => tmp_6_fu_64(1),
      R => '0'
    );
\tmp_6_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => tmp_6_fu_64(2),
      R => '0'
    );
\tmp_6_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => tmp_6_fu_64(3),
      R => '0'
    );
\tmp_6_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => tmp_6_fu_64(4),
      R => '0'
    );
\tmp_6_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => tmp_6_fu_64(5),
      R => '0'
    );
\tmp_6_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => tmp_6_fu_64(6),
      R => '0'
    );
\tmp_6_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => tmp_6_fu_64(7),
      R => '0'
    );
\tmp_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \^tmp_fu_48_reg[0]_0\(0),
      R => '0'
    );
\tmp_fu_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => tmp_fu_48(1),
      R => '0'
    );
\tmp_fu_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => tmp_fu_48(2),
      R => '0'
    );
\tmp_fu_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => tmp_fu_48(3),
      R => '0'
    );
\tmp_fu_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => tmp_fu_48(4),
      R => '0'
    );
\tmp_fu_48_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => tmp_fu_48(5),
      R => '0'
    );
\tmp_fu_48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => tmp_fu_48(6),
      R => '0'
    );
\tmp_fu_48_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_fu_48_0,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => tmp_fu_48(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_276_1 is
  port (
    \i_fu_30_reg[0]_0\ : out STD_LOGIC;
    \i_fu_30_reg[1]_0\ : out STD_LOGIC;
    \i_fu_30_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_fu_358_state_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_addr_reg_111_pp0_iter1_reg_reg[1]_0\ : out STD_LOGIC;
    \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_reg : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_61__0_0\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    \ram_reg_i_59__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_276_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_276_1 is
  signal add_ln276_fu_79_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0 : STD_LOGIC;
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \^i_fu_30_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal ram_reg_i_135_n_32 : STD_LOGIC;
  signal state_addr_reg_111 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_addr_reg_111_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \i_fu_30_reg[3]_0\(1 downto 0) <= \^i_fu_30_reg[3]_0\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => ap_enable_reg_pp0_iter1_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_0,
      Q => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_26
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_301,
      Q(1 downto 0) => Q(2 downto 1),
      add_ln276_fu_79_p2(4 downto 0) => add_ln276_fu_79_p2(4 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_reg,
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[0]\ => \i_fu_30_reg[0]_0\,
      \i_fu_30_reg[1]\ => \i_fu_30_reg[1]_0\,
      \i_fu_30_reg[3]\(3 downto 2) => \^i_fu_30_reg[3]_0\(1 downto 0),
      \i_fu_30_reg[3]\(1 downto 0) => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1(1 downto 0),
      \ram_reg_i_45__0\ => \ram_reg_i_61__0_0\,
      \state_addr_reg_111_reg[3]\ => \i_fu_30_reg_n_32_[0]\,
      \state_addr_reg_111_reg[3]_0\ => \i_fu_30_reg_n_32_[1]\,
      \state_addr_reg_111_reg[3]_1\ => \i_fu_30_reg_n_32_[4]\,
      \state_addr_reg_111_reg[3]_2\ => \i_fu_30_reg_n_32_[3]\,
      \state_addr_reg_111_reg[3]_3\ => \i_fu_30_reg_n_32_[2]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln276_fu_79_p2(0),
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln276_fu_79_p2(1),
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln276_fu_79_p2(2),
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln276_fu_79_p2(3),
      Q => \i_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln276_fu_79_p2(4),
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
ram_reg_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0,
      I1 => Q(2),
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
ram_reg_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
        port map (
      I0 => \ram_reg_i_61__0_0\,
      I1 => state_addr_reg_111_pp0_iter1_reg(1),
      I2 => Q(2),
      I3 => \ram_reg_i_59__0\(1),
      I4 => Q(1),
      O => \state_addr_reg_111_pp0_iter1_reg_reg[1]_0\
    );
ram_reg_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555757F"
    )
        port map (
      I0 => \ram_reg_i_61__0_0\,
      I1 => state_addr_reg_111_pp0_iter1_reg(0),
      I2 => Q(2),
      I3 => \ram_reg_i_59__0\(0),
      I4 => Q(1),
      O => ram_reg_i_135_n_32
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F444FFFF"
    )
        port map (
      I0 => ram_reg_i_135_n_32,
      I1 => ram_reg,
      I2 => Q(3),
      I3 => ram_reg_0(0),
      I4 => ram_reg_1,
      O => grp_aes_main_fu_358_state_address0(0)
    );
sbox_U: entity work.AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_27
     port map (
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      E(0) => ap_enable_reg_pp0_iter1_0,
      Q(1 downto 0) => Q(2 downto 1),
      ap_clk => ap_clk,
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      ram_reg => ram_reg_2,
      ram_reg_0 => ram_reg_3,
      ram_reg_1 => ram_reg_4,
      ram_reg_10 => ram_reg_13,
      ram_reg_11 => ram_reg_14,
      ram_reg_12 => ram_reg_15,
      ram_reg_13 => ram_reg_16,
      ram_reg_14 => ram_reg_17,
      ram_reg_15 => ram_reg_18,
      ram_reg_16 => ram_reg_19,
      ram_reg_17 => ram_reg_20,
      ram_reg_2(0) => ram_reg_5(0),
      ram_reg_3(7 downto 0) => ram_reg_6(7 downto 0),
      ram_reg_4 => ram_reg_7,
      ram_reg_5 => ram_reg_8,
      ram_reg_6 => ram_reg_9,
      ram_reg_7 => ram_reg_10,
      ram_reg_8 => ram_reg_11,
      ram_reg_9 => ram_reg_12
    );
\state_addr_reg_111_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(0),
      Q => state_addr_reg_111_pp0_iter1_reg(0),
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(1),
      Q => state_addr_reg_111_pp0_iter1_reg(1),
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(2),
      Q => \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\(0),
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => state_addr_reg_111(3),
      Q => \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\(1),
      R => '0'
    );
\state_addr_reg_111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1(0),
      Q => state_addr_reg_111(0),
      R => '0'
    );
\state_addr_reg_111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1(1),
      Q => state_addr_reg_111(1),
      R => '0'
    );
\state_addr_reg_111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^i_fu_30_reg[3]_0\(0),
      Q => state_addr_reg_111(2),
      R => '0'
    );
\state_addr_reg_111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^i_fu_30_reg[3]_0\(1),
      Q => state_addr_reg_111(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_6_fu_30_reg[3]_0\ : out STD_LOGIC;
    \i_6_fu_30_reg[2]_0\ : out STD_LOGIC;
    \i_6_fu_30_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \state_addr_reg_112_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln402_1_reg_265 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_40__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln402_1_reg_293 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_53__0\ : in STD_LOGIC;
    \ram_reg_i_52__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln308_fu_78_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal i_6_fu_300 : STD_LOGIC;
  signal i_6_fu_301 : STD_LOGIC;
  signal \i_6_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_6_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_6_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_6_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_6_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal state_addr_reg_112 : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  D(2 downto 0) <= \^d\(2 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_6_fu_300,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_24
     port map (
      D(3) => \^d\(2),
      D(2) => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0(2),
      D(1 downto 0) => \^d\(1 downto 0),
      E(0) => i_6_fu_301,
      Q(3 downto 0) => Q(3 downto 0),
      add_ln308_fu_78_p2(4 downto 0) => add_ln308_fu_78_p2(4 downto 0),
      add_ln402_1_reg_265(1 downto 0) => add_ln402_1_reg_265(1 downto 0),
      add_ln402_1_reg_293(0) => add_ln402_1_reg_293(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg(1 downto 0) => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg(1 downto 0),
      i_6_fu_300 => i_6_fu_300,
      \i_6_fu_30_reg[2]\ => \i_6_fu_30_reg[2]_0\,
      \i_6_fu_30_reg[2]_0\ => \i_6_fu_30_reg[2]_1\,
      \i_6_fu_30_reg[3]\ => \i_6_fu_30_reg[3]_0\,
      \i_6_fu_30_reg[4]\ => \i_6_fu_30_reg_n_32_[4]\,
      \i_6_fu_30_reg[4]_0\ => \i_6_fu_30_reg_n_32_[2]\,
      \i_6_fu_30_reg[4]_1\ => \i_6_fu_30_reg_n_32_[1]\,
      \i_6_fu_30_reg[4]_2\ => \i_6_fu_30_reg_n_32_[3]\,
      \ram_reg_i_40__0\(0) => \ram_reg_i_40__0\(0),
      \state_addr_reg_112_reg[0]\ => \i_6_fu_30_reg_n_32_[0]\
    );
\i_6_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_300,
      D => add_ln308_fu_78_p2(0),
      Q => \i_6_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_6_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_300,
      D => add_ln308_fu_78_p2(1),
      Q => \i_6_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_6_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_300,
      D => add_ln308_fu_78_p2(2),
      Q => \i_6_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_6_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_300,
      D => add_ln308_fu_78_p2(3),
      Q => \i_6_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_6_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_300,
      D => add_ln308_fu_78_p2(4),
      Q => \i_6_fu_30_reg_n_32_[4]\,
      R => '0'
    );
ram_reg_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD5575"
    )
        port map (
      I0 => \ram_reg_i_53__0\,
      I1 => Q(3),
      I2 => state_addr_reg_112(3),
      I3 => Q(2),
      I4 => \ram_reg_i_52__0\(1),
      O => \ap_CS_fsm_reg[9]\
    );
ram_reg_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD5575"
    )
        port map (
      I0 => \ram_reg_i_53__0\,
      I1 => Q(3),
      I2 => state_addr_reg_112(2),
      I3 => Q(2),
      I4 => \ram_reg_i_52__0\(0),
      O => \ap_CS_fsm_reg[9]_0\
    );
\state_addr_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_301,
      D => \^d\(0),
      Q => \state_addr_reg_112_reg[1]_0\(0),
      R => '0'
    );
\state_addr_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_301,
      D => \^d\(1),
      Q => \state_addr_reg_112_reg[1]_0\(1),
      R => '0'
    );
\state_addr_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_301,
      D => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0(2),
      Q => state_addr_reg_112(2),
      R => '0'
    );
\state_addr_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_fu_301,
      D => \^d\(2),
      Q => state_addr_reg_112(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_12 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_9_fu_88_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_2 : out STD_LOGIC;
    \state_addr_reg_112_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg : in STD_LOGIC;
    ram_reg_0_15_0_0_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[15]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_4\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    \ram_reg_i_52__0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_fu_358_ap_start_reg : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_12;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_12 is
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal \state_addr_reg_112_reg_n_32_[1]\ : STD_LOGIC;
  signal \state_addr_reg_112_reg_n_32_[2]\ : STD_LOGIC;
  signal \state_addr_reg_112_reg_n_32_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_123 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ram_reg_i_33__0\ : label is "soft_lutpair259";
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_25
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      D(3 downto 0) => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0(3 downto 0),
      E(0) => i_fu_301,
      Q(7 downto 0) => Q(7 downto 0),
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[14]\(1 downto 0) => \ap_CS_fsm_reg[14]\(1 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]_2\,
      \ap_CS_fsm_reg[15]_0\ => \ap_CS_fsm_reg[15]_3\,
      \ap_CS_fsm_reg[15]_1\ => \ap_CS_fsm_reg[15]_4\,
      \ap_CS_fsm_reg[15]_2\(1 downto 0) => \ap_CS_fsm_reg[15]_5\(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_50,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_1 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_1,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_2,
      grp_aes_main_fu_358_ap_start_reg => grp_aes_main_fu_358_ap_start_reg,
      \i_9_fu_88_reg[2]\(1 downto 0) => \i_9_fu_88_reg[2]\(1 downto 0),
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \i_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_48,
      \i_fu_30_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_47,
      \i_fu_30_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_42,
      \i_fu_30_reg[4]_0\ => \i_fu_30_reg_n_32_[2]\,
      \i_fu_30_reg[4]_1\ => \i_fu_30_reg_n_32_[1]\,
      \i_fu_30_reg[4]_2\ => \i_fu_30_reg_n_32_[4]\,
      \i_fu_30_reg[4]_3\ => \i_fu_30_reg_n_32_[3]\,
      \q0_reg[7]\(3 downto 0) => \q0_reg[7]\(3 downto 0),
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\ => \q0_reg[7]_2\,
      \q0_reg[7]_3\ => \q0_reg[7]_3\,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_0_15_0_0_i_3_0(1 downto 0) => ram_reg_0_15_0_0_i_3(1 downto 0),
      ram_reg_1 => ram_reg_1,
      ram_reg_2 => ram_reg_2,
      ram_reg_3(0) => D(0),
      ram_reg_4 => ram_reg_3,
      \state_addr_reg_112_reg[0]\ => \i_fu_30_reg_n_32_[0]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \i_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
ram_reg_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \ram_reg_i_52__0\,
      I1 => Q(7),
      I2 => \state_addr_reg_112_reg_n_32_[3]\,
      I3 => ram_reg_4,
      O => \ap_CS_fsm_reg[15]_0\
    );
ram_reg_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => D(0),
      I1 => Q(7),
      I2 => \state_addr_reg_112_reg_n_32_[1]\,
      I3 => Q(4),
      I4 => Q(6),
      O => \ap_CS_fsm_reg[15]_1\
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ram_reg_4,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(7),
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ram_reg_5,
      I1 => Q(7),
      I2 => \state_addr_reg_112_reg_n_32_[2]\,
      I3 => ram_reg_4,
      O => \ap_CS_fsm_reg[15]\
    );
\state_addr_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0(0),
      Q => \state_addr_reg_112_reg[0]_0\(0),
      R => '0'
    );
\state_addr_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0(1),
      Q => \state_addr_reg_112_reg_n_32_[1]\,
      R => '0'
    );
\state_addr_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0(2),
      Q => \state_addr_reg_112_reg_n_32_[2]\,
      R => '0'
    );
\state_addr_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0(3),
      Q => \state_addr_reg_112_reg_n_32_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 is
  port (
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0 : out STD_LOGIC;
    select_ln398_reg_240 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln398_reg_250_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln402_1_reg_265_reg[0]_0\ : out STD_LOGIC;
    \add_ln402_1_reg_265_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln402_1_reg_265_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_reg : out STD_LOGIC;
    expandedKey_1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg : in STD_LOGIC;
    ram_reg_0_15_0_0_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_fu_358_ap_start_reg : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_expandKey_fu_343_expandedKey_ce0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_expandKey_fu_343_expandedKey_address0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 is
  signal add_ln398_fu_105_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln401_fu_153_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln402_1_fu_205_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal add_ln402_1_reg_265 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready : STD_LOGIC;
  signal \^grp_aes_main_pipeline_vitis_loop_398_1_vitis_loop_401_2_fu_246_roundkey_we0\ : STD_LOGIC;
  signal grp_aes_main_fu_358_expandedKey_ce0 : STD_LOGIC;
  signal i_fu_461 : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_46_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln398_fu_99_p2 : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_50_reg_n_32_[4]\ : STD_LOGIC;
  signal j_fu_42 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_mid2_fu_177_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \q0[7]_i_3_n_32\ : STD_LOGIC;
  signal \ram_reg_i_16__1_n_32\ : STD_LOGIC;
  signal select_ln398_1_fu_137_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln398_1_reg_245 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal select_ln398_fu_123_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^select_ln398_reg_240\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^trunc_ln398_reg_250_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln402_1_reg_265[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln402_1_reg_265[3]_i_1\ : label is "soft_lutpair287";
begin
  grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0 <= \^grp_aes_main_pipeline_vitis_loop_398_1_vitis_loop_401_2_fu_246_roundkey_we0\;
  select_ln398_reg_240(2 downto 0) <= \^select_ln398_reg_240\(2 downto 0);
  \trunc_ln398_reg_250_reg[0]_0\(0) <= \^trunc_ln398_reg_250_reg[0]_0\(0);
\add_ln402_1_reg_265[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln398_1_reg_245(2),
      I1 => \^select_ln398_reg_240\(0),
      O => add_ln402_1_fu_205_p2(2)
    );
\add_ln402_1_reg_265[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^select_ln398_reg_240\(1),
      I1 => \^select_ln398_reg_240\(0),
      I2 => select_ln398_1_reg_245(2),
      O => add_ln402_1_fu_205_p2(3)
    );
\add_ln402_1_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln398_reg_250_reg[0]_0\(0),
      Q => add_ln402_1_reg_265(0),
      R => '0'
    );
\add_ln402_1_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_mid2_fu_177_p3(3),
      Q => add_ln402_1_reg_265(1),
      R => '0'
    );
\add_ln402_1_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln402_1_fu_205_p2(2),
      Q => \add_ln402_1_reg_265_reg[3]_0\(0),
      R => '0'
    );
\add_ln402_1_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln402_1_fu_205_p2(3),
      Q => \add_ln402_1_reg_265_reg[3]_0\(1),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_461,
      Q => ap_enable_reg_pp0_iter1_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_0,
      Q => \^grp_aes_main_pipeline_vitis_loop_398_1_vitis_loop_401_2_fu_246_roundkey_we0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_22
     port map (
      D(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      E(0) => i_fu_461,
      Q(2) => \i_fu_46_reg_n_32_[2]\,
      Q(1) => \i_fu_46_reg_n_32_[1]\,
      Q(0) => \i_fu_46_reg_n_32_[0]\,
      add_ln398_fu_105_p2(4 downto 0) => add_ln398_fu_105_p2(4 downto 0),
      add_ln401_fu_153_p2(2 downto 0) => add_ln401_fu_153_p2(2 downto 0),
      \ap_CS_fsm_reg[1]\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_reg,
      grp_aes_main_fu_358_ap_start_reg => grp_aes_main_fu_358_ap_start_reg,
      icmp_ln398_fu_99_p2 => icmp_ln398_fu_99_p2,
      j_fu_42(2 downto 0) => j_fu_42(2 downto 0),
      select_ln398_1_fu_137_p3(2 downto 0) => select_ln398_1_fu_137_p3(2 downto 0),
      \select_ln398_1_reg_245_reg[2]\ => \indvar_flatten_fu_50_reg_n_32_[2]\,
      \select_ln398_1_reg_245_reg[2]_0\ => \indvar_flatten_fu_50_reg_n_32_[0]\,
      \select_ln398_1_reg_245_reg[2]_1\ => \indvar_flatten_fu_50_reg_n_32_[1]\,
      \select_ln398_1_reg_245_reg[2]_2\ => \indvar_flatten_fu_50_reg_n_32_[3]\,
      \select_ln398_1_reg_245_reg[2]_3\ => \indvar_flatten_fu_50_reg_n_32_[4]\,
      select_ln398_fu_123_p3(2 downto 0) => select_ln398_fu_123_p3(2 downto 0)
    );
\i_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \i_fu_46_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \i_fu_46_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \i_fu_46_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(0),
      Q => \indvar_flatten_fu_50_reg_n_32_[0]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(1),
      Q => \indvar_flatten_fu_50_reg_n_32_[1]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(2),
      Q => \indvar_flatten_fu_50_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(3),
      Q => \indvar_flatten_fu_50_reg_n_32_[3]\,
      R => '0'
    );
\indvar_flatten_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln398_fu_105_p2(4),
      Q => \indvar_flatten_fu_50_reg_n_32_[4]\,
      R => '0'
    );
\j_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln401_fu_153_p2(0),
      Q => j_fu_42(0),
      R => '0'
    );
\j_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln401_fu_153_p2(1),
      Q => j_fu_42(1),
      R => '0'
    );
\j_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_461,
      D => add_ln401_fu_153_p2(2),
      Q => j_fu_42(2),
      R => '0'
    );
\q0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFECEFCCCFECEF"
    )
        port map (
      I0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I1 => Q(4),
      I2 => Q(2),
      I3 => \q0[7]_i_3_n_32\,
      I4 => Q(5),
      I5 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0,
      O => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg
    );
\q0[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => \^grp_aes_main_pipeline_vitis_loop_398_1_vitis_loop_401_2_fu_246_roundkey_we0\,
      O => \q0[7]_i_3_n_32\
    );
\ram_reg_0_15_0_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30353F35"
    )
        port map (
      I0 => add_ln402_1_reg_265(0),
      I1 => ram_reg_0_15_0_0_i_3(0),
      I2 => Q(5),
      I3 => Q(2),
      I4 => D(0),
      O => \add_ln402_1_reg_265_reg[0]_0\
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30353F35"
    )
        port map (
      I0 => add_ln402_1_reg_265(1),
      I1 => ram_reg_0_15_0_0_i_3(1),
      I2 => Q(5),
      I3 => Q(2),
      I4 => D(1),
      O => \add_ln402_1_reg_265_reg[1]_0\
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(5),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(3),
      O => grp_aes_main_fu_358_expandedKey_ce0
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F606F606F60"
    )
        port map (
      I0 => ram_reg(0),
      I1 => ram_reg_0,
      I2 => Q(5),
      I3 => p_mid2_fu_177_p3(3),
      I4 => \^select_ln398_reg_240\(2),
      I5 => \^trunc_ln398_reg_250_reg[0]_0\(0),
      O => \ram_reg_i_16__1_n_32\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_aes_main_fu_358_expandedKey_ce0,
      I1 => ram_reg_1(1),
      I2 => ram_reg_1(0),
      I3 => grp_expandKey_fu_343_expandedKey_ce0,
      O => expandedKey_1_ce0
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => O(0),
      I1 => Q(3),
      I2 => \ram_reg_i_16__1_n_32\,
      I3 => ram_reg_1(1),
      I4 => grp_expandKey_fu_343_expandedKey_address0(0),
      O => \ap_CS_fsm_reg[6]\(0)
    );
\select_ln398_1_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_1_fu_137_p3(2),
      Q => select_ln398_1_reg_245(2),
      R => '0'
    );
\select_ln398_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_fu_123_p3(0),
      Q => \^select_ln398_reg_240\(0),
      R => '0'
    );
\select_ln398_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_fu_123_p3(1),
      Q => \^select_ln398_reg_240\(1),
      R => '0'
    );
\select_ln398_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_fu_123_p3(2),
      Q => \^select_ln398_reg_240\(2),
      R => '0'
    );
\trunc_ln398_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_1_fu_137_p3(0),
      Q => \^trunc_ln398_reg_250_reg[0]_0\(0),
      R => '0'
    );
\trunc_ln398_reg_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_99_p2,
      D => select_ln398_1_fu_137_p3(1),
      Q => p_mid2_fu_177_p3(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 is
  port (
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \trunc_ln398_reg_278_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln402_1_reg_293_reg[3]_0\ : out STD_LOGIC;
    \add_ln402_1_reg_293_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln398_reg_278_reg[0]_0\ : out STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_15_0_0_i_5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_mid2_fu_177_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln398_reg_240 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp1_fu_365_p4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_expandKey_fu_343_expandedKey_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 is
  signal add_ln398_fu_119_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln401_fu_167_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln402_1_fu_228_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal add_ln402_1_reg_293 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready : STD_LOGIC;
  signal grp_aes_main_fu_358_expandedKey_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_541 : STD_LOGIC;
  signal \i_fu_54_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_54_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln398_fu_113_p2 : STD_LOGIC;
  signal \indvar_flatten9_fu_58_reg_n_32_[0]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_58_reg_n_32_[1]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_58_reg_n_32_[2]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_58_reg_n_32_[3]\ : STD_LOGIC;
  signal \indvar_flatten9_fu_58_reg_n_32_[4]\ : STD_LOGIC;
  signal j_fu_50 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ram_reg_i_17__1_n_32\ : STD_LOGIC;
  signal select_ln398_1_fu_151_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln398_1_reg_273 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal select_ln398_fu_137_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp2_fu_202_p4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^trunc_ln398_reg_278_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln398_1_fu_198_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln402_1_reg_293[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_ln402_1_reg_293[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \ram_reg_i_17__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ram_reg_i_21__0\ : label is "soft_lutpair276";
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  \trunc_ln398_reg_278_reg[1]_0\(0) <= \^trunc_ln398_reg_278_reg[1]_0\(0);
\add_ln402_1_reg_293[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln398_1_reg_273(2),
      I1 => tmp2_fu_202_p4(0),
      O => add_ln402_1_fu_228_p2(2)
    );
\add_ln402_1_reg_293[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp2_fu_202_p4(1),
      I1 => tmp2_fu_202_p4(0),
      I2 => select_ln398_1_reg_273(2),
      O => add_ln402_1_fu_228_p2(3)
    );
\add_ln402_1_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln398_1_fu_198_p1(2),
      Q => \add_ln402_1_reg_293_reg[2]_0\(0),
      R => '0'
    );
\add_ln402_1_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln398_reg_278_reg[1]_0\(0),
      Q => \add_ln402_1_reg_293_reg[2]_0\(1),
      R => '0'
    );
\add_ln402_1_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln402_1_fu_228_p2(2),
      Q => \add_ln402_1_reg_293_reg[2]_0\(2),
      R => '0'
    );
\add_ln402_1_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln402_1_fu_228_p2(3),
      Q => add_ln402_1_reg_293(3),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_541,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_23
     port map (
      D(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      E(0) => i_fu_541,
      Q(2) => \i_fu_54_reg_n_32_[2]\,
      Q(1) => \i_fu_54_reg_n_32_[1]\,
      Q(0) => \i_fu_54_reg_n_32_[0]\,
      add_ln398_fu_119_p2(4 downto 0) => add_ln398_fu_119_p2(4 downto 0),
      add_ln401_fu_167_p2(2 downto 0) => add_ln401_fu_167_p2(2 downto 0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[10]_0\(1 downto 0) => Q(3 downto 2),
      \ap_CS_fsm_reg[14]\(1 downto 0) => \ap_CS_fsm_reg[14]\(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_reg,
      icmp_ln398_fu_113_p2 => icmp_ln398_fu_113_p2,
      j_fu_50(2 downto 0) => j_fu_50(2 downto 0),
      select_ln398_1_fu_151_p3(2 downto 0) => select_ln398_1_fu_151_p3(2 downto 0),
      \select_ln398_1_reg_273_reg[2]\ => \indvar_flatten9_fu_58_reg_n_32_[2]\,
      \select_ln398_1_reg_273_reg[2]_0\ => \indvar_flatten9_fu_58_reg_n_32_[0]\,
      \select_ln398_1_reg_273_reg[2]_1\ => \indvar_flatten9_fu_58_reg_n_32_[1]\,
      \select_ln398_1_reg_273_reg[2]_2\ => \indvar_flatten9_fu_58_reg_n_32_[3]\,
      \select_ln398_1_reg_273_reg[2]_3\ => \indvar_flatten9_fu_58_reg_n_32_[4]\,
      select_ln398_fu_137_p3(2 downto 0) => select_ln398_fu_137_p3(2 downto 0)
    );
\i_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \i_fu_54_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \i_fu_54_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \i_fu_54_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten9_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln398_fu_119_p2(0),
      Q => \indvar_flatten9_fu_58_reg_n_32_[0]\,
      R => '0'
    );
\indvar_flatten9_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln398_fu_119_p2(1),
      Q => \indvar_flatten9_fu_58_reg_n_32_[1]\,
      R => '0'
    );
\indvar_flatten9_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln398_fu_119_p2(2),
      Q => \indvar_flatten9_fu_58_reg_n_32_[2]\,
      R => '0'
    );
\indvar_flatten9_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln398_fu_119_p2(3),
      Q => \indvar_flatten9_fu_58_reg_n_32_[3]\,
      R => '0'
    );
\indvar_flatten9_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln398_fu_119_p2(4),
      Q => \indvar_flatten9_fu_58_reg_n_32_[4]\,
      R => '0'
    );
\j_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln401_fu_167_p2(0),
      Q => j_fu_50(0),
      R => '0'
    );
\j_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln401_fu_167_p2(1),
      Q => j_fu_50(1),
      R => '0'
    );
\j_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_541,
      D => add_ln401_fu_167_p2(2),
      Q => j_fu_50(2),
      R => '0'
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => add_ln402_1_reg_293(3),
      I1 => Q(2),
      I2 => ram_reg_0_15_0_0_i_5,
      I3 => D(0),
      I4 => Q(1),
      I5 => Q(4),
      O => \add_ln402_1_reg_293_reg[3]_0\
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_main_fu_358_expandedKey_address0(0),
      I1 => ram_reg(0),
      I2 => grp_expandKey_fu_343_expandedKey_address0(0),
      O => \ap_CS_fsm_reg[14]_0\(0)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => O(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => zext_ln398_1_fu_198_p1(2),
      I4 => tmp2_fu_202_p4(2),
      I5 => \^trunc_ln398_reg_278_reg[1]_0\(0),
      O => grp_aes_main_fu_358_expandedKey_address0(4)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => zext_ln398_1_fu_198_p1(2),
      I1 => tmp2_fu_202_p4(2),
      I2 => Q(2),
      I3 => p_mid2_fu_177_p3(0),
      I4 => select_ln398_reg_240(2),
      O => \ram_reg_i_17__1_n_32\
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp1_fu_365_p4(1),
      I1 => Q(0),
      I2 => tmp2_fu_202_p4(1),
      I3 => Q(2),
      I4 => select_ln398_reg_240(1),
      O => grp_aes_main_fu_358_expandedKey_address0(1)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp1_fu_365_p4(0),
      I1 => Q(0),
      I2 => tmp2_fu_202_p4(0),
      I3 => Q(2),
      I4 => select_ln398_reg_240(0),
      O => grp_aes_main_fu_358_expandedKey_address0(0)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln398_1_fu_198_p1(2),
      I1 => tmp2_fu_202_p4(2),
      O => \trunc_ln398_reg_278_reg[0]_0\
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_main_fu_358_expandedKey_address0(4),
      I1 => ram_reg(0),
      I2 => grp_expandKey_fu_343_expandedKey_address0(3),
      O => \ap_CS_fsm_reg[14]_0\(3)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => O(0),
      I1 => Q(0),
      I2 => \ram_reg_i_17__1_n_32\,
      I3 => ram_reg(0),
      I4 => grp_expandKey_fu_343_expandedKey_address0(2),
      O => \ap_CS_fsm_reg[14]_0\(2)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_aes_main_fu_358_expandedKey_address0(1),
      I1 => ram_reg(0),
      I2 => grp_expandKey_fu_343_expandedKey_address0(1),
      O => \ap_CS_fsm_reg[14]_0\(1)
    );
\select_ln398_1_reg_273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_113_p2,
      D => select_ln398_1_fu_151_p3(2),
      Q => select_ln398_1_reg_273(2),
      R => '0'
    );
\select_ln398_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_113_p2,
      D => select_ln398_fu_137_p3(0),
      Q => tmp2_fu_202_p4(0),
      R => '0'
    );
\select_ln398_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_113_p2,
      D => select_ln398_fu_137_p3(1),
      Q => tmp2_fu_202_p4(1),
      R => '0'
    );
\select_ln398_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_113_p2,
      D => select_ln398_fu_137_p3(2),
      Q => tmp2_fu_202_p4(2),
      R => '0'
    );
\trunc_ln398_reg_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_113_p2,
      D => select_ln398_1_fu_151_p3(0),
      Q => zext_ln398_1_fu_198_p1(2),
      R => '0'
    );
\trunc_ln398_reg_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln398_fu_113_p2,
      D => select_ln398_1_fu_151_p3(1),
      Q => \^trunc_ln398_reg_278_reg[1]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_276_1 is
  port (
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_30_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_main_fu_358_state_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_addr_reg_111_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg_0 : out STD_LOGIC;
    \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC;
    \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg : in STD_LOGIC;
    \ram_reg_i_45__0\ : in STD_LOGIC;
    \ram_reg_i_45__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_45__0_1\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    \ram_reg_i_59__0_0\ : in STD_LOGIC;
    \ram_reg_i_59__0_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_59__0_2\ : in STD_LOGIC;
    \ram_reg_i_61__0\ : in STD_LOGIC;
    \ram_reg_i_61__0_0\ : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_276_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_276_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_ready : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \^i_fu_30_reg[3]_0\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal ram_reg_i_133_n_32 : STD_LOGIC;
  signal \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[0]\ : STD_LOGIC;
  signal \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[1]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[0]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[1]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[2]\ : STD_LOGIC;
  signal \state_addr_reg_111_reg_n_32_[3]\ : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \i_fu_30_reg[3]_0\ <= \^i_fu_30_reg[3]_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_20
     port map (
      D(3) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(3),
      D(2) => \^d\(1),
      D(1) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(1),
      D(0) => \^d\(0),
      E(0) => i_fu_301,
      Q(6 downto 0) => Q(6 downto 0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[6]\(1 downto 0) => \ap_CS_fsm_reg[6]\(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_47,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_ready => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_ready,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg_0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg_0,
      grp_aes_round_fu_277_ap_start_reg => grp_aes_round_fu_277_ap_start_reg,
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      \i_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_45,
      \i_fu_30_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_44,
      \i_fu_30_reg[3]_0\ => \^i_fu_30_reg[3]_0\,
      \i_fu_30_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_41,
      ram_reg(0) => ram_reg(0),
      ram_reg_0 => ram_reg_0,
      \ram_reg_i_45__0_0\ => \ram_reg_i_45__0\,
      \ram_reg_i_45__0_1\(0) => \ram_reg_i_45__0_0\(0),
      \ram_reg_i_45__0_2\ => \ram_reg_i_45__0_1\,
      \state_addr_reg_111_reg[3]\ => \i_fu_30_reg_n_32_[4]\,
      \state_addr_reg_111_reg[3]_0\ => \i_fu_30_reg_n_32_[1]\,
      \state_addr_reg_111_reg[3]_1\ => \i_fu_30_reg_n_32_[0]\,
      \state_addr_reg_111_reg[3]_2\ => \i_fu_30_reg_n_32_[2]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^i_fu_30_reg[3]_0\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
ram_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[1]\,
      I1 => Q(5),
      I2 => \ram_reg_i_59__0_0\,
      I3 => Q(6),
      I4 => \ram_reg_i_59__0_1\(1),
      I5 => \ram_reg_i_59__0_2\,
      O => ram_reg_i_133_n_32
    );
ram_reg_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0FF00FFE0FF"
    )
        port map (
      I0 => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[0]\,
      I1 => Q(5),
      I2 => \ram_reg_i_61__0\,
      I3 => \ram_reg_i_61__0_0\,
      I4 => Q(6),
      I5 => \ram_reg_i_59__0_1\(0),
      O => \state_addr_reg_111_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD0DDD0D0D0D0"
    )
        port map (
      I0 => ram_reg(1),
      I1 => ram_reg(2),
      I2 => ram_reg_1,
      I3 => ram_reg_2,
      I4 => ram_reg_i_133_n_32,
      I5 => ram_reg_3,
      O => grp_aes_main_fu_358_state_address0(0)
    );
sbox_U: entity work.AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R_21
     port map (
      E(0) => ap_enable_reg_pp0_iter1,
      ap_clk => ap_clk,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0)
    );
\state_addr_reg_111_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[0]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[0]\,
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[1]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg_n_32_[1]\,
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[2]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\,
      R => '0'
    );
\state_addr_reg_111_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_111_reg_n_32_[3]\,
      Q => \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\,
      R => '0'
    );
\state_addr_reg_111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^d\(0),
      Q => \state_addr_reg_111_reg_n_32_[0]\,
      R => '0'
    );
\state_addr_reg_111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(1),
      Q => \state_addr_reg_111_reg_n_32_[1]\,
      R => '0'
    );
\state_addr_reg_111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^d\(1),
      Q => \state_addr_reg_111_reg_n_32_[2]\,
      R => '0'
    );
\state_addr_reg_111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(3),
      Q => \state_addr_reg_111_reg_n_32_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_308_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg : out STD_LOGIC;
    \i_fu_30_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_8_reg_165_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    block_1_ce0 : out STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1 : out STD_LOGIC;
    \state_addr_reg_112_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_0_0_i_4 : in STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_i_36 : in STD_LOGIC;
    ram_reg_i_36_0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    i_8_reg_165 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_308_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_308_1 is
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal i_fu_300 : STD_LOGIC;
  signal i_fu_301 : STD_LOGIC;
  signal \^i_fu_30_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_fu_30_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_32_[4]\ : STD_LOGIC;
  signal ram_reg_i_112_n_32 : STD_LOGIC;
  signal \ram_reg_i_32__1_n_32\ : STD_LOGIC;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  \i_fu_30_reg[3]_0\(3 downto 0) <= \^i_fu_30_reg[3]_0\(3 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_19
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(0) => D(0),
      E(0) => i_fu_301,
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_47,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0(1 downto 0) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0(1 downto 0),
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1,
      grp_aes_round_fu_277_ap_start_reg => grp_aes_round_fu_277_ap_start_reg,
      grp_aes_round_fu_277_ap_start_reg_reg(3 downto 0) => grp_aes_round_fu_277_ap_start_reg_reg(3 downto 0),
      grp_aes_round_fu_277_ap_start_reg_reg_0(0) => grp_aes_round_fu_277_ap_start_reg_reg_0(0),
      i_8_reg_165(2 downto 0) => i_8_reg_165(2 downto 0),
      \i_8_reg_165_reg[2]\(0) => \i_8_reg_165_reg[2]\(0),
      i_fu_300 => i_fu_300,
      \i_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      \i_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_45,
      \i_fu_30_reg[3]\(3 downto 0) => \^i_fu_30_reg[3]_0\(3 downto 0),
      \i_fu_30_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_44,
      \i_fu_30_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_38,
      \i_fu_30_reg[4]_0\ => \i_fu_30_reg_n_32_[2]\,
      \i_fu_30_reg[4]_1\ => \i_fu_30_reg_n_32_[4]\,
      \i_fu_30_reg[4]_2\ => \i_fu_30_reg_n_32_[1]\,
      \i_fu_30_reg[4]_3\ => \i_fu_30_reg_n_32_[3]\,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_0_15_0_0_i_4 => ram_reg_0_15_0_0_i_4,
      ram_reg_1 => ram_reg_1,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3,
      ram_reg_4 => ram_reg_4,
      ram_reg_5(0) => ram_reg_5(0),
      ram_reg_i_36_0 => ram_reg_6,
      ram_reg_i_36_1 => ram_reg_i_36,
      ram_reg_i_36_2 => ram_reg_i_36_0,
      \state_addr_reg_112_reg[0]\ => \i_fu_30_reg_n_32_[0]\
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \i_fu_30_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \i_fu_30_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \i_fu_30_reg_n_32_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \i_fu_30_reg_n_32_[3]\,
      R => '0'
    );
\i_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \i_fu_30_reg_n_32_[4]\,
      R => '0'
    );
ram_reg_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_aes_round_fu_277_ap_start_reg_reg(3),
      I1 => \^ap_enable_reg_pp0_iter1\,
      O => ram_reg_i_112_n_32
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2EEEEEEE22222"
    )
        port map (
      I0 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      I1 => ram_reg_10,
      I2 => \ram_reg_i_32__1_n_32\,
      I3 => ram_reg_11,
      I4 => ram_reg_12(0),
      I5 => ram_reg_13,
      O => block_1_ce0
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A202A2A2A2A2"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_8,
      I2 => Q(1),
      I3 => ram_reg_6,
      I4 => ram_reg_i_112_n_32,
      I5 => ram_reg_9,
      O => \ram_reg_i_32__1_n_32\
    );
\state_addr_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^i_fu_30_reg[3]_0\(0),
      Q => \state_addr_reg_112_reg[3]_0\(0),
      R => '0'
    );
\state_addr_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^i_fu_30_reg[3]_0\(1),
      Q => \state_addr_reg_112_reg[3]_0\(1),
      R => '0'
    );
\state_addr_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^i_fu_30_reg[3]_0\(2),
      Q => \state_addr_reg_112_reg[3]_0\(2),
      R => '0'
    );
\state_addr_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_301,
      D => \^i_fu_30_reg[3]_0\(3),
      Q => \state_addr_reg_112_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_mixColumnsLoop is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_addr_reg_255_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \state_addr_reg_255_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_1_fu_54_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC;
    \tmp_15_reg_333_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    block_1_ce1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_15\ : out STD_LOGIC;
    \empty_40_reg_110_reg[7]\ : out STD_LOGIC;
    \empty_40_reg_110_reg[0]\ : out STD_LOGIC;
    \empty_40_reg_110_reg[1]\ : out STD_LOGIC;
    \empty_40_reg_110_reg[2]\ : out STD_LOGIC;
    \empty_40_reg_110_reg[3]\ : out STD_LOGIC;
    \empty_40_reg_110_reg[4]\ : out STD_LOGIC;
    \empty_40_reg_110_reg[5]\ : out STD_LOGIC;
    \empty_40_reg_110_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_40__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_i_114 : in STD_LOGIC;
    ram_reg_i_114_0 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    \ram_reg_i_53__0\ : in STD_LOGIC;
    \ram_reg_i_52__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0 : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    \ram_reg_i_52__0_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_i_106_0 : in STD_LOGIC;
    icmp_ln296_reg_302 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_139_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_1 : in STD_LOGIC;
    \xor_ln580_reg_348_reg[0]\ : in STD_LOGIC;
    \xor_ln576_reg_343_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln576_reg_343_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln580_reg_348_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln580_reg_348_reg[3]\ : in STD_LOGIC;
    \xor_ln580_reg_348_reg[5]\ : in STD_LOGIC;
    \tmp_1_reg_316_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln319_fu_86_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_galois_multiplication_fu_565_b : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg : in STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_310_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    block_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_34 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 : in STD_LOGIC;
    ram_reg_35 : in STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg : in STD_LOGIC;
    \xor_ln584_reg_353_reg[7]\ : in STD_LOGIC;
    ram_reg_36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_37 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ciphertext_array_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_310_reg[5]_0\ : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_mixColumnsLoop;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_mixColumnsLoop is
  signal \^ap_cs_fsm_reg[20]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_10\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_11\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_12\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[20]_13\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_14\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_15\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[20]_17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[20]_18\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[20]_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_4\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_6\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_7\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_8\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_10\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_4\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_6\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_7\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_8\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_loop_init_int : STD_LOGIC;
  signal cpy_1_reg_276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cpy_2_reg_293 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cpy_3_reg_299 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cpy_reg_270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_aes_main_fu_358_state_we0 : STD_LOGIC;
  signal \grp_galois_multiplication_fu_560/select_ln319_1_fu_130_p3\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \grp_galois_multiplication_fu_560/select_ln319_fu_86_p3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal grp_galois_multiplication_fu_560_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_galois_multiplication_fu_560_b : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \grp_galois_multiplication_fu_565/select_ln319_2_fu_174_p3\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal grp_galois_multiplication_fu_565_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_galois_multiplication_fu_570/select_ln319_1_fu_130_p3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \grp_galois_multiplication_fu_570/select_ln319_fu_86_p3\ : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \grp_galois_multiplication_fu_570/shl_ln322_2_fu_138_p2\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_galois_multiplication_fu_570_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_galois_multiplication_fu_570_b : STD_LOGIC_VECTOR ( 1 to 1 );
  signal i_2_reg_247 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_2_reg_247[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_2_reg_247[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_2_reg_247[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_fu_40_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_40_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_40_reg_n_32_[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_reg_i_104_n_32 : STD_LOGIC;
  signal ram_reg_i_124_n_32 : STD_LOGIC;
  signal ram_reg_i_139_n_32 : STD_LOGIC;
  signal ram_reg_i_141_n_32 : STD_LOGIC;
  signal ram_reg_i_143_n_32 : STD_LOGIC;
  signal ram_reg_i_145_n_32 : STD_LOGIC;
  signal ram_reg_i_147_n_32 : STD_LOGIC;
  signal ram_reg_i_149_n_32 : STD_LOGIC;
  signal ram_reg_i_151_n_32 : STD_LOGIC;
  signal ram_reg_i_153_n_32 : STD_LOGIC;
  signal ram_reg_i_154_n_32 : STD_LOGIC;
  signal ram_reg_i_162_n_32 : STD_LOGIC;
  signal \ram_reg_i_168__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_169__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_170_n_32 : STD_LOGIC;
  signal ram_reg_i_171_n_32 : STD_LOGIC;
  signal ram_reg_i_172_n_32 : STD_LOGIC;
  signal ram_reg_i_173_n_32 : STD_LOGIC;
  signal \ram_reg_i_174__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_175__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_176__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_178_n_32 : STD_LOGIC;
  signal ram_reg_i_179_n_32 : STD_LOGIC;
  signal \ram_reg_i_52__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_66__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_68__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_70__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_72__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_74__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_76__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_78__0_n_32\ : STD_LOGIC;
  signal reg_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1100 : STD_LOGIC;
  signal \reg_110[3]_i_2_n_32\ : STD_LOGIC;
  signal state_addr_2_reg_283_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_addr_3_reg_288 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_addr_reg_255_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_1_reg_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_1_reg_316[1]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_1_reg_316[2]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_1_reg_316[3]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_1_reg_316[4]_i_4_n_32\ : STD_LOGIC;
  signal \tmp_1_reg_316[5]_i_2_n_32\ : STD_LOGIC;
  signal tmp_5_reg_310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_5_reg_310[0]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_5_reg_310[1]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_5_reg_310[2]_i_3_n_32\ : STD_LOGIC;
  signal \tmp_5_reg_310[3]_i_2_n_32\ : STD_LOGIC;
  signal \tmp_5_reg_310[4]_i_5_n_32\ : STD_LOGIC;
  signal \tmp_5_reg_310[7]_i_4_n_32\ : STD_LOGIC;
  signal tmp_7_reg_331 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_8_reg_336 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_305 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln343_reg_260 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xor_ln343_reg_2600 : STD_LOGIC;
  signal xor_ln367_fu_202_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln367_reg_326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln372_fu_186_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln372_reg_321 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln372_reg_321[4]_i_2_n_32\ : STD_LOGIC;
  signal \xor_ln372_reg_321[4]_i_3_n_32\ : STD_LOGIC;
  signal xor_ln377_fu_217_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln377_reg_342 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln377_reg_342[4]_i_2_n_32\ : STD_LOGIC;
  signal xor_ln382_fu_234_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln382_reg_347 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_104 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of ram_reg_i_178 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \reg_110[1]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \reg_110[3]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \reg_110[3]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \reg_110[4]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \reg_110[5]_i_3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[3]_i_3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[4]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[4]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[5]_i_4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[6]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[7]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[7]_i_5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tmp_1_reg_316[7]_i_7\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[1]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[3]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[3]_i_4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[4]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[4]_i_4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[4]_i_5\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[5]_i_3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[5]_i_4\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[5]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[6]_i_4\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_5_reg_310[6]_i_5\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \xor_ln372_reg_321[4]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \xor_ln372_reg_321[4]_i_3\ : label is "soft_lutpair309";
begin
  \ap_CS_fsm_reg[20]\ <= \^ap_cs_fsm_reg[20]\;
  \ap_CS_fsm_reg[20]_0\ <= \^ap_cs_fsm_reg[20]_0\;
  \ap_CS_fsm_reg[20]_1\ <= \^ap_cs_fsm_reg[20]_1\;
  \ap_CS_fsm_reg[20]_10\ <= \^ap_cs_fsm_reg[20]_10\;
  \ap_CS_fsm_reg[20]_11\ <= \^ap_cs_fsm_reg[20]_11\;
  \ap_CS_fsm_reg[20]_12\(1 downto 0) <= \^ap_cs_fsm_reg[20]_12\(1 downto 0);
  \ap_CS_fsm_reg[20]_13\ <= \^ap_cs_fsm_reg[20]_13\;
  \ap_CS_fsm_reg[20]_14\ <= \^ap_cs_fsm_reg[20]_14\;
  \ap_CS_fsm_reg[20]_15\ <= \^ap_cs_fsm_reg[20]_15\;
  \ap_CS_fsm_reg[20]_16\(0) <= \^ap_cs_fsm_reg[20]_16\(0);
  \ap_CS_fsm_reg[20]_17\(0) <= \^ap_cs_fsm_reg[20]_17\(0);
  \ap_CS_fsm_reg[20]_18\(0) <= \^ap_cs_fsm_reg[20]_18\(0);
  \ap_CS_fsm_reg[20]_2\ <= \^ap_cs_fsm_reg[20]_2\;
  \ap_CS_fsm_reg[20]_3\ <= \^ap_cs_fsm_reg[20]_3\;
  \ap_CS_fsm_reg[20]_4\ <= \^ap_cs_fsm_reg[20]_4\;
  \ap_CS_fsm_reg[20]_5\ <= \^ap_cs_fsm_reg[20]_5\;
  \ap_CS_fsm_reg[20]_6\ <= \^ap_cs_fsm_reg[20]_6\;
  \ap_CS_fsm_reg[20]_7\ <= \^ap_cs_fsm_reg[20]_7\;
  \ap_CS_fsm_reg[20]_8\ <= \^ap_cs_fsm_reg[20]_8\;
  \ap_CS_fsm_reg[20]_9\ <= \^ap_cs_fsm_reg[20]_9\;
  \ap_CS_fsm_reg[3]_0\(0) <= \^ap_cs_fsm_reg[3]_0\(0);
  \ap_CS_fsm_reg[3]_10\ <= \^ap_cs_fsm_reg[3]_10\;
  \ap_CS_fsm_reg[3]_2\ <= \^ap_cs_fsm_reg[3]_2\;
  \ap_CS_fsm_reg[3]_3\ <= \^ap_cs_fsm_reg[3]_3\;
  \ap_CS_fsm_reg[3]_4\ <= \^ap_cs_fsm_reg[3]_4\;
  \ap_CS_fsm_reg[3]_5\ <= \^ap_cs_fsm_reg[3]_5\;
  \ap_CS_fsm_reg[3]_6\ <= \^ap_cs_fsm_reg[3]_6\;
  \ap_CS_fsm_reg[3]_7\ <= \^ap_cs_fsm_reg[3]_7\;
  \ap_CS_fsm_reg[3]_8\ <= \^ap_cs_fsm_reg[3]_8\;
  \ap_CS_fsm_reg[3]_9\ <= \^ap_cs_fsm_reg[3]_9\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[3]_0\(0),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\cpy_1_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(0),
      Q => cpy_1_reg_276(0),
      R => '0'
    );
\cpy_1_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(1),
      Q => cpy_1_reg_276(1),
      R => '0'
    );
\cpy_1_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(2),
      Q => cpy_1_reg_276(2),
      R => '0'
    );
\cpy_1_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(3),
      Q => cpy_1_reg_276(3),
      R => '0'
    );
\cpy_1_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(4),
      Q => cpy_1_reg_276(4),
      R => '0'
    );
\cpy_1_reg_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(5),
      Q => cpy_1_reg_276(5),
      R => '0'
    );
\cpy_1_reg_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(6),
      Q => cpy_1_reg_276(6),
      R => '0'
    );
\cpy_1_reg_276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ciphertext_array_d0(7),
      Q => cpy_1_reg_276(7),
      R => '0'
    );
\cpy_2_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(0),
      Q => cpy_2_reg_293(0),
      R => '0'
    );
\cpy_2_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(1),
      Q => cpy_2_reg_293(1),
      R => '0'
    );
\cpy_2_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(2),
      Q => cpy_2_reg_293(2),
      R => '0'
    );
\cpy_2_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(3),
      Q => cpy_2_reg_293(3),
      R => '0'
    );
\cpy_2_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(4),
      Q => cpy_2_reg_293(4),
      R => '0'
    );
\cpy_2_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(5),
      Q => cpy_2_reg_293(5),
      R => '0'
    );
\cpy_2_reg_293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(6),
      Q => cpy_2_reg_293(6),
      R => '0'
    );
\cpy_2_reg_293_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(7),
      Q => cpy_2_reg_293(7),
      R => '0'
    );
\cpy_3_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(0),
      Q => cpy_3_reg_299(0),
      R => '0'
    );
\cpy_3_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(1),
      Q => cpy_3_reg_299(1),
      R => '0'
    );
\cpy_3_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(2),
      Q => cpy_3_reg_299(2),
      R => '0'
    );
\cpy_3_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(3),
      Q => cpy_3_reg_299(3),
      R => '0'
    );
\cpy_3_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(4),
      Q => cpy_3_reg_299(4),
      R => '0'
    );
\cpy_3_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(5),
      Q => cpy_3_reg_299(5),
      R => '0'
    );
\cpy_3_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(6),
      Q => cpy_3_reg_299(6),
      R => '0'
    );
\cpy_3_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => ciphertext_array_d0(7),
      Q => cpy_3_reg_299(7),
      R => '0'
    );
\cpy_reg_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(0),
      Q => cpy_reg_270(0),
      R => '0'
    );
\cpy_reg_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(1),
      Q => cpy_reg_270(1),
      R => '0'
    );
\cpy_reg_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(2),
      Q => cpy_reg_270(2),
      R => '0'
    );
\cpy_reg_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(3),
      Q => cpy_reg_270(3),
      R => '0'
    );
\cpy_reg_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(4),
      Q => cpy_reg_270(4),
      R => '0'
    );
\cpy_reg_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(5),
      Q => cpy_reg_270(5),
      R => '0'
    );
\cpy_reg_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(6),
      Q => cpy_reg_270(6),
      R => '0'
    );
\cpy_reg_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DOADO(7),
      Q => cpy_reg_270(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_18
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => reg_1100,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]\(4) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[1]\(3) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[1]\(2) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg_n_32_[0]\,
      \ap_CS_fsm_reg[4]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\(1 downto 0) => \ap_CS_fsm_reg[7]_0\(1 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_50,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_ce1 => block_1_ce1,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_0 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_0,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_1 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_1,
      \i_1_fu_54_reg[2]\ => \i_1_fu_54_reg[2]\,
      \i_fu_40_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_47,
      \i_fu_40_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_48,
      \i_fu_40_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_49,
      \i_fu_40_reg[2]_0\(2) => \i_fu_40_reg_n_32_[2]\,
      \i_fu_40_reg[2]_0\(1) => \i_fu_40_reg_n_32_[1]\,
      \i_fu_40_reg[2]_0\(0) => \i_fu_40_reg_n_32_[0]\,
      p_0_in(2 downto 0) => p_0_in(2 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_10 => ram_reg_10,
      ram_reg_11 => ram_reg_11,
      ram_reg_12 => ram_reg_12,
      ram_reg_13(0) => \tmp_1_reg_316_reg[0]_0\(1),
      ram_reg_14 => ram_reg_29,
      ram_reg_15 => ram_reg_30,
      ram_reg_16 => ram_reg_31,
      ram_reg_17 => ram_reg_32,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3,
      ram_reg_4 => ram_reg_4,
      ram_reg_5(4 downto 2) => ram_reg_5(5 downto 3),
      ram_reg_5(1 downto 0) => ram_reg_5(1 downto 0),
      ram_reg_6(0) => ram_reg_6(0),
      ram_reg_7 => ram_reg_7,
      ram_reg_8 => ram_reg_8,
      ram_reg_9 => ram_reg_9,
      ram_reg_i_117_0(1) => state_addr_2_reg_283_reg(2),
      ram_reg_i_117_0(0) => state_addr_2_reg_283_reg(0),
      ram_reg_i_119 => ram_reg_i_178_n_32,
      ram_reg_i_127_0(2 downto 0) => state_addr_3_reg_288(2 downto 0),
      ram_reg_i_127_1(2) => xor_ln343_reg_260(2),
      ram_reg_i_127_1(1 downto 0) => state_addr_reg_255_reg(1 downto 0),
      ram_reg_i_136 => ram_reg_i_179_n_32,
      ram_reg_i_158_0(2 downto 0) => i_2_reg_247(2 downto 0),
      \ram_reg_i_40__0_0\(1 downto 0) => \ram_reg_i_40__0\(1 downto 0),
      \ram_reg_i_53__0_0\ => \ram_reg_i_53__0\,
      \ram_reg_i_53__0_1\(0) => \ram_reg_i_52__0_0\(0),
      state_addr_reg_255_reg(0) => state_addr_reg_255_reg(2),
      \state_addr_reg_255_reg[1]\ => \state_addr_reg_255_reg[1]_0\,
      state_addr_reg_255_reg_0_sp_1 => \state_addr_reg_255_reg[0]_0\,
      xor_ln343_reg_2600 => xor_ln343_reg_2600
    );
\i_2_reg_247[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \i_fu_40_reg_n_32_[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => i_2_reg_247(0),
      O => \i_2_reg_247[0]_i_1_n_32\
    );
\i_2_reg_247[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \i_fu_40_reg_n_32_[1]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => i_2_reg_247(1),
      O => \i_2_reg_247[1]_i_1_n_32\
    );
\i_2_reg_247[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \i_fu_40_reg_n_32_[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => i_2_reg_247(2),
      O => \i_2_reg_247[2]_i_1_n_32\
    );
\i_2_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_2_reg_247[0]_i_1_n_32\,
      Q => i_2_reg_247(0),
      R => '0'
    );
\i_2_reg_247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_2_reg_247[1]_i_1_n_32\,
      Q => i_2_reg_247(1),
      R => '0'
    );
\i_2_reg_247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_2_reg_247[2]_i_1_n_32\,
      Q => i_2_reg_247(2),
      R => '0'
    );
\i_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xor_ln343_reg_2600,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \i_fu_40_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xor_ln343_reg_2600,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \i_fu_40_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xor_ln343_reg_2600,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \i_fu_40_reg_n_32_[2]\,
      R => '0'
    );
ram_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_153_n_32,
      I1 => ram_reg_36(0),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(0),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[0]\
    );
ram_reg_i_104: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      O => ram_reg_i_104_n_32
    );
ram_reg_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC5C0C5CF"
    )
        port map (
      I0 => ram_reg_i_154_n_32,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => Q(0),
      I4 => ram_reg_17,
      I5 => ram_reg_18,
      O => grp_aes_main_fu_358_state_we0
    );
\ram_reg_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_27,
      I1 => \ram_reg_i_64__0_n_32\,
      O => DIADI(7),
      S => ram_reg_19
    );
ram_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA888000008880"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_i_162_n_32,
      I2 => ram_reg_5(4),
      I3 => \ram_reg_i_52__0_1\,
      I4 => ram_reg_5(5),
      I5 => \ram_reg_i_52__0_0\(1),
      O => ram_reg_i_124_n_32
    );
\ram_reg_i_12__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_26,
      I1 => \ram_reg_i_66__0_n_32\,
      O => DIADI(6),
      S => ram_reg_19
    );
ram_reg_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001101111"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ram_reg_5(2),
      I2 => q0(7),
      I3 => DOADO(7),
      I4 => ram_reg_5(5),
      I5 => \ram_reg_i_168__0_n_32\,
      O => ram_reg_i_139_n_32
    );
\ram_reg_i_13__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_25,
      I1 => \ram_reg_i_68__0_n_32\,
      O => DIADI(5),
      S => ram_reg_19
    );
ram_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001101111"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ram_reg_5(2),
      I2 => q0(6),
      I3 => DOADO(6),
      I4 => ram_reg_5(5),
      I5 => \ram_reg_i_169__0_n_32\,
      O => ram_reg_i_141_n_32
    );
ram_reg_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AA2"
    )
        port map (
      I0 => ram_reg_i_170_n_32,
      I1 => ram_reg_5(5),
      I2 => q0(5),
      I3 => DOADO(5),
      I4 => ram_reg_5(3),
      I5 => ram_reg_5(2),
      O => ram_reg_i_143_n_32
    );
ram_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AA2"
    )
        port map (
      I0 => ram_reg_i_171_n_32,
      I1 => ram_reg_5(5),
      I2 => q0(4),
      I3 => DOADO(4),
      I4 => ram_reg_5(3),
      I5 => ram_reg_5(2),
      O => ram_reg_i_145_n_32
    );
ram_reg_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AA2"
    )
        port map (
      I0 => ram_reg_i_172_n_32,
      I1 => ram_reg_5(5),
      I2 => q0(3),
      I3 => DOADO(3),
      I4 => ram_reg_5(3),
      I5 => ram_reg_5(2),
      O => ram_reg_i_147_n_32
    );
ram_reg_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AA2"
    )
        port map (
      I0 => ram_reg_i_173_n_32,
      I1 => ram_reg_5(5),
      I2 => q0(2),
      I3 => DOADO(2),
      I4 => ram_reg_5(3),
      I5 => ram_reg_5(2),
      O => ram_reg_i_149_n_32
    );
\ram_reg_i_14__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_24,
      I1 => \ram_reg_i_70__0_n_32\,
      O => DIADI(4),
      S => ram_reg_19
    );
ram_reg_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001101111"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ram_reg_5(2),
      I2 => q0(1),
      I3 => DOADO(1),
      I4 => ram_reg_5(5),
      I5 => \ram_reg_i_174__0_n_32\,
      O => ram_reg_i_151_n_32
    );
ram_reg_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001101111"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ram_reg_5(2),
      I2 => q0(0),
      I3 => DOADO(0),
      I4 => ram_reg_5(5),
      I5 => \ram_reg_i_175__0_n_32\,
      O => ram_reg_i_153_n_32
    );
ram_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005100510051"
    )
        port map (
      I0 => ram_reg_i_106_0,
      I1 => ram_reg_5(3),
      I2 => icmp_ln296_reg_302,
      I3 => \ram_reg_i_176__0_n_32\,
      I4 => ram_reg_5(5),
      I5 => ap_enable_reg_pp0_iter1_0,
      O => ram_reg_i_154_n_32
    );
ram_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F2FFF200"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state7,
      I3 => ram_reg_5(4),
      I4 => ram_reg_i_114,
      I5 => ram_reg_i_114_0,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_i_15__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_23,
      I1 => \ram_reg_i_72__0_n_32\,
      O => DIADI(3),
      S => ram_reg_19
    );
ram_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00FF08FF"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => xor_ln343_reg_260(2),
      I2 => ap_CS_fsm_state5,
      I3 => ram_reg_5(4),
      I4 => ap_CS_fsm_state7,
      I5 => state_addr_3_reg_288(2),
      O => ram_reg_i_162_n_32
    );
\ram_reg_i_168__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(7),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(7),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(7),
      O => \ram_reg_i_168__0_n_32\
    );
\ram_reg_i_169__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(6),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(6),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(6),
      O => \ram_reg_i_169__0_n_32\
    );
\ram_reg_i_16__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_22,
      I1 => \ram_reg_i_74__0_n_32\,
      O => DIADI(2),
      S => ram_reg_19
    );
ram_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(5),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(5),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(5),
      O => ram_reg_i_170_n_32
    );
ram_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(4),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(4),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(4),
      O => ram_reg_i_171_n_32
    );
ram_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(3),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(3),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(3),
      O => ram_reg_i_172_n_32
    );
ram_reg_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(2),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(2),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(2),
      O => ram_reg_i_173_n_32
    );
\ram_reg_i_174__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(1),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(1),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(1),
      O => \ram_reg_i_174__0_n_32\
    );
\ram_reg_i_175__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_i_139_0(0),
      I2 => ram_reg_5(4),
      I3 => xor_ln372_reg_321(0),
      I4 => ap_CS_fsm_state7,
      I5 => xor_ln382_reg_347(0),
      O => \ram_reg_i_175__0_n_32\
    );
\ram_reg_i_176__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540554055400040"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0,
      I2 => ram_reg_5(0),
      I3 => ram_reg_5(4),
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state7,
      O => \ram_reg_i_176__0_n_32\
    );
ram_reg_i_178: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => state_addr_2_reg_283_reg(1),
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state6,
      I3 => state_addr_reg_255_reg(1),
      O => ram_reg_i_178_n_32
    );
ram_reg_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state5,
      O => ram_reg_i_179_n_32
    );
\ram_reg_i_17__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_21,
      I1 => \ram_reg_i_76__0_n_32\,
      O => DIADI(1),
      S => ram_reg_19
    );
\ram_reg_i_18__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_20,
      I1 => \ram_reg_i_78__0_n_32\,
      O => DIADI(0),
      S => ram_reg_19
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888A8A8A8A8"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(1),
      I1 => ram_reg_18,
      I2 => Q(0),
      I3 => ram_reg_i_104_n_32,
      I4 => ram_reg_5(4),
      I5 => ram_reg_35,
      O => WEA(0)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_aes_main_fu_358_state_we0,
      I1 => \tmp_1_reg_316_reg[0]_0\(1),
      I2 => \tmp_1_reg_316_reg[0]_0\(0),
      I3 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0,
      O => WEBWE(0)
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ram_reg_i_124_n_32,
      I2 => ram_reg_14,
      I3 => ram_reg_15,
      I4 => ram_reg_16,
      I5 => Q(0),
      O => \ram_reg_i_52__0_n_32\
    );
\ram_reg_i_64__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(7),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(7),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(7),
      O => \ram_reg_i_64__0_n_32\
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(6),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(6),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(6),
      O => \ram_reg_i_66__0_n_32\
    );
\ram_reg_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(5),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(5),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(5),
      O => \ram_reg_i_68__0_n_32\
    );
\ram_reg_i_70__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(4),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(4),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(4),
      O => \ram_reg_i_70__0_n_32\
    );
\ram_reg_i_72__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(3),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(3),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(3),
      O => \ram_reg_i_72__0_n_32\
    );
\ram_reg_i_74__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(2),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(2),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(2),
      O => \ram_reg_i_74__0_n_32\
    );
\ram_reg_i_76__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(1),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(1),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(1),
      O => \ram_reg_i_76__0_n_32\
    );
\ram_reg_i_78__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_28(0),
      I1 => ram_reg_5(2),
      I2 => xor_ln377_reg_342(0),
      I3 => ap_CS_fsm_state7,
      I4 => xor_ln367_reg_326(0),
      O => \ram_reg_i_78__0_n_32\
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFC0CACACACAC"
    )
        port map (
      I0 => block_1_address0(0),
      I1 => ram_reg_33(0),
      I2 => ram_reg_29,
      I3 => ram_reg_34,
      I4 => \ram_reg_i_52__0_n_32\,
      I5 => \tmp_1_reg_316_reg[0]_0\(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_81__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_139_n_32,
      I1 => ram_reg_36(7),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(7),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[7]\
    );
\ram_reg_i_84__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_141_n_32,
      I1 => ram_reg_36(6),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(6),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[6]\
    );
\ram_reg_i_87__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_143_n_32,
      I1 => ram_reg_36(5),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(5),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[5]\
    );
\ram_reg_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_145_n_32,
      I1 => ram_reg_36(4),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(4),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[4]\
    );
\ram_reg_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_147_n_32,
      I1 => ram_reg_36(3),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(3),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[3]\
    );
\ram_reg_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_149_n_32,
      I1 => ram_reg_36(2),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(2),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[2]\
    );
\ram_reg_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAFFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_151_n_32,
      I1 => ram_reg_36(1),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(2),
      I4 => ram_reg_37(1),
      I5 => Q(0),
      O => \empty_40_reg_110_reg[1]\
    );
\reg_110[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BAB5858AB5BA8A8"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(0),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I4 => grp_galois_multiplication_fu_565_a(7),
      I5 => grp_galois_multiplication_fu_565_a(5),
      O => \^ap_cs_fsm_reg[3]_2\
    );
\reg_110[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(0),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(0),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(0),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(0)
    );
\reg_110[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54A45757AB5BA8A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_12\(0),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I4 => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(2),
      I5 => \grp_galois_multiplication_fu_565/select_ln319_2_fu_174_p3\(1),
      O => \^ap_cs_fsm_reg[3]_3\
    );
\reg_110[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => grp_galois_multiplication_fu_565_a(6),
      I2 => grp_galois_multiplication_fu_565_a(5),
      O => \grp_galois_multiplication_fu_565/select_ln319_2_fu_174_p3\(1)
    );
\reg_110[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(1),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(1),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(1),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(1)
    );
\reg_110[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A78A578A5785A78"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(2),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => select_ln319_fu_86_p3(0),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => grp_galois_multiplication_fu_565_a(7),
      I5 => grp_galois_multiplication_fu_565_a(6),
      O => \^ap_cs_fsm_reg[3]_4\
    );
\reg_110[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(2),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(2),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(2),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(2)
    );
\reg_110[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A956A956A6A6A"
    )
        port map (
      I0 => \reg_110[3]_i_2_n_32\,
      I1 => grp_galois_multiplication_fu_565_b(0),
      I2 => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(4),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(2),
      I5 => grp_galois_multiplication_fu_565_a(5),
      O => \^ap_cs_fsm_reg[20]_3\
    );
\reg_110[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => \tmp_1_reg_316_reg[0]_0\(2),
      I2 => grp_galois_multiplication_fu_565_a(3),
      O => \reg_110[3]_i_2_n_32\
    );
\reg_110[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(7),
      I1 => grp_galois_multiplication_fu_565_a(0),
      O => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(2)
    );
\reg_110[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54A45757AB5BA8A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_12\(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I4 => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(5),
      I5 => \grp_galois_multiplication_fu_565/select_ln319_2_fu_174_p3\(4),
      O => \^ap_cs_fsm_reg[3]_5\
    );
\reg_110[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => grp_galois_multiplication_fu_565_a(6),
      I2 => \^ap_cs_fsm_reg[20]_12\(0),
      I3 => grp_galois_multiplication_fu_565_a(5),
      O => \grp_galois_multiplication_fu_565/select_ln319_2_fu_174_p3\(4)
    );
\reg_110[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A78A578A5785A78"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(5),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => select_ln319_fu_86_p3(1),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(4),
      I5 => grp_galois_multiplication_fu_565_a(6),
      O => \^ap_cs_fsm_reg[3]_7\
    );
\reg_110[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(7),
      I1 => grp_galois_multiplication_fu_565_a(2),
      O => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(4)
    );
\reg_110[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BAB5858AB5BA8A8"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(6),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I4 => grp_galois_multiplication_fu_565_a(5),
      I5 => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(5),
      O => \^ap_cs_fsm_reg[3]_8\
    );
\reg_110[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(7),
      I1 => grp_galois_multiplication_fu_565_a(3),
      O => \grp_galois_multiplication_fu_565/shl_ln322_1_fu_94_p2\(5)
    );
\reg_110[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(5),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(5),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(5),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(5)
    );
\reg_110[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(3),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(3),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(3),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(3)
    );
\reg_110[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => ap_CS_fsm_state3,
      O => reg_1100
    );
\reg_110[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(4),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(4),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(4),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(4)
    );
\reg_110[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BAB5858AB5BA8A8"
    )
        port map (
      I0 => grp_galois_multiplication_fu_565_a(7),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I4 => grp_galois_multiplication_fu_565_a(6),
      I5 => \^ap_cs_fsm_reg[20]_12\(1),
      O => \^ap_cs_fsm_reg[3]_10\
    );
\reg_110[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(7),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(7),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(7),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(7)
    );
\reg_110[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_3_reg_299(6),
      I1 => ap_CS_fsm_state6,
      I2 => cpy_1_reg_276(6),
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_2_reg_293(6),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(6)
    );
\reg_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[3]_2\,
      Q => reg_110(0),
      R => '0'
    );
\reg_110_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(0),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(0),
      O => grp_galois_multiplication_fu_565_a(0),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\reg_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[3]_3\,
      Q => reg_110(1),
      R => '0'
    );
\reg_110_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(1),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(1),
      O => \^ap_cs_fsm_reg[20]_12\(0),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\reg_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[3]_4\,
      Q => reg_110(2),
      R => '0'
    );
\reg_110_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(2),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(2),
      O => grp_galois_multiplication_fu_565_a(2),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\reg_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[20]_3\,
      Q => reg_110(3),
      R => '0'
    );
\reg_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[3]_5\,
      Q => reg_110(4),
      R => '0'
    );
\reg_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[3]_7\,
      Q => reg_110(5),
      R => '0'
    );
\reg_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[3]_8\,
      Q => reg_110(6),
      R => '0'
    );
\reg_110_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(5),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(5),
      O => grp_galois_multiplication_fu_565_a(5),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\reg_110_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(3),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(3),
      O => grp_galois_multiplication_fu_565_a(3),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\reg_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1100,
      D => \^ap_cs_fsm_reg[3]_10\,
      Q => reg_110(7),
      R => '0'
    );
\reg_110_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(7),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7),
      O => grp_galois_multiplication_fu_565_a(7),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\reg_110_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(6),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(6),
      O => grp_galois_multiplication_fu_565_a(6),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\reg_110_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din1(4),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(4),
      O => \^ap_cs_fsm_reg[20]_12\(1),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\state_addr_2_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_reg_247(0),
      Q => state_addr_2_reg_283_reg(0),
      R => '0'
    );
\state_addr_2_reg_283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_reg_247(1),
      Q => state_addr_2_reg_283_reg(1),
      R => '0'
    );
\state_addr_2_reg_283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_2_reg_247(2),
      Q => state_addr_2_reg_283_reg(2),
      R => '0'
    );
\state_addr_3_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => state_addr_reg_255_reg(0),
      Q => state_addr_3_reg_288(0),
      R => '0'
    );
\state_addr_3_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => state_addr_reg_255_reg(1),
      Q => state_addr_3_reg_288(1),
      R => '0'
    );
\state_addr_3_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => xor_ln343_reg_260(2),
      Q => state_addr_3_reg_288(2),
      R => '0'
    );
\state_addr_reg_255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xor_ln343_reg_2600,
      D => p_0_in(0),
      Q => state_addr_reg_255_reg(0),
      R => '0'
    );
\state_addr_reg_255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xor_ln343_reg_2600,
      D => p_0_in(1),
      Q => state_addr_reg_255_reg(1),
      R => '0'
    );
\state_addr_reg_255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xor_ln343_reg_2600,
      D => p_0_in(2),
      Q => state_addr_reg_255_reg(2),
      R => '0'
    );
\tmp_1_reg_316[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887778887787788"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_b(0),
      I1 => grp_galois_multiplication_fu_560_a(0),
      I2 => grp_galois_multiplication_fu_560_a(6),
      I3 => \grp_galois_multiplication_fu_560/select_ln319_fu_86_p3\(0),
      I4 => \tmp_1_reg_316_reg[0]_0\(2),
      I5 => grp_galois_multiplication_fu_560_a(5),
      O => \^ap_cs_fsm_reg[20]\
    );
\tmp_1_reg_316[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD00FD00000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state6,
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I5 => grp_galois_multiplication_fu_560_a(7),
      O => \grp_galois_multiplication_fu_560/select_ln319_fu_86_p3\(0)
    );
\tmp_1_reg_316[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(0),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(0),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(0),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(0)
    );
\tmp_1_reg_316[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A956A956A6A6A"
    )
        port map (
      I0 => \tmp_1_reg_316[1]_i_2_n_32\,
      I1 => grp_galois_multiplication_fu_560_b(1),
      I2 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(2),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => grp_galois_multiplication_fu_560_a(6),
      I5 => grp_galois_multiplication_fu_560_a(5),
      O => \^ap_cs_fsm_reg[20]_1\
    );
\tmp_1_reg_316[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F606060"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(6),
      I1 => grp_galois_multiplication_fu_560_a(7),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_galois_multiplication_fu_560_a(1),
      I4 => grp_galois_multiplication_fu_560_b(0),
      O => \tmp_1_reg_316[1]_i_2_n_32\
    );
\tmp_1_reg_316[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_b(0),
      I1 => grp_galois_multiplication_fu_560_a(2),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(2),
      I4 => \tmp_1_reg_316[2]_i_3_n_32\,
      O => \^ap_cs_fsm_reg[20]_6\
    );
\tmp_1_reg_316[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F606060"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(6),
      I1 => grp_galois_multiplication_fu_560_a(7),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_galois_multiplication_fu_560_a(1),
      I4 => grp_galois_multiplication_fu_560_b(1),
      O => \tmp_1_reg_316[2]_i_3_n_32\
    );
\tmp_1_reg_316[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(2),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(2),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(2),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(2)
    );
\tmp_1_reg_316[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A956A956A6A6A"
    )
        port map (
      I0 => \tmp_1_reg_316[3]_i_2_n_32\,
      I1 => grp_galois_multiplication_fu_560_b(1),
      I2 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(4),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(2),
      I5 => grp_galois_multiplication_fu_560_a(5),
      O => \^ap_cs_fsm_reg[20]_4\
    );
\tmp_1_reg_316[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F606060"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(6),
      I1 => grp_galois_multiplication_fu_560_a(1),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_galois_multiplication_fu_560_a(3),
      I4 => grp_galois_multiplication_fu_560_b(0),
      O => \tmp_1_reg_316[3]_i_2_n_32\
    );
\tmp_1_reg_316[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(7),
      I1 => grp_galois_multiplication_fu_560_a(0),
      O => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(2)
    );
\tmp_1_reg_316[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_b(0),
      I1 => grp_galois_multiplication_fu_560_a(4),
      I2 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(5),
      I3 => \tmp_1_reg_316[4]_i_4_n_32\,
      O => \^ap_cs_fsm_reg[20]_17\(0)
    );
\tmp_1_reg_316[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(4),
      I2 => grp_galois_multiplication_fu_560_a(6),
      O => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(5)
    );
\tmp_1_reg_316[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF960096009600"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(5),
      I1 => grp_galois_multiplication_fu_560_a(1),
      I2 => grp_galois_multiplication_fu_560_a(6),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(5),
      I5 => grp_galois_multiplication_fu_560_b(1),
      O => \tmp_1_reg_316[4]_i_4_n_32\
    );
\tmp_1_reg_316[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(4),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(4),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(4),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(4)
    );
\tmp_1_reg_316[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(7),
      I1 => grp_galois_multiplication_fu_560_a(3),
      O => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(5)
    );
\tmp_1_reg_316[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(1),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(1),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(1),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(1)
    );
\tmp_1_reg_316[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669969696"
    )
        port map (
      I0 => \tmp_1_reg_316[5]_i_2_n_32\,
      I1 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(6),
      I2 => \grp_galois_multiplication_fu_560/select_ln319_fu_86_p3\(5),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(4),
      I5 => grp_galois_multiplication_fu_560_a(6),
      O => \^ap_cs_fsm_reg[20]_8\
    );
\tmp_1_reg_316[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFE00000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => ap_CS_fsm_state6,
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I5 => grp_galois_multiplication_fu_560_a(5),
      O => \tmp_1_reg_316[5]_i_2_n_32\
    );
\tmp_1_reg_316[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD00FD00000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state6,
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I5 => grp_galois_multiplication_fu_560_a(4),
      O => \grp_galois_multiplication_fu_560/select_ln319_fu_86_p3\(5)
    );
\tmp_1_reg_316[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(7),
      I1 => grp_galois_multiplication_fu_560_a(2),
      O => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(4)
    );
\tmp_1_reg_316[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887878787787878"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_b(0),
      I1 => grp_galois_multiplication_fu_560_a(6),
      I2 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(7),
      I3 => grp_galois_multiplication_fu_560_b(1),
      I4 => grp_galois_multiplication_fu_560_a(5),
      I5 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(6),
      O => \^ap_cs_fsm_reg[20]_10\
    );
\tmp_1_reg_316[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => grp_galois_multiplication_fu_560_a(3),
      I2 => grp_galois_multiplication_fu_560_a(7),
      O => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(6)
    );
\tmp_1_reg_316[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(5),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(5),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(5),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(5)
    );
\tmp_1_reg_316[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(3),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(3),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(3),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(3)
    );
\tmp_1_reg_316[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887878787787878"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_b(0),
      I1 => grp_galois_multiplication_fu_560_a(7),
      I2 => \grp_galois_multiplication_fu_560/select_ln319_1_fu_130_p3\(7),
      I3 => grp_galois_multiplication_fu_560_b(1),
      I4 => grp_galois_multiplication_fu_560_a(6),
      I5 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(7),
      O => \^ap_cs_fsm_reg[20]_11\
    );
\tmp_1_reg_316[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(6),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(6),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(6),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(6)
    );
\tmp_1_reg_316[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777774"
    )
        port map (
      I0 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I1 => \tmp_1_reg_316_reg[0]_0\(2),
      I2 => ap_CS_fsm_state6,
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ap_CS_fsm_state5,
      O => grp_galois_multiplication_fu_560_b(0)
    );
\tmp_1_reg_316[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => grp_galois_multiplication_fu_560_a(5),
      O => \grp_galois_multiplication_fu_560/select_ln319_1_fu_130_p3\(7)
    );
\tmp_1_reg_316[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I1 => \tmp_1_reg_316_reg[0]_0\(2),
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state5,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      O => grp_galois_multiplication_fu_560_b(1)
    );
\tmp_1_reg_316[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => grp_galois_multiplication_fu_560_a(4),
      O => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(7)
    );
\tmp_1_reg_316[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => cpy_1_reg_276(7),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_reg_270(7),
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => cpy_3_reg_299(7),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(7)
    );
\tmp_1_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]\,
      Q => tmp_1_reg_316(0),
      R => '0'
    );
\tmp_1_reg_316_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(0),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(0),
      O => grp_galois_multiplication_fu_560_a(0),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_1_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]_1\,
      Q => tmp_1_reg_316(1),
      R => '0'
    );
\tmp_1_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]_6\,
      Q => tmp_1_reg_316(2),
      R => '0'
    );
\tmp_1_reg_316_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(2),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(2),
      O => grp_galois_multiplication_fu_560_a(2),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_1_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]_4\,
      Q => tmp_1_reg_316(3),
      R => '0'
    );
\tmp_1_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]_17\(0),
      Q => tmp_1_reg_316(4),
      R => '0'
    );
\tmp_1_reg_316_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(4),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(4),
      O => grp_galois_multiplication_fu_560_a(4),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_1_reg_316_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(1),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(1),
      O => grp_galois_multiplication_fu_560_a(1),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_1_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]_8\,
      Q => tmp_1_reg_316(5),
      R => '0'
    );
\tmp_1_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]_10\,
      Q => tmp_1_reg_316(6),
      R => '0'
    );
\tmp_1_reg_316_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(5),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(5),
      O => grp_galois_multiplication_fu_560_a(5),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_1_reg_316_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(3),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(3),
      O => grp_galois_multiplication_fu_560_a(3),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_1_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \^ap_cs_fsm_reg[20]_11\,
      Q => tmp_1_reg_316(7),
      R => '0'
    );
\tmp_1_reg_316_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(7),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7),
      O => grp_galois_multiplication_fu_560_a(7),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_1_reg_316_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_560_p_din1(6),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(6),
      O => grp_galois_multiplication_fu_560_a(6),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D2FF2D0"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => \tmp_5_reg_310_reg[7]_0\(0),
      I2 => grp_galois_multiplication_fu_570_a(0),
      I3 => grp_galois_multiplication_fu_570_a(6),
      I4 => \tmp_5_reg_310[0]_i_3_n_32\,
      O => \^ap_cs_fsm_reg[20]_0\
    );
\tmp_5_reg_310[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6CCA6CCA6CCA600"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_13\,
      I1 => grp_galois_multiplication_fu_570_a(7),
      I2 => \tmp_5_reg_310_reg[7]_0\(0),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => ap_CS_fsm_state6,
      O => \tmp_5_reg_310[0]_i_3_n_32\
    );
\tmp_5_reg_310[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(0),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(0),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(0),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(0)
    );
\tmp_5_reg_310[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A956A956A6A6A"
    )
        port map (
      I0 => \tmp_5_reg_310[1]_i_2_n_32\,
      I1 => grp_galois_multiplication_fu_570_b(1),
      I2 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(2),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => grp_galois_multiplication_fu_570_a(6),
      I5 => \^ap_cs_fsm_reg[20]_13\,
      O => \^ap_cs_fsm_reg[20]_2\
    );
\tmp_5_reg_310[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F066F0F0"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(6),
      I1 => grp_galois_multiplication_fu_570_a(7),
      I2 => grp_galois_multiplication_fu_570_a(1),
      I3 => \tmp_5_reg_310_reg[7]_0\(0),
      I4 => \tmp_1_reg_316_reg[0]_0\(2),
      O => \tmp_5_reg_310[1]_i_2_n_32\
    );
\tmp_5_reg_310[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D2FF2D0"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => \tmp_5_reg_310_reg[7]_0\(0),
      I2 => grp_galois_multiplication_fu_570_a(2),
      I3 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(2),
      I4 => \tmp_5_reg_310[2]_i_3_n_32\,
      O => \^ap_cs_fsm_reg[20]_7\
    );
\tmp_5_reg_310[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669600006696F0F0"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(6),
      I1 => grp_galois_multiplication_fu_570_a(7),
      I2 => grp_galois_multiplication_fu_570_a(1),
      I3 => \tmp_5_reg_310_reg[7]_0\(0),
      I4 => \tmp_1_reg_316_reg[0]_0\(2),
      I5 => \tmp_5_reg_310[4]_i_5_n_32\,
      O => \tmp_5_reg_310[2]_i_3_n_32\
    );
\tmp_5_reg_310[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(2),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(2),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(2),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(2)
    );
\tmp_5_reg_310[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A956A956A6A6A"
    )
        port map (
      I0 => \tmp_5_reg_310[3]_i_2_n_32\,
      I1 => grp_galois_multiplication_fu_570_b(1),
      I2 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(4),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(2),
      I5 => \^ap_cs_fsm_reg[20]_13\,
      O => \^ap_cs_fsm_reg[20]_5\
    );
\tmp_5_reg_310[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F066F0F0"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(6),
      I1 => grp_galois_multiplication_fu_570_a(1),
      I2 => grp_galois_multiplication_fu_570_a(3),
      I3 => \tmp_5_reg_310_reg[7]_0\(0),
      I4 => \tmp_1_reg_316_reg[0]_0\(2),
      O => \tmp_5_reg_310[3]_i_2_n_32\
    );
\tmp_5_reg_310[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7774"
    )
        port map (
      I0 => \tmp_5_reg_310_reg[7]_0\(0),
      I1 => \tmp_1_reg_316_reg[0]_0\(2),
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => ap_CS_fsm_state6,
      O => grp_galois_multiplication_fu_570_b(1)
    );
\tmp_5_reg_310[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(7),
      I1 => grp_galois_multiplication_fu_570_a(0),
      O => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(2)
    );
\tmp_5_reg_310[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(1),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(1),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(1)
    );
\tmp_5_reg_310[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D2FF2D0"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => \tmp_5_reg_310_reg[7]_0\(0),
      I2 => \^ap_cs_fsm_reg[20]_14\,
      I3 => \^ap_cs_fsm_reg[20]_18\(0),
      I4 => \^ap_cs_fsm_reg[3]_6\,
      O => \^ap_cs_fsm_reg[20]_16\(0)
    );
\tmp_5_reg_310[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(6),
      I1 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(4),
      O => \^ap_cs_fsm_reg[20]_18\(0)
    );
\tmp_5_reg_310[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669600006696F0F0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_13\,
      I1 => \grp_galois_multiplication_fu_570/shl_ln322_2_fu_138_p2\(4),
      I2 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(5),
      I3 => \tmp_5_reg_310_reg[7]_0\(0),
      I4 => \tmp_1_reg_316_reg[0]_0\(2),
      I5 => \tmp_5_reg_310[4]_i_5_n_32\,
      O => \^ap_cs_fsm_reg[3]_6\
    );
\tmp_5_reg_310[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(6),
      I1 => grp_galois_multiplication_fu_570_a(1),
      O => \grp_galois_multiplication_fu_570/shl_ln322_2_fu_138_p2\(4)
    );
\tmp_5_reg_310[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      O => \tmp_5_reg_310[4]_i_5_n_32\
    );
\tmp_5_reg_310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669969696"
    )
        port map (
      I0 => \tmp_5_reg_310_reg[5]_0\,
      I1 => \grp_galois_multiplication_fu_570/select_ln319_1_fu_130_p3\(5),
      I2 => \grp_galois_multiplication_fu_570/select_ln319_fu_86_p3\(5),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(4),
      I5 => grp_galois_multiplication_fu_570_a(6),
      O => \^ap_cs_fsm_reg[20]_9\
    );
\tmp_5_reg_310[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \tmp_5_reg_310_reg[7]_0\(0),
      I1 => \tmp_1_reg_316_reg[0]_0\(2),
      I2 => grp_galois_multiplication_fu_570_a(3),
      I3 => grp_galois_multiplication_fu_570_a(7),
      O => \grp_galois_multiplication_fu_570/select_ln319_1_fu_130_p3\(5)
    );
\tmp_5_reg_310[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFE0000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => \tmp_5_reg_310_reg[7]_0\(0),
      I4 => \^ap_cs_fsm_reg[20]_14\,
      O => \grp_galois_multiplication_fu_570/select_ln319_fu_86_p3\(5)
    );
\tmp_5_reg_310[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(7),
      I1 => grp_galois_multiplication_fu_570_a(2),
      O => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(4)
    );
\tmp_5_reg_310[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D82733CC27D833CC"
    )
        port map (
      I0 => \tmp_5_reg_310_reg[7]_0\(0),
      I1 => grp_galois_multiplication_fu_570_a(6),
      I2 => \^ap_cs_fsm_reg[20]_14\,
      I3 => \grp_galois_multiplication_fu_570/select_ln319_fu_86_p3\(6),
      I4 => \tmp_1_reg_316_reg[0]_0\(2),
      I5 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(5),
      O => \^ap_cs_fsm_reg[3]_9\
    );
\tmp_5_reg_310[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(3),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(3),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(3),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(3)
    );
\tmp_5_reg_310[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFE0000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => \tmp_5_reg_310_reg[7]_0\(0),
      I4 => \^ap_cs_fsm_reg[20]_13\,
      O => \grp_galois_multiplication_fu_570/select_ln319_fu_86_p3\(6)
    );
\tmp_5_reg_310[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(7),
      I1 => grp_galois_multiplication_fu_570_a(3),
      O => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(5)
    );
\tmp_5_reg_310[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(6),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(6),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(6),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(6)
    );
\tmp_5_reg_310[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(4),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(4),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(4),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(4)
    );
\tmp_5_reg_310[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D2FF2D0"
    )
        port map (
      I0 => \tmp_1_reg_316_reg[0]_0\(2),
      I1 => \tmp_5_reg_310_reg[7]_0\(0),
      I2 => grp_galois_multiplication_fu_570_a(7),
      I3 => \^ap_cs_fsm_reg[20]_13\,
      I4 => \tmp_5_reg_310[7]_i_4_n_32\,
      O => \^ap_cs_fsm_reg[20]_15\
    );
\tmp_5_reg_310[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6CCA6CCA6CCA600"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_14\,
      I1 => grp_galois_multiplication_fu_570_a(6),
      I2 => \tmp_5_reg_310_reg[7]_0\(0),
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => ap_CS_fsm_state6,
      O => \tmp_5_reg_310[7]_i_4_n_32\
    );
\tmp_5_reg_310[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(7),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(7),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(7),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(7)
    );
\tmp_5_reg_310[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cpy_1_reg_276(5),
      I1 => ap_CS_fsm_state5,
      I2 => cpy_2_reg_293(5),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => cpy_reg_270(5),
      O => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(5)
    );
\tmp_5_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_0\,
      Q => tmp_5_reg_310(0),
      R => '0'
    );
\tmp_5_reg_310_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(0),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(0),
      O => grp_galois_multiplication_fu_570_a(0),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_2\,
      Q => tmp_5_reg_310(1),
      R => '0'
    );
\tmp_5_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_7\,
      Q => tmp_5_reg_310(2),
      R => '0'
    );
\tmp_5_reg_310_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(2),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(2),
      O => grp_galois_multiplication_fu_570_a(2),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_5\,
      Q => tmp_5_reg_310(3),
      R => '0'
    );
\tmp_5_reg_310_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(1),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(1),
      O => grp_galois_multiplication_fu_570_a(1),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_16\(0),
      Q => tmp_5_reg_310(4),
      R => '0'
    );
\tmp_5_reg_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_9\,
      Q => tmp_5_reg_310(5),
      R => '0'
    );
\tmp_5_reg_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[3]_9\,
      Q => tmp_5_reg_310(6),
      R => '0'
    );
\tmp_5_reg_310_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(3),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(3),
      O => grp_galois_multiplication_fu_570_a(3),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(6),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(6),
      O => grp_galois_multiplication_fu_570_a(6),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(4),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(4),
      O => \^ap_cs_fsm_reg[20]_14\,
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_15\,
      Q => tmp_5_reg_310(7),
      R => '0'
    );
\tmp_5_reg_310_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(7),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7),
      O => grp_galois_multiplication_fu_570_a(7),
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_5_reg_310_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_aes_main_fu_358_grp_galois_multiplication_fu_570_p_din1(5),
      I1 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(5),
      O => \^ap_cs_fsm_reg[20]_13\,
      S => \tmp_1_reg_316_reg[0]_0\(2)
    );
\tmp_7_reg_331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_2\,
      Q => tmp_7_reg_331(0),
      R => '0'
    );
\tmp_7_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_3\,
      Q => tmp_7_reg_331(1),
      R => '0'
    );
\tmp_7_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_4\,
      Q => tmp_7_reg_331(2),
      R => '0'
    );
\tmp_7_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_3\,
      Q => tmp_7_reg_331(3),
      R => '0'
    );
\tmp_7_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_5\,
      Q => tmp_7_reg_331(4),
      R => '0'
    );
\tmp_7_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_7\,
      Q => tmp_7_reg_331(5),
      R => '0'
    );
\tmp_7_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_8\,
      Q => tmp_7_reg_331(6),
      R => '0'
    );
\tmp_7_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_10\,
      Q => tmp_7_reg_331(7),
      R => '0'
    );
\tmp_8_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_0\,
      Q => tmp_8_reg_336(0),
      R => '0'
    );
\tmp_8_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_2\,
      Q => tmp_8_reg_336(1),
      R => '0'
    );
\tmp_8_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_7\,
      Q => tmp_8_reg_336(2),
      R => '0'
    );
\tmp_8_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_5\,
      Q => tmp_8_reg_336(3),
      R => '0'
    );
\tmp_8_reg_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_16\(0),
      Q => tmp_8_reg_336(4),
      R => '0'
    );
\tmp_8_reg_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_9\,
      Q => tmp_8_reg_336(5),
      R => '0'
    );
\tmp_8_reg_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[3]_9\,
      Q => tmp_8_reg_336(6),
      R => '0'
    );
\tmp_8_reg_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \^ap_cs_fsm_reg[20]_15\,
      Q => tmp_8_reg_336(7),
      R => '0'
    );
\tmp_reg_305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]\,
      Q => tmp_reg_305(0),
      R => '0'
    );
\tmp_reg_305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_1\,
      Q => tmp_reg_305(1),
      R => '0'
    );
\tmp_reg_305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_6\,
      Q => tmp_reg_305(2),
      R => '0'
    );
\tmp_reg_305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_4\,
      Q => tmp_reg_305(3),
      R => '0'
    );
\tmp_reg_305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_17\(0),
      Q => tmp_reg_305(4),
      R => '0'
    );
\tmp_reg_305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_8\,
      Q => tmp_reg_305(5),
      R => '0'
    );
\tmp_reg_305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_10\,
      Q => tmp_reg_305(6),
      R => '0'
    );
\tmp_reg_305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \^ap_cs_fsm_reg[20]_11\,
      Q => tmp_reg_305(7),
      R => '0'
    );
\xor_ln343_reg_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xor_ln343_reg_2600,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => xor_ln343_reg_260(2),
      R => '0'
    );
\xor_ln367_reg_326[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_316(0),
      I1 => \^ap_cs_fsm_reg[20]\,
      I2 => reg_110(0),
      I3 => tmp_reg_305(0),
      O => xor_ln367_fu_202_p2(0)
    );
\xor_ln367_reg_326[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_316(1),
      I1 => \^ap_cs_fsm_reg[20]_1\,
      I2 => reg_110(1),
      I3 => tmp_reg_305(1),
      O => xor_ln367_fu_202_p2(1)
    );
\xor_ln367_reg_326[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_316(2),
      I1 => \^ap_cs_fsm_reg[20]_6\,
      I2 => reg_110(2),
      I3 => tmp_reg_305(2),
      O => xor_ln367_fu_202_p2(2)
    );
\xor_ln367_reg_326[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_316(3),
      I1 => \^ap_cs_fsm_reg[20]_4\,
      I2 => reg_110(3),
      I3 => tmp_reg_305(3),
      O => xor_ln367_fu_202_p2(3)
    );
\xor_ln367_reg_326[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tmp_1_reg_316(4),
      I1 => \tmp_1_reg_316[4]_i_4_n_32\,
      I2 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(5),
      I3 => \xor_ln377_reg_342[4]_i_2_n_32\,
      I4 => reg_110(4),
      I5 => tmp_reg_305(4),
      O => xor_ln367_fu_202_p2(4)
    );
\xor_ln367_reg_326[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_316(5),
      I1 => \^ap_cs_fsm_reg[20]_8\,
      I2 => reg_110(5),
      I3 => tmp_reg_305(5),
      O => xor_ln367_fu_202_p2(5)
    );
\xor_ln367_reg_326[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_316(6),
      I1 => \^ap_cs_fsm_reg[20]_10\,
      I2 => reg_110(6),
      I3 => tmp_reg_305(6),
      O => xor_ln367_fu_202_p2(6)
    );
\xor_ln367_reg_326[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_1_reg_316(7),
      I1 => \^ap_cs_fsm_reg[20]_11\,
      I2 => reg_110(7),
      I3 => tmp_reg_305(7),
      O => xor_ln367_fu_202_p2(7)
    );
\xor_ln367_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(0),
      Q => xor_ln367_reg_326(0),
      R => '0'
    );
\xor_ln367_reg_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(1),
      Q => xor_ln367_reg_326(1),
      R => '0'
    );
\xor_ln367_reg_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(2),
      Q => xor_ln367_reg_326(2),
      R => '0'
    );
\xor_ln367_reg_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(3),
      Q => xor_ln367_reg_326(3),
      R => '0'
    );
\xor_ln367_reg_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(4),
      Q => xor_ln367_reg_326(4),
      R => '0'
    );
\xor_ln367_reg_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(5),
      Q => xor_ln367_reg_326(5),
      R => '0'
    );
\xor_ln367_reg_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(6),
      Q => xor_ln367_reg_326(6),
      R => '0'
    );
\xor_ln367_reg_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xor_ln367_fu_202_p2(7),
      Q => xor_ln367_reg_326(7),
      R => '0'
    );
\xor_ln372_reg_321[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_0\,
      I1 => tmp_5_reg_310(0),
      I2 => \^ap_cs_fsm_reg[20]\,
      I3 => reg_110(0),
      O => xor_ln372_fu_186_p2(0)
    );
\xor_ln372_reg_321[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_2\,
      I1 => tmp_5_reg_310(1),
      I2 => \^ap_cs_fsm_reg[20]_1\,
      I3 => reg_110(1),
      O => xor_ln372_fu_186_p2(1)
    );
\xor_ln372_reg_321[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_7\,
      I1 => tmp_5_reg_310(2),
      I2 => \^ap_cs_fsm_reg[20]_6\,
      I3 => reg_110(2),
      O => xor_ln372_fu_186_p2(2)
    );
\xor_ln372_reg_321[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_5\,
      I1 => tmp_5_reg_310(3),
      I2 => \^ap_cs_fsm_reg[20]_4\,
      I3 => reg_110(3),
      O => xor_ln372_fu_186_p2(3)
    );
\xor_ln372_reg_321[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_6\,
      I1 => \xor_ln372_reg_321[4]_i_2_n_32\,
      I2 => tmp_5_reg_310(4),
      I3 => \tmp_1_reg_316[4]_i_4_n_32\,
      I4 => \xor_ln372_reg_321[4]_i_3_n_32\,
      I5 => reg_110(4),
      O => xor_ln372_fu_186_p2(4)
    );
\xor_ln372_reg_321[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F066F0F0"
    )
        port map (
      I0 => grp_galois_multiplication_fu_570_a(6),
      I1 => \grp_galois_multiplication_fu_570/shl_ln322_1_fu_94_p2\(4),
      I2 => \^ap_cs_fsm_reg[20]_14\,
      I3 => \tmp_5_reg_310_reg[7]_0\(0),
      I4 => \tmp_1_reg_316_reg[0]_0\(2),
      O => \xor_ln372_reg_321[4]_i_2_n_32\
    );
\xor_ln372_reg_321[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F606060"
    )
        port map (
      I0 => grp_galois_multiplication_fu_560_a(6),
      I1 => \grp_galois_multiplication_fu_560/shl_ln322_1_fu_94_p2\(4),
      I2 => \tmp_1_reg_316_reg[0]_0\(2),
      I3 => grp_galois_multiplication_fu_560_a(4),
      I4 => grp_galois_multiplication_fu_560_b(0),
      O => \xor_ln372_reg_321[4]_i_3_n_32\
    );
\xor_ln372_reg_321[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_9\,
      I1 => tmp_5_reg_310(5),
      I2 => \^ap_cs_fsm_reg[20]_8\,
      I3 => reg_110(5),
      O => xor_ln372_fu_186_p2(5)
    );
\xor_ln372_reg_321[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_9\,
      I1 => tmp_5_reg_310(6),
      I2 => \^ap_cs_fsm_reg[20]_10\,
      I3 => reg_110(6),
      O => xor_ln372_fu_186_p2(6)
    );
\xor_ln372_reg_321[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_15\,
      I1 => tmp_5_reg_310(7),
      I2 => \^ap_cs_fsm_reg[20]_11\,
      I3 => reg_110(7),
      O => xor_ln372_fu_186_p2(7)
    );
\xor_ln372_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(0),
      Q => xor_ln372_reg_321(0),
      R => '0'
    );
\xor_ln372_reg_321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(1),
      Q => xor_ln372_reg_321(1),
      R => '0'
    );
\xor_ln372_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(2),
      Q => xor_ln372_reg_321(2),
      R => '0'
    );
\xor_ln372_reg_321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(3),
      Q => xor_ln372_reg_321(3),
      R => '0'
    );
\xor_ln372_reg_321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(4),
      Q => xor_ln372_reg_321(4),
      R => '0'
    );
\xor_ln372_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(5),
      Q => xor_ln372_reg_321(5),
      R => '0'
    );
\xor_ln372_reg_321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(6),
      Q => xor_ln372_reg_321(6),
      R => '0'
    );
\xor_ln372_reg_321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => xor_ln372_fu_186_p2(7),
      Q => xor_ln372_reg_321(7),
      R => '0'
    );
\xor_ln377_reg_342[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]\,
      I1 => tmp_5_reg_310(0),
      I2 => tmp_8_reg_336(0),
      I3 => tmp_7_reg_331(0),
      O => xor_ln377_fu_217_p2(0)
    );
\xor_ln377_reg_342[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_1\,
      I1 => tmp_5_reg_310(1),
      I2 => tmp_8_reg_336(1),
      I3 => tmp_7_reg_331(1),
      O => xor_ln377_fu_217_p2(1)
    );
\xor_ln377_reg_342[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_6\,
      I1 => tmp_5_reg_310(2),
      I2 => tmp_8_reg_336(2),
      I3 => tmp_7_reg_331(2),
      O => xor_ln377_fu_217_p2(2)
    );
\xor_ln377_reg_342[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_4\,
      I1 => tmp_5_reg_310(3),
      I2 => tmp_8_reg_336(3),
      I3 => tmp_7_reg_331(3),
      O => xor_ln377_fu_217_p2(3)
    );
\xor_ln377_reg_342[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln377_reg_342[4]_i_2_n_32\,
      I1 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(5),
      I2 => \tmp_1_reg_316[4]_i_4_n_32\,
      I3 => tmp_5_reg_310(4),
      I4 => tmp_8_reg_336(4),
      I5 => tmp_7_reg_331(4),
      O => xor_ln377_fu_217_p2(4)
    );
\xor_ln377_reg_342[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFE00000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => ap_CS_fsm_state6,
      I3 => \tmp_1_reg_316_reg[0]_0\(2),
      I4 => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      I5 => grp_galois_multiplication_fu_560_a(4),
      O => \xor_ln377_reg_342[4]_i_2_n_32\
    );
\xor_ln377_reg_342[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_8\,
      I1 => tmp_5_reg_310(5),
      I2 => tmp_8_reg_336(5),
      I3 => tmp_7_reg_331(5),
      O => xor_ln377_fu_217_p2(5)
    );
\xor_ln377_reg_342[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_10\,
      I1 => tmp_5_reg_310(6),
      I2 => tmp_8_reg_336(6),
      I3 => tmp_7_reg_331(6),
      O => xor_ln377_fu_217_p2(6)
    );
\xor_ln377_reg_342[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_11\,
      I1 => tmp_5_reg_310(7),
      I2 => tmp_8_reg_336(7),
      I3 => tmp_7_reg_331(7),
      O => xor_ln377_fu_217_p2(7)
    );
\xor_ln377_reg_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(0),
      Q => xor_ln377_reg_342(0),
      R => '0'
    );
\xor_ln377_reg_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(1),
      Q => xor_ln377_reg_342(1),
      R => '0'
    );
\xor_ln377_reg_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(2),
      Q => xor_ln377_reg_342(2),
      R => '0'
    );
\xor_ln377_reg_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(3),
      Q => xor_ln377_reg_342(3),
      R => '0'
    );
\xor_ln377_reg_342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(4),
      Q => xor_ln377_reg_342(4),
      R => '0'
    );
\xor_ln377_reg_342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(5),
      Q => xor_ln377_reg_342(5),
      R => '0'
    );
\xor_ln377_reg_342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(6),
      Q => xor_ln377_reg_342(6),
      R => '0'
    );
\xor_ln377_reg_342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln377_fu_217_p2(7),
      Q => xor_ln377_reg_342(7),
      R => '0'
    );
\xor_ln382_reg_347[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_2\,
      I1 => reg_110(0),
      I2 => \^ap_cs_fsm_reg[20]_0\,
      I3 => tmp_8_reg_336(0),
      O => xor_ln382_fu_234_p2(0)
    );
\xor_ln382_reg_347[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_3\,
      I1 => reg_110(1),
      I2 => \^ap_cs_fsm_reg[20]_2\,
      I3 => tmp_8_reg_336(1),
      O => xor_ln382_fu_234_p2(1)
    );
\xor_ln382_reg_347[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_4\,
      I1 => reg_110(2),
      I2 => \^ap_cs_fsm_reg[20]_7\,
      I3 => tmp_8_reg_336(2),
      O => xor_ln382_fu_234_p2(2)
    );
\xor_ln382_reg_347[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_3\,
      I1 => reg_110(3),
      I2 => \^ap_cs_fsm_reg[20]_5\,
      I3 => tmp_8_reg_336(3),
      O => xor_ln382_fu_234_p2(3)
    );
\xor_ln382_reg_347[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_5\,
      I1 => reg_110(4),
      I2 => \xor_ln372_reg_321[4]_i_2_n_32\,
      I3 => \^ap_cs_fsm_reg[3]_6\,
      I4 => tmp_8_reg_336(4),
      O => xor_ln382_fu_234_p2(4)
    );
\xor_ln382_reg_347[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_7\,
      I1 => reg_110(5),
      I2 => \^ap_cs_fsm_reg[20]_9\,
      I3 => tmp_8_reg_336(5),
      O => xor_ln382_fu_234_p2(5)
    );
\xor_ln382_reg_347[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_8\,
      I1 => reg_110(6),
      I2 => \^ap_cs_fsm_reg[3]_9\,
      I3 => tmp_8_reg_336(6),
      O => xor_ln382_fu_234_p2(6)
    );
\xor_ln382_reg_347[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_10\,
      I1 => reg_110(7),
      I2 => \^ap_cs_fsm_reg[20]_15\,
      I3 => tmp_8_reg_336(7),
      O => xor_ln382_fu_234_p2(7)
    );
\xor_ln382_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(0),
      Q => xor_ln382_reg_347(0),
      R => '0'
    );
\xor_ln382_reg_347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(1),
      Q => xor_ln382_reg_347(1),
      R => '0'
    );
\xor_ln382_reg_347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(2),
      Q => xor_ln382_reg_347(2),
      R => '0'
    );
\xor_ln382_reg_347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(3),
      Q => xor_ln382_reg_347(3),
      R => '0'
    );
\xor_ln382_reg_347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(4),
      Q => xor_ln382_reg_347(4),
      R => '0'
    );
\xor_ln382_reg_347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(5),
      Q => xor_ln382_reg_347(5),
      R => '0'
    );
\xor_ln382_reg_347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(6),
      Q => xor_ln382_reg_347(6),
      R => '0'
    );
\xor_ln382_reg_347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => xor_ln382_fu_234_p2(7),
      Q => xor_ln382_reg_347(7),
      R => '0'
    );
\xor_ln576_reg_343[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_2\,
      I1 => \^ap_cs_fsm_reg[20]\,
      I2 => \xor_ln576_reg_343_reg[7]\(0),
      I3 => \xor_ln576_reg_343_reg[7]_0\(0),
      O => \tmp_15_reg_333_reg[7]\(0)
    );
\xor_ln576_reg_343[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_3\,
      I1 => \^ap_cs_fsm_reg[20]_1\,
      I2 => \xor_ln576_reg_343_reg[7]\(1),
      I3 => \xor_ln576_reg_343_reg[7]_0\(1),
      O => \tmp_15_reg_333_reg[7]\(1)
    );
\xor_ln576_reg_343[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_4\,
      I1 => \^ap_cs_fsm_reg[20]_6\,
      I2 => \xor_ln576_reg_343_reg[7]\(2),
      I3 => \xor_ln576_reg_343_reg[7]_0\(2),
      O => \tmp_15_reg_333_reg[7]\(2)
    );
\xor_ln576_reg_343[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_3\,
      I1 => \^ap_cs_fsm_reg[20]_4\,
      I2 => \xor_ln576_reg_343_reg[7]\(3),
      I3 => \xor_ln576_reg_343_reg[7]_0\(3),
      O => \tmp_15_reg_333_reg[7]\(3)
    );
\xor_ln576_reg_343[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_5\,
      I1 => \xor_ln377_reg_342[4]_i_2_n_32\,
      I2 => \grp_galois_multiplication_fu_560/select_ln319_2_fu_174_p3\(5),
      I3 => \tmp_1_reg_316[4]_i_4_n_32\,
      I4 => \xor_ln576_reg_343_reg[7]\(4),
      I5 => \xor_ln576_reg_343_reg[7]_0\(4),
      O => \tmp_15_reg_333_reg[7]\(4)
    );
\xor_ln576_reg_343[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_7\,
      I1 => \^ap_cs_fsm_reg[20]_8\,
      I2 => \xor_ln576_reg_343_reg[7]\(5),
      I3 => \xor_ln576_reg_343_reg[7]_0\(5),
      O => \tmp_15_reg_333_reg[7]\(5)
    );
\xor_ln576_reg_343[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_8\,
      I1 => \^ap_cs_fsm_reg[20]_10\,
      I2 => \xor_ln576_reg_343_reg[7]\(6),
      I3 => \xor_ln576_reg_343_reg[7]_0\(6),
      O => \tmp_15_reg_333_reg[7]\(6)
    );
\xor_ln576_reg_343[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_10\,
      I1 => \^ap_cs_fsm_reg[20]_11\,
      I2 => \xor_ln576_reg_343_reg[7]\(7),
      I3 => \xor_ln576_reg_343_reg[7]_0\(7),
      O => \tmp_15_reg_333_reg[7]\(7)
    );
\xor_ln580_reg_348[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_2\,
      I1 => \^ap_cs_fsm_reg[20]\,
      I2 => \xor_ln580_reg_348_reg[0]\,
      I3 => \^ap_cs_fsm_reg[20]_0\,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\xor_ln580_reg_348[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_3\,
      I1 => \^ap_cs_fsm_reg[20]_1\,
      I2 => \xor_ln580_reg_348_reg[6]\(0),
      I3 => \^ap_cs_fsm_reg[20]_2\,
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
\xor_ln580_reg_348[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_4\,
      I1 => \^ap_cs_fsm_reg[20]_6\,
      I2 => \xor_ln580_reg_348_reg[6]\(1),
      I3 => \^ap_cs_fsm_reg[20]_7\,
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
\xor_ln580_reg_348[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[20]_3\,
      I1 => \^ap_cs_fsm_reg[20]_4\,
      I2 => \xor_ln580_reg_348_reg[3]\,
      I3 => \^ap_cs_fsm_reg[20]_5\,
      O => \ap_CS_fsm_reg[3]_1\(3)
    );
\xor_ln580_reg_348[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_5\,
      I1 => \xor_ln372_reg_321[4]_i_3_n_32\,
      I2 => \tmp_1_reg_316[4]_i_4_n_32\,
      I3 => \xor_ln580_reg_348_reg[6]\(2),
      I4 => \xor_ln372_reg_321[4]_i_2_n_32\,
      I5 => \^ap_cs_fsm_reg[3]_6\,
      O => \ap_CS_fsm_reg[3]_1\(4)
    );
\xor_ln580_reg_348[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_7\,
      I1 => \^ap_cs_fsm_reg[20]_8\,
      I2 => \xor_ln580_reg_348_reg[5]\,
      I3 => \^ap_cs_fsm_reg[20]_9\,
      O => \ap_CS_fsm_reg[3]_1\(5)
    );
\xor_ln580_reg_348[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_8\,
      I1 => \^ap_cs_fsm_reg[20]_10\,
      I2 => \xor_ln580_reg_348_reg[6]\(3),
      I3 => \^ap_cs_fsm_reg[3]_9\,
      O => \ap_CS_fsm_reg[3]_1\(6)
    );
\xor_ln580_reg_348[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \xor_ln584_reg_353_reg[7]\,
      I1 => \^ap_cs_fsm_reg[20]_11\,
      I2 => \^ap_cs_fsm_reg[3]_10\,
      I3 => \^ap_cs_fsm_reg[20]_15\,
      O => \ap_CS_fsm_reg[3]_1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_VITIS_LOOP_227_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_expandKey_fu_343_key_array128_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    i_1_reg_132 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    \i_fu_38_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_expandKey_fu_343_ap_start_reg : in STD_LOGIC;
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_VITIS_LOOP_227_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_VITIS_LOOP_227_1 is
  signal add_ln227_fu_95_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal \^grp_expandkey_fu_343_key_array128_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_fu_380 : STD_LOGIC;
  signal \i_fu_38_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_32_[4]\ : STD_LOGIC;
  signal \i_fu_38_reg_n_32_[5]\ : STD_LOGIC;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_expandKey_fu_343_key_array128_address0(5 downto 0) <= \^grp_expandkey_fu_343_key_array128_address0\(5 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_380,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init_16
     port map (
      D(5 downto 3) => add_ln227_fu_95_p2(5 downto 3),
      D(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      D(1 downto 0) => add_ln227_fu_95_p2(1 downto 0),
      E(0) => i_fu_380,
      Q(5) => \i_fu_38_reg_n_32_[5]\,
      Q(4) => \i_fu_38_reg_n_32_[4]\,
      Q(3) => \i_fu_38_reg_n_32_[3]\,
      Q(2) => \i_fu_38_reg_n_32_[2]\,
      Q(1) => \i_fu_38_reg_n_32_[1]\,
      Q(0) => \i_fu_38_reg_n_32_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      \ap_CS_fsm_reg[1]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => ram_reg(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(2 downto 0),
      grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_reg => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_reg,
      grp_expandKey_fu_343_ap_start_reg => grp_expandKey_fu_343_ap_start_reg,
      grp_expandKey_fu_343_key_array128_address0(5 downto 0) => \^grp_expandkey_fu_343_key_array128_address0\(5 downto 0),
      \i_fu_38_reg[0]\ => \i_fu_38_reg[0]_0\
    );
\i_1_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_expandkey_fu_343_key_array128_address0\(0),
      Q => i_1_reg_132(0),
      R => '0'
    );
\i_1_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_expandkey_fu_343_key_array128_address0\(1),
      Q => i_1_reg_132(1),
      R => '0'
    );
\i_1_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_expandkey_fu_343_key_array128_address0\(2),
      Q => i_1_reg_132(2),
      R => '0'
    );
\i_1_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_expandkey_fu_343_key_array128_address0\(3),
      Q => i_1_reg_132(3),
      R => '0'
    );
\i_1_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_expandkey_fu_343_key_array128_address0\(4),
      Q => i_1_reg_132(4),
      R => '0'
    );
\i_1_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_expandkey_fu_343_key_array128_address0\(5),
      Q => i_1_reg_132(5),
      R => '0'
    );
\i_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln227_fu_95_p2(0),
      Q => \i_fu_38_reg_n_32_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln227_fu_95_p2(1),
      Q => \i_fu_38_reg_n_32_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_380,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \i_fu_38_reg_n_32_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_fu_38_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln227_fu_95_p2(3),
      Q => \i_fu_38_reg_n_32_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_fu_38_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln227_fu_95_p2(4),
      Q => \i_fu_38_reg_n_32_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_fu_38_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_380,
      D => add_ln227_fu_95_p2(5),
      Q => \i_fu_38_reg_n_32_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => ram_reg(1),
      I3 => ram_reg(2),
      I4 => ram_reg_0,
      O => WEA(0)
    );
ram_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => ram_reg(1),
      I2 => ram_reg(2),
      I3 => ram_reg_0,
      I4 => Q(1),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1 is
  port (
    p_0_in_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    size_cast_cast_reg_613_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1 is
  signal aes_urem_8ns_6ns_5_12_1_divider_u_n_32 : STD_LOGIC;
  signal aes_urem_8ns_6ns_5_12_1_divider_u_n_33 : STD_LOGIC;
  signal aes_urem_8ns_6ns_5_12_1_divider_u_n_34 : STD_LOGIC;
  signal aes_urem_8ns_6ns_5_12_1_divider_u_n_35 : STD_LOGIC;
  signal aes_urem_8ns_6ns_5_12_1_divider_u_n_36 : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal grp_fu_300_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
aes_urem_8ns_6ns_5_12_1_divider_u: entity work.AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1_divider
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \divisor_tmp_reg[0][5]_0\(2 downto 0) => divisor0(5 downto 3),
      \loop[7].remd_tmp_reg[8][4]_0\(4) => aes_urem_8ns_6ns_5_12_1_divider_u_n_32,
      \loop[7].remd_tmp_reg[8][4]_0\(3) => aes_urem_8ns_6ns_5_12_1_divider_u_n_33,
      \loop[7].remd_tmp_reg[8][4]_0\(2) => aes_urem_8ns_6ns_5_12_1_divider_u_n_34,
      \loop[7].remd_tmp_reg[8][4]_0\(1) => aes_urem_8ns_6ns_5_12_1_divider_u_n_35,
      \loop[7].remd_tmp_reg[8][4]_0\(0) => aes_urem_8ns_6ns_5_12_1_divider_u_n_36
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => size_cast_cast_reg_613_reg(0),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => size_cast_cast_reg_613_reg(1),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => size_cast_cast_reg_613_reg(2),
      Q => divisor0(5),
      R => '0'
    );
\icmp_ln245_reg_703[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => grp_fu_300_p2(1),
      I1 => grp_fu_300_p2(0),
      I2 => grp_fu_300_p2(4),
      I3 => grp_fu_300_p2(3),
      I4 => grp_fu_300_p2(2),
      O => p_0_in_1
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => aes_urem_8ns_6ns_5_12_1_divider_u_n_36,
      Q => grp_fu_300_p2(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => aes_urem_8ns_6ns_5_12_1_divider_u_n_35,
      Q => grp_fu_300_p2(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => aes_urem_8ns_6ns_5_12_1_divider_u_n_34,
      Q => grp_fu_300_p2(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => aes_urem_8ns_6ns_5_12_1_divider_u_n_33,
      Q => grp_fu_300_p2(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => aes_urem_8ns_6ns_5_12_1_divider_u_n_32,
      Q => grp_fu_300_p2(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invRound is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cpy_5_reg_304_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    \shl_ln_reg_280_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC;
    \i_fu_30_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln402_3_reg_265_reg[2]\ : out STD_LOGIC;
    \add_ln402_3_reg_265_reg[1]\ : out STD_LOGIC;
    \add_ln402_3_reg_265_reg[3]\ : out STD_LOGIC;
    \state_addr_reg_111_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \i_22_reg_227_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_6\ : out STD_LOGIC;
    grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg_0 : out STD_LOGIC;
    select_ln319_fu_86_p3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_galois_multiplication_fu_565_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    block_ce0 : out STD_LOGIC;
    block_ce1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_7\ : out STD_LOGIC;
    \tmp_14_reg_328_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_15_reg_333_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_galois_multiplication_fu_570_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_570_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shl_ln322_2_fu_138_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln572_reg_338_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    add_ln402_3_reg_265 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 : in STD_LOGIC;
    ap_NS_fsm18_out : in STD_LOGIC;
    i_22_reg_227 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invRound_fu_256_ap_start_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    \ram_reg_i_48__0\ : in STD_LOGIC;
    \ram_reg_i_43__2\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_1__0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0_i_1__0_0\ : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    grp_aes_invRound_fu_256_ap_start_reg0 : in STD_LOGIC;
    \reg_110_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_26 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_galois_multiplication_fu_565_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg : in STD_LOGIC;
    block_r_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    icmp_ln525_reg_825 : in STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg : in STD_LOGIC;
    \cpy_4_reg_286_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_560_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_565_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln576_reg_343_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln584_reg_353_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invRound;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invRound is
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal \^grp_aes_invround_pipeline_vitis_loop_308_1_fu_127_ap_start_reg\ : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_33 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_38 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_40 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_41 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_42 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_33 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_34 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_35 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_41 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_42 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_42 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_43 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_49 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_52 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_77 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_93 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_94 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_36 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_37 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_38 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_39 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_40 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_41 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_42 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_43 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_44 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_45 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_46 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_47 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_48 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_49 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_50 : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_51 : STD_LOGIC;
  signal i_17_fu_159_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_17_reg_275 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^i_fu_30_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_fu_44[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_fu_44[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_fu_44[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_fu_44_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_fu_44_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_fu_44_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln525_reg_295 : STD_LOGIC;
  signal \icmp_ln525_reg_295[0]_i_1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_100__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_105__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_110__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_119__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_152__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_158__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_162__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_167__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_168_n_32 : STD_LOGIC;
  signal ram_reg_i_183_n_32 : STD_LOGIC;
  signal \ram_reg_i_91__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_95__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_98__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_99_n_32 : STD_LOGIC;
  signal \shl_ln_reg_280[2]_i_1_n_32\ : STD_LOGIC;
  signal \shl_ln_reg_280[3]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_13_reg_299[2]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_13_reg_299[3]_i_1_n_32\ : STD_LOGIC;
  signal state_addr_13_reg_299_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_addr_14_reg_304_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_addr_reg_111_pp0_iter1_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal state_addr_reg_112 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_addr_reg_290_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_load_11_reg_314 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_12_reg_319 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_13_reg_324 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_reg_309 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_fu_48 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trunc_ln515_reg_267 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2__0\ : label is "soft_lutpair210";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_17_reg_275[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i_17_reg_275[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ram_reg_i_100__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram_reg_i_110__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram_reg_i_119__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram_reg_i_158__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram_reg_i_167__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of ram_reg_i_183 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ram_reg_i_95__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ram_reg_i_98__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \state_addr_13_reg_299[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \state_addr_13_reg_299[3]_i_1\ : label is "soft_lutpair211";
begin
  grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg <= \^grp_aes_invround_pipeline_vitis_loop_308_1_fu_127_ap_start_reg\;
  \i_fu_30_reg[0]\(0) <= \^i_fu_30_reg[0]\(0);
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => grp_aes_invRound_fu_256_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_32_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_fu_44_reg_n_32_[0]\,
      I2 => \i_fu_44_reg_n_32_[1]\,
      O => ap_NS_fsm15_out
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state2,
      I2 => \i_fu_44_reg_n_32_[1]\,
      I3 => \i_fu_44_reg_n_32_[0]\,
      I4 => \i_fu_44_reg_n_32_[2]\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_fu_44_reg_n_32_[1]\,
      I2 => \i_fu_44_reg_n_32_[0]\,
      I3 => \i_fu_44_reg_n_32_[2]\,
      O => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_33,
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm15_out,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_308_1
     port map (
      D(1) => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_33,
      D(0) => ap_NS_fsm(9),
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      add_ln402_3_reg_265(2 downto 0) => add_ln402_3_reg_265(2 downto 0),
      \add_ln402_3_reg_265_reg[1]\ => \add_ln402_3_reg_265_reg[1]\,
      \add_ln402_3_reg_265_reg[2]\ => \add_ln402_3_reg_265_reg[2]\,
      \add_ln402_3_reg_265_reg[3]\ => \add_ln402_3_reg_265_reg[3]\,
      \ap_CS_fsm_reg[8]\ => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_41,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^grp_aes_invround_pipeline_vitis_loop_308_1_fu_127_ap_start_reg\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_loop_init_int_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_38,
      ap_loop_init_int_reg_0 => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_40,
      ap_loop_init_int_reg_1 => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_42,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \i_fu_30_reg[0]_0\(0) => \^i_fu_30_reg[0]\(0),
      \ram_reg_0_15_0_0_i_5__0\(1) => Q(7),
      \ram_reg_0_15_0_0_i_5__0\(0) => Q(3),
      \state_addr_reg_112_reg[3]_0\(3 downto 0) => state_addr_reg_112(3 downto 0)
    );
grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_41,
      Q => \^grp_aes_invround_pipeline_vitis_loop_308_1_fu_127_ap_start_reg\,
      R => ap_rst_n_inv
    );
grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1
     port map (
      ADDRBWRADDR(1) => ADDRBWRADDR(2),
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      Q(4) => ap_CS_fsm_state12,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg[18]_0\,
      \ap_CS_fsm_reg[7]\ => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_41,
      \ap_CS_fsm_reg[9]\ => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_34,
      \ap_CS_fsm_reg[9]_0\ => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_35,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_1,
      ap_loop_init_int_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_33,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_r_address0(1) => block_r_address0(2),
      block_r_address0(0) => block_r_address0(0),
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(1) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(2),
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0),
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg0,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_42,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_0 => \i_fu_44_reg_n_32_[2]\,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_1 => \i_fu_44_reg_n_32_[0]\,
      grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg_2 => \i_fu_44_reg_n_32_[1]\,
      ram_reg => \ram_reg_i_91__0_n_32\,
      ram_reg_0 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_43,
      ram_reg_1(2 downto 1) => Q(7 downto 6),
      ram_reg_1(0) => Q(3),
      ram_reg_10 => ram_reg_7,
      ram_reg_11 => ram_reg_27,
      ram_reg_12 => ram_reg_28,
      ram_reg_13(1 downto 0) => ram_reg_26(1 downto 0),
      ram_reg_14 => ram_reg_30,
      ram_reg_15 => ram_reg_31,
      ram_reg_16 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_52,
      ram_reg_2(0) => ram_reg(0),
      ram_reg_3 => ram_reg_1,
      ram_reg_4 => ram_reg_i_99_n_32,
      ram_reg_5 => ram_reg_2,
      ram_reg_6 => ram_reg_3,
      ram_reg_7(0) => ram_reg_5(1),
      ram_reg_8 => ram_reg_4,
      ram_reg_9 => \ram_reg_i_105__0_n_32\,
      \ram_reg_i_101__0\ => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_38,
      \ram_reg_i_106__0_0\(2) => state_addr_reg_112(3),
      \ram_reg_i_106__0_0\(1 downto 0) => state_addr_reg_112(1 downto 0),
      \ram_reg_i_42__0\(0) => \^i_fu_30_reg[0]\(0),
      \ram_reg_i_43__2_0\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_77,
      \ram_reg_i_43__2_1\ => \ram_reg_i_43__2\,
      \ram_reg_i_50__1_0\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_49,
      \ram_reg_i_54__1\ => \ram_reg_i_167__0_n_32\,
      \ram_reg_i_54__1_0\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_42,
      ram_reg_i_96 => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_40,
      \ram_reg_i_97__0\ => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_n_42,
      \state_addr_reg_111_pp0_iter1_reg_reg[0]_0\ => \state_addr_reg_111_pp0_iter1_reg_reg[0]\,
      \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\(0) => state_addr_reg_111_pp0_iter1_reg(2)
    );
grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_42,
      Q => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invMixColumnsLoop
     port map (
      ADDRBWRADDR(0) => ADDRBWRADDR(1),
      D(3 downto 0) => D(3 downto 0),
      DIADI(6 downto 0) => DIADI(7 downto 1),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7) => ap_CS_fsm_state12,
      Q(6) => ap_CS_fsm_state11,
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_32_[0]\,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[10]\(1) => ap_NS_fsm(11),
      \ap_CS_fsm_reg[10]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[10]_0\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_94,
      \ap_CS_fsm_reg[11]\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_43,
      \ap_CS_fsm_reg[11]_0\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_49,
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg[18]\,
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\,
      \ap_CS_fsm_reg[20]_0\ => \ap_CS_fsm_reg[20]_0\,
      \ap_CS_fsm_reg[20]_1\ => \ap_CS_fsm_reg[20]_1\,
      \ap_CS_fsm_reg[20]_2\ => \ap_CS_fsm_reg[20]_2\,
      \ap_CS_fsm_reg[20]_3\ => \ap_CS_fsm_reg[20]_3\,
      \ap_CS_fsm_reg[20]_4\ => \ap_CS_fsm_reg[20]_4\,
      \ap_CS_fsm_reg[20]_5\ => \ap_CS_fsm_reg[20]_5\,
      \ap_CS_fsm_reg[20]_6\ => \ap_CS_fsm_reg[20]_6\,
      \ap_CS_fsm_reg[20]_7\ => \ap_CS_fsm_reg[20]_7\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_1\(0) => \ap_CS_fsm_reg[3]_1\(0),
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[4]_1\ => \ap_CS_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[4]_2\ => \ap_CS_fsm_reg[4]_2\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[6]_1\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_52,
      ap_NS_fsm15_out => ap_NS_fsm15_out,
      ap_NS_fsm18_out => ap_NS_fsm18_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_ce0 => block_ce0,
      block_ce1 => block_ce1,
      block_r_address0(0) => block_r_address0(1),
      \cpy_4_reg_286_reg[7]_0\(7 downto 0) => \cpy_4_reg_286_reg[7]\(7 downto 0),
      \cpy_5_reg_304_reg[5]_0\ => \cpy_5_reg_304_reg[5]\,
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(1),
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0),
      grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg_0,
      grp_aes_invRound_fu_256_ap_start_reg => grp_aes_invRound_fu_256_ap_start_reg,
      grp_aes_invRound_fu_256_ap_start_reg0 => grp_aes_invRound_fu_256_ap_start_reg0,
      grp_galois_multiplication_fu_560_ap_return(7 downto 0) => grp_galois_multiplication_fu_560_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_a(1 downto 0) => grp_galois_multiplication_fu_565_a(1 downto 0),
      grp_galois_multiplication_fu_565_ap_return(7 downto 0) => grp_galois_multiplication_fu_565_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_b(0) => grp_galois_multiplication_fu_565_b(0),
      grp_galois_multiplication_fu_570_a(1 downto 0) => grp_galois_multiplication_fu_570_a(1 downto 0),
      grp_galois_multiplication_fu_570_ap_return(7 downto 0) => grp_galois_multiplication_fu_570_ap_return(7 downto 0),
      i_22_reg_227(2 downto 0) => i_22_reg_227(2 downto 0),
      \i_22_reg_227_reg[2]\(1 downto 0) => \i_22_reg_227_reg[2]\(1 downto 0),
      icmp_ln525_reg_295 => icmp_ln525_reg_295,
      icmp_ln525_reg_825 => icmp_ln525_reg_825,
      q0(7 downto 0) => q0(7 downto 0),
      ram_reg => \ram_reg_i_98__0_n_32\,
      ram_reg_0(1 downto 0) => state_addr_14_reg_304_reg(1 downto 0),
      ram_reg_1(7 downto 0) => Q(7 downto 0),
      ram_reg_10 => \ram_reg_i_110__0_n_32\,
      ram_reg_11 => ram_reg_6,
      ram_reg_12 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_37,
      ram_reg_13(6 downto 0) => ram_reg_8(7 downto 1),
      ram_reg_14(6 downto 0) => ram_reg_9(7 downto 1),
      ram_reg_15 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_38,
      ram_reg_16 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_39,
      ram_reg_17 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_40,
      ram_reg_18 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_41,
      ram_reg_19 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_42,
      ram_reg_2 => ram_reg_i_99_n_32,
      ram_reg_20 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_43,
      ram_reg_21 => ram_reg_10,
      ram_reg_22 => \ram_reg_i_119__0_n_32\,
      ram_reg_23 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_36,
      ram_reg_24 => ram_reg_11,
      ram_reg_25 => ram_reg_12,
      ram_reg_26 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_50,
      ram_reg_27 => ram_reg_13,
      ram_reg_28 => ram_reg_14,
      ram_reg_29 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_49,
      ram_reg_3 => \ram_reg_i_100__0_n_32\,
      ram_reg_30 => ram_reg_15,
      ram_reg_31 => ram_reg_16,
      ram_reg_32 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_48,
      ram_reg_33 => ram_reg_17,
      ram_reg_34 => ram_reg_18,
      ram_reg_35 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_47,
      ram_reg_36 => ram_reg_19,
      ram_reg_37 => ram_reg_20,
      ram_reg_38 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_46,
      ram_reg_39 => ram_reg_21,
      ram_reg_4(0) => ram_reg(1),
      ram_reg_40 => ram_reg_22,
      ram_reg_41 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_45,
      ram_reg_42 => ram_reg_23,
      ram_reg_43 => ram_reg_24,
      ram_reg_44 => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_44,
      ram_reg_45 => ram_reg_25,
      ram_reg_46(0) => tmp_fu_48(0),
      ram_reg_47(1 downto 0) => ram_reg_26(1 downto 0),
      ram_reg_48 => ram_reg_27,
      ram_reg_49 => ram_reg_29,
      ram_reg_5 => \ram_reg_i_91__0_n_32\,
      ram_reg_6 => \ram_reg_i_95__0_n_32\,
      ram_reg_7 => ram_reg_0,
      ram_reg_8 => ram_reg_4,
      ram_reg_9(0) => ram_reg_5(0),
      \ram_reg_i_30__2\ => \ram_reg_i_152__0_n_32\,
      \ram_reg_i_31__0\ => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_41,
      \ram_reg_i_35__0_0\ => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_35,
      \ram_reg_i_35__0_1\ => \i_fu_44_reg_n_32_[1]\,
      \ram_reg_i_37__1\ => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_33,
      \ram_reg_i_37__1_0\ => \ram_reg_i_158__0_n_32\,
      \ram_reg_i_40__1\ => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_n_34,
      \ram_reg_i_48__0\(0) => state_addr_reg_111_pp0_iter1_reg(2),
      \ram_reg_i_48__0_0\(0) => state_addr_reg_112(2),
      \ram_reg_i_48__0_1\ => \ram_reg_i_167__0_n_32\,
      \reg_110_reg[2]\(0) => \reg_110_reg[2]\(0),
      select_ln319_fu_86_p3(1 downto 0) => select_ln319_fu_86_p3(1 downto 0),
      shl_ln322_2_fu_138_p2(0) => shl_ln322_2_fu_138_p2(0),
      \shl_ln_reg_280_reg[3]\ => \shl_ln_reg_280_reg[3]_0\,
      \state_addr_reg_264_reg[0]_0\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_42,
      state_addr_reg_290_reg(0) => state_addr_reg_290_reg(1),
      \tmp_14_reg_328_reg[7]_0\(7 downto 0) => \tmp_14_reg_328_reg[7]\(7 downto 0),
      \tmp_15_reg_333_reg[7]_0\(7 downto 0) => \tmp_15_reg_333_reg[7]\(7 downto 0),
      \tmp_fu_48_reg[0]\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_93,
      \xor_ln548_reg_269_reg[2]_0\ => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_77,
      \xor_ln572_reg_338_reg[4]_0\ => \xor_ln572_reg_338_reg[4]\,
      \xor_ln576_reg_343_reg[7]_0\(7 downto 0) => \xor_ln576_reg_343_reg[7]\(7 downto 0),
      \xor_ln584_reg_353_reg[7]_0\(7 downto 0) => \xor_ln584_reg_353_reg[7]\(7 downto 0)
    );
grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_94,
      Q => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_invShiftRowLoop
     port map (
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      DIADI(0) => DIADI(0),
      Q(1 downto 0) => trunc_ln515_reg_267(1 downto 0),
      \ap_CS_fsm_reg[3]\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_51,
      \ap_CS_fsm_reg[5]\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_36,
      \ap_CS_fsm_reg[5]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_44,
      \ap_CS_fsm_reg[5]_1\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_45,
      \ap_CS_fsm_reg[5]_2\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_46,
      \ap_CS_fsm_reg[5]_3\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_47,
      \ap_CS_fsm_reg[5]_4\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_48,
      \ap_CS_fsm_reg[5]_5\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_49,
      \ap_CS_fsm_reg[5]_6\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_50,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_52_fu_60_reg[7]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_43,
      \empty_52_fu_60_reg[7]_1\(7 downto 0) => state_load_12_reg_319(7 downto 0),
      \empty_fu_56_reg[7]_0\(7 downto 0) => state_load_11_reg_314(7 downto 0),
      grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      ram_reg(3) => ap_CS_fsm_state7,
      ram_reg(2) => ap_CS_fsm_state6,
      ram_reg(1) => ap_CS_fsm_state5,
      ram_reg(0) => ap_CS_fsm_state4,
      ram_reg_0 => grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_n_93,
      ram_reg_1(0) => ram_reg_8(0),
      ram_reg_2(0) => ram_reg_9(0),
      \ram_reg_i_73__1\(2 downto 0) => Q(6 downto 4),
      \tmp_6_fu_64_reg[7]_0\(7 downto 0) => state_load_13_reg_324(7 downto 0),
      \tmp_fu_48_reg[0]_0\(0) => tmp_fu_48(0),
      \tmp_fu_48_reg[1]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_37,
      \tmp_fu_48_reg[2]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_38,
      \tmp_fu_48_reg[3]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_39,
      \tmp_fu_48_reg[4]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_40,
      \tmp_fu_48_reg[5]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_41,
      \tmp_fu_48_reg[6]_0\ => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_42,
      \tmp_fu_48_reg[7]_0\(7 downto 0) => state_load_reg_309(7 downto 0)
    );
grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_n_51,
      Q => grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_17_reg_275[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_44_reg_n_32_[0]\,
      O => i_17_fu_159_p2(0)
    );
\i_17_reg_275[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_fu_44_reg_n_32_[1]\,
      I1 => \i_fu_44_reg_n_32_[0]\,
      O => i_17_fu_159_p2(1)
    );
\i_17_reg_275[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_fu_44_reg_n_32_[2]\,
      I1 => \i_fu_44_reg_n_32_[0]\,
      I2 => \i_fu_44_reg_n_32_[1]\,
      O => i_17_fu_159_p2(2)
    );
\i_17_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_17_fu_159_p2(0),
      Q => i_17_reg_275(0),
      R => '0'
    );
\i_17_reg_275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_17_fu_159_p2(1),
      Q => i_17_reg_275(1),
      R => '0'
    );
\i_17_reg_275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_17_fu_159_p2(2),
      Q => i_17_reg_275(2),
      R => '0'
    );
\i_fu_44[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_44_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => i_17_reg_275(0),
      I3 => grp_aes_invRound_fu_256_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_32_[0]\,
      O => \i_fu_44[0]_i_1_n_32\
    );
\i_fu_44[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_44_reg_n_32_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => i_17_reg_275(1),
      I3 => grp_aes_invRound_fu_256_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_32_[0]\,
      O => \i_fu_44[1]_i_1_n_32\
    );
\i_fu_44[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_fu_44_reg_n_32_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => i_17_reg_275(2),
      I3 => grp_aes_invRound_fu_256_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_32_[0]\,
      O => \i_fu_44[2]_i_1_n_32\
    );
\i_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_44[0]_i_1_n_32\,
      Q => \i_fu_44_reg_n_32_[0]\,
      R => '0'
    );
\i_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_44[1]_i_1_n_32\,
      Q => \i_fu_44_reg_n_32_[1]\,
      R => '0'
    );
\i_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_44[2]_i_1_n_32\,
      Q => \i_fu_44_reg_n_32_[2]\,
      R => '0'
    );
\icmp_ln525_reg_295[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57570002"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_fu_44_reg_n_32_[1]\,
      I2 => \i_fu_44_reg_n_32_[0]\,
      I3 => \i_fu_44_reg_n_32_[2]\,
      I4 => icmp_ln525_reg_295,
      O => \icmp_ln525_reg_295[0]_i_1_n_32\
    );
\icmp_ln525_reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln525_reg_295[0]_i_1_n_32\,
      Q => icmp_ln525_reg_295,
      R => '0'
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0047004700"
    )
        port map (
      I0 => \^grp_aes_invround_pipeline_vitis_loop_308_1_fu_127_ap_start_reg\,
      I1 => Q(3),
      I2 => \ram_reg_0_15_0_0_i_1__0\,
      I3 => \ram_reg_0_15_0_0_i_1__0_0\,
      I4 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      I5 => Q(7),
      O => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg_reg_0
    );
\ram_reg_i_100__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state7,
      O => \ram_reg_i_100__0_n_32\
    );
\ram_reg_i_105__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state3,
      I3 => ap_NS_fsm15_out,
      I4 => \i_fu_44_reg_n_32_[1]\,
      I5 => \ram_reg_i_162__0_n_32\,
      O => \ram_reg_i_105__0_n_32\
    );
\ram_reg_i_110__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01F1"
    )
        port map (
      I0 => ram_reg_i_168_n_32,
      I1 => \ram_reg_i_91__0_n_32\,
      I2 => Q(6),
      I3 => \ram_reg_i_48__0\,
      I4 => Q(7),
      O => \ram_reg_i_110__0_n_32\
    );
\ram_reg_i_119__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      O => \ram_reg_i_119__0_n_32\
    );
\ram_reg_i_152__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F77"
    )
        port map (
      I0 => grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg,
      I1 => ap_CS_fsm_state8,
      I2 => \^grp_aes_invround_pipeline_vitis_loop_308_1_fu_127_ap_start_reg\,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      O => \ram_reg_i_152__0_n_32\
    );
\ram_reg_i_158__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \i_fu_44_reg_n_32_[1]\,
      I1 => \i_fu_44_reg_n_32_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state6,
      O => \ram_reg_i_158__0_n_32\
    );
\ram_reg_i_162__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => ram_reg_i_183_n_32,
      I1 => state_addr_reg_290_reg(1),
      I2 => ap_CS_fsm_state6,
      I3 => state_addr_13_reg_299_reg(1),
      I4 => \ram_reg_i_91__0_n_32\,
      I5 => Q(6),
      O => \ram_reg_i_162__0_n_32\
    );
\ram_reg_i_167__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ram_reg_i_91__0_n_32\,
      I1 => Q(6),
      O => \ram_reg_i_167__0_n_32\
    );
ram_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F8000008F80"
    )
        port map (
      I0 => ap_NS_fsm15_out,
      I1 => \i_fu_44_reg_n_32_[0]\,
      I2 => ram_reg_i_183_n_32,
      I3 => state_addr_reg_290_reg(0),
      I4 => ap_CS_fsm_state6,
      I5 => state_addr_13_reg_299_reg(0),
      O => ram_reg_i_168_n_32
    );
ram_reg_i_183: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state3,
      O => ram_reg_i_183_n_32
    );
\ram_reg_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010101"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state2,
      I4 => \i_fu_44_reg_n_32_[0]\,
      I5 => \i_fu_44_reg_n_32_[1]\,
      O => \ram_reg_i_91__0_n_32\
    );
\ram_reg_i_95__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state3,
      O => \ram_reg_i_95__0_n_32\
    );
\ram_reg_i_98__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8A8"
    )
        port map (
      I0 => state_addr_reg_290_reg(0),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state3,
      I3 => \i_fu_44_reg_n_32_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ram_reg_i_98__0_n_32\
    );
ram_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAABAAAAAA"
    )
        port map (
      I0 => Q(6),
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state2,
      I4 => \i_fu_44_reg_n_32_[0]\,
      I5 => \i_fu_44_reg_n_32_[1]\,
      O => ram_reg_i_99_n_32
    );
\shl_ln_reg_280[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_fu_44_reg_n_32_[1]\,
      I2 => \i_fu_44_reg_n_32_[0]\,
      I3 => \i_fu_44_reg_n_32_[2]\,
      I4 => state_addr_reg_290_reg(0),
      O => \shl_ln_reg_280[2]_i_1_n_32\
    );
\shl_ln_reg_280[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD8888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_fu_44_reg_n_32_[1]\,
      I2 => \i_fu_44_reg_n_32_[0]\,
      I3 => \i_fu_44_reg_n_32_[2]\,
      I4 => state_addr_reg_290_reg(1),
      O => \shl_ln_reg_280[3]_i_1_n_32\
    );
\shl_ln_reg_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_280[2]_i_1_n_32\,
      Q => state_addr_reg_290_reg(0),
      R => '0'
    );
\shl_ln_reg_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_280[3]_i_1_n_32\,
      Q => state_addr_reg_290_reg(1),
      R => '0'
    );
\state_addr_13_reg_299[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_fu_44_reg_n_32_[0]\,
      I2 => \i_fu_44_reg_n_32_[1]\,
      I3 => state_addr_13_reg_299_reg(0),
      O => \state_addr_13_reg_299[2]_i_1_n_32\
    );
\state_addr_13_reg_299[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7A0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_fu_44_reg_n_32_[0]\,
      I2 => \i_fu_44_reg_n_32_[1]\,
      I3 => state_addr_13_reg_299_reg(1),
      O => \state_addr_13_reg_299[3]_i_1_n_32\
    );
\state_addr_13_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_13_reg_299[2]_i_1_n_32\,
      Q => state_addr_13_reg_299_reg(0),
      R => '0'
    );
\state_addr_13_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_13_reg_299[3]_i_1_n_32\,
      Q => state_addr_13_reg_299_reg(1),
      R => '0'
    );
\state_addr_14_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => state_addr_reg_290_reg(0),
      Q => state_addr_14_reg_304_reg(0),
      R => '0'
    );
\state_addr_14_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => state_addr_reg_290_reg(1),
      Q => state_addr_14_reg_304_reg(1),
      R => '0'
    );
\state_load_11_reg_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(0),
      Q => state_load_11_reg_314(0),
      R => '0'
    );
\state_load_11_reg_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(1),
      Q => state_load_11_reg_314(1),
      R => '0'
    );
\state_load_11_reg_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(2),
      Q => state_load_11_reg_314(2),
      R => '0'
    );
\state_load_11_reg_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(3),
      Q => state_load_11_reg_314(3),
      R => '0'
    );
\state_load_11_reg_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(4),
      Q => state_load_11_reg_314(4),
      R => '0'
    );
\state_load_11_reg_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(5),
      Q => state_load_11_reg_314(5),
      R => '0'
    );
\state_load_11_reg_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(6),
      Q => state_load_11_reg_314(6),
      R => '0'
    );
\state_load_11_reg_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \cpy_4_reg_286_reg[7]\(7),
      Q => state_load_11_reg_314(7),
      R => '0'
    );
\state_load_12_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(0),
      Q => state_load_12_reg_319(0),
      R => '0'
    );
\state_load_12_reg_319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(1),
      Q => state_load_12_reg_319(1),
      R => '0'
    );
\state_load_12_reg_319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(2),
      Q => state_load_12_reg_319(2),
      R => '0'
    );
\state_load_12_reg_319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(3),
      Q => state_load_12_reg_319(3),
      R => '0'
    );
\state_load_12_reg_319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(4),
      Q => state_load_12_reg_319(4),
      R => '0'
    );
\state_load_12_reg_319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(5),
      Q => state_load_12_reg_319(5),
      R => '0'
    );
\state_load_12_reg_319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(6),
      Q => state_load_12_reg_319(6),
      R => '0'
    );
\state_load_12_reg_319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(7),
      Q => state_load_12_reg_319(7),
      R => '0'
    );
\state_load_13_reg_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(0),
      Q => state_load_13_reg_324(0),
      R => '0'
    );
\state_load_13_reg_324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(1),
      Q => state_load_13_reg_324(1),
      R => '0'
    );
\state_load_13_reg_324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(2),
      Q => state_load_13_reg_324(2),
      R => '0'
    );
\state_load_13_reg_324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(3),
      Q => state_load_13_reg_324(3),
      R => '0'
    );
\state_load_13_reg_324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(4),
      Q => state_load_13_reg_324(4),
      R => '0'
    );
\state_load_13_reg_324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(5),
      Q => state_load_13_reg_324(5),
      R => '0'
    );
\state_load_13_reg_324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(6),
      Q => state_load_13_reg_324(6),
      R => '0'
    );
\state_load_13_reg_324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \cpy_4_reg_286_reg[7]\(7),
      Q => state_load_13_reg_324(7),
      R => '0'
    );
\state_load_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(0),
      Q => state_load_reg_309(0),
      R => '0'
    );
\state_load_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(1),
      Q => state_load_reg_309(1),
      R => '0'
    );
\state_load_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(2),
      Q => state_load_reg_309(2),
      R => '0'
    );
\state_load_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(3),
      Q => state_load_reg_309(3),
      R => '0'
    );
\state_load_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(4),
      Q => state_load_reg_309(4),
      R => '0'
    );
\state_load_reg_309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(5),
      Q => state_load_reg_309(5),
      R => '0'
    );
\state_load_reg_309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(6),
      Q => state_load_reg_309(6),
      R => '0'
    );
\state_load_reg_309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => DOADO(7),
      Q => state_load_reg_309(7),
      R => '0'
    );
\trunc_ln515_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_fu_44_reg_n_32_[0]\,
      Q => trunc_ln515_reg_267(0),
      R => '0'
    );
\trunc_ln515_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_fu_44_reg_n_32_[1]\,
      Q => trunc_ln515_reg_267(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_round is
  port (
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \i_fu_30_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_main_fu_358_state_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_addr_reg_111_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_8_reg_165_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_15_reg_333_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    block_1_ce1 : out STD_LOGIC;
    block_1_ce0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_3\ : out STD_LOGIC;
    \empty_40_reg_110_reg[7]_0\ : out STD_LOGIC;
    \empty_40_reg_110_reg[0]_0\ : out STD_LOGIC;
    \empty_40_reg_110_reg[1]_0\ : out STD_LOGIC;
    \empty_40_reg_110_reg[2]_0\ : out STD_LOGIC;
    \empty_40_reg_110_reg[3]_0\ : out STD_LOGIC;
    \empty_40_reg_110_reg[4]_0\ : out STD_LOGIC;
    \empty_40_reg_110_reg[5]_0\ : out STD_LOGIC;
    \empty_40_reg_110_reg[6]_0\ : out STD_LOGIC;
    grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_0_15_0_0_i_4 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    i_8_reg_165 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_round_fu_277_ap_start_reg : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ciphertext_array_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln580_reg_348_reg[0]\ : in STD_LOGIC;
    \xor_ln576_reg_343_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln576_reg_343_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln580_reg_348_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln580_reg_348_reg[3]\ : in STD_LOGIC;
    \xor_ln580_reg_348_reg[5]\ : in STD_LOGIC;
    \tmp_1_reg_316_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln319_fu_86_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_galois_multiplication_fu_565_b : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_310_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    block_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_28 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 : in STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln584_reg_353_reg[7]\ : in STD_LOGIC;
    grp_aes_round_fu_277_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_310_reg[5]\ : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_round;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_round is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[6]_i_2_n_32\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal empty_40_reg_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_40_reg_110[0]_i_1_n_32\ : STD_LOGIC;
  signal \empty_40_reg_110[1]_i_1_n_32\ : STD_LOGIC;
  signal \empty_40_reg_110[2]_i_1_n_32\ : STD_LOGIC;
  signal \empty_40_reg_110[3]_i_1_n_32\ : STD_LOGIC;
  signal \empty_40_reg_110[4]_i_1_n_32\ : STD_LOGIC;
  signal \empty_40_reg_110[5]_i_1_n_32\ : STD_LOGIC;
  signal \empty_40_reg_110[6]_i_1_n_32\ : STD_LOGIC;
  signal \empty_40_reg_110[7]_i_1_n_32\ : STD_LOGIC;
  signal empty_41_reg_121 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_41_reg_121[0]_i_1_n_32\ : STD_LOGIC;
  signal \empty_41_reg_121[1]_i_1_n_32\ : STD_LOGIC;
  signal \empty_41_reg_121[2]_i_1_n_32\ : STD_LOGIC;
  signal \empty_41_reg_121[3]_i_1_n_32\ : STD_LOGIC;
  signal \empty_41_reg_121[4]_i_1_n_32\ : STD_LOGIC;
  signal \empty_41_reg_121[5]_i_1_n_32\ : STD_LOGIC;
  signal \empty_41_reg_121[6]_i_1_n_32\ : STD_LOGIC;
  signal \empty_41_reg_121[7]_i_1_n_32\ : STD_LOGIC;
  signal empty_42_reg_133 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_42_reg_133[0]_i_1_n_32\ : STD_LOGIC;
  signal \empty_42_reg_133[1]_i_1_n_32\ : STD_LOGIC;
  signal \empty_42_reg_133[2]_i_1_n_32\ : STD_LOGIC;
  signal \empty_42_reg_133[3]_i_1_n_32\ : STD_LOGIC;
  signal \empty_42_reg_133[4]_i_1_n_32\ : STD_LOGIC;
  signal \empty_42_reg_133[5]_i_1_n_32\ : STD_LOGIC;
  signal \empty_42_reg_133[6]_i_1_n_32\ : STD_LOGIC;
  signal \empty_42_reg_133[7]_i_1_n_32\ : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_34 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_35 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_42 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_43 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_44 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_45 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_46 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_47 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_48 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_49 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_50 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_51 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_52 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg : STD_LOGIC;
  signal \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_42 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_45 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_46 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_47 : STD_LOGIC;
  signal grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_48 : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0 : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_34 : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_35 : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_38 : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_39 : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_40 : STD_LOGIC;
  signal grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_50 : STD_LOGIC;
  signal grp_aes_round_fu_277_roundKey_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \i_1_fu_54[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_1_fu_54[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_1_fu_54[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_1_fu_54_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_1_fu_54_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_1_fu_54_reg_n_32_[2]\ : STD_LOGIC;
  signal i_3_reg_99 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_3_reg_99[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_3_reg_99[1]_i_1_n_32\ : STD_LOGIC;
  signal i_5_reg_286 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_5_reg_286[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_5_reg_286[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_5_reg_286[2]_i_1_n_32\ : STD_LOGIC;
  signal \^i_fu_30_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal icmp_ln296_reg_302 : STD_LOGIC;
  signal \icmp_ln296_reg_302[0]_i_1_n_32\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal ram_reg_i_105_n_32 : STD_LOGIC;
  signal ram_reg_i_107_n_32 : STD_LOGIC;
  signal ram_reg_i_115_n_32 : STD_LOGIC;
  signal ram_reg_i_116_n_32 : STD_LOGIC;
  signal ram_reg_i_122_n_32 : STD_LOGIC;
  signal \ram_reg_i_126__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_128_n_32 : STD_LOGIC;
  signal ram_reg_i_132_n_32 : STD_LOGIC;
  signal ram_reg_i_157_n_32 : STD_LOGIC;
  signal ram_reg_i_160_n_32 : STD_LOGIC;
  signal ram_reg_i_163_n_32 : STD_LOGIC;
  signal \ram_reg_i_62__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_63__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_65__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_67__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_71_n_32 : STD_LOGIC;
  signal \ram_reg_i_73__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_75_n_32 : STD_LOGIC;
  signal \ram_reg_i_77__0_n_32\ : STD_LOGIC;
  signal \shl_ln_reg_291[2]_i_1_n_32\ : STD_LOGIC;
  signal \shl_ln_reg_291[3]_i_1_n_32\ : STD_LOGIC;
  signal shl_ln_reg_291_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_addr_4_reg_311_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state_addr_reg_306[2]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_reg_306[3]_i_1_n_32\ : STD_LOGIC;
  signal state_addr_reg_306_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_load_4_reg_321 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_reg_326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_145 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_reg_145[0]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_145[1]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_145[2]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_145[3]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_145[4]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_145[5]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_145[6]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_145[7]_i_1_n_32\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair323";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_40_reg_110[0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \empty_40_reg_110[1]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \empty_40_reg_110[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \empty_40_reg_110[3]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \empty_40_reg_110[4]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \empty_40_reg_110[5]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \empty_40_reg_110[6]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \empty_40_reg_110[7]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \empty_41_reg_121[0]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \empty_41_reg_121[1]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \empty_41_reg_121[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \empty_41_reg_121[3]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \empty_41_reg_121[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \empty_41_reg_121[5]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \empty_41_reg_121[6]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \empty_41_reg_121[7]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \empty_42_reg_133[0]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \empty_42_reg_133[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \empty_42_reg_133[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \empty_42_reg_133[3]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \empty_42_reg_133[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \empty_42_reg_133[5]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \empty_42_reg_133[6]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \empty_42_reg_133[7]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \i_3_reg_99[0]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \i_3_reg_99[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \i_5_reg_286[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \i_5_reg_286[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \icmp_ln296_reg_302[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of ram_reg_i_105 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of ram_reg_i_115 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of ram_reg_i_122 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of ram_reg_i_132 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of ram_reg_i_160 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of ram_reg_i_163 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \state_addr_reg_306[2]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \state_addr_reg_306[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tmp_reg_145[0]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \tmp_reg_145[1]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \tmp_reg_145[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \tmp_reg_145[3]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \tmp_reg_145[4]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \tmp_reg_145[5]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \tmp_reg_145[6]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tmp_reg_145[7]_i_1\ : label is "soft_lutpair342";
begin
  E(0) <= \^e\(0);
  grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1(0) <= \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_1\(0);
  \i_fu_30_reg[3]\(2 downto 0) <= \^i_fu_30_reg[3]\(2 downto 0);
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \i_1_fu_54_reg_n_32_[1]\,
      I2 => \i_1_fu_54_reg_n_32_[0]\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => p_0_in,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \i_1_fu_54_reg_n_32_[2]\,
      I2 => i_3_reg_99(1),
      I3 => \i_1_fu_54_reg_n_32_[1]\,
      I4 => \i_1_fu_54_reg_n_32_[0]\,
      I5 => i_3_reg_99(0),
      O => p_0_in
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_32\,
      I1 => ap_CS_fsm_state3,
      I2 => \i_1_fu_54_reg_n_32_[0]\,
      I3 => \i_1_fu_54_reg_n_32_[1]\,
      I4 => \i_1_fu_54_reg_n_32_[2]\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \i_1_fu_54_reg_n_32_[2]\,
      I2 => i_3_reg_99(1),
      I3 => \i_1_fu_54_reg_n_32_[1]\,
      I4 => \i_1_fu_54_reg_n_32_[0]\,
      I5 => i_3_reg_99(0),
      O => \ap_CS_fsm[6]_i_2_n_32\
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \i_1_fu_54_reg_n_32_[0]\,
      I2 => \i_1_fu_54_reg_n_32_[1]\,
      I3 => \i_1_fu_54_reg_n_32_[2]\,
      O => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_1\(0),
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\empty_40_reg_110[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(0),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(0),
      O => \empty_40_reg_110[0]_i_1_n_32\
    );
\empty_40_reg_110[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(1),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(1),
      O => \empty_40_reg_110[1]_i_1_n_32\
    );
\empty_40_reg_110[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(2),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(2),
      O => \empty_40_reg_110[2]_i_1_n_32\
    );
\empty_40_reg_110[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(3),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(3),
      O => \empty_40_reg_110[3]_i_1_n_32\
    );
\empty_40_reg_110[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(4),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(4),
      O => \empty_40_reg_110[4]_i_1_n_32\
    );
\empty_40_reg_110[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(5),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(5),
      O => \empty_40_reg_110[5]_i_1_n_32\
    );
\empty_40_reg_110[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(6),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(6),
      O => \empty_40_reg_110[6]_i_1_n_32\
    );
\empty_40_reg_110[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(7),
      I1 => ap_CS_fsm_state5,
      I2 => tmp_reg_145(7),
      O => \empty_40_reg_110[7]_i_1_n_32\
    );
\empty_40_reg_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[0]_i_1_n_32\,
      Q => empty_40_reg_110(0),
      R => '0'
    );
\empty_40_reg_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[1]_i_1_n_32\,
      Q => empty_40_reg_110(1),
      R => '0'
    );
\empty_40_reg_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[2]_i_1_n_32\,
      Q => empty_40_reg_110(2),
      R => '0'
    );
\empty_40_reg_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[3]_i_1_n_32\,
      Q => empty_40_reg_110(3),
      R => '0'
    );
\empty_40_reg_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[4]_i_1_n_32\,
      Q => empty_40_reg_110(4),
      R => '0'
    );
\empty_40_reg_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[5]_i_1_n_32\,
      Q => empty_40_reg_110(5),
      R => '0'
    );
\empty_40_reg_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[6]_i_1_n_32\,
      Q => empty_40_reg_110(6),
      R => '0'
    );
\empty_40_reg_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_40_reg_110[7]_i_1_n_32\,
      Q => empty_40_reg_110(7),
      R => '0'
    );
\empty_41_reg_121[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(0),
      O => \empty_41_reg_121[0]_i_1_n_32\
    );
\empty_41_reg_121[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(1),
      O => \empty_41_reg_121[1]_i_1_n_32\
    );
\empty_41_reg_121[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(2),
      O => \empty_41_reg_121[2]_i_1_n_32\
    );
\empty_41_reg_121[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(3),
      O => \empty_41_reg_121[3]_i_1_n_32\
    );
\empty_41_reg_121[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(4),
      O => \empty_41_reg_121[4]_i_1_n_32\
    );
\empty_41_reg_121[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(5),
      O => \empty_41_reg_121[5]_i_1_n_32\
    );
\empty_41_reg_121[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(6),
      O => \empty_41_reg_121[6]_i_1_n_32\
    );
\empty_41_reg_121[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => ap_CS_fsm_state5,
      I2 => empty_40_reg_110(7),
      O => \empty_41_reg_121[7]_i_1_n_32\
    );
\empty_41_reg_121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[0]_i_1_n_32\,
      Q => empty_41_reg_121(0),
      R => '0'
    );
\empty_41_reg_121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[1]_i_1_n_32\,
      Q => empty_41_reg_121(1),
      R => '0'
    );
\empty_41_reg_121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[2]_i_1_n_32\,
      Q => empty_41_reg_121(2),
      R => '0'
    );
\empty_41_reg_121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[3]_i_1_n_32\,
      Q => empty_41_reg_121(3),
      R => '0'
    );
\empty_41_reg_121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[4]_i_1_n_32\,
      Q => empty_41_reg_121(4),
      R => '0'
    );
\empty_41_reg_121_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[5]_i_1_n_32\,
      Q => empty_41_reg_121(5),
      R => '0'
    );
\empty_41_reg_121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[6]_i_1_n_32\,
      Q => empty_41_reg_121(6),
      R => '0'
    );
\empty_41_reg_121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_41_reg_121[7]_i_1_n_32\,
      Q => empty_41_reg_121(7),
      R => '0'
    );
\empty_42_reg_133[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(0),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(0),
      O => \empty_42_reg_133[0]_i_1_n_32\
    );
\empty_42_reg_133[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(1),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(1),
      O => \empty_42_reg_133[1]_i_1_n_32\
    );
\empty_42_reg_133[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(2),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(2),
      O => \empty_42_reg_133[2]_i_1_n_32\
    );
\empty_42_reg_133[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(3),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(3),
      O => \empty_42_reg_133[3]_i_1_n_32\
    );
\empty_42_reg_133[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(4),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(4),
      O => \empty_42_reg_133[4]_i_1_n_32\
    );
\empty_42_reg_133[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(5),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(5),
      O => \empty_42_reg_133[5]_i_1_n_32\
    );
\empty_42_reg_133[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(6),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(6),
      O => \empty_42_reg_133[6]_i_1_n_32\
    );
\empty_42_reg_133[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_326(7),
      I1 => ap_CS_fsm_state5,
      I2 => empty_41_reg_121(7),
      O => \empty_42_reg_133[7]_i_1_n_32\
    );
\empty_42_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[0]_i_1_n_32\,
      Q => empty_42_reg_133(0),
      R => '0'
    );
\empty_42_reg_133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[1]_i_1_n_32\,
      Q => empty_42_reg_133(1),
      R => '0'
    );
\empty_42_reg_133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[2]_i_1_n_32\,
      Q => empty_42_reg_133(2),
      R => '0'
    );
\empty_42_reg_133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[3]_i_1_n_32\,
      Q => empty_42_reg_133(3),
      R => '0'
    );
\empty_42_reg_133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[4]_i_1_n_32\,
      Q => empty_42_reg_133(4),
      R => '0'
    );
\empty_42_reg_133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[5]_i_1_n_32\,
      Q => empty_42_reg_133(5),
      R => '0'
    );
\empty_42_reg_133_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[6]_i_1_n_32\,
      Q => empty_42_reg_133(6),
      R => '0'
    );
\empty_42_reg_133_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \empty_42_reg_133[7]_i_1_n_32\,
      Q => empty_42_reg_133(7),
      R => '0'
    );
grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158: entity work.AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_276_1
     port map (
      D(1) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(2),
      D(0) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(0),
      Q(6) => ap_CS_fsm_state10,
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_32_[0]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[6]\(1 downto 0) => ap_NS_fsm(2 downto 1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_fu_358_state_address0(0) => grp_aes_main_fu_358_state_address0(0),
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_34,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg_0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_42,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0,
      grp_aes_round_fu_277_ap_start_reg => grp_aes_round_fu_277_ap_start_reg,
      \i_fu_30_reg[3]_0\ => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_35,
      \q0_reg[7]\(7) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_45,
      \q0_reg[7]\(6) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_46,
      \q0_reg[7]\(5) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_47,
      \q0_reg[7]\(4) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_48,
      \q0_reg[7]\(3) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_49,
      \q0_reg[7]\(2) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_50,
      \q0_reg[7]\(1) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_51,
      \q0_reg[7]\(0) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_52,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      ram_reg(2 downto 1) => Q(6 downto 5),
      ram_reg(0) => Q(3),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_14,
      ram_reg_2 => ram_reg_i_132_n_32,
      ram_reg_3 => ram_reg_15,
      \ram_reg_i_45__0\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_39,
      \ram_reg_i_45__0_0\(0) => \^i_fu_30_reg[3]\(1),
      \ram_reg_i_45__0_1\ => ram_reg_i_160_n_32,
      \ram_reg_i_59__0_0\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_38,
      \ram_reg_i_59__0_1\(1) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_47,
      \ram_reg_i_59__0_1\(0) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_48,
      \ram_reg_i_59__0_2\ => ram_reg_i_107_n_32,
      \ram_reg_i_61__0\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_40,
      \ram_reg_i_61__0_0\ => ram_reg_i_122_n_32,
      \state_addr_reg_111_pp0_iter1_reg_reg[0]_0\ => \state_addr_reg_111_pp0_iter1_reg_reg[0]\,
      \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\ => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_44,
      \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\ => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_43
    );
grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_42,
      Q => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172: entity work.AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_VITIS_LOOP_308_1
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(1),
      D(0) => D(0),
      Q(3) => Q(7),
      Q(2 downto 1) => Q(4 downto 3),
      Q(0) => Q(1),
      \ap_CS_fsm_reg[8]\ => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_42,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_ce0 => block_1_ce0,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0(1) => ap_NS_fsm(9),
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0(0) => \^grp_aes_round_pipeline_vitis_loop_308_1_fu_172_ap_start_reg_reg_1\(0),
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_2,
      grp_aes_round_fu_277_ap_start_reg => grp_aes_round_fu_277_ap_start_reg,
      grp_aes_round_fu_277_ap_start_reg_reg(3) => ap_CS_fsm_state10,
      grp_aes_round_fu_277_ap_start_reg_reg(2) => ap_CS_fsm_state9,
      grp_aes_round_fu_277_ap_start_reg_reg(1) => ap_CS_fsm_state7,
      grp_aes_round_fu_277_ap_start_reg_reg(0) => \ap_CS_fsm_reg_n_32_[0]\,
      grp_aes_round_fu_277_ap_start_reg_reg_0(0) => grp_aes_round_fu_277_ap_start_reg_reg(0),
      i_8_reg_165(2 downto 0) => i_8_reg_165(2 downto 0),
      \i_8_reg_165_reg[2]\(0) => \i_8_reg_165_reg[2]\(0),
      \i_fu_30_reg[3]_0\(3) => \^i_fu_30_reg[3]\(2),
      \i_fu_30_reg[3]_0\(2) => grp_aes_round_fu_277_roundKey_address0(2),
      \i_fu_30_reg[3]_0\(1 downto 0) => \^i_fu_30_reg[3]\(1 downto 0),
      ram_reg => ram_reg_0,
      ram_reg_0 => ram_reg_1,
      ram_reg_0_15_0_0_i_4 => ram_reg_0_15_0_0_i_4,
      ram_reg_1 => ram_reg_2,
      ram_reg_10 => ram_reg_21,
      ram_reg_11 => ram_reg_25,
      ram_reg_12(0) => \tmp_1_reg_316_reg[0]\(1),
      ram_reg_13 => ram_reg_26,
      ram_reg_2 => ram_reg_3,
      ram_reg_3 => ram_reg_4,
      ram_reg_4 => ram_reg_i_115_n_32,
      ram_reg_5(0) => ram_reg_5(0),
      ram_reg_6 => ram_reg_i_107_n_32,
      ram_reg_7 => ram_reg_12,
      ram_reg_8 => ram_reg_13,
      ram_reg_9 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_35,
      ram_reg_i_36 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_34,
      ram_reg_i_36_0 => ram_reg_i_157_n_32,
      \state_addr_reg_112_reg[3]_0\(3) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_45,
      \state_addr_reg_112_reg[3]_0\(2) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_46,
      \state_addr_reg_112_reg[3]_0\(1) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_47,
      \state_addr_reg_112_reg[3]_0\(0) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_48
    );
grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_42,
      Q => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_round_Pipeline_mixColumnsLoop_fu_166: entity work.AES_Power_Monitor_aes_0_2_aes_aes_round_Pipeline_mixColumnsLoop
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(1) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(2),
      D(0) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_address1(0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      Q(1) => Q(7),
      Q(0) => Q(3),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[1]_0\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_34,
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\(0),
      \ap_CS_fsm_reg[20]_0\ => \ap_CS_fsm_reg[20]_0\(0),
      \ap_CS_fsm_reg[20]_1\ => \ap_CS_fsm_reg[20]\(1),
      \ap_CS_fsm_reg[20]_10\ => \ap_CS_fsm_reg[20]\(6),
      \ap_CS_fsm_reg[20]_11\ => \ap_CS_fsm_reg[20]\(7),
      \ap_CS_fsm_reg[20]_12\(1 downto 0) => \ap_CS_fsm_reg[20]_1\(1 downto 0),
      \ap_CS_fsm_reg[20]_13\ => \ap_CS_fsm_reg[20]_2\,
      \ap_CS_fsm_reg[20]_14\ => \ap_CS_fsm_reg[20]_3\,
      \ap_CS_fsm_reg[20]_15\ => \ap_CS_fsm_reg[20]_0\(7),
      \ap_CS_fsm_reg[20]_16\(0) => \ap_CS_fsm_reg[20]_0\(4),
      \ap_CS_fsm_reg[20]_17\(0) => \ap_CS_fsm_reg[20]\(4),
      \ap_CS_fsm_reg[20]_18\(0) => \ap_CS_fsm_reg[20]_4\(0),
      \ap_CS_fsm_reg[20]_2\ => \ap_CS_fsm_reg[20]_0\(1),
      \ap_CS_fsm_reg[20]_3\ => \ap_CS_fsm_reg[3]_3\(3),
      \ap_CS_fsm_reg[20]_4\ => \ap_CS_fsm_reg[20]\(3),
      \ap_CS_fsm_reg[20]_5\ => \ap_CS_fsm_reg[20]_0\(3),
      \ap_CS_fsm_reg[20]_6\ => \ap_CS_fsm_reg[20]\(2),
      \ap_CS_fsm_reg[20]_7\ => \ap_CS_fsm_reg[20]_0\(2),
      \ap_CS_fsm_reg[20]_8\ => \ap_CS_fsm_reg[20]\(5),
      \ap_CS_fsm_reg[20]_9\ => \ap_CS_fsm_reg[20]_0\(5),
      \ap_CS_fsm_reg[3]_0\(0) => \ap_CS_fsm_reg[3]_1\(0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      \ap_CS_fsm_reg[3]_10\ => \ap_CS_fsm_reg[3]_3\(7),
      \ap_CS_fsm_reg[3]_2\ => \ap_CS_fsm_reg[3]_3\(0),
      \ap_CS_fsm_reg[3]_3\ => \ap_CS_fsm_reg[3]_3\(1),
      \ap_CS_fsm_reg[3]_4\ => \ap_CS_fsm_reg[3]_3\(2),
      \ap_CS_fsm_reg[3]_5\ => \ap_CS_fsm_reg[3]_3\(4),
      \ap_CS_fsm_reg[3]_6\ => \ap_CS_fsm_reg[3]_4\,
      \ap_CS_fsm_reg[3]_7\ => \ap_CS_fsm_reg[3]_3\(5),
      \ap_CS_fsm_reg[3]_8\ => \ap_CS_fsm_reg[3]_3\(6),
      \ap_CS_fsm_reg[3]_9\ => \ap_CS_fsm_reg[20]_0\(6),
      \ap_CS_fsm_reg[5]_0\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_39,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_0\(1 downto 0) => ap_NS_fsm(8 downto 7),
      \ap_CS_fsm_reg[9]\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_35,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_address0(0) => block_1_address0(0),
      block_1_ce1 => block_1_ce1,
      ciphertext_array_d0(7 downto 0) => ciphertext_array_d0(7 downto 0),
      \empty_40_reg_110_reg[0]\ => \empty_40_reg_110_reg[0]_0\,
      \empty_40_reg_110_reg[1]\ => \empty_40_reg_110_reg[1]_0\,
      \empty_40_reg_110_reg[2]\ => \empty_40_reg_110_reg[2]_0\,
      \empty_40_reg_110_reg[3]\ => \empty_40_reg_110_reg[3]_0\,
      \empty_40_reg_110_reg[4]\ => \empty_40_reg_110_reg[4]_0\,
      \empty_40_reg_110_reg[5]\ => \empty_40_reg_110_reg[5]_0\,
      \empty_40_reg_110_reg[6]\ => \empty_40_reg_110_reg[6]_0\,
      \empty_40_reg_110_reg[7]\ => \empty_40_reg_110_reg[7]_0\,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0,
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0),
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_ap_start_reg,
      grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_state_we0,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0 => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg0,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg => \i_1_fu_54_reg_n_32_[2]\,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_0 => \i_1_fu_54_reg_n_32_[1]\,
      grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg_1 => \i_1_fu_54_reg_n_32_[0]\,
      grp_galois_multiplication_fu_565_b(0) => grp_galois_multiplication_fu_565_b(0),
      \i_1_fu_54_reg[2]\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_50,
      icmp_ln296_reg_302 => icmp_ln296_reg_302,
      q0(7 downto 0) => q0(7 downto 0),
      ram_reg => ram_reg_0,
      ram_reg_0 => ram_reg_6,
      ram_reg_1 => ram_reg_2,
      ram_reg_10 => ram_reg_i_128_n_32,
      ram_reg_11 => ram_reg_10,
      ram_reg_12 => ram_reg_11,
      ram_reg_13 => ram_reg_16,
      ram_reg_14 => ram_reg_17,
      ram_reg_15 => \ram_reg_i_126__0_n_32\,
      ram_reg_16 => ram_reg_i_115_n_32,
      ram_reg_17 => ram_reg_13,
      ram_reg_18 => ram_reg_18,
      ram_reg_19 => \ram_reg_i_62__0_n_32\,
      ram_reg_2 => ram_reg_7,
      ram_reg_20 => \ram_reg_i_77__0_n_32\,
      ram_reg_21 => ram_reg_i_75_n_32,
      ram_reg_22 => \ram_reg_i_73__0_n_32\,
      ram_reg_23 => ram_reg_i_71_n_32,
      ram_reg_24 => \ram_reg_i_69__0_n_32\,
      ram_reg_25 => \ram_reg_i_67__0_n_32\,
      ram_reg_26 => \ram_reg_i_65__0_n_32\,
      ram_reg_27 => \ram_reg_i_63__0_n_32\,
      ram_reg_28(7 downto 0) => tmp_reg_145(7 downto 0),
      ram_reg_29 => ram_reg_21,
      ram_reg_3 => ram_reg_8,
      ram_reg_30 => ram_reg_22,
      ram_reg_31 => ram_reg_23,
      ram_reg_32 => ram_reg_24,
      ram_reg_33(0) => ram_reg_27(0),
      ram_reg_34 => ram_reg_28,
      ram_reg_35 => ram_reg_i_105_n_32,
      ram_reg_36(7 downto 0) => empty_40_reg_110(7 downto 0),
      ram_reg_37(7 downto 0) => empty_42_reg_133(7 downto 0),
      ram_reg_4 => ram_reg_i_116_n_32,
      ram_reg_5(5) => ap_CS_fsm_state10,
      ram_reg_5(4) => ap_CS_fsm_state8,
      ram_reg_5(3) => ap_CS_fsm_state7,
      ram_reg_5(2) => ap_CS_fsm_state6,
      ram_reg_5(1) => ap_CS_fsm_state3,
      ram_reg_5(0) => ap_CS_fsm_state2,
      ram_reg_6(0) => state_addr_4_reg_311_reg(0),
      ram_reg_7 => ram_reg_9,
      ram_reg_8 => ram_reg_i_122_n_32,
      ram_reg_9 => ram_reg_i_107_n_32,
      ram_reg_i_106_0 => \ap_CS_fsm[6]_i_2_n_32\,
      ram_reg_i_114 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_35,
      ram_reg_i_114_0 => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_34,
      ram_reg_i_139_0(7) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_45,
      ram_reg_i_139_0(6) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_46,
      ram_reg_i_139_0(5) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_47,
      ram_reg_i_139_0(4) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_48,
      ram_reg_i_139_0(3) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_49,
      ram_reg_i_139_0(2) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_50,
      ram_reg_i_139_0(1) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_51,
      ram_reg_i_139_0(0) => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_52,
      \ram_reg_i_40__0\(1) => grp_aes_round_fu_277_roundKey_address0(2),
      \ram_reg_i_40__0\(0) => \^i_fu_30_reg[3]\(0),
      \ram_reg_i_52__0_0\(1) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_45,
      \ram_reg_i_52__0_0\(0) => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_n_46,
      \ram_reg_i_52__0_1\ => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_43,
      \ram_reg_i_53__0\ => grp_aes_round_Pipeline_VITIS_LOOP_276_1_fu_158_n_44,
      select_ln319_fu_86_p3(1 downto 0) => select_ln319_fu_86_p3(1 downto 0),
      \state_addr_reg_255_reg[0]_0\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_40,
      \state_addr_reg_255_reg[1]_0\ => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_38,
      \tmp_15_reg_333_reg[7]\(7 downto 0) => \tmp_15_reg_333_reg[7]\(7 downto 0),
      \tmp_1_reg_316_reg[0]_0\(2 downto 0) => \tmp_1_reg_316_reg[0]\(2 downto 0),
      \tmp_5_reg_310_reg[5]_0\ => \tmp_5_reg_310_reg[5]\,
      \tmp_5_reg_310_reg[7]_0\(0) => \tmp_5_reg_310_reg[7]\(0),
      \xor_ln576_reg_343_reg[7]\(7 downto 0) => \xor_ln576_reg_343_reg[7]\(7 downto 0),
      \xor_ln576_reg_343_reg[7]_0\(7 downto 0) => \xor_ln576_reg_343_reg[7]_0\(7 downto 0),
      \xor_ln580_reg_348_reg[0]\ => \xor_ln580_reg_348_reg[0]\,
      \xor_ln580_reg_348_reg[3]\ => \xor_ln580_reg_348_reg[3]\,
      \xor_ln580_reg_348_reg[5]\ => \xor_ln580_reg_348_reg[5]\,
      \xor_ln580_reg_348_reg[6]\(3 downto 0) => \xor_ln580_reg_348_reg[6]\(3 downto 0),
      \xor_ln584_reg_353_reg[7]\ => \xor_ln584_reg_353_reg[7]\
    );
grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_n_50,
      Q => grp_aes_round_Pipeline_mixColumnsLoop_fu_166_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_1_fu_54[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => i_5_reg_286(0),
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => grp_aes_round_fu_277_ap_start_reg,
      O => \i_1_fu_54[0]_i_1_n_32\
    );
\i_1_fu_54[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => i_5_reg_286(1),
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => grp_aes_round_fu_277_ap_start_reg,
      O => \i_1_fu_54[1]_i_1_n_32\
    );
\i_1_fu_54[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => i_5_reg_286(2),
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => grp_aes_round_fu_277_ap_start_reg,
      O => \i_1_fu_54[2]_i_1_n_32\
    );
\i_1_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_54[0]_i_1_n_32\,
      Q => \i_1_fu_54_reg_n_32_[0]\,
      R => '0'
    );
\i_1_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_54[1]_i_1_n_32\,
      Q => \i_1_fu_54_reg_n_32_[1]\,
      R => '0'
    );
\i_1_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_54[2]_i_1_n_32\,
      Q => \i_1_fu_54_reg_n_32_[2]\,
      R => '0'
    );
\i_3_reg_99[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => i_3_reg_99(0),
      I1 => p_0_in,
      I2 => ap_CS_fsm_state5,
      O => \i_3_reg_99[0]_i_1_n_32\
    );
\i_3_reg_99[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => i_3_reg_99(1),
      I1 => p_0_in,
      I2 => i_3_reg_99(0),
      I3 => ap_CS_fsm_state5,
      O => \i_3_reg_99[1]_i_1_n_32\
    );
\i_3_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_reg_99[0]_i_1_n_32\,
      Q => i_3_reg_99(0),
      R => '0'
    );
\i_3_reg_99_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_reg_99[1]_i_1_n_32\,
      Q => i_3_reg_99(1),
      R => '0'
    );
\i_5_reg_286[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => i_5_reg_286(0),
      O => \i_5_reg_286[0]_i_1_n_32\
    );
\i_5_reg_286[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[0]\,
      I1 => \i_1_fu_54_reg_n_32_[1]\,
      I2 => ap_CS_fsm_state3,
      I3 => i_5_reg_286(1),
      O => \i_5_reg_286[1]_i_1_n_32\
    );
\i_5_reg_286[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[2]\,
      I1 => \i_1_fu_54_reg_n_32_[1]\,
      I2 => \i_1_fu_54_reg_n_32_[0]\,
      I3 => ap_CS_fsm_state3,
      I4 => i_5_reg_286(2),
      O => \i_5_reg_286[2]_i_1_n_32\
    );
\i_5_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_5_reg_286[0]_i_1_n_32\,
      Q => i_5_reg_286(0),
      R => '0'
    );
\i_5_reg_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_5_reg_286[1]_i_1_n_32\,
      Q => i_5_reg_286(1),
      R => '0'
    );
\i_5_reg_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_5_reg_286[2]_i_1_n_32\,
      Q => i_5_reg_286(2),
      R => '0'
    );
\icmp_ln296_reg_302[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57570002"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \i_1_fu_54_reg_n_32_[0]\,
      I2 => \i_1_fu_54_reg_n_32_[1]\,
      I3 => \i_1_fu_54_reg_n_32_[2]\,
      I4 => icmp_ln296_reg_302,
      O => \icmp_ln296_reg_302[0]_i_1_n_32\
    );
\icmp_ln296_reg_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln296_reg_302[0]_i_1_n_32\,
      Q => icmp_ln296_reg_302,
      R => '0'
    );
\q0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B0B0"
    )
        port map (
      I0 => grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg,
      I1 => Q(3),
      I2 => \q0_reg[7]\,
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      I4 => Q(7),
      I5 => Q(2),
      O => \^e\(0)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA888A888A888"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(2),
      I2 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0,
      I3 => Q(4),
      I4 => Q(0),
      I5 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0,
      O => \p_0_in__0\
    );
ram_reg_i_105: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => icmp_ln296_reg_302,
      I1 => ap_CS_fsm_state7,
      I2 => \ap_CS_fsm[6]_i_2_n_32\,
      O => ram_reg_i_105_n_32
    );
ram_reg_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state3,
      I4 => \i_1_fu_54_reg_n_32_[1]\,
      I5 => \i_1_fu_54_reg_n_32_[0]\,
      O => ram_reg_i_107_n_32
    );
ram_reg_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => state_addr_4_reg_311_reg(1),
      O => ram_reg_i_115_n_32
    );
ram_reg_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFF7"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state6,
      I4 => shl_ln_reg_291_reg(0),
      O => ram_reg_i_116_n_32
    );
ram_reg_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_i_107_n_32,
      O => ram_reg_i_122_n_32
    );
\ram_reg_i_126__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => state_addr_reg_306_reg(1),
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state4,
      I4 => shl_ln_reg_291_reg(1),
      I5 => ram_reg_i_163_n_32,
      O => \ram_reg_i_126__0_n_32\
    );
ram_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[0]\,
      I1 => ap_NS_fsm(3),
      I2 => shl_ln_reg_291_reg(0),
      I3 => ap_CS_fsm_state4,
      I4 => ap_CS_fsm_state6,
      I5 => state_addr_reg_306_reg(0),
      O => ram_reg_i_128_n_32
    );
ram_reg_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state6,
      I2 => Q(3),
      I3 => ap_CS_fsm_state7,
      O => ram_reg_i_132_n_32
    );
ram_reg_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFF7"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[1]\,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state6,
      I4 => shl_ln_reg_291_reg(1),
      O => ram_reg_i_157_n_32
    );
ram_reg_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \i_1_fu_54_reg_n_32_[0]\,
      I1 => \i_1_fu_54_reg_n_32_[1]\,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state4,
      O => ram_reg_i_160_n_32
    );
ram_reg_i_163: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state3,
      I3 => \i_1_fu_54_reg_n_32_[1]\,
      O => ram_reg_i_163_n_32
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => ap_CS_fsm_state7,
      O => \ram_reg_i_62__0_n_32\
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(7),
      I1 => ram_reg_19(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(7),
      O => \ram_reg_i_63__0_n_32\
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(6),
      I1 => ram_reg_19(6),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(6),
      O => \ram_reg_i_65__0_n_32\
    );
\ram_reg_i_67__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(5),
      I1 => ram_reg_19(5),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(5),
      O => \ram_reg_i_67__0_n_32\
    );
\ram_reg_i_69__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(4),
      I1 => ram_reg_19(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(4),
      O => \ram_reg_i_69__0_n_32\
    );
ram_reg_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(3),
      I1 => ram_reg_19(3),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(3),
      O => ram_reg_i_71_n_32
    );
\ram_reg_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(2),
      I1 => ram_reg_19(2),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(2),
      O => \ram_reg_i_73__0_n_32\
    );
ram_reg_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(1),
      I1 => ram_reg_19(1),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(1),
      O => ram_reg_i_75_n_32
    );
\ram_reg_i_77__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => empty_41_reg_121(0),
      I1 => ram_reg_19(0),
      I2 => Q(5),
      I3 => Q(6),
      I4 => ram_reg_20(0),
      O => \ram_reg_i_77__0_n_32\
    );
\shl_ln_reg_291[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD8888"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \i_1_fu_54_reg_n_32_[0]\,
      I2 => \i_1_fu_54_reg_n_32_[1]\,
      I3 => \i_1_fu_54_reg_n_32_[2]\,
      I4 => shl_ln_reg_291_reg(0),
      O => \shl_ln_reg_291[2]_i_1_n_32\
    );
\shl_ln_reg_291[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \i_1_fu_54_reg_n_32_[0]\,
      I2 => \i_1_fu_54_reg_n_32_[1]\,
      I3 => \i_1_fu_54_reg_n_32_[2]\,
      I4 => shl_ln_reg_291_reg(1),
      O => \shl_ln_reg_291[3]_i_1_n_32\
    );
\shl_ln_reg_291_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_291[2]_i_1_n_32\,
      Q => shl_ln_reg_291_reg(0),
      R => '0'
    );
\shl_ln_reg_291_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_291[3]_i_1_n_32\,
      Q => shl_ln_reg_291_reg(1),
      R => '0'
    );
\state_addr_5_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => shl_ln_reg_291_reg(0),
      Q => state_addr_4_reg_311_reg(0),
      R => '0'
    );
\state_addr_5_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => shl_ln_reg_291_reg(1),
      Q => state_addr_4_reg_311_reg(1),
      R => '0'
    );
\state_addr_reg_306[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7A0"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \i_1_fu_54_reg_n_32_[1]\,
      I2 => \i_1_fu_54_reg_n_32_[0]\,
      I3 => state_addr_reg_306_reg(0),
      O => \state_addr_reg_306[2]_i_1_n_32\
    );
\state_addr_reg_306[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \i_1_fu_54_reg_n_32_[1]\,
      I2 => \i_1_fu_54_reg_n_32_[0]\,
      I3 => state_addr_reg_306_reg(1),
      O => \state_addr_reg_306[3]_i_1_n_32\
    );
\state_addr_reg_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_306[2]_i_1_n_32\,
      Q => state_addr_reg_306_reg(0),
      R => '0'
    );
\state_addr_reg_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_reg_306[3]_i_1_n_32\,
      Q => state_addr_reg_306_reg(1),
      R => '0'
    );
\state_load_4_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(0),
      Q => state_load_4_reg_321(0),
      R => '0'
    );
\state_load_4_reg_321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(1),
      Q => state_load_4_reg_321(1),
      R => '0'
    );
\state_load_4_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(2),
      Q => state_load_4_reg_321(2),
      R => '0'
    );
\state_load_4_reg_321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(3),
      Q => state_load_4_reg_321(3),
      R => '0'
    );
\state_load_4_reg_321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(4),
      Q => state_load_4_reg_321(4),
      R => '0'
    );
\state_load_4_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(5),
      Q => state_load_4_reg_321(5),
      R => '0'
    );
\state_load_4_reg_321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(6),
      Q => state_load_4_reg_321(6),
      R => '0'
    );
\state_load_4_reg_321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => DOADO(7),
      Q => state_load_4_reg_321(7),
      R => '0'
    );
\state_load_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(0),
      Q => state_load_reg_326(0),
      R => '0'
    );
\state_load_reg_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(1),
      Q => state_load_reg_326(1),
      R => '0'
    );
\state_load_reg_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(2),
      Q => state_load_reg_326(2),
      R => '0'
    );
\state_load_reg_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(3),
      Q => state_load_reg_326(3),
      R => '0'
    );
\state_load_reg_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(4),
      Q => state_load_reg_326(4),
      R => '0'
    );
\state_load_reg_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(5),
      Q => state_load_reg_326(5),
      R => '0'
    );
\state_load_reg_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(6),
      Q => state_load_reg_326(6),
      R => '0'
    );
\state_load_reg_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => ciphertext_array_d0(7),
      Q => state_load_reg_326(7),
      R => '0'
    );
\tmp_reg_145[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(0),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(0),
      O => \tmp_reg_145[0]_i_1_n_32\
    );
\tmp_reg_145[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(1),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(1),
      O => \tmp_reg_145[1]_i_1_n_32\
    );
\tmp_reg_145[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(2),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(2),
      O => \tmp_reg_145[2]_i_1_n_32\
    );
\tmp_reg_145[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(3),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(3),
      O => \tmp_reg_145[3]_i_1_n_32\
    );
\tmp_reg_145[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(4),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(4),
      O => \tmp_reg_145[4]_i_1_n_32\
    );
\tmp_reg_145[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(5),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(5),
      O => \tmp_reg_145[5]_i_1_n_32\
    );
\tmp_reg_145[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(6),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(6),
      O => \tmp_reg_145[6]_i_1_n_32\
    );
\tmp_reg_145[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_4_reg_321(7),
      I1 => ap_CS_fsm_state5,
      I2 => empty_42_reg_133(7),
      O => \tmp_reg_145[7]_i_1_n_32\
    );
\tmp_reg_145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[0]_i_1_n_32\,
      Q => tmp_reg_145(0),
      R => '0'
    );
\tmp_reg_145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[1]_i_1_n_32\,
      Q => tmp_reg_145(1),
      R => '0'
    );
\tmp_reg_145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[2]_i_1_n_32\,
      Q => tmp_reg_145(2),
      R => '0'
    );
\tmp_reg_145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[3]_i_1_n_32\,
      Q => tmp_reg_145(3),
      R => '0'
    );
\tmp_reg_145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[4]_i_1_n_32\,
      Q => tmp_reg_145(4),
      R => '0'
    );
\tmp_reg_145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[5]_i_1_n_32\,
      Q => tmp_reg_145(5),
      R => '0'
    );
\tmp_reg_145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[6]_i_1_n_32\,
      Q => tmp_reg_145(6),
      R => '0'
    );
\tmp_reg_145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \tmp_reg_145[7]_i_1_n_32\,
      Q => tmp_reg_145(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop is
  port (
    expandedKey_1_ce1 : out STD_LOGIC;
    expandedKey_ce1 : out STD_LOGIC;
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_expandKey_fu_343_expandedKey_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_expandKey_fu_343_expandedKey_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_expandKey_fu_343_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg : in STD_LOGIC;
    grp_expandKey_fu_343_ap_start_reg0 : in STD_LOGIC;
    grp_expandKey_fu_343_ap_start_reg : in STD_LOGIC;
    expandedKeySize_1_reg_555_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln233_reg_637_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \expandedKey_load_2_reg_673_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \and_ln251_reg_743_reg[0]_0\ : in STD_LOGIC;
    i_1_reg_132 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln233_reg_637_reg[0]_1\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln263_3_reg_831_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \expandedKey_load_reg_722_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop is
  signal Rcon_load_reg_652 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_inferred__1/i__carry__0_n_33\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_34\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_35\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_32\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_33\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_34\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_35\ : STD_LOGIC;
  signal add_ln264_1_fu_527_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal add_ln264_1_reg_806 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln264_1_reg_806[2]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_1_reg_806[3]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_1_reg_806[4]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_1_reg_806[5]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_1_reg_806[6]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_1_reg_806[7]_i_2_n_32\ : STD_LOGIC;
  signal add_ln264_2_fu_558_p2 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal add_ln264_2_reg_821 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln264_2_reg_821[0]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_2_reg_821[1]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_2_reg_821[2]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_2_reg_821[3]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_2_reg_821[4]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_2_reg_821[5]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_2_reg_821[7]_i_2_n_32\ : STD_LOGIC;
  signal add_ln264_fu_475_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal add_ln264_reg_770 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln264_reg_770[2]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_reg_770[4]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_reg_770[5]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln264_reg_770[7]_i_2_n_32\ : STD_LOGIC;
  signal and_ln251_reg_743 : STD_LOGIC;
  signal and_ln251_reg_7430 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_32\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_32\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_32\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_i_1_n_32 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_32 : STD_LOGIC;
  signal currentSize_1_reg_622 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal currentSize_1_reg_622_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal currentSize_fu_581 : STD_LOGIC;
  signal \currentSize_fu_58[7]_i_3_n_32\ : STD_LOGIC;
  signal currentSize_fu_58_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data5__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_load_1_reg_667 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_load_1_reg_6670 : STD_LOGIC;
  signal expandedKey_load_2_reg_673 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_load_3_reg_693 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_load_3_reg_6930 : STD_LOGIC;
  signal expandedKey_load_7_reg_727 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_load_reg_722 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal \i__carry__0_i_1_n_32\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_32\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_32\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_32\ : STD_LOGIC;
  signal \i__carry_i_1_n_32\ : STD_LOGIC;
  signal \i__carry_i_2_n_32\ : STD_LOGIC;
  signal \i__carry_i_3_n_32\ : STD_LOGIC;
  signal \i__carry_i_4_n_32\ : STD_LOGIC;
  signal \i__carry_i_5_n_32\ : STD_LOGIC;
  signal icmp_ln233_fu_292_p2 : STD_LOGIC;
  signal icmp_ln233_fu_292_p2_carry_i_1_n_32 : STD_LOGIC;
  signal icmp_ln233_fu_292_p2_carry_i_2_n_32 : STD_LOGIC;
  signal icmp_ln233_fu_292_p2_carry_i_3_n_32 : STD_LOGIC;
  signal icmp_ln233_fu_292_p2_carry_i_4_n_32 : STD_LOGIC;
  signal icmp_ln233_fu_292_p2_carry_n_35 : STD_LOGIC;
  signal icmp_ln233_reg_637 : STD_LOGIC;
  signal icmp_ln245_reg_703 : STD_LOGIC;
  signal icmp_ln245_reg_7030 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in7_out : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal ram_reg_i_46_n_32 : STD_LOGIC;
  signal ram_reg_i_47_n_32 : STD_LOGIC;
  signal \ram_reg_i_48__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_32\ : STD_LOGIC;
  signal ram_reg_i_50_n_32 : STD_LOGIC;
  signal ram_reg_i_51_n_32 : STD_LOGIC;
  signal ram_reg_i_52_n_32 : STD_LOGIC;
  signal ram_reg_i_53_n_32 : STD_LOGIC;
  signal ram_reg_i_54_n_32 : STD_LOGIC;
  signal ram_reg_i_55_n_32 : STD_LOGIC;
  signal ram_reg_i_56_n_32 : STD_LOGIC;
  signal ram_reg_i_57_n_32 : STD_LOGIC;
  signal ram_reg_i_58_n_32 : STD_LOGIC;
  signal ram_reg_i_59_n_32 : STD_LOGIC;
  signal ram_reg_i_60_n_32 : STD_LOGIC;
  signal ram_reg_i_61_n_32 : STD_LOGIC;
  signal ram_reg_i_62_n_32 : STD_LOGIC;
  signal ram_reg_i_64_n_32 : STD_LOGIC;
  signal ram_reg_i_65_n_32 : STD_LOGIC;
  signal ram_reg_i_66_n_32 : STD_LOGIC;
  signal ram_reg_i_67_n_32 : STD_LOGIC;
  signal ram_reg_i_68_n_32 : STD_LOGIC;
  signal ram_reg_i_69_n_32 : STD_LOGIC;
  signal ram_reg_i_70_n_32 : STD_LOGIC;
  signal ram_reg_i_72_n_32 : STD_LOGIC;
  signal ram_reg_i_73_n_32 : STD_LOGIC;
  signal ram_reg_i_74_n_32 : STD_LOGIC;
  signal ram_reg_i_76_n_32 : STD_LOGIC;
  signal ram_reg_i_77_n_32 : STD_LOGIC;
  signal ram_reg_i_78_n_32 : STD_LOGIC;
  signal ram_reg_i_79_n_32 : STD_LOGIC;
  signal ram_reg_i_80_n_32 : STD_LOGIC;
  signal ram_reg_i_81_n_32 : STD_LOGIC;
  signal ram_reg_i_82_n_32 : STD_LOGIC;
  signal ram_reg_i_83_n_32 : STD_LOGIC;
  signal ram_reg_i_84_n_32 : STD_LOGIC;
  signal ram_reg_i_85_n_32 : STD_LOGIC;
  signal ram_reg_i_86_n_32 : STD_LOGIC;
  signal ram_reg_i_87_n_32 : STD_LOGIC;
  signal ram_reg_i_88_n_32 : STD_LOGIC;
  signal ram_reg_i_89_n_32 : STD_LOGIC;
  signal rconIteration_1_fu_54 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rconIteration_1_fu_540 : STD_LOGIC;
  signal \rconIteration_1_fu_54[3]_i_2_n_32\ : STD_LOGIC;
  signal \rconIteration_1_fu_54_reg[3]_i_1_n_32\ : STD_LOGIC;
  signal \rconIteration_1_fu_54_reg[3]_i_1_n_33\ : STD_LOGIC;
  signal \rconIteration_1_fu_54_reg[3]_i_1_n_34\ : STD_LOGIC;
  signal \rconIteration_1_fu_54_reg[3]_i_1_n_35\ : STD_LOGIC;
  signal \rconIteration_1_fu_54_reg[7]_i_2_n_33\ : STD_LOGIC;
  signal \rconIteration_1_fu_54_reg[7]_i_2_n_34\ : STD_LOGIC;
  signal \rconIteration_1_fu_54_reg[7]_i_2_n_35\ : STD_LOGIC;
  signal rconIteration_1_load_reg_641 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rconIteration_1_load_reg_6410 : STD_LOGIC;
  signal rconIteration_fu_411_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_267 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_2670 : STD_LOGIC;
  signal reg_271 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_2710 : STD_LOGIC;
  signal sbox_U_n_40 : STD_LOGIC;
  signal sbox_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln245_1_reg_786 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln245_2_reg_738 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln245_3_fu_399_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln245_3_reg_716 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln245_fu_490_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln245_reg_780 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \size_cast_cast_reg_613[3]_i_1_n_32\ : STD_LOGIC;
  signal \size_cast_cast_reg_613[4]_i_1_n_32\ : STD_LOGIC;
  signal \size_cast_cast_reg_613[5]_i_1_n_32\ : STD_LOGIC;
  signal size_cast_cast_reg_613_reg : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \sub_ln263_1_fu_480_p2_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \sub_ln263_1_fu_480_p2_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \sub_ln263_1_fu_480_p2_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \sub_ln263_1_fu_480_p2_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \sub_ln263_1_fu_480_p2_carry__0_i_5_n_32\ : STD_LOGIC;
  signal \sub_ln263_1_fu_480_p2_carry__0_n_34\ : STD_LOGIC;
  signal \sub_ln263_1_fu_480_p2_carry__0_n_35\ : STD_LOGIC;
  signal sub_ln263_1_fu_480_p2_carry_i_1_n_32 : STD_LOGIC;
  signal sub_ln263_1_fu_480_p2_carry_i_2_n_32 : STD_LOGIC;
  signal sub_ln263_1_fu_480_p2_carry_i_3_n_32 : STD_LOGIC;
  signal sub_ln263_1_fu_480_p2_carry_n_32 : STD_LOGIC;
  signal sub_ln263_1_fu_480_p2_carry_n_33 : STD_LOGIC;
  signal sub_ln263_1_fu_480_p2_carry_n_34 : STD_LOGIC;
  signal sub_ln263_1_fu_480_p2_carry_n_35 : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_i_5_n_32\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_i_6_n_32\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_i_7_n_32\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_n_33\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_n_34\ : STD_LOGIC;
  signal \sub_ln263_2_fu_532_p2_carry__0_n_35\ : STD_LOGIC;
  signal sub_ln263_2_fu_532_p2_carry_i_1_n_32 : STD_LOGIC;
  signal sub_ln263_2_fu_532_p2_carry_i_2_n_32 : STD_LOGIC;
  signal sub_ln263_2_fu_532_p2_carry_i_3_n_32 : STD_LOGIC;
  signal sub_ln263_2_fu_532_p2_carry_n_32 : STD_LOGIC;
  signal sub_ln263_2_fu_532_p2_carry_n_33 : STD_LOGIC;
  signal sub_ln263_2_fu_532_p2_carry_n_34 : STD_LOGIC;
  signal sub_ln263_2_fu_532_p2_carry_n_35 : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_i_5_n_32\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_n_34\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_n_35\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_n_37\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_n_38\ : STD_LOGIC;
  signal \sub_ln263_3_fu_563_p2_carry__0_n_39\ : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_i_1_n_32 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_i_2_n_32 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_i_3_n_32 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_i_4_n_32 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_32 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_33 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_34 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_35 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_36 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_37 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_38 : STD_LOGIC;
  signal sub_ln263_3_fu_563_p2_carry_n_39 : STD_LOGIC;
  signal sub_ln263_fu_360_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub_ln263_fu_360_p2_carry__0_i_1_n_32\ : STD_LOGIC;
  signal \sub_ln263_fu_360_p2_carry__0_i_2_n_32\ : STD_LOGIC;
  signal \sub_ln263_fu_360_p2_carry__0_i_3_n_32\ : STD_LOGIC;
  signal \sub_ln263_fu_360_p2_carry__0_i_4_n_32\ : STD_LOGIC;
  signal \sub_ln263_fu_360_p2_carry__0_n_33\ : STD_LOGIC;
  signal \sub_ln263_fu_360_p2_carry__0_n_34\ : STD_LOGIC;
  signal \sub_ln263_fu_360_p2_carry__0_n_35\ : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_i_1_n_32 : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_i_2_n_32 : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_i_3_n_32 : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_i_4_n_32 : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_n_32 : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_n_33 : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_n_34 : STD_LOGIC;
  signal sub_ln263_fu_360_p2_carry_n_35 : STD_LOGIC;
  signal xor_ln263_1_fu_513_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln263_1_reg_796 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln263_2_fu_548_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln263_2_reg_816 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln263_3_fu_579_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln263_3_reg_831 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln263_fu_458_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln263_reg_755 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW__inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln233_fu_292_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_icmp_ln233_fu_292_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rconIteration_1_fu_54_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln263_1_fu_480_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln263_1_fu_480_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln263_2_fu_532_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln263_3_fu_563_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln263_3_fu_563_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln263_fu_360_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \_inferred__1/i__carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln264_1_reg_806[1]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \add_ln264_1_reg_806[2]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \add_ln264_1_reg_806[3]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \add_ln264_1_reg_806[4]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \add_ln264_1_reg_806[5]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln264_1_reg_806[7]_i_2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln264_2_reg_821[1]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \add_ln264_2_reg_821[2]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \add_ln264_2_reg_821[3]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln264_2_reg_821[4]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln264_2_reg_821[6]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \add_ln264_2_reg_821[7]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \add_ln264_reg_770[0]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \add_ln264_reg_770[1]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \add_ln264_reg_770[2]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \add_ln264_reg_770[3]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \add_ln264_reg_770[4]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \add_ln264_reg_770[6]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \add_ln264_reg_770[7]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_4\ : label is "soft_lutpair427";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln233_fu_292_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \ram_reg_i_49__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of ram_reg_i_50 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of ram_reg_i_51 : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of ram_reg_i_52 : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of ram_reg_i_54 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of ram_reg_i_65 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of ram_reg_i_66 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of ram_reg_i_72 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of ram_reg_i_86 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of ram_reg_i_87 : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of ram_reg_i_88 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of ram_reg_i_89 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[1]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[2]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[3]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[4]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[5]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[6]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \select_ln245_2_reg_738[7]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \size_cast_cast_reg_613[4]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \size_cast_cast_reg_613[5]_i_1\ : label is "soft_lutpair437";
  attribute ADDER_THRESHOLD of sub_ln263_1_fu_480_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln263_1_fu_480_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln263_2_fu_532_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln263_2_fu_532_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln263_3_fu_563_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln263_3_fu_563_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln263_fu_360_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln263_fu_360_p2_carry__0\ : label is 35;
begin
Rcon_U: entity work.AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R
     port map (
      DOADO(7 downto 0) => Rcon_load_reg_652(7 downto 0),
      Q(7 downto 0) => rconIteration_1_fu_54(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      icmp_ln233_reg_637 => icmp_ln233_reg_637,
      q0_reg_0(2) => ap_CS_fsm_pp0_stage2,
      q0_reg_0(1) => ap_CS_fsm_pp0_stage1,
      q0_reg_0(0) => ap_CS_fsm_pp0_stage0
    );
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_32\,
      CO(2) => \_inferred__1/i__carry_n_33\,
      CO(1) => \_inferred__1/i__carry_n_34\,
      CO(0) => \_inferred__1/i__carry_n_35\,
      CYINIT => '0',
      DI(3) => currentSize_1_reg_622(2),
      DI(2) => \i__carry_i_1_n_32\,
      DI(1 downto 0) => currentSize_1_reg_622(1 downto 0),
      O(3 downto 0) => data6(3 downto 0),
      S(3) => \i__carry_i_2_n_32\,
      S(2) => \i__carry_i_3_n_32\,
      S(1) => \i__carry_i_4_n_32\,
      S(0) => \i__carry_i_5_n_32\
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_32\,
      CO(3) => \NLW__inferred__1/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__1/i__carry__0_n_33\,
      CO(1) => \_inferred__1/i__carry__0_n_34\,
      CO(0) => \_inferred__1/i__carry__0_n_35\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => currentSize_1_reg_622(5 downto 3),
      O(3 downto 0) => data6(7 downto 4),
      S(3) => \i__carry__0_i_1_n_32\,
      S(2) => \i__carry__0_i_2_n_32\,
      S(1) => \i__carry__0_i_3_n_32\,
      S(0) => \i__carry__0_i_4_n_32\
    );
\add_ln264_1_reg_806[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(1),
      O => add_ln264_1_fu_527_p2(1)
    );
\add_ln264_1_reg_806[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(1),
      O => \add_ln264_1_reg_806[2]_i_1_n_32\
    );
\add_ln264_1_reg_806[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(2),
      O => \add_ln264_1_reg_806[3]_i_1_n_32\
    );
\add_ln264_1_reg_806[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(1),
      O => \add_ln264_1_reg_806[4]_i_1_n_32\
    );
\add_ln264_1_reg_806[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(5),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I4 => currentSize_1_reg_622_pp0_iter1_reg(3),
      O => \add_ln264_1_reg_806[5]_i_1_n_32\
    );
\add_ln264_1_reg_806[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(6),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(5),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I4 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I5 => currentSize_1_reg_622_pp0_iter1_reg(4),
      O => \add_ln264_1_reg_806[6]_i_1_n_32\
    );
\add_ln264_1_reg_806[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(7),
      I1 => \add_ln264_1_reg_806[7]_i_2_n_32\,
      I2 => currentSize_1_reg_622_pp0_iter1_reg(6),
      O => add_ln264_1_fu_527_p2(7)
    );
\add_ln264_1_reg_806[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I4 => currentSize_1_reg_622_pp0_iter1_reg(5),
      O => \add_ln264_1_reg_806[7]_i_2_n_32\
    );
\add_ln264_1_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => currentSize_1_reg_622_pp0_iter1_reg(0),
      Q => add_ln264_1_reg_806(0),
      R => '0'
    );
\add_ln264_1_reg_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => add_ln264_1_fu_527_p2(1),
      Q => add_ln264_1_reg_806(1),
      R => '0'
    );
\add_ln264_1_reg_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \add_ln264_1_reg_806[2]_i_1_n_32\,
      Q => add_ln264_1_reg_806(2),
      R => '0'
    );
\add_ln264_1_reg_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \add_ln264_1_reg_806[3]_i_1_n_32\,
      Q => add_ln264_1_reg_806(3),
      R => '0'
    );
\add_ln264_1_reg_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \add_ln264_1_reg_806[4]_i_1_n_32\,
      Q => add_ln264_1_reg_806(4),
      R => '0'
    );
\add_ln264_1_reg_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \add_ln264_1_reg_806[5]_i_1_n_32\,
      Q => add_ln264_1_reg_806(5),
      R => '0'
    );
\add_ln264_1_reg_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \add_ln264_1_reg_806[6]_i_1_n_32\,
      Q => add_ln264_1_reg_806(6),
      R => '0'
    );
\add_ln264_1_reg_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => add_ln264_1_fu_527_p2(7),
      Q => add_ln264_1_reg_806(7),
      R => '0'
    );
\add_ln264_2_reg_821[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(0),
      O => \add_ln264_2_reg_821[0]_i_1_n_32\
    );
\add_ln264_2_reg_821[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(0),
      O => \add_ln264_2_reg_821[1]_i_1_n_32\
    );
\add_ln264_2_reg_821[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(0),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(1),
      O => \add_ln264_2_reg_821[2]_i_1_n_32\
    );
\add_ln264_2_reg_821[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(0),
      O => \add_ln264_2_reg_821[3]_i_1_n_32\
    );
\add_ln264_2_reg_821[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(0),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I4 => currentSize_1_reg_622_pp0_iter1_reg(2),
      O => \add_ln264_2_reg_821[4]_i_1_n_32\
    );
\add_ln264_2_reg_821[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAAAAAAAAAA"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(5),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I4 => currentSize_1_reg_622_pp0_iter1_reg(0),
      I5 => currentSize_1_reg_622_pp0_iter1_reg(3),
      O => \add_ln264_2_reg_821[5]_i_1_n_32\
    );
\add_ln264_2_reg_821[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(6),
      I1 => \add_ln264_2_reg_821[7]_i_2_n_32\,
      O => add_ln264_2_fu_558_p2(6)
    );
\add_ln264_2_reg_821[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(7),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(6),
      I2 => \add_ln264_2_reg_821[7]_i_2_n_32\,
      O => add_ln264_2_fu_558_p2(7)
    );
\add_ln264_2_reg_821[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(5),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I4 => currentSize_1_reg_622_pp0_iter1_reg(0),
      I5 => currentSize_1_reg_622_pp0_iter1_reg(3),
      O => \add_ln264_2_reg_821[7]_i_2_n_32\
    );
\add_ln264_2_reg_821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => \add_ln264_2_reg_821[0]_i_1_n_32\,
      Q => add_ln264_2_reg_821(0),
      R => '0'
    );
\add_ln264_2_reg_821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => \add_ln264_2_reg_821[1]_i_1_n_32\,
      Q => add_ln264_2_reg_821(1),
      R => '0'
    );
\add_ln264_2_reg_821_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => \add_ln264_2_reg_821[2]_i_1_n_32\,
      Q => add_ln264_2_reg_821(2),
      R => '0'
    );
\add_ln264_2_reg_821_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => \add_ln264_2_reg_821[3]_i_1_n_32\,
      Q => add_ln264_2_reg_821(3),
      R => '0'
    );
\add_ln264_2_reg_821_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => \add_ln264_2_reg_821[4]_i_1_n_32\,
      Q => add_ln264_2_reg_821(4),
      R => '0'
    );
\add_ln264_2_reg_821_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => \add_ln264_2_reg_821[5]_i_1_n_32\,
      Q => add_ln264_2_reg_821(5),
      R => '0'
    );
\add_ln264_2_reg_821_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => add_ln264_2_fu_558_p2(6),
      Q => add_ln264_2_reg_821(6),
      R => '0'
    );
\add_ln264_2_reg_821_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => add_ln264_2_fu_558_p2(7),
      Q => add_ln264_2_reg_821(7),
      R => '0'
    );
\add_ln264_reg_770[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(0),
      O => data5(0)
    );
\add_ln264_reg_770[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => currentSize_1_reg_622(1),
      I1 => currentSize_1_reg_622(0),
      O => add_ln264_fu_475_p2(1)
    );
\add_ln264_reg_770[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => currentSize_1_reg_622(2),
      I1 => currentSize_1_reg_622(0),
      I2 => currentSize_1_reg_622(1),
      O => \add_ln264_reg_770[2]_i_1_n_32\
    );
\add_ln264_reg_770[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => currentSize_1_reg_622(3),
      I1 => currentSize_1_reg_622(1),
      I2 => currentSize_1_reg_622(0),
      I3 => currentSize_1_reg_622(2),
      O => add_ln264_fu_475_p2(3)
    );
\add_ln264_reg_770[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => currentSize_1_reg_622(4),
      I1 => currentSize_1_reg_622(2),
      I2 => currentSize_1_reg_622(0),
      I3 => currentSize_1_reg_622(1),
      I4 => currentSize_1_reg_622(3),
      O => \add_ln264_reg_770[4]_i_1_n_32\
    );
\add_ln264_reg_770[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => currentSize_1_reg_622(5),
      I1 => currentSize_1_reg_622(4),
      I2 => currentSize_1_reg_622(3),
      I3 => currentSize_1_reg_622(1),
      I4 => currentSize_1_reg_622(0),
      I5 => currentSize_1_reg_622(2),
      O => \add_ln264_reg_770[5]_i_1_n_32\
    );
\add_ln264_reg_770[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => currentSize_1_reg_622(6),
      I1 => \add_ln264_reg_770[7]_i_2_n_32\,
      O => add_ln264_fu_475_p2(6)
    );
\add_ln264_reg_770[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => currentSize_1_reg_622(7),
      I1 => currentSize_1_reg_622(6),
      I2 => \add_ln264_reg_770[7]_i_2_n_32\,
      O => add_ln264_fu_475_p2(7)
    );
\add_ln264_reg_770[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => currentSize_1_reg_622(5),
      I1 => currentSize_1_reg_622(4),
      I2 => currentSize_1_reg_622(3),
      I3 => currentSize_1_reg_622(1),
      I4 => currentSize_1_reg_622(0),
      I5 => currentSize_1_reg_622(2),
      O => \add_ln264_reg_770[7]_i_2_n_32\
    );
\add_ln264_reg_770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => data5(0),
      Q => add_ln264_reg_770(0),
      R => '0'
    );
\add_ln264_reg_770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln264_fu_475_p2(1),
      Q => add_ln264_reg_770(1),
      R => '0'
    );
\add_ln264_reg_770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln264_reg_770[2]_i_1_n_32\,
      Q => add_ln264_reg_770(2),
      R => '0'
    );
\add_ln264_reg_770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln264_fu_475_p2(3),
      Q => add_ln264_reg_770(3),
      R => '0'
    );
\add_ln264_reg_770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln264_reg_770[4]_i_1_n_32\,
      Q => add_ln264_reg_770(4),
      R => '0'
    );
\add_ln264_reg_770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \add_ln264_reg_770[5]_i_1_n_32\,
      Q => add_ln264_reg_770(5),
      R => '0'
    );
\add_ln264_reg_770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln264_fu_475_p2(6),
      Q => add_ln264_reg_770(6),
      R => '0'
    );
\add_ln264_reg_770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln264_fu_475_p2(7),
      Q => add_ln264_reg_770(7),
      R => '0'
    );
\and_ln251_reg_743[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln233_reg_637,
      I1 => ap_CS_fsm_pp0_stage14,
      O => and_ln251_reg_7430
    );
\and_ln251_reg_743[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => currentSize_1_reg_622(4),
      I1 => \and_ln251_reg_743_reg[0]_0\,
      I2 => currentSize_1_reg_622(1),
      I3 => currentSize_1_reg_622(0),
      I4 => currentSize_1_reg_622(3),
      I5 => currentSize_1_reg_622(2),
      O => p_0_in7_out
    );
\and_ln251_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => p_0_in7_out,
      Q => and_ln251_reg_743,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage14,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => icmp_ln233_reg_637,
      O => ap_done_reg1
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C888CCC"
    )
        port map (
      I0 => icmp_ln233_reg_637,
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_32\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => ap_CS_fsm_pp0_stage9,
      I5 => \ap_CS_fsm[1]_i_3_n_32\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ap_CS_fsm[1]_i_2_n_32\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => \ap_CS_fsm[1]_i_4_n_32\,
      O => \ap_CS_fsm[1]_i_3_n_32\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm[1]_i_4_n_32\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8080000A808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage9,
      I5 => icmp_ln233_reg_637,
      O => ap_enable_reg_pp0_iter0_reg_i_1_n_32
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_reg_i_1_n_32,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_enable_reg_pp0_iter1_0,
      O => ap_enable_reg_pp0_iter1_i_1_n_32
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_32,
      Q => ap_enable_reg_pp0_iter1_0,
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(0),
      Q => currentSize_1_reg_622_pp0_iter1_reg(0),
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(1),
      Q => currentSize_1_reg_622_pp0_iter1_reg(1),
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(2),
      Q => currentSize_1_reg_622_pp0_iter1_reg(2),
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(3),
      Q => currentSize_1_reg_622_pp0_iter1_reg(3),
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(4),
      Q => currentSize_1_reg_622_pp0_iter1_reg(4),
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(5),
      Q => currentSize_1_reg_622_pp0_iter1_reg(5),
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(6),
      Q => currentSize_1_reg_622_pp0_iter1_reg(6),
      R => '0'
    );
\currentSize_1_reg_622_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_1_reg_622(7),
      Q => currentSize_1_reg_622_pp0_iter1_reg(7),
      R => '0'
    );
\currentSize_1_reg_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(0),
      Q => currentSize_1_reg_622(0),
      R => '0'
    );
\currentSize_1_reg_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(1),
      Q => currentSize_1_reg_622(1),
      R => '0'
    );
\currentSize_1_reg_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(2),
      Q => currentSize_1_reg_622(2),
      R => '0'
    );
\currentSize_1_reg_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(3),
      Q => currentSize_1_reg_622(3),
      R => '0'
    );
\currentSize_1_reg_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(4),
      Q => currentSize_1_reg_622(4),
      R => '0'
    );
\currentSize_1_reg_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(5),
      Q => currentSize_1_reg_622(5),
      R => '0'
    );
\currentSize_1_reg_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(6),
      Q => currentSize_1_reg_622(6),
      R => '0'
    );
\currentSize_1_reg_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => currentSize_fu_58_reg(7),
      Q => currentSize_1_reg_622(7),
      R => '0'
    );
\currentSize_fu_58[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => currentSize_fu_58_reg(4),
      I1 => currentSize_fu_58_reg(2),
      I2 => currentSize_fu_58_reg(3),
      I3 => currentSize_fu_58_reg(5),
      O => \currentSize_fu_58[7]_i_3_n_32\
    );
\currentSize_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => p_0_in(0),
      Q => currentSize_fu_58_reg(0),
      R => '0'
    );
\currentSize_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => p_0_in(1),
      Q => currentSize_fu_58_reg(1),
      R => '0'
    );
\currentSize_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => p_0_in(2),
      Q => currentSize_fu_58_reg(2),
      R => '0'
    );
\currentSize_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => p_0_in(3),
      Q => currentSize_fu_58_reg(3),
      R => '0'
    );
\currentSize_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => p_0_in(4),
      Q => currentSize_fu_58_reg(4),
      R => '0'
    );
\currentSize_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => p_0_in(5),
      Q => currentSize_fu_58_reg(5),
      R => '0'
    );
\currentSize_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => currentSize_fu_58_reg(6),
      R => '0'
    );
\currentSize_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_44,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => currentSize_fu_58_reg(7),
      R => '0'
    );
\expandedKey_load_1_reg_667[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => icmp_ln233_reg_637,
      I1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage11,
      O => expandedKey_load_1_reg_6670
    );
\expandedKey_load_1_reg_667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(0),
      Q => expandedKey_load_1_reg_667(0),
      R => '0'
    );
\expandedKey_load_1_reg_667_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(1),
      Q => expandedKey_load_1_reg_667(1),
      R => '0'
    );
\expandedKey_load_1_reg_667_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(2),
      Q => expandedKey_load_1_reg_667(2),
      R => '0'
    );
\expandedKey_load_1_reg_667_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(3),
      Q => expandedKey_load_1_reg_667(3),
      R => '0'
    );
\expandedKey_load_1_reg_667_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(4),
      Q => expandedKey_load_1_reg_667(4),
      R => '0'
    );
\expandedKey_load_1_reg_667_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(5),
      Q => expandedKey_load_1_reg_667(5),
      R => '0'
    );
\expandedKey_load_1_reg_667_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(6),
      Q => expandedKey_load_1_reg_667(6),
      R => '0'
    );
\expandedKey_load_1_reg_667_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_reg_722_reg[7]_0\(7),
      Q => expandedKey_load_1_reg_667(7),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(0),
      Q => expandedKey_load_2_reg_673(0),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(1),
      Q => expandedKey_load_2_reg_673(1),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(2),
      Q => expandedKey_load_2_reg_673(2),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(3),
      Q => expandedKey_load_2_reg_673(3),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(4),
      Q => expandedKey_load_2_reg_673(4),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(5),
      Q => expandedKey_load_2_reg_673(5),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(6),
      Q => expandedKey_load_2_reg_673(6),
      R => '0'
    );
\expandedKey_load_2_reg_673_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_1_reg_6670,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(7),
      Q => expandedKey_load_2_reg_673(7),
      R => '0'
    );
\expandedKey_load_3_reg_693[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => icmp_ln233_reg_637,
      O => expandedKey_load_3_reg_6930
    );
\expandedKey_load_3_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(0),
      Q => expandedKey_load_3_reg_693(0),
      R => '0'
    );
\expandedKey_load_3_reg_693_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(1),
      Q => expandedKey_load_3_reg_693(1),
      R => '0'
    );
\expandedKey_load_3_reg_693_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(2),
      Q => expandedKey_load_3_reg_693(2),
      R => '0'
    );
\expandedKey_load_3_reg_693_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(3),
      Q => expandedKey_load_3_reg_693(3),
      R => '0'
    );
\expandedKey_load_3_reg_693_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(4),
      Q => expandedKey_load_3_reg_693(4),
      R => '0'
    );
\expandedKey_load_3_reg_693_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(5),
      Q => expandedKey_load_3_reg_693(5),
      R => '0'
    );
\expandedKey_load_3_reg_693_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(6),
      Q => expandedKey_load_3_reg_693(6),
      R => '0'
    );
\expandedKey_load_3_reg_693_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_2_reg_673_reg[7]_0\(7),
      Q => expandedKey_load_3_reg_693(7),
      R => '0'
    );
\expandedKey_load_7_reg_727[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => icmp_ln233_reg_637,
      I1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage13,
      O => rconIteration_1_fu_540
    );
\expandedKey_load_7_reg_727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(0),
      Q => expandedKey_load_7_reg_727(0),
      R => '0'
    );
\expandedKey_load_7_reg_727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(1),
      Q => expandedKey_load_7_reg_727(1),
      R => '0'
    );
\expandedKey_load_7_reg_727_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(2),
      Q => expandedKey_load_7_reg_727(2),
      R => '0'
    );
\expandedKey_load_7_reg_727_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(3),
      Q => expandedKey_load_7_reg_727(3),
      R => '0'
    );
\expandedKey_load_7_reg_727_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(4),
      Q => expandedKey_load_7_reg_727(4),
      R => '0'
    );
\expandedKey_load_7_reg_727_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(5),
      Q => expandedKey_load_7_reg_727(5),
      R => '0'
    );
\expandedKey_load_7_reg_727_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(6),
      Q => expandedKey_load_7_reg_727(6),
      R => '0'
    );
\expandedKey_load_7_reg_727_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => \expandedKey_load_reg_722_reg[7]_0\(7),
      Q => expandedKey_load_7_reg_727(7),
      R => '0'
    );
\expandedKey_load_reg_722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(0),
      Q => expandedKey_load_reg_722(0),
      R => '0'
    );
\expandedKey_load_reg_722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(1),
      Q => expandedKey_load_reg_722(1),
      R => '0'
    );
\expandedKey_load_reg_722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(2),
      Q => expandedKey_load_reg_722(2),
      R => '0'
    );
\expandedKey_load_reg_722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(3),
      Q => expandedKey_load_reg_722(3),
      R => '0'
    );
\expandedKey_load_reg_722_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(4),
      Q => expandedKey_load_reg_722(4),
      R => '0'
    );
\expandedKey_load_reg_722_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(5),
      Q => expandedKey_load_reg_722(5),
      R => '0'
    );
\expandedKey_load_reg_722_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(6),
      Q => expandedKey_load_reg_722(6),
      R => '0'
    );
\expandedKey_load_reg_722_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => expandedKey_load_3_reg_6930,
      D => \expandedKey_load_reg_722_reg[7]_0\(7),
      Q => expandedKey_load_reg_722(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.AES_Power_Monitor_aes_0_2_aes_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln233_fu_292_p2,
      D(7) => flow_control_loop_pipe_sequential_init_U_n_33,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_34,
      D(5 downto 0) => p_0_in(5 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      Q(3) => ap_CS_fsm_pp0_stage14,
      Q(2) => ap_CS_fsm_pp0_stage9,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(2 downto 0),
      currentSize_fu_581 => currentSize_fu_581,
      \currentSize_fu_58_reg[7]\(7 downto 0) => currentSize_fu_58_reg(7 downto 0),
      \currentSize_fu_58_reg[7]_0\ => \currentSize_fu_58[7]_i_3_n_32\,
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg,
      grp_expandKey_fu_343_ap_start_reg => grp_expandKey_fu_343_ap_start_reg,
      grp_expandKey_fu_343_ap_start_reg0 => grp_expandKey_fu_343_ap_start_reg0,
      grp_expandKey_fu_343_ap_start_reg_reg(2 downto 1) => grp_expandKey_fu_343_ap_start_reg_reg(3 downto 2),
      grp_expandKey_fu_343_ap_start_reg_reg(0) => grp_expandKey_fu_343_ap_start_reg_reg(0),
      icmp_ln233_reg_637 => icmp_ln233_reg_637
    );
grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAFFAA"
    )
        port map (
      I0 => grp_expandKey_fu_343_ap_start_reg_reg(2),
      I1 => icmp_ln233_reg_637,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(6),
      I1 => currentSize_1_reg_622(7),
      O => \i__carry__0_i_1_n_32\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(5),
      I1 => currentSize_1_reg_622(6),
      O => \i__carry__0_i_2_n_32\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(4),
      I1 => currentSize_1_reg_622(5),
      O => \i__carry__0_i_3_n_32\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(3),
      I1 => currentSize_1_reg_622(4),
      O => \i__carry__0_i_4_n_32\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(2),
      O => \i__carry_i_1_n_32\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(2),
      I1 => currentSize_1_reg_622(3),
      O => \i__carry_i_2_n_32\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => currentSize_1_reg_622(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_0,
      O => \i__carry_i_3_n_32\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FBFCFFF70403000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I5 => currentSize_1_reg_622(1),
      O => \i__carry_i_4_n_32\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8A808070757F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => currentSize_1_reg_622(0),
      O => \i__carry_i_5_n_32\
    );
icmp_ln233_fu_292_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_icmp_ln233_fu_292_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => icmp_ln233_fu_292_p2,
      CO(0) => icmp_ln233_fu_292_p2_carry_n_35,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => icmp_ln233_fu_292_p2_carry_i_1_n_32,
      DI(0) => icmp_ln233_fu_292_p2_carry_i_2_n_32,
      O(3 downto 0) => NLW_icmp_ln233_fu_292_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => icmp_ln233_fu_292_p2_carry_i_3_n_32,
      S(0) => icmp_ln233_fu_292_p2_carry_i_4_n_32
    );
icmp_ln233_fu_292_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => currentSize_fu_58_reg(6),
      I1 => expandedKeySize_1_reg_555_reg(1),
      I2 => Q(1),
      I3 => \icmp_ln233_reg_637_reg[0]_0\,
      I4 => currentSize_fu_58_reg(7),
      O => icmp_ln233_fu_292_p2_carry_i_1_n_32
    );
icmp_ln233_fu_292_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5404FD5D"
    )
        port map (
      I0 => currentSize_fu_58_reg(5),
      I1 => \icmp_ln233_reg_637_reg[0]_1\,
      I2 => Q(1),
      I3 => expandedKeySize_1_reg_555_reg(0),
      I4 => currentSize_fu_58_reg(4),
      O => icmp_ln233_fu_292_p2_carry_i_2_n_32
    );
icmp_ln233_fu_292_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => currentSize_fu_58_reg(7),
      I1 => expandedKeySize_1_reg_555_reg(1),
      I2 => Q(1),
      I3 => \icmp_ln233_reg_637_reg[0]_0\,
      I4 => currentSize_fu_58_reg(6),
      O => icmp_ln233_fu_292_p2_carry_i_3_n_32
    );
icmp_ln233_fu_292_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => currentSize_fu_58_reg(4),
      I1 => expandedKeySize_1_reg_555_reg(0),
      I2 => Q(1),
      I3 => \icmp_ln233_reg_637_reg[0]_1\,
      I4 => currentSize_fu_58_reg(5),
      O => icmp_ln233_fu_292_p2_carry_i_4_n_32
    );
\icmp_ln233_reg_637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => icmp_ln233_fu_292_p2,
      Q => icmp_ln233_reg_637,
      R => '0'
    );
\icmp_ln245_reg_703[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln233_reg_637,
      I1 => ap_CS_fsm_pp0_stage12,
      O => icmp_ln245_reg_7030
    );
\icmp_ln245_reg_703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => p_0_in_1,
      Q => icmp_ln245_reg_703,
      R => '0'
    );
ram_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_46_n_32,
      I1 => ram_reg_i_47_n_32,
      O => ADDRBWRADDR(7),
      S => ap_CS_fsm_pp0_stage12
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444B8BB7477B888"
    )
        port map (
      I0 => \ram_reg_i_48__1_n_32\,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => sub_ln263_fu_360_p2(6),
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => currentSize_1_reg_622(6),
      I5 => \ram_reg_i_49__1_n_32\,
      O => ADDRBWRADDR(6)
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB7444B8887477"
    )
        port map (
      I0 => ram_reg_i_50_n_32,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => sub_ln263_fu_360_p2(5),
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => currentSize_1_reg_622(5),
      I5 => ram_reg_i_51_n_32,
      O => ADDRBWRADDR(5)
    );
ram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB7444B8887477"
    )
        port map (
      I0 => ram_reg_i_52_n_32,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => sub_ln263_fu_360_p2(4),
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => currentSize_1_reg_622(4),
      I5 => ram_reg_i_53_n_32,
      O => ADDRBWRADDR(4)
    );
ram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF3000B8887477"
    )
        port map (
      I0 => ram_reg_i_54_n_32,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => sub_ln263_fu_360_p2(3),
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => currentSize_1_reg_622(3),
      I5 => currentSize_1_reg_622(2),
      O => ADDRBWRADDR(3)
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E01F101F1F"
    )
        port map (
      I0 => currentSize_1_reg_622(0),
      I1 => currentSize_1_reg_622(1),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => sub_ln263_fu_360_p2(2),
      I4 => ap_CS_fsm_pp0_stage11,
      I5 => currentSize_1_reg_622(2),
      O => ADDRBWRADDR(2)
    );
ram_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FB8B8"
    )
        port map (
      I0 => sub_ln263_fu_360_p2(1),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => currentSize_1_reg_622(1),
      I3 => currentSize_1_reg_622(0),
      I4 => ap_CS_fsm_pp0_stage12,
      O => ADDRBWRADDR(1)
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45EA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => sub_ln263_fu_360_p2(0),
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => currentSize_1_reg_622(0),
      O => ADDRBWRADDR(0)
    );
ram_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(7),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_55_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(7),
      O => DIADI(7)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      O => expandedKey_1_ce1
    );
ram_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(6),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_56_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(6),
      O => DIADI(6)
    );
ram_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(5),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_57_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(5),
      O => DIADI(5)
    );
ram_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(4),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_58_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(4),
      O => DIADI(4)
    );
ram_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(3),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_59_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(3),
      O => DIADI(3)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(2),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_60_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(2),
      O => DIADI(2)
    );
ram_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(1),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_61_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(1),
      O => DIADI(1)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xor_ln263_3_reg_831(0),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ram_reg_i_62_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg(0),
      O => DIADI(0)
    );
ram_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => ram_reg_i_64_n_32,
      I1 => ram_reg_i_65_n_32,
      I2 => ram_reg_i_66_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => grp_expandKey_fu_343_ap_start_reg_reg(1),
      I5 => ap_enable_reg_pp0_iter1,
      O => grp_expandKey_fu_343_expandedKey_ce0
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I5 => Q(1),
      O => expandedKey_ce1
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0E0E000E0E0E0"
    )
        port map (
      I0 => ram_reg_i_67_n_32,
      I1 => ram_reg_i_68_n_32,
      I2 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => add_ln264_2_reg_821(7),
      O => grp_expandKey_fu_343_expandedKey_address0(7)
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0E0E000E0E0E0"
    )
        port map (
      I0 => ram_reg_i_69_n_32,
      I1 => ram_reg_i_70_n_32,
      I2 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => add_ln264_2_reg_821(6),
      O => grp_expandKey_fu_343_expandedKey_address0(6)
    );
ram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => i_1_reg_132(5),
      I1 => add_ln264_2_reg_821(5),
      I2 => ram_reg_i_72_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg_i_73_n_32,
      I5 => ram_reg_i_74_n_32,
      O => grp_expandKey_fu_343_expandedKey_address0(5)
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => i_1_reg_132(4),
      I1 => add_ln264_2_reg_821(4),
      I2 => ram_reg_i_72_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg_i_76_n_32,
      I5 => ram_reg_i_77_n_32,
      O => grp_expandKey_fu_343_expandedKey_address0(4)
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => i_1_reg_132(3),
      I1 => add_ln264_2_reg_821(3),
      I2 => ram_reg_i_72_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg_i_78_n_32,
      I5 => ram_reg_i_79_n_32,
      O => grp_expandKey_fu_343_expandedKey_address0(3)
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => i_1_reg_132(2),
      I1 => add_ln264_2_reg_821(2),
      I2 => ram_reg_i_72_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg_i_80_n_32,
      I5 => ram_reg_i_81_n_32,
      O => grp_expandKey_fu_343_expandedKey_address0(2)
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => i_1_reg_132(1),
      I1 => add_ln264_2_reg_821(1),
      I2 => ram_reg_i_72_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg_i_82_n_32,
      I5 => ram_reg_i_83_n_32,
      O => grp_expandKey_fu_343_expandedKey_address0(1)
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => i_1_reg_132(0),
      I1 => add_ln264_2_reg_821(0),
      I2 => ram_reg_i_72_n_32,
      I3 => grp_expandKey_fu_343_ap_start_reg_reg(3),
      I4 => ram_reg_i_84_n_32,
      I5 => ram_reg_i_85_n_32,
      O => grp_expandKey_fu_343_expandedKey_address0(0)
    );
ram_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => sub_ln263_fu_360_p2(7),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => currentSize_1_reg_622(6),
      I3 => \ram_reg_i_49__1_n_32\,
      I4 => currentSize_1_reg_622(7),
      O => ram_reg_i_46_n_32
    );
ram_reg_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => currentSize_1_reg_622(7),
      I1 => currentSize_1_reg_622(6),
      I2 => currentSize_1_reg_622(5),
      I3 => ram_reg_i_52_n_32,
      I4 => currentSize_1_reg_622(4),
      O => ram_reg_i_47_n_32
    );
\ram_reg_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => currentSize_1_reg_622(5),
      I1 => currentSize_1_reg_622(2),
      I2 => currentSize_1_reg_622(3),
      I3 => currentSize_1_reg_622(0),
      I4 => currentSize_1_reg_622(1),
      I5 => currentSize_1_reg_622(4),
      O => \ram_reg_i_48__1_n_32\
    );
\ram_reg_i_49__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => currentSize_1_reg_622(5),
      I1 => currentSize_1_reg_622(3),
      I2 => currentSize_1_reg_622(2),
      I3 => currentSize_1_reg_622(4),
      O => \ram_reg_i_49__1_n_32\
    );
ram_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => currentSize_1_reg_622(4),
      I1 => currentSize_1_reg_622(1),
      I2 => currentSize_1_reg_622(0),
      I3 => currentSize_1_reg_622(3),
      I4 => currentSize_1_reg_622(2),
      O => ram_reg_i_50_n_32
    );
ram_reg_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => currentSize_1_reg_622(4),
      I1 => currentSize_1_reg_622(2),
      I2 => currentSize_1_reg_622(3),
      O => ram_reg_i_51_n_32
    );
ram_reg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => currentSize_1_reg_622(2),
      I1 => currentSize_1_reg_622(3),
      I2 => currentSize_1_reg_622(0),
      I3 => currentSize_1_reg_622(1),
      O => ram_reg_i_52_n_32
    );
ram_reg_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => currentSize_1_reg_622(3),
      I1 => currentSize_1_reg_622(2),
      O => ram_reg_i_53_n_32
    );
ram_reg_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => currentSize_1_reg_622(1),
      I1 => currentSize_1_reg_622(0),
      O => ram_reg_i_54_n_32
    );
ram_reg_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(7),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(7),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(7),
      O => ram_reg_i_55_n_32
    );
ram_reg_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(6),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(6),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(6),
      O => ram_reg_i_56_n_32
    );
ram_reg_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(5),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(5),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(5),
      O => ram_reg_i_57_n_32
    );
ram_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(4),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(4),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(4),
      O => ram_reg_i_58_n_32
    );
ram_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(3),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(3),
      O => ram_reg_i_59_n_32
    );
ram_reg_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(2),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(2),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(2),
      O => ram_reg_i_60_n_32
    );
ram_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(1),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(1),
      O => ram_reg_i_61_n_32
    );
ram_reg_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xor_ln263_2_reg_816(0),
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => xor_ln263_1_reg_796(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => xor_ln263_reg_755(0),
      O => ram_reg_i_62_n_32
    );
ram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FEEE0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => icmp_ln233_reg_637,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => \ap_CS_fsm_reg[9]_0\
    );
ram_reg_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => ap_CS_fsm_pp0_stage11,
      O => ram_reg_i_64_n_32
    );
ram_reg_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F1F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_i_65_n_32
    );
ram_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage6,
      I3 => ap_CS_fsm_pp0_stage7,
      O => ram_reg_i_66_n_32
    );
ram_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => add_ln264_reg_770(7),
      I1 => ram_reg_i_66_n_32,
      I2 => \data5__0\(7),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(7),
      I5 => sbox_U_n_40,
      O => ram_reg_i_67_n_32
    );
ram_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \sub_ln263_3_fu_563_p2_carry__0_n_37\,
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(7),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(7),
      O => ram_reg_i_68_n_32
    );
ram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => add_ln264_reg_770(6),
      I1 => ram_reg_i_66_n_32,
      I2 => \data5__0\(6),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(6),
      I5 => sbox_U_n_40,
      O => ram_reg_i_69_n_32
    );
ram_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \sub_ln263_3_fu_563_p2_carry__0_n_38\,
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(6),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(6),
      O => ram_reg_i_70_n_32
    );
ram_reg_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_72_n_32
    );
ram_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => add_ln264_reg_770(5),
      I1 => ram_reg_i_66_n_32,
      I2 => \data5__0\(5),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(5),
      I5 => sbox_U_n_40,
      O => ram_reg_i_73_n_32
    );
ram_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \sub_ln263_3_fu_563_p2_carry__0_n_39\,
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(5),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(5),
      O => ram_reg_i_74_n_32
    );
ram_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => add_ln264_reg_770(4),
      I1 => ram_reg_i_66_n_32,
      I2 => \data5__0\(4),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(4),
      I5 => sbox_U_n_40,
      O => ram_reg_i_76_n_32
    );
ram_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => sub_ln263_3_fu_563_p2_carry_n_36,
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(4),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(4),
      O => ram_reg_i_77_n_32
    );
ram_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => add_ln264_reg_770(3),
      I1 => ram_reg_i_66_n_32,
      I2 => \data5__0\(3),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(3),
      I5 => sbox_U_n_40,
      O => ram_reg_i_78_n_32
    );
ram_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => sub_ln263_3_fu_563_p2_carry_n_37,
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(3),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(3),
      O => ram_reg_i_79_n_32
    );
ram_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => add_ln264_reg_770(2),
      I1 => ram_reg_i_66_n_32,
      I2 => \data5__0\(2),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(2),
      I5 => sbox_U_n_40,
      O => ram_reg_i_80_n_32
    );
ram_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => sub_ln263_3_fu_563_p2_carry_n_38,
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(2),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(2),
      O => ram_reg_i_81_n_32
    );
ram_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888C0CCC000"
    )
        port map (
      I0 => add_ln264_reg_770(1),
      I1 => ram_reg_i_66_n_32,
      I2 => \data5__0\(1),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(1),
      I5 => sbox_U_n_40,
      O => ram_reg_i_82_n_32
    );
ram_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => sub_ln263_3_fu_563_p2_carry_n_39,
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(1),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(1),
      O => ram_reg_i_83_n_32
    );
ram_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880CCC0C00"
    )
        port map (
      I0 => add_ln264_reg_770(0),
      I1 => ram_reg_i_66_n_32,
      I2 => currentSize_1_reg_622(0),
      I3 => ram_reg_i_86_n_32,
      I4 => data6(0),
      I5 => sbox_U_n_40,
      O => ram_reg_i_84_n_32
    );
ram_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444747774447444"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(0),
      I1 => ram_reg_i_87_n_32,
      I2 => add_ln264_1_reg_806(0),
      I3 => ram_reg_i_88_n_32,
      I4 => ram_reg_i_89_n_32,
      I5 => data3(0),
      O => ram_reg_i_85_n_32
    );
ram_reg_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage1,
      O => ram_reg_i_86_n_32
    );
ram_reg_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage7,
      O => ram_reg_i_87_n_32
    );
ram_reg_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_88_n_32
    );
ram_reg_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage4,
      O => ram_reg_i_89_n_32
    );
\rconIteration_1_fu_54[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rconIteration_1_load_reg_641(0),
      I1 => icmp_ln245_reg_703,
      O => \rconIteration_1_fu_54[3]_i_2_n_32\
    );
\rconIteration_1_fu_54_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(0),
      Q => rconIteration_1_fu_54(0),
      S => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(1),
      Q => rconIteration_1_fu_54(1),
      R => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(2),
      Q => rconIteration_1_fu_54(2),
      R => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(3),
      Q => rconIteration_1_fu_54(3),
      R => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rconIteration_1_fu_54_reg[3]_i_1_n_32\,
      CO(2) => \rconIteration_1_fu_54_reg[3]_i_1_n_33\,
      CO(1) => \rconIteration_1_fu_54_reg[3]_i_1_n_34\,
      CO(0) => \rconIteration_1_fu_54_reg[3]_i_1_n_35\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rconIteration_1_load_reg_641(0),
      O(3 downto 0) => rconIteration_fu_411_p3(3 downto 0),
      S(3 downto 1) => rconIteration_1_load_reg_641(3 downto 1),
      S(0) => \rconIteration_1_fu_54[3]_i_2_n_32\
    );
\rconIteration_1_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(4),
      Q => rconIteration_1_fu_54(4),
      R => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(5),
      Q => rconIteration_1_fu_54(5),
      R => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(6),
      Q => rconIteration_1_fu_54(6),
      R => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_fu_540,
      D => rconIteration_fu_411_p3(7),
      Q => rconIteration_1_fu_54(7),
      R => currentSize_fu_581
    );
\rconIteration_1_fu_54_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rconIteration_1_fu_54_reg[3]_i_1_n_32\,
      CO(3) => \NLW_rconIteration_1_fu_54_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \rconIteration_1_fu_54_reg[7]_i_2_n_33\,
      CO(1) => \rconIteration_1_fu_54_reg[7]_i_2_n_34\,
      CO(0) => \rconIteration_1_fu_54_reg[7]_i_2_n_35\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rconIteration_fu_411_p3(7 downto 4),
      S(3 downto 0) => rconIteration_1_load_reg_641(7 downto 4)
    );
\rconIteration_1_load_reg_641[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln233_fu_292_p2,
      O => rconIteration_1_load_reg_6410
    );
\rconIteration_1_load_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(0),
      Q => rconIteration_1_load_reg_641(0),
      R => '0'
    );
\rconIteration_1_load_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(1),
      Q => rconIteration_1_load_reg_641(1),
      R => '0'
    );
\rconIteration_1_load_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(2),
      Q => rconIteration_1_load_reg_641(2),
      R => '0'
    );
\rconIteration_1_load_reg_641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(3),
      Q => rconIteration_1_load_reg_641(3),
      R => '0'
    );
\rconIteration_1_load_reg_641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(4),
      Q => rconIteration_1_load_reg_641(4),
      R => '0'
    );
\rconIteration_1_load_reg_641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(5),
      Q => rconIteration_1_load_reg_641(5),
      R => '0'
    );
\rconIteration_1_load_reg_641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(6),
      Q => rconIteration_1_load_reg_641(6),
      R => '0'
    );
\rconIteration_1_load_reg_641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rconIteration_1_load_reg_6410,
      D => rconIteration_1_fu_54(7),
      Q => rconIteration_1_load_reg_641(7),
      R => '0'
    );
\reg_267[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => rconIteration_1_fu_540,
      I1 => and_ln251_reg_743,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => icmp_ln233_reg_637,
      I5 => ap_CS_fsm_pp0_stage0,
      O => reg_2670
    );
\reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(0),
      Q => reg_267(0),
      R => '0'
    );
\reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(1),
      Q => reg_267(1),
      R => '0'
    );
\reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(2),
      Q => reg_267(2),
      R => '0'
    );
\reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(3),
      Q => reg_267(3),
      R => '0'
    );
\reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(4),
      Q => reg_267(4),
      R => '0'
    );
\reg_267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(5),
      Q => reg_267(5),
      R => '0'
    );
\reg_267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(6),
      Q => reg_267(6),
      R => '0'
    );
\reg_267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2670,
      D => sbox_q0(7),
      Q => reg_267(7),
      R => '0'
    );
\reg_271[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln245_reg_703,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => and_ln251_reg_743,
      O => reg_2710
    );
\reg_271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(0),
      Q => reg_271(0),
      R => '0'
    );
\reg_271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(1),
      Q => reg_271(1),
      R => '0'
    );
\reg_271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(2),
      Q => reg_271(2),
      R => '0'
    );
\reg_271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(3),
      Q => reg_271(3),
      R => '0'
    );
\reg_271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(4),
      Q => reg_271(4),
      R => '0'
    );
\reg_271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(5),
      Q => reg_271(5),
      R => '0'
    );
\reg_271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(6),
      Q => reg_271(6),
      R => '0'
    );
\reg_271_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_2710,
      D => sbox_q0(7),
      Q => reg_271(7),
      R => '0'
    );
sbox_U: entity work.AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R
     port map (
      D(7 downto 0) => data1(7 downto 0),
      DOADO(7 downto 0) => sbox_q0(7 downto 0),
      Q(7) => ap_CS_fsm_pp0_stage14,
      Q(6) => ap_CS_fsm_pp0_stage13,
      Q(5) => ap_CS_fsm_pp0_stage12,
      Q(4) => ap_CS_fsm_pp0_stage11,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_reg => sbox_U_n_40,
      \expandedKey_load_reg_722_reg[7]\(7 downto 0) => xor_ln263_fu_458_p2(7 downto 0),
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      icmp_ln245_reg_703 => icmp_ln245_reg_703,
      p_0_in7_out => p_0_in7_out,
      p_0_in_1 => p_0_in_1,
      q0_reg_0(7 downto 0) => select_ln245_3_fu_399_p3(7 downto 0),
      q0_reg_1(7 downto 0) => select_ln245_fu_490_p3(7 downto 0),
      q0_reg_2(7 downto 0) => select_ln245_reg_780(7 downto 0),
      q0_reg_3(7 downto 0) => \expandedKey_load_2_reg_673_reg[7]_0\(7 downto 0),
      q0_reg_i_15_0(7 downto 0) => reg_267(7 downto 0),
      q0_reg_i_15_1(7 downto 0) => expandedKey_load_2_reg_673(7 downto 0),
      \select_ln245_1_reg_786_reg[7]\(7 downto 0) => reg_271(7 downto 0),
      \select_ln245_1_reg_786_reg[7]_0\(7 downto 0) => expandedKey_load_3_reg_693(7 downto 0),
      \select_ln245_3_reg_716_reg[7]\(7 downto 0) => expandedKey_load_1_reg_667(7 downto 0),
      \select_ln245_3_reg_716_reg[7]_0\(7 downto 0) => Rcon_load_reg_652(7 downto 0),
      \select_ln245_reg_780_reg[7]\(7 downto 0) => expandedKey_load_7_reg_727(7 downto 0),
      \xor_ln263_reg_755_reg[7]\(7 downto 0) => select_ln245_3_reg_716(7 downto 0),
      \xor_ln263_reg_755_reg[7]_0\(7 downto 0) => expandedKey_load_reg_722(7 downto 0)
    );
\select_ln245_1_reg_786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(0),
      Q => select_ln245_1_reg_786(0),
      R => '0'
    );
\select_ln245_1_reg_786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(1),
      Q => select_ln245_1_reg_786(1),
      R => '0'
    );
\select_ln245_1_reg_786_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(2),
      Q => select_ln245_1_reg_786(2),
      R => '0'
    );
\select_ln245_1_reg_786_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(3),
      Q => select_ln245_1_reg_786(3),
      R => '0'
    );
\select_ln245_1_reg_786_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(4),
      Q => select_ln245_1_reg_786(4),
      R => '0'
    );
\select_ln245_1_reg_786_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(5),
      Q => select_ln245_1_reg_786(5),
      R => '0'
    );
\select_ln245_1_reg_786_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(6),
      Q => select_ln245_1_reg_786(6),
      R => '0'
    );
\select_ln245_1_reg_786_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => data1(7),
      Q => select_ln245_1_reg_786(7),
      R => '0'
    );
\select_ln245_2_reg_738[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(0),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(0),
      O => data4(0)
    );
\select_ln245_2_reg_738[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(1),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(1),
      O => data4(1)
    );
\select_ln245_2_reg_738[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(2),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(2),
      O => data4(2)
    );
\select_ln245_2_reg_738[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(3),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(3),
      O => data4(3)
    );
\select_ln245_2_reg_738[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(4),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(4),
      O => data4(4)
    );
\select_ln245_2_reg_738[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(5),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(5),
      O => data4(5)
    );
\select_ln245_2_reg_738[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(6),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(6),
      O => data4(6)
    );
\select_ln245_2_reg_738[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_267(7),
      I1 => icmp_ln245_reg_703,
      I2 => expandedKey_load_2_reg_673(7),
      O => data4(7)
    );
\select_ln245_2_reg_738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(0),
      Q => select_ln245_2_reg_738(0),
      R => '0'
    );
\select_ln245_2_reg_738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(1),
      Q => select_ln245_2_reg_738(1),
      R => '0'
    );
\select_ln245_2_reg_738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(2),
      Q => select_ln245_2_reg_738(2),
      R => '0'
    );
\select_ln245_2_reg_738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(3),
      Q => select_ln245_2_reg_738(3),
      R => '0'
    );
\select_ln245_2_reg_738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(4),
      Q => select_ln245_2_reg_738(4),
      R => '0'
    );
\select_ln245_2_reg_738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(5),
      Q => select_ln245_2_reg_738(5),
      R => '0'
    );
\select_ln245_2_reg_738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(6),
      Q => select_ln245_2_reg_738(6),
      R => '0'
    );
\select_ln245_2_reg_738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => data4(7),
      Q => select_ln245_2_reg_738(7),
      R => '0'
    );
\select_ln245_3_reg_716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(0),
      Q => select_ln245_3_reg_716(0),
      R => '0'
    );
\select_ln245_3_reg_716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(1),
      Q => select_ln245_3_reg_716(1),
      R => '0'
    );
\select_ln245_3_reg_716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(2),
      Q => select_ln245_3_reg_716(2),
      R => '0'
    );
\select_ln245_3_reg_716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(3),
      Q => select_ln245_3_reg_716(3),
      R => '0'
    );
\select_ln245_3_reg_716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(4),
      Q => select_ln245_3_reg_716(4),
      R => '0'
    );
\select_ln245_3_reg_716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(5),
      Q => select_ln245_3_reg_716(5),
      R => '0'
    );
\select_ln245_3_reg_716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(6),
      Q => select_ln245_3_reg_716(6),
      R => '0'
    );
\select_ln245_3_reg_716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln245_reg_7030,
      D => select_ln245_3_fu_399_p3(7),
      Q => select_ln245_3_reg_716(7),
      R => '0'
    );
\select_ln245_reg_780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(0),
      Q => select_ln245_reg_780(0),
      R => '0'
    );
\select_ln245_reg_780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(1),
      Q => select_ln245_reg_780(1),
      R => '0'
    );
\select_ln245_reg_780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(2),
      Q => select_ln245_reg_780(2),
      R => '0'
    );
\select_ln245_reg_780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(3),
      Q => select_ln245_reg_780(3),
      R => '0'
    );
\select_ln245_reg_780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(4),
      Q => select_ln245_reg_780(4),
      R => '0'
    );
\select_ln245_reg_780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(5),
      Q => select_ln245_reg_780(5),
      R => '0'
    );
\select_ln245_reg_780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(6),
      Q => select_ln245_reg_780(6),
      R => '0'
    );
\select_ln245_reg_780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln245_fu_490_p3(7),
      Q => select_ln245_reg_780(7),
      R => '0'
    );
\size_cast_cast_reg_613[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cipherkey_size_reg_225(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => size_cast_cast_reg_613_reg(3),
      O => \size_cast_cast_reg_613[3]_i_1_n_32\
    );
\size_cast_cast_reg_613[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cipherkey_size_reg_225(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => size_cast_cast_reg_613_reg(4),
      O => \size_cast_cast_reg_613[4]_i_1_n_32\
    );
\size_cast_cast_reg_613[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cipherkey_size_reg_225(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => size_cast_cast_reg_613_reg(5),
      O => \size_cast_cast_reg_613[5]_i_1_n_32\
    );
\size_cast_cast_reg_613_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \size_cast_cast_reg_613[3]_i_1_n_32\,
      Q => size_cast_cast_reg_613_reg(3),
      R => '0'
    );
\size_cast_cast_reg_613_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \size_cast_cast_reg_613[4]_i_1_n_32\,
      Q => size_cast_cast_reg_613_reg(4),
      R => '0'
    );
\size_cast_cast_reg_613_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \size_cast_cast_reg_613[5]_i_1_n_32\,
      Q => size_cast_cast_reg_613_reg(5),
      R => '0'
    );
sub_ln263_1_fu_480_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln263_1_fu_480_p2_carry_n_32,
      CO(2) => sub_ln263_1_fu_480_p2_carry_n_33,
      CO(1) => sub_ln263_1_fu_480_p2_carry_n_34,
      CO(0) => sub_ln263_1_fu_480_p2_carry_n_35,
      CYINIT => currentSize_1_reg_622(0),
      DI(3) => sub_ln263_1_fu_480_p2_carry_i_1_n_32,
      DI(2) => currentSize_1_reg_622(2),
      DI(1 downto 0) => B"10",
      O(3 downto 0) => \data5__0\(4 downto 1),
      S(3) => sub_ln263_1_fu_480_p2_carry_i_2_n_32,
      S(2) => sub_ln263_1_fu_480_p2_carry_i_3_n_32,
      S(1 downto 0) => currentSize_1_reg_622(2 downto 1)
    );
\sub_ln263_1_fu_480_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln263_1_fu_480_p2_carry_n_32,
      CO(3 downto 2) => \NLW_sub_ln263_1_fu_480_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln263_1_fu_480_p2_carry__0_n_34\,
      CO(0) => \sub_ln263_1_fu_480_p2_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sub_ln263_1_fu_480_p2_carry__0_i_1_n_32\,
      DI(0) => \sub_ln263_1_fu_480_p2_carry__0_i_2_n_32\,
      O(3) => \NLW_sub_ln263_1_fu_480_p2_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \data5__0\(7 downto 5),
      S(3) => '0',
      S(2) => \sub_ln263_1_fu_480_p2_carry__0_i_3_n_32\,
      S(1) => \sub_ln263_1_fu_480_p2_carry__0_i_4_n_32\,
      S(0) => \sub_ln263_1_fu_480_p2_carry__0_i_5_n_32\
    );
\sub_ln263_1_fu_480_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(6),
      O => \sub_ln263_1_fu_480_p2_carry__0_i_1_n_32\
    );
\sub_ln263_1_fu_480_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentSize_1_reg_622(4),
      I1 => size_cast_cast_reg_613_reg(4),
      O => \sub_ln263_1_fu_480_p2_carry__0_i_2_n_32\
    );
\sub_ln263_1_fu_480_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(6),
      I1 => currentSize_1_reg_622(7),
      O => \sub_ln263_1_fu_480_p2_carry__0_i_3_n_32\
    );
\sub_ln263_1_fu_480_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(5),
      I1 => currentSize_1_reg_622(5),
      I2 => currentSize_1_reg_622(6),
      O => \sub_ln263_1_fu_480_p2_carry__0_i_4_n_32\
    );
\sub_ln263_1_fu_480_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(4),
      I1 => currentSize_1_reg_622(4),
      I2 => size_cast_cast_reg_613_reg(5),
      I3 => currentSize_1_reg_622(5),
      O => \sub_ln263_1_fu_480_p2_carry__0_i_5_n_32\
    );
sub_ln263_1_fu_480_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentSize_1_reg_622(3),
      I1 => size_cast_cast_reg_613_reg(3),
      O => sub_ln263_1_fu_480_p2_carry_i_1_n_32
    );
sub_ln263_1_fu_480_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(3),
      I1 => currentSize_1_reg_622(3),
      I2 => size_cast_cast_reg_613_reg(4),
      I3 => currentSize_1_reg_622(4),
      O => sub_ln263_1_fu_480_p2_carry_i_2_n_32
    );
sub_ln263_1_fu_480_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => currentSize_1_reg_622(2),
      I1 => size_cast_cast_reg_613_reg(3),
      I2 => currentSize_1_reg_622(3),
      O => sub_ln263_1_fu_480_p2_carry_i_3_n_32
    );
sub_ln263_2_fu_532_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln263_2_fu_532_p2_carry_n_32,
      CO(2) => sub_ln263_2_fu_532_p2_carry_n_33,
      CO(1) => sub_ln263_2_fu_532_p2_carry_n_34,
      CO(0) => sub_ln263_2_fu_532_p2_carry_n_35,
      CYINIT => '1',
      DI(3 downto 2) => currentSize_1_reg_622_pp0_iter1_reg(2 downto 1),
      DI(1) => '1',
      DI(0) => currentSize_1_reg_622_pp0_iter1_reg(0),
      O(3 downto 0) => data3(3 downto 0),
      S(3) => sub_ln263_2_fu_532_p2_carry_i_1_n_32,
      S(2) => sub_ln263_2_fu_532_p2_carry_i_2_n_32,
      S(1) => currentSize_1_reg_622_pp0_iter1_reg(1),
      S(0) => sub_ln263_2_fu_532_p2_carry_i_3_n_32
    );
\sub_ln263_2_fu_532_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln263_2_fu_532_p2_carry_n_32,
      CO(3) => \NLW_sub_ln263_2_fu_532_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln263_2_fu_532_p2_carry__0_n_33\,
      CO(1) => \sub_ln263_2_fu_532_p2_carry__0_n_34\,
      CO(0) => \sub_ln263_2_fu_532_p2_carry__0_n_35\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sub_ln263_2_fu_532_p2_carry__0_i_1_n_32\,
      DI(1) => \sub_ln263_2_fu_532_p2_carry__0_i_2_n_32\,
      DI(0) => \sub_ln263_2_fu_532_p2_carry__0_i_3_n_32\,
      O(3 downto 0) => data3(7 downto 4),
      S(3) => \sub_ln263_2_fu_532_p2_carry__0_i_4_n_32\,
      S(2) => \sub_ln263_2_fu_532_p2_carry__0_i_5_n_32\,
      S(1) => \sub_ln263_2_fu_532_p2_carry__0_i_6_n_32\,
      S(0) => \sub_ln263_2_fu_532_p2_carry__0_i_7_n_32\
    );
\sub_ln263_2_fu_532_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(6),
      O => \sub_ln263_2_fu_532_p2_carry__0_i_1_n_32\
    );
\sub_ln263_2_fu_532_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I1 => size_cast_cast_reg_613_reg(4),
      O => \sub_ln263_2_fu_532_p2_carry__0_i_2_n_32\
    );
\sub_ln263_2_fu_532_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I1 => size_cast_cast_reg_613_reg(3),
      O => \sub_ln263_2_fu_532_p2_carry__0_i_3_n_32\
    );
\sub_ln263_2_fu_532_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(6),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(7),
      O => \sub_ln263_2_fu_532_p2_carry__0_i_4_n_32\
    );
\sub_ln263_2_fu_532_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(5),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(5),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(6),
      O => \sub_ln263_2_fu_532_p2_carry__0_i_5_n_32\
    );
\sub_ln263_2_fu_532_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(4),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I2 => size_cast_cast_reg_613_reg(5),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(5),
      O => \sub_ln263_2_fu_532_p2_carry__0_i_6_n_32\
    );
\sub_ln263_2_fu_532_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(3),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I2 => size_cast_cast_reg_613_reg(4),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(4),
      O => \sub_ln263_2_fu_532_p2_carry__0_i_7_n_32\
    );
sub_ln263_2_fu_532_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(2),
      I1 => size_cast_cast_reg_613_reg(3),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(3),
      O => sub_ln263_2_fu_532_p2_carry_i_1_n_32
    );
sub_ln263_2_fu_532_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(1),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(2),
      O => sub_ln263_2_fu_532_p2_carry_i_2_n_32
    );
sub_ln263_2_fu_532_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(0),
      O => sub_ln263_2_fu_532_p2_carry_i_3_n_32
    );
sub_ln263_3_fu_563_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln263_3_fu_563_p2_carry_n_32,
      CO(2) => sub_ln263_3_fu_563_p2_carry_n_33,
      CO(1) => sub_ln263_3_fu_563_p2_carry_n_34,
      CO(0) => sub_ln263_3_fu_563_p2_carry_n_35,
      CYINIT => currentSize_1_reg_622_pp0_iter1_reg(0),
      DI(3) => sub_ln263_3_fu_563_p2_carry_i_1_n_32,
      DI(2 downto 1) => B"10",
      DI(0) => currentSize_1_reg_622_pp0_iter1_reg(1),
      O(3) => sub_ln263_3_fu_563_p2_carry_n_36,
      O(2) => sub_ln263_3_fu_563_p2_carry_n_37,
      O(1) => sub_ln263_3_fu_563_p2_carry_n_38,
      O(0) => sub_ln263_3_fu_563_p2_carry_n_39,
      S(3) => sub_ln263_3_fu_563_p2_carry_i_2_n_32,
      S(2) => sub_ln263_3_fu_563_p2_carry_i_3_n_32,
      S(1) => currentSize_1_reg_622_pp0_iter1_reg(2),
      S(0) => sub_ln263_3_fu_563_p2_carry_i_4_n_32
    );
\sub_ln263_3_fu_563_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln263_3_fu_563_p2_carry_n_32,
      CO(3 downto 2) => \NLW_sub_ln263_3_fu_563_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln263_3_fu_563_p2_carry__0_n_34\,
      CO(0) => \sub_ln263_3_fu_563_p2_carry__0_n_35\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sub_ln263_3_fu_563_p2_carry__0_i_1_n_32\,
      DI(0) => \sub_ln263_3_fu_563_p2_carry__0_i_2_n_32\,
      O(3) => \NLW_sub_ln263_3_fu_563_p2_carry__0_O_UNCONNECTED\(3),
      O(2) => \sub_ln263_3_fu_563_p2_carry__0_n_37\,
      O(1) => \sub_ln263_3_fu_563_p2_carry__0_n_38\,
      O(0) => \sub_ln263_3_fu_563_p2_carry__0_n_39\,
      S(3) => '0',
      S(2) => \sub_ln263_3_fu_563_p2_carry__0_i_3_n_32\,
      S(1) => \sub_ln263_3_fu_563_p2_carry__0_i_4_n_32\,
      S(0) => \sub_ln263_3_fu_563_p2_carry__0_i_5_n_32\
    );
\sub_ln263_3_fu_563_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(6),
      O => \sub_ln263_3_fu_563_p2_carry__0_i_1_n_32\
    );
\sub_ln263_3_fu_563_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I1 => size_cast_cast_reg_613_reg(4),
      O => \sub_ln263_3_fu_563_p2_carry__0_i_2_n_32\
    );
\sub_ln263_3_fu_563_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(6),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(7),
      O => \sub_ln263_3_fu_563_p2_carry__0_i_3_n_32\
    );
\sub_ln263_3_fu_563_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(5),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(5),
      I2 => currentSize_1_reg_622_pp0_iter1_reg(6),
      O => \sub_ln263_3_fu_563_p2_carry__0_i_4_n_32\
    );
\sub_ln263_3_fu_563_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(4),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(4),
      I2 => size_cast_cast_reg_613_reg(5),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(5),
      O => \sub_ln263_3_fu_563_p2_carry__0_i_5_n_32\
    );
sub_ln263_3_fu_563_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I1 => size_cast_cast_reg_613_reg(3),
      O => sub_ln263_3_fu_563_p2_carry_i_1_n_32
    );
sub_ln263_3_fu_563_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(3),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(3),
      I2 => size_cast_cast_reg_613_reg(4),
      I3 => currentSize_1_reg_622_pp0_iter1_reg(4),
      O => sub_ln263_3_fu_563_p2_carry_i_2_n_32
    );
sub_ln263_3_fu_563_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => size_cast_cast_reg_613_reg(3),
      I1 => currentSize_1_reg_622_pp0_iter1_reg(3),
      O => sub_ln263_3_fu_563_p2_carry_i_3_n_32
    );
sub_ln263_3_fu_563_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622_pp0_iter1_reg(1),
      O => sub_ln263_3_fu_563_p2_carry_i_4_n_32
    );
sub_ln263_fu_360_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln263_fu_360_p2_carry_n_32,
      CO(2) => sub_ln263_fu_360_p2_carry_n_33,
      CO(1) => sub_ln263_fu_360_p2_carry_n_34,
      CO(0) => sub_ln263_fu_360_p2_carry_n_35,
      CYINIT => '1',
      DI(3 downto 0) => currentSize_1_reg_622(3 downto 0),
      O(3 downto 0) => sub_ln263_fu_360_p2(3 downto 0),
      S(3) => sub_ln263_fu_360_p2_carry_i_1_n_32,
      S(2) => sub_ln263_fu_360_p2_carry_i_2_n_32,
      S(1) => sub_ln263_fu_360_p2_carry_i_3_n_32,
      S(0) => sub_ln263_fu_360_p2_carry_i_4_n_32
    );
\sub_ln263_fu_360_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln263_fu_360_p2_carry_n_32,
      CO(3) => \NLW_sub_ln263_fu_360_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln263_fu_360_p2_carry__0_n_33\,
      CO(1) => \sub_ln263_fu_360_p2_carry__0_n_34\,
      CO(0) => \sub_ln263_fu_360_p2_carry__0_n_35\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => currentSize_1_reg_622(6 downto 4),
      O(3 downto 0) => sub_ln263_fu_360_p2(7 downto 4),
      S(3) => \sub_ln263_fu_360_p2_carry__0_i_1_n_32\,
      S(2) => \sub_ln263_fu_360_p2_carry__0_i_2_n_32\,
      S(1) => \sub_ln263_fu_360_p2_carry__0_i_3_n_32\,
      S(0) => \sub_ln263_fu_360_p2_carry__0_i_4_n_32\
    );
\sub_ln263_fu_360_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(7),
      O => \sub_ln263_fu_360_p2_carry__0_i_1_n_32\
    );
\sub_ln263_fu_360_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(6),
      O => \sub_ln263_fu_360_p2_carry__0_i_2_n_32\
    );
\sub_ln263_fu_360_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(5),
      I1 => size_cast_cast_reg_613_reg(5),
      O => \sub_ln263_fu_360_p2_carry__0_i_3_n_32\
    );
\sub_ln263_fu_360_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(4),
      I1 => size_cast_cast_reg_613_reg(4),
      O => \sub_ln263_fu_360_p2_carry__0_i_4_n_32\
    );
sub_ln263_fu_360_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => currentSize_1_reg_622(3),
      I1 => size_cast_cast_reg_613_reg(3),
      O => sub_ln263_fu_360_p2_carry_i_1_n_32
    );
sub_ln263_fu_360_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(2),
      O => sub_ln263_fu_360_p2_carry_i_2_n_32
    );
sub_ln263_fu_360_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(1),
      O => sub_ln263_fu_360_p2_carry_i_3_n_32
    );
sub_ln263_fu_360_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentSize_1_reg_622(0),
      O => sub_ln263_fu_360_p2_carry_i_4_n_32
    );
urem_8ns_6ns_5_12_1_U34: entity work.AES_Power_Monitor_aes_0_2_aes_urem_8ns_6ns_5_12_1
     port map (
      Q(7 downto 0) => currentSize_fu_58_reg(7 downto 0),
      ap_clk => ap_clk,
      p_0_in_1 => p_0_in_1,
      size_cast_cast_reg_613_reg(2 downto 0) => size_cast_cast_reg_613_reg(5 downto 3)
    );
\xor_ln263_1_reg_796[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(0),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(0),
      I3 => select_ln245_2_reg_738(0),
      I4 => and_ln251_reg_743,
      I5 => reg_267(0),
      O => xor_ln263_1_fu_513_p2(0)
    );
\xor_ln263_1_reg_796[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(1),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(1),
      I3 => select_ln245_2_reg_738(1),
      I4 => and_ln251_reg_743,
      I5 => reg_267(1),
      O => xor_ln263_1_fu_513_p2(1)
    );
\xor_ln263_1_reg_796[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(2),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(2),
      I3 => select_ln245_2_reg_738(2),
      I4 => and_ln251_reg_743,
      I5 => reg_267(2),
      O => xor_ln263_1_fu_513_p2(2)
    );
\xor_ln263_1_reg_796[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(3),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(3),
      I3 => select_ln245_2_reg_738(3),
      I4 => and_ln251_reg_743,
      I5 => reg_267(3),
      O => xor_ln263_1_fu_513_p2(3)
    );
\xor_ln263_1_reg_796[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(4),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(4),
      I3 => select_ln245_2_reg_738(4),
      I4 => and_ln251_reg_743,
      I5 => reg_267(4),
      O => xor_ln263_1_fu_513_p2(4)
    );
\xor_ln263_1_reg_796[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(5),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(5),
      I3 => select_ln245_2_reg_738(5),
      I4 => and_ln251_reg_743,
      I5 => reg_267(5),
      O => xor_ln263_1_fu_513_p2(5)
    );
\xor_ln263_1_reg_796[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(6),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(6),
      I3 => select_ln245_2_reg_738(6),
      I4 => and_ln251_reg_743,
      I5 => reg_267(6),
      O => xor_ln263_1_fu_513_p2(6)
    );
\xor_ln263_1_reg_796[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(7),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(7),
      I3 => select_ln245_2_reg_738(7),
      I4 => and_ln251_reg_743,
      I5 => reg_267(7),
      O => xor_ln263_1_fu_513_p2(7)
    );
\xor_ln263_1_reg_796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(0),
      Q => xor_ln263_1_reg_796(0),
      R => '0'
    );
\xor_ln263_1_reg_796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(1),
      Q => xor_ln263_1_reg_796(1),
      R => '0'
    );
\xor_ln263_1_reg_796_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(2),
      Q => xor_ln263_1_reg_796(2),
      R => '0'
    );
\xor_ln263_1_reg_796_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(3),
      Q => xor_ln263_1_reg_796(3),
      R => '0'
    );
\xor_ln263_1_reg_796_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(4),
      Q => xor_ln263_1_reg_796(4),
      R => '0'
    );
\xor_ln263_1_reg_796_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(5),
      Q => xor_ln263_1_reg_796(5),
      R => '0'
    );
\xor_ln263_1_reg_796_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(6),
      Q => xor_ln263_1_reg_796(6),
      R => '0'
    );
\xor_ln263_1_reg_796_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln263_1_fu_513_p2(7),
      Q => xor_ln263_1_reg_796(7),
      R => '0'
    );
\xor_ln263_2_reg_816[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(0),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(0),
      I3 => select_ln245_1_reg_786(0),
      I4 => and_ln251_reg_743,
      I5 => reg_267(0),
      O => xor_ln263_2_fu_548_p2(0)
    );
\xor_ln263_2_reg_816[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(1),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(1),
      I3 => select_ln245_1_reg_786(1),
      I4 => and_ln251_reg_743,
      I5 => reg_267(1),
      O => xor_ln263_2_fu_548_p2(1)
    );
\xor_ln263_2_reg_816[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(2),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(2),
      I3 => select_ln245_1_reg_786(2),
      I4 => and_ln251_reg_743,
      I5 => reg_267(2),
      O => xor_ln263_2_fu_548_p2(2)
    );
\xor_ln263_2_reg_816[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(3),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(3),
      I3 => select_ln245_1_reg_786(3),
      I4 => and_ln251_reg_743,
      I5 => reg_267(3),
      O => xor_ln263_2_fu_548_p2(3)
    );
\xor_ln263_2_reg_816[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(4),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(4),
      I3 => select_ln245_1_reg_786(4),
      I4 => and_ln251_reg_743,
      I5 => reg_267(4),
      O => xor_ln263_2_fu_548_p2(4)
    );
\xor_ln263_2_reg_816[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(5),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(5),
      I3 => select_ln245_1_reg_786(5),
      I4 => and_ln251_reg_743,
      I5 => reg_267(5),
      O => xor_ln263_2_fu_548_p2(5)
    );
\xor_ln263_2_reg_816[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(6),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(6),
      I3 => select_ln245_1_reg_786(6),
      I4 => and_ln251_reg_743,
      I5 => reg_267(6),
      O => xor_ln263_2_fu_548_p2(6)
    );
\xor_ln263_2_reg_816[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(7),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(7),
      I3 => select_ln245_1_reg_786(7),
      I4 => and_ln251_reg_743,
      I5 => reg_267(7),
      O => xor_ln263_2_fu_548_p2(7)
    );
\xor_ln263_2_reg_816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(0),
      Q => xor_ln263_2_reg_816(0),
      R => '0'
    );
\xor_ln263_2_reg_816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(1),
      Q => xor_ln263_2_reg_816(1),
      R => '0'
    );
\xor_ln263_2_reg_816_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(2),
      Q => xor_ln263_2_reg_816(2),
      R => '0'
    );
\xor_ln263_2_reg_816_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(3),
      Q => xor_ln263_2_reg_816(3),
      R => '0'
    );
\xor_ln263_2_reg_816_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(4),
      Q => xor_ln263_2_reg_816(4),
      R => '0'
    );
\xor_ln263_2_reg_816_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(5),
      Q => xor_ln263_2_reg_816(5),
      R => '0'
    );
\xor_ln263_2_reg_816_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(6),
      Q => xor_ln263_2_reg_816(6),
      R => '0'
    );
\xor_ln263_2_reg_816_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln263_2_fu_548_p2(7),
      Q => xor_ln263_2_reg_816(7),
      R => '0'
    );
\xor_ln263_3_reg_831[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(0),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(0),
      I3 => select_ln245_reg_780(0),
      I4 => and_ln251_reg_743,
      I5 => reg_271(0),
      O => xor_ln263_3_fu_579_p2(0)
    );
\xor_ln263_3_reg_831[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(1),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(1),
      I3 => select_ln245_reg_780(1),
      I4 => and_ln251_reg_743,
      I5 => reg_271(1),
      O => xor_ln263_3_fu_579_p2(1)
    );
\xor_ln263_3_reg_831[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(2),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(2),
      I3 => select_ln245_reg_780(2),
      I4 => and_ln251_reg_743,
      I5 => reg_271(2),
      O => xor_ln263_3_fu_579_p2(2)
    );
\xor_ln263_3_reg_831[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(3),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(3),
      I3 => select_ln245_reg_780(3),
      I4 => and_ln251_reg_743,
      I5 => reg_271(3),
      O => xor_ln263_3_fu_579_p2(3)
    );
\xor_ln263_3_reg_831[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(4),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(4),
      I3 => select_ln245_reg_780(4),
      I4 => and_ln251_reg_743,
      I5 => reg_271(4),
      O => xor_ln263_3_fu_579_p2(4)
    );
\xor_ln263_3_reg_831[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(5),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(5),
      I3 => select_ln245_reg_780(5),
      I4 => and_ln251_reg_743,
      I5 => reg_271(5),
      O => xor_ln263_3_fu_579_p2(5)
    );
\xor_ln263_3_reg_831[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(6),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(6),
      I3 => select_ln245_reg_780(6),
      I4 => and_ln251_reg_743,
      I5 => reg_271(6),
      O => xor_ln263_3_fu_579_p2(6)
    );
\xor_ln263_3_reg_831[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => DOADO(7),
      I1 => Q(1),
      I2 => \xor_ln263_3_reg_831_reg[7]_0\(7),
      I3 => select_ln245_reg_780(7),
      I4 => and_ln251_reg_743,
      I5 => reg_271(7),
      O => xor_ln263_3_fu_579_p2(7)
    );
\xor_ln263_3_reg_831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(0),
      Q => xor_ln263_3_reg_831(0),
      R => '0'
    );
\xor_ln263_3_reg_831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(1),
      Q => xor_ln263_3_reg_831(1),
      R => '0'
    );
\xor_ln263_3_reg_831_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(2),
      Q => xor_ln263_3_reg_831(2),
      R => '0'
    );
\xor_ln263_3_reg_831_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(3),
      Q => xor_ln263_3_reg_831(3),
      R => '0'
    );
\xor_ln263_3_reg_831_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(4),
      Q => xor_ln263_3_reg_831(4),
      R => '0'
    );
\xor_ln263_3_reg_831_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(5),
      Q => xor_ln263_3_reg_831(5),
      R => '0'
    );
\xor_ln263_3_reg_831_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(6),
      Q => xor_ln263_3_reg_831(6),
      R => '0'
    );
\xor_ln263_3_reg_831_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln263_3_fu_579_p2(7),
      Q => xor_ln263_3_reg_831(7),
      R => '0'
    );
\xor_ln263_reg_755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(0),
      Q => xor_ln263_reg_755(0),
      R => '0'
    );
\xor_ln263_reg_755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(1),
      Q => xor_ln263_reg_755(1),
      R => '0'
    );
\xor_ln263_reg_755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(2),
      Q => xor_ln263_reg_755(2),
      R => '0'
    );
\xor_ln263_reg_755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(3),
      Q => xor_ln263_reg_755(3),
      R => '0'
    );
\xor_ln263_reg_755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(4),
      Q => xor_ln263_reg_755(4),
      R => '0'
    );
\xor_ln263_reg_755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(5),
      Q => xor_ln263_reg_755(5),
      R => '0'
    );
\xor_ln263_reg_755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(6),
      Q => xor_ln263_reg_755(6),
      R => '0'
    );
\xor_ln263_reg_755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln251_reg_7430,
      D => xor_ln263_fu_458_p2(7),
      Q => xor_ln263_reg_755(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_invMain is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cpy_5_reg_304_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    select_ln319_fu_86_p3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    expandedKey_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_565_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    block_ce0 : out STD_LOGIC;
    block_ce1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[20]_1\ : out STD_LOGIC;
    grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0 : out STD_LOGIC;
    \tmp_14_reg_328_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_15_reg_333_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_570_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_570_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shl_ln322_2_fu_138_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln572_reg_338_reg[4]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_invMain_fu_380_ap_start_reg : in STD_LOGIC;
    \cpy_4_reg_286_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    \reg_110_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_galois_multiplication_fu_565_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_expandKey_fu_343_expandedKey_ce0 : in STD_LOGIC;
    grp_expandKey_fu_343_expandedKey_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    nbrRounds_1_reg_255 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    block_r_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_560_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_565_ap_return : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln576_reg_343_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln584_reg_353_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_aes_invMain;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_invMain is
  signal add_ln308_fu_411_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln398_3_fu_467_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln398_3_reg_768 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln398_fu_313_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln398_reg_690 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln401_1_reg_781 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln401_1_reg_781[0]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln401_1_reg_781[1]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln401_1_reg_781[2]_i_1_n_32\ : STD_LOGIC;
  signal add_ln401_reg_710 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln401_reg_710[0]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln401_reg_710[1]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln401_reg_710[2]_i_1_n_32\ : STD_LOGIC;
  signal add_ln402_3_reg_265 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln402_4_fu_383_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal add_ln402_4_reg_720 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln402_5_fu_524_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal add_ln402_6_fu_546_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal add_ln402_6_reg_791 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln402_fu_361_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[5]_i_1__2_n_32\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal ap_NS_fsm110_out : STD_LOGIC;
  signal ap_NS_fsm113_out : STD_LOGIC;
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_NS_fsm17_out : STD_LOGIC;
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal ap_NS_fsm19_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal data1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_41 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_42 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_43 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_49 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_50 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_51 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_n_35 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_n_37 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_36 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_40 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_41 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_43 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_44 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_34 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_35 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_36 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_37 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_38 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_39 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_40 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_41 : STD_LOGIC;
  signal grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_50 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_ap_done : STD_LOGIC;
  signal grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg : STD_LOGIC;
  signal \grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104/rsbox_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_aes_invRound_fu_256_ap_start_reg : STD_LOGIC;
  signal grp_aes_invRound_fu_256_ap_start_reg0 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_41 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_42 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_43 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_44 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_46 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_47 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_48 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_49 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_55 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_88 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_89 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_90 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_91 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_92 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_93 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_94 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_95 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_n_96 : STD_LOGIC;
  signal grp_aes_invRound_fu_256_roundKey_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_20_fu_102_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_20_fu_102_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \i_21_fu_106[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[2]_i_2_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[3]_i_1_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[3]_i_2_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[4]_i_1_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[4]_i_2_n_32\ : STD_LOGIC;
  signal \i_21_fu_106[4]_i_3_n_32\ : STD_LOGIC;
  signal \i_21_fu_106_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_21_fu_106_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_21_fu_106_reg_n_32_[2]\ : STD_LOGIC;
  signal \i_21_fu_106_reg_n_32_[3]\ : STD_LOGIC;
  signal \i_21_fu_106_reg_n_32_[4]\ : STD_LOGIC;
  signal i_22_reg_227 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_22_reg_227[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_22_reg_227[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_22_reg_227[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_24_fu_110[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_24_fu_110[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_24_fu_110[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_24_fu_110_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_24_fu_110_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_24_fu_110_reg_n_32_[2]\ : STD_LOGIC;
  signal i_28_fu_568_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_28_reg_804 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_78 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_fu_78[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_fu_78[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_fu_78[2]_i_1_n_32\ : STD_LOGIC;
  signal icmp_ln525_reg_825 : STD_LOGIC;
  signal \icmp_ln525_reg_825[0]_i_1_n_32\ : STD_LOGIC;
  signal \j_1_reg_238[0]_i_1_n_32\ : STD_LOGIC;
  signal \j_1_reg_238[1]_i_1_n_32\ : STD_LOGIC;
  signal \j_1_reg_238[2]_i_1_n_32\ : STD_LOGIC;
  signal j_reg_2160 : STD_LOGIC;
  signal \j_reg_216[0]_i_1_n_32\ : STD_LOGIC;
  signal \j_reg_216[1]_i_1_n_32\ : STD_LOGIC;
  signal \j_reg_216[2]_i_1_n_32\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_104__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_107__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_111__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_115__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_165__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_169_n_32 : STD_LOGIC;
  signal \ram_reg_i_28__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_29__1_n_32\ : STD_LOGIC;
  signal ram_reg_i_31_n_35 : STD_LOGIC;
  signal \ram_reg_i_33__1_n_32\ : STD_LOGIC;
  signal ram_reg_i_34_n_32 : STD_LOGIC;
  signal ram_reg_i_34_n_33 : STD_LOGIC;
  signal ram_reg_i_34_n_34 : STD_LOGIC;
  signal ram_reg_i_34_n_35 : STD_LOGIC;
  signal \ram_reg_i_36__0_n_35\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_41__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_47__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_51__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_71__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_72__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_75__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_94__0_n_32\ : STD_LOGIC;
  signal roundKey_U_n_32 : STD_LOGIC;
  signal roundKey_U_n_33 : STD_LOGIC;
  signal roundKey_U_n_34 : STD_LOGIC;
  signal roundKey_U_n_35 : STD_LOGIC;
  signal roundKey_U_n_36 : STD_LOGIC;
  signal roundKey_U_n_37 : STD_LOGIC;
  signal roundKey_ce0 : STD_LOGIC;
  signal rsbox_U_n_40 : STD_LOGIC;
  signal rsbox_U_n_41 : STD_LOGIC;
  signal rsbox_U_n_42 : STD_LOGIC;
  signal rsbox_U_n_43 : STD_LOGIC;
  signal rsbox_U_n_44 : STD_LOGIC;
  signal rsbox_U_n_45 : STD_LOGIC;
  signal rsbox_U_n_46 : STD_LOGIC;
  signal rsbox_U_n_47 : STD_LOGIC;
  signal rsbox_ce0 : STD_LOGIC;
  signal \shl_ln2_reg_809[2]_i_1_n_32\ : STD_LOGIC;
  signal \shl_ln2_reg_809[3]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_17_reg_829[2]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_17_reg_829[3]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_17_reg_829_reg_n_32_[2]\ : STD_LOGIC;
  signal \state_addr_17_reg_829_reg_n_32_[3]\ : STD_LOGIC;
  signal state_addr_reg_728 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_load_14_reg_840 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_15_reg_845 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_16_reg_850 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_17_reg_855 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp1_fu_352_p4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp2_fu_514_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_7_fu_64 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln515_reg_796 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln398_2_reg_760 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zext_ln398_reg_682 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \zext_ln401_1_reg_773[2]_i_1_n_32\ : STD_LOGIC;
  signal \zext_ln401_1_reg_773[3]_i_1_n_32\ : STD_LOGIC;
  signal zext_ln401_1_reg_773_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \zext_ln401_reg_695[2]_i_1_n_32\ : STD_LOGIC;
  signal \zext_ln401_reg_695[3]_i_1_n_32\ : STD_LOGIC;
  signal \zext_ln401_reg_695_reg_n_32_[2]\ : STD_LOGIC;
  signal \zext_ln401_reg_695_reg_n_32_[3]\ : STD_LOGIC;
  signal NLW_ram_reg_i_31_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_i_36__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_36__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln398_3_reg_768[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln398_3_reg_768[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln398_reg_690[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln398_reg_690[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln401_1_reg_781[0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln401_1_reg_781[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln401_reg_710[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln401_reg_710[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln402_4_reg_720[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln402_4_reg_720[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln402_6_reg_791[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln402_6_reg_791[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__1\ : label is "soft_lutpair227";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_aes_invRound_fu_256_ap_start_reg_i_2 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i_20_fu_102[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \i_20_fu_102[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \i_20_fu_102[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \i_20_fu_102[4]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \i_21_fu_106[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \i_21_fu_106[2]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \i_21_fu_106[3]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_21_fu_106[4]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i_21_fu_106[4]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_22_reg_227[2]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \i_24_fu_110[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \i_24_fu_110[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i_28_reg_804[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \i_28_reg_804[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \i_fu_78[2]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \j_1_reg_238[0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \j_1_reg_238[2]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \j_reg_216[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \j_reg_216[2]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ram_reg_i_104__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ram_reg_i_28__0\ : label is "soft_lutpair236";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_i_31 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_34 : label is 35;
  attribute SOFT_HLUTNM of \ram_reg_i_41__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ram_reg_i_44__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ram_reg_i_47__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ram_reg_i_51__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ram_reg_i_72__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram_reg_i_94__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \state_addr_17_reg_829[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \state_addr_17_reg_829[3]_i_1\ : label is "soft_lutpair237";
begin
  q0(7 downto 0) <= \^q0\(7 downto 0);
\add_ln398_3_reg_768[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_22_reg_227(0),
      O => add_ln398_3_fu_467_p2(0)
    );
\add_ln398_3_reg_768[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_22_reg_227(1),
      I1 => i_22_reg_227(0),
      O => add_ln398_3_fu_467_p2(1)
    );
\add_ln398_3_reg_768[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_22_reg_227(2),
      I1 => i_22_reg_227(0),
      I2 => i_22_reg_227(1),
      O => add_ln398_3_fu_467_p2(2)
    );
\add_ln398_3_reg_768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln398_3_fu_467_p2(0),
      Q => add_ln398_3_reg_768(0),
      R => '0'
    );
\add_ln398_3_reg_768_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln398_3_fu_467_p2(1),
      Q => add_ln398_3_reg_768(1),
      R => '0'
    );
\add_ln398_3_reg_768_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln398_3_fu_467_p2(2),
      Q => add_ln398_3_reg_768(2),
      R => '0'
    );
\add_ln398_reg_690[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_78(0),
      O => add_ln398_fu_313_p2(0)
    );
\add_ln398_reg_690[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_78(1),
      I1 => i_fu_78(0),
      O => add_ln398_fu_313_p2(1)
    );
\add_ln398_reg_690[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_78(2),
      I1 => i_fu_78(0),
      I2 => i_fu_78(1),
      O => add_ln398_fu_313_p2(2)
    );
\add_ln398_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln398_fu_313_p2(0),
      Q => add_ln398_reg_690(0),
      R => '0'
    );
\add_ln398_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln398_fu_313_p2(1),
      Q => add_ln398_reg_690(1),
      R => '0'
    );
\add_ln398_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln398_fu_313_p2(2),
      Q => add_ln398_reg_690(2),
      R => '0'
    );
\add_ln401_1_reg_781[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => tmp2_fu_514_p4(0),
      I1 => ap_CS_fsm_state9,
      I2 => add_ln401_1_reg_781(0),
      O => \add_ln401_1_reg_781[0]_i_1_n_32\
    );
\add_ln401_1_reg_781[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => tmp2_fu_514_p4(1),
      I1 => tmp2_fu_514_p4(0),
      I2 => ap_CS_fsm_state9,
      I3 => add_ln401_1_reg_781(1),
      O => \add_ln401_1_reg_781[1]_i_1_n_32\
    );
\add_ln401_1_reg_781[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => tmp2_fu_514_p4(2),
      I1 => tmp2_fu_514_p4(0),
      I2 => tmp2_fu_514_p4(1),
      I3 => ap_CS_fsm_state9,
      I4 => add_ln401_1_reg_781(2),
      O => \add_ln401_1_reg_781[2]_i_1_n_32\
    );
\add_ln401_1_reg_781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_1_reg_781[0]_i_1_n_32\,
      Q => add_ln401_1_reg_781(0),
      R => '0'
    );
\add_ln401_1_reg_781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_1_reg_781[1]_i_1_n_32\,
      Q => add_ln401_1_reg_781(1),
      R => '0'
    );
\add_ln401_1_reg_781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_1_reg_781[2]_i_1_n_32\,
      Q => add_ln401_1_reg_781(2),
      R => '0'
    );
\add_ln401_reg_710[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => tmp1_fu_352_p4(0),
      I1 => ap_CS_fsm_state3,
      I2 => add_ln401_reg_710(0),
      O => \add_ln401_reg_710[0]_i_1_n_32\
    );
\add_ln401_reg_710[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => tmp1_fu_352_p4(1),
      I1 => tmp1_fu_352_p4(0),
      I2 => ap_CS_fsm_state3,
      I3 => add_ln401_reg_710(1),
      O => \add_ln401_reg_710[1]_i_1_n_32\
    );
\add_ln401_reg_710[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => tmp1_fu_352_p4(2),
      I1 => tmp1_fu_352_p4(0),
      I2 => tmp1_fu_352_p4(1),
      I3 => ap_CS_fsm_state3,
      I4 => add_ln401_reg_710(2),
      O => \add_ln401_reg_710[2]_i_1_n_32\
    );
\add_ln401_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_reg_710[0]_i_1_n_32\,
      Q => add_ln401_reg_710(0),
      R => '0'
    );
\add_ln401_reg_710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_reg_710[1]_i_1_n_32\,
      Q => add_ln401_reg_710(1),
      R => '0'
    );
\add_ln401_reg_710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_reg_710[2]_i_1_n_32\,
      Q => add_ln401_reg_710(2),
      R => '0'
    );
\add_ln402_4_reg_720[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp1_fu_352_p4(0),
      I1 => zext_ln398_reg_682(2),
      O => add_ln402_4_fu_383_p2(2)
    );
\add_ln402_4_reg_720[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp1_fu_352_p4(1),
      I1 => zext_ln398_reg_682(2),
      I2 => tmp1_fu_352_p4(0),
      O => add_ln402_4_fu_383_p2(3)
    );
\add_ln402_4_reg_720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => zext_ln398_reg_682(0),
      Q => add_ln402_4_reg_720(0),
      R => '0'
    );
\add_ln402_4_reg_720_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => zext_ln398_reg_682(1),
      Q => add_ln402_4_reg_720(1),
      R => '0'
    );
\add_ln402_4_reg_720_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln402_4_fu_383_p2(2),
      Q => add_ln402_4_reg_720(2),
      R => '0'
    );
\add_ln402_4_reg_720_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln402_4_fu_383_p2(3),
      Q => add_ln402_4_reg_720(3),
      R => '0'
    );
\add_ln402_6_reg_791[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp2_fu_514_p4(0),
      I1 => zext_ln398_2_reg_760(2),
      O => add_ln402_6_fu_546_p2(2)
    );
\add_ln402_6_reg_791[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp2_fu_514_p4(1),
      I1 => zext_ln398_2_reg_760(2),
      I2 => tmp2_fu_514_p4(0),
      O => add_ln402_6_fu_546_p2(3)
    );
\add_ln402_6_reg_791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => zext_ln398_2_reg_760(0),
      Q => add_ln402_6_reg_791(0),
      R => '0'
    );
\add_ln402_6_reg_791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => zext_ln398_2_reg_760(1),
      Q => add_ln402_6_reg_791(1),
      R => '0'
    );
\add_ln402_6_reg_791_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln402_6_fu_546_p2(2),
      Q => add_ln402_6_reg_791(2),
      R => '0'
    );
\add_ln402_6_reg_791_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln402_6_fu_546_p2(3),
      Q => add_ln402_6_reg_791(3),
      R => '0'
    );
\ap_CS_fsm[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \i_21_fu_106_reg_n_32_[4]\,
      I2 => \i_21_fu_106_reg_n_32_[2]\,
      I3 => \i_21_fu_106_reg_n_32_[1]\,
      I4 => \i_21_fu_106_reg_n_32_[0]\,
      I5 => \i_21_fu_106_reg_n_32_[3]\,
      O => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0
    );
\ap_CS_fsm[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      I2 => \i_24_fu_110_reg_n_32_[1]\,
      O => ap_NS_fsm113_out
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state13,
      I2 => \i_24_fu_110_reg_n_32_[1]\,
      I3 => \i_24_fu_110_reg_n_32_[0]\,
      I4 => \i_24_fu_110_reg_n_32_[2]\,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[1]\,
      I2 => \i_24_fu_110_reg_n_32_[0]\,
      I3 => \i_24_fu_110_reg_n_32_[2]\,
      O => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_32_[0]\,
      I1 => grp_aes_invMain_fu_380_ap_start_reg,
      I2 => tmp1_fu_352_p4(2),
      I3 => tmp1_fu_352_p4(0),
      I4 => tmp1_fu_352_p4(1),
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => i_fu_78(2),
      I2 => i_fu_78(0),
      I3 => i_fu_78(1),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp1_fu_352_p4(1),
      I2 => tmp1_fu_352_p4(0),
      I3 => tmp1_fu_352_p4(2),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_fu_78(2),
      I2 => i_fu_78(0),
      I3 => i_fu_78(1),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => i_20_fu_102_reg(2),
      I1 => \i_20_fu_102_reg__0\(4),
      I2 => i_20_fu_102_reg(3),
      I3 => i_20_fu_102_reg(1),
      I4 => i_20_fu_102_reg(0),
      I5 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[5]_i_1__2_n_32\
    );
\ap_CS_fsm[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => i_20_fu_102_reg(2),
      I2 => \i_20_fu_102_reg__0\(4),
      I3 => i_20_fu_102_reg(3),
      I4 => i_20_fu_102_reg(1),
      I5 => i_20_fu_102_reg(0),
      O => ap_NS_fsm18_out
    );
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tmp2_fu_514_p4(2),
      I1 => tmp2_fu_514_p4(0),
      I2 => tmp2_fu_514_p4(1),
      I3 => ap_CS_fsm_state9,
      I4 => ap_NS_fsm17_out,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \i_21_fu_106_reg_n_32_[4]\,
      I2 => \i_21_fu_106_reg_n_32_[2]\,
      I3 => \i_21_fu_106_reg_n_32_[1]\,
      I4 => \i_21_fu_106_reg_n_32_[0]\,
      I5 => \i_21_fu_106_reg_n_32_[3]\,
      O => ap_NS_fsm17_out
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => i_22_reg_227(2),
      I2 => i_22_reg_227(0),
      I3 => i_22_reg_227(1),
      I4 => ap_CS_fsm_state8,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => tmp2_fu_514_p4(1),
      I2 => tmp2_fu_514_p4(0),
      I3 => tmp2_fu_514_p4(2),
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_fu_380_ap_done,
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm113_out,
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state14,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__2_n_32\,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_308_1
     port map (
      ADDRARDADDR(3 downto 0) => ADDRARDADDR(3 downto 0),
      D(0) => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_address1(2),
      Q(10) => ap_CS_fsm_state21,
      Q(9) => ap_CS_fsm_state20,
      Q(8) => ap_CS_fsm_state19,
      Q(7) => ap_CS_fsm_state18,
      Q(6) => ap_CS_fsm_state17,
      Q(5) => ap_CS_fsm_state14,
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => \ap_CS_fsm_reg_n_32_[0]\,
      add_ln402_3_reg_265(0) => add_ln402_3_reg_265(0),
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[17]\ => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_42,
      \ap_CS_fsm_reg[19]\ => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_43,
      \ap_CS_fsm_reg[20]\(1 downto 0) => \ap_CS_fsm_reg[20]_0\(1 downto 0),
      \ap_CS_fsm_reg[21]\(1 downto 0) => ram_reg_7(2 downto 1),
      \ap_CS_fsm_reg[4]\ => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_41,
      ap_NS_fsm113_out => ap_NS_fsm113_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg(1) => ap_NS_fsm(20),
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg(0) => grp_aes_invMain_fu_380_ap_done,
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0,
      grp_aes_invMain_fu_380_ap_start_reg => grp_aes_invMain_fu_380_ap_start_reg,
      icmp_ln525_reg_825 => icmp_ln525_reg_825,
      \q0_reg[7]\ => grp_aes_invRound_fu_256_n_46,
      \q0_reg[7]_0\ => roundKey_U_n_37,
      \q0_reg[7]_1\ => roundKey_U_n_34,
      \q0_reg[7]_2\(0) => add_ln402_6_reg_791(0),
      \q0_reg[7]_3\ => roundKey_U_n_35,
      \q0_reg[7]_4\(0) => add_ln402_4_reg_720(0),
      \q0_reg[7]_5\ => roundKey_U_n_36,
      \q0_reg[7]_6\ => grp_aes_invRound_fu_256_n_47,
      \q0_reg[7]_7\ => roundKey_U_n_33,
      \q0_reg[7]_8\ => grp_aes_invRound_fu_256_n_48,
      \q0_reg[7]_9\ => roundKey_U_n_32,
      ram_reg => grp_aes_invRound_fu_256_n_41,
      ram_reg_0 => \ram_reg_i_38__0_n_32\,
      \ram_reg_0_15_0_0_i_2__0\(0) => grp_aes_invRound_fu_256_roundKey_address0(0),
      ram_reg_1 => \ram_reg_i_29__1_n_32\,
      ram_reg_2 => grp_aes_invRound_fu_256_n_42,
      ram_reg_3 => \ram_reg_i_33__1_n_32\,
      ram_reg_4 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_36,
      ram_reg_5 => grp_aes_invRound_fu_256_n_43,
      ram_reg_6 => \ram_reg_i_41__0_n_32\,
      ram_reg_7 => grp_aes_invRound_fu_256_n_44,
      \state_addr_reg_112_reg[3]_0\(2) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_49,
      \state_addr_reg_112_reg[3]_0\(1) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_50,
      \state_addr_reg_112_reg[3]_0\(0) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_51
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_43,
      Q => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
     port map (
      D(1 downto 0) => ap_NS_fsm(12 downto 11),
      E(0) => roundKey_ce0,
      O(1 downto 0) => add_ln402_fu_361_p2(3 downto 2),
      Q(7) => ap_CS_fsm_state21,
      Q(6) => ap_CS_fsm_state18,
      Q(5) => ap_CS_fsm_state12,
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      add_ln402_3_reg_265(3 downto 0) => add_ln402_3_reg_265(3 downto 0),
      \ap_CS_fsm_reg[11]\ => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_n_35,
      \ap_CS_fsm_reg[8]\(3 downto 0) => \ap_CS_fsm_reg[8]_0\(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      expandedKey_ce0 => expandedKey_ce0,
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0,
      grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_n_37,
      grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg,
      grp_expandKey_fu_343_expandedKey_address0(3 downto 0) => grp_expandKey_fu_343_expandedKey_address0(3 downto 0),
      grp_expandKey_fu_343_expandedKey_ce0 => grp_expandKey_fu_343_expandedKey_ce0,
      \p_0_in__0\ => \p_0_in__0\,
      \q0_reg[7]\ => roundKey_U_n_37,
      \q0_reg[7]_0\ => grp_aes_invRound_fu_256_n_55,
      ram_reg(1 downto 0) => add_ln402_5_fu_524_p2(3 downto 2),
      ram_reg_0 => \ram_reg_i_28__0_n_32\,
      ram_reg_1(1) => ram_reg_7(2),
      ram_reg_1(0) => ram_reg_7(0),
      tmp1_fu_352_p4(1 downto 0) => tmp1_fu_352_p4(1 downto 0),
      tmp2_fu_514_p4(1 downto 0) => tmp2_fu_514_p4(1 downto 0)
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_n_37,
      Q => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_VITIS_LOOP_507_1
     port map (
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      D(2 downto 0) => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_address1(2 downto 0),
      Q(2) => ap_CS_fsm_state21,
      Q(1) => ap_CS_fsm_state19,
      Q(0) => ap_CS_fsm_state13,
      \ap_CS_fsm_reg[18]\(1 downto 0) => ap_NS_fsm(19 downto 18),
      \ap_CS_fsm_reg[20]\ => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_36,
      \ap_CS_fsm_reg[20]_0\ => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_40,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_r_address0(0) => block_r_address0(0),
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(0),
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg0,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_41,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_0 => \i_24_fu_110_reg_n_32_[2]\,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_1 => \i_24_fu_110_reg_n_32_[0]\,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg_2 => \i_24_fu_110_reg_n_32_[1]\,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      ram_reg => grp_aes_invRound_fu_256_n_49,
      ram_reg_0(0) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_51,
      ram_reg_1 => \ram_reg_i_104__0_n_32\,
      ram_reg_2 => ram_reg_8,
      ram_reg_3 => \ram_reg_i_53__1_n_32\,
      ram_reg_4(0) => ram_reg_7(2),
      rsbox_ce0 => rsbox_ce0,
      \state_addr_reg_111_pp0_iter1_reg_reg[2]_0\ => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_44,
      \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\ => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_43
    );
grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_41,
      Q => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invMain_Pipeline_invShiftRowLoop
     port map (
      D(1 downto 0) => ap_NS_fsm(16 downto 15),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      Q(1 downto 0) => trunc_ln515_reg_796(1 downto 0),
      \ap_CS_fsm_reg[14]\ => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_50,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_54_fu_60_reg[7]_0\(7 downto 0) => state_load_16_reg_850(7 downto 0),
      \empty_fu_56_reg[7]_0\(7) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_34,
      \empty_fu_56_reg[7]_0\(6) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_35,
      \empty_fu_56_reg[7]_0\(5) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_36,
      \empty_fu_56_reg[7]_0\(4) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_37,
      \empty_fu_56_reg[7]_0\(3) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_38,
      \empty_fu_56_reg[7]_0\(2) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_39,
      \empty_fu_56_reg[7]_0\(1) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_40,
      \empty_fu_56_reg[7]_0\(0) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_41,
      \empty_fu_56_reg[7]_1\(7 downto 0) => state_load_15_reg_845(7 downto 0),
      grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      q0(7 downto 0) => \^q0\(7 downto 0),
      ram_reg(4) => ap_CS_fsm_state18,
      ram_reg(3) => ap_CS_fsm_state17,
      ram_reg(2) => ap_CS_fsm_state16,
      ram_reg(1) => ap_CS_fsm_state15,
      ram_reg(0) => ap_CS_fsm_state6,
      ram_reg_0(7 downto 0) => \cpy_4_reg_286_reg[7]\(7 downto 0),
      ram_reg_1 => \ram_reg_i_72__1_n_32\,
      ram_reg_10 => grp_aes_invRound_fu_256_n_89,
      ram_reg_11 => grp_aes_invRound_fu_256_n_88,
      ram_reg_2 => grp_aes_invRound_fu_256_n_95,
      ram_reg_3(0) => ram_reg_7(2),
      ram_reg_4(7 downto 0) => ram_reg_9(7 downto 0),
      ram_reg_5 => grp_aes_invRound_fu_256_n_94,
      ram_reg_6 => grp_aes_invRound_fu_256_n_93,
      ram_reg_7 => grp_aes_invRound_fu_256_n_92,
      ram_reg_8 => grp_aes_invRound_fu_256_n_91,
      ram_reg_9 => grp_aes_invRound_fu_256_n_90,
      \tmp_7_fu_64_reg[7]_0\(7 downto 0) => tmp_7_fu_64(7 downto 0),
      \tmp_7_fu_64_reg[7]_1\(7 downto 0) => state_load_17_reg_855(7 downto 0),
      \tmp_fu_48_reg[7]_0\(7 downto 0) => state_load_14_reg_840(7 downto 0)
    );
grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_50,
      Q => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_invRound_fu_256: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invRound
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(3 downto 1),
      D(3 downto 0) => D(3 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104/rsbox_U/q0_reg\(7 downto 0),
      Q(7) => ap_CS_fsm_state21,
      Q(6) => ap_CS_fsm_state19,
      Q(5) => ap_CS_fsm_state18,
      Q(4) => ap_CS_fsm_state17,
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      add_ln402_3_reg_265(2 downto 0) => add_ln402_3_reg_265(3 downto 1),
      \add_ln402_3_reg_265_reg[1]\ => grp_aes_invRound_fu_256_n_47,
      \add_ln402_3_reg_265_reg[2]\ => grp_aes_invRound_fu_256_n_46,
      \add_ln402_3_reg_265_reg[3]\ => grp_aes_invRound_fu_256_n_48,
      \ap_CS_fsm_reg[18]\ => grp_aes_invRound_fu_256_n_42,
      \ap_CS_fsm_reg[18]_0\ => grp_aes_invRound_fu_256_n_44,
      \ap_CS_fsm_reg[20]\ => grp_aes_invRound_fu_256_n_88,
      \ap_CS_fsm_reg[20]_0\ => grp_aes_invRound_fu_256_n_89,
      \ap_CS_fsm_reg[20]_1\ => grp_aes_invRound_fu_256_n_90,
      \ap_CS_fsm_reg[20]_2\ => grp_aes_invRound_fu_256_n_91,
      \ap_CS_fsm_reg[20]_3\ => grp_aes_invRound_fu_256_n_92,
      \ap_CS_fsm_reg[20]_4\ => grp_aes_invRound_fu_256_n_93,
      \ap_CS_fsm_reg[20]_5\ => grp_aes_invRound_fu_256_n_94,
      \ap_CS_fsm_reg[20]_6\ => grp_aes_invRound_fu_256_n_95,
      \ap_CS_fsm_reg[20]_7\ => \ap_CS_fsm_reg[20]_1\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_1\(0) => Q(0),
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[4]_1\ => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      \ap_CS_fsm_reg[4]_2\ => \ap_CS_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[6]_0\ => grp_aes_invRound_fu_256_n_41,
      ap_NS_fsm18_out => ap_NS_fsm18_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_ce0 => block_ce0,
      block_ce1 => block_ce1,
      block_r_address0(2 downto 0) => block_r_address0(3 downto 1),
      \cpy_4_reg_286_reg[7]\(7 downto 0) => \cpy_4_reg_286_reg[7]\(7 downto 0),
      \cpy_5_reg_304_reg[5]\ => \cpy_5_reg_304_reg[5]\,
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(2 downto 0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3 downto 1),
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg,
      grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_we0,
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0),
      grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg => grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg,
      grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg_reg_0 => grp_aes_invRound_fu_256_n_55,
      grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg_reg_0 => grp_aes_invRound_fu_256_n_96,
      grp_aes_invRound_fu_256_ap_start_reg => grp_aes_invRound_fu_256_ap_start_reg,
      grp_aes_invRound_fu_256_ap_start_reg0 => grp_aes_invRound_fu_256_ap_start_reg0,
      grp_galois_multiplication_fu_560_ap_return(7 downto 0) => grp_galois_multiplication_fu_560_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_a(1 downto 0) => grp_galois_multiplication_fu_565_a(1 downto 0),
      grp_galois_multiplication_fu_565_ap_return(7 downto 0) => grp_galois_multiplication_fu_565_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_b(0) => grp_galois_multiplication_fu_565_b(0),
      grp_galois_multiplication_fu_570_a(1 downto 0) => grp_galois_multiplication_fu_570_a(1 downto 0),
      grp_galois_multiplication_fu_570_ap_return(7 downto 0) => grp_galois_multiplication_fu_570_ap_return(7 downto 0),
      i_22_reg_227(2 downto 0) => i_22_reg_227(2 downto 0),
      \i_22_reg_227_reg[2]\(1) => ap_NS_fsm(10),
      \i_22_reg_227_reg[2]\(0) => ap_NS_fsm(6),
      \i_fu_30_reg[0]\(0) => grp_aes_invRound_fu_256_roundKey_address0(0),
      icmp_ln525_reg_825 => icmp_ln525_reg_825,
      q0(7 downto 0) => \^q0\(7 downto 0),
      ram_reg(1 downto 0) => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_state_address1(1 downto 0),
      ram_reg_0 => \ram_reg_i_29__1_n_32\,
      \ram_reg_0_15_0_0_i_1__0\ => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_n_35,
      \ram_reg_0_15_0_0_i_1__0_0\ => roundKey_U_n_37,
      ram_reg_1 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_41,
      ram_reg_10 => ram_reg,
      ram_reg_11 => rsbox_U_n_40,
      ram_reg_12 => ram_reg_0,
      ram_reg_13 => rsbox_U_n_41,
      ram_reg_14 => ram_reg_1,
      ram_reg_15 => rsbox_U_n_42,
      ram_reg_16 => ram_reg_2,
      ram_reg_17 => rsbox_U_n_43,
      ram_reg_18 => ram_reg_3,
      ram_reg_19 => rsbox_U_n_44,
      ram_reg_2 => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_40,
      ram_reg_20 => ram_reg_4,
      ram_reg_21 => rsbox_U_n_45,
      ram_reg_22 => ram_reg_5,
      ram_reg_23 => rsbox_U_n_46,
      ram_reg_24 => ram_reg_6,
      ram_reg_25 => rsbox_U_n_47,
      ram_reg_26(1) => ram_reg_7(2),
      ram_reg_26(0) => ram_reg_7(0),
      ram_reg_27 => ram_reg_8,
      ram_reg_28 => \ram_reg_i_51__1_n_32\,
      ram_reg_29 => \ram_reg_i_47__1_n_32\,
      ram_reg_3 => \ram_reg_i_115__0_n_32\,
      ram_reg_30 => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_42,
      ram_reg_31 => \ram_reg_i_44__0_n_32\,
      ram_reg_4 => \ram_reg_i_104__0_n_32\,
      ram_reg_5(1) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_49,
      ram_reg_5(0) => grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_n_50,
      ram_reg_6 => \ram_reg_i_111__0_n_32\,
      ram_reg_7 => \ram_reg_i_107__0_n_32\,
      ram_reg_8(7) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_34,
      ram_reg_8(6) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_35,
      ram_reg_8(5) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_36,
      ram_reg_8(4) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_37,
      ram_reg_8(3) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_38,
      ram_reg_8(2) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_39,
      ram_reg_8(1) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_40,
      ram_reg_8(0) => grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_n_41,
      ram_reg_9(7 downto 0) => tmp_7_fu_64(7 downto 0),
      \ram_reg_i_43__2\ => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_43,
      \ram_reg_i_48__0\ => grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_n_44,
      \reg_110_reg[2]\(0) => \reg_110_reg[2]\(0),
      select_ln319_fu_86_p3(1 downto 0) => select_ln319_fu_86_p3(1 downto 0),
      shl_ln322_2_fu_138_p2(0) => shl_ln322_2_fu_138_p2(0),
      \shl_ln_reg_280_reg[3]_0\ => grp_aes_invRound_fu_256_n_43,
      \state_addr_reg_111_pp0_iter1_reg_reg[0]\ => grp_aes_invRound_fu_256_n_49,
      \tmp_14_reg_328_reg[7]\(7 downto 0) => \tmp_14_reg_328_reg[7]\(7 downto 0),
      \tmp_15_reg_333_reg[7]\(7 downto 0) => \tmp_15_reg_333_reg[7]\(7 downto 0),
      \xor_ln572_reg_338_reg[4]\ => \xor_ln572_reg_338_reg[4]\,
      \xor_ln576_reg_343_reg[7]\(7 downto 0) => \xor_ln576_reg_343_reg[7]\(7 downto 0),
      \xor_ln584_reg_353_reg[7]\(7 downto 0) => \xor_ln584_reg_353_reg[7]\(7 downto 0)
    );
grp_aes_invRound_fu_256_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => i_22_reg_227(1),
      I2 => i_22_reg_227(0),
      I3 => i_22_reg_227(2),
      O => grp_aes_invRound_fu_256_ap_start_reg0
    );
grp_aes_invRound_fu_256_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invRound_fu_256_n_96,
      Q => grp_aes_invRound_fu_256_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_20_fu_102[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_20_fu_102_reg(0),
      O => add_ln308_fu_411_p2(0)
    );
\i_20_fu_102[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_20_fu_102_reg(1),
      I1 => i_20_fu_102_reg(0),
      O => add_ln308_fu_411_p2(1)
    );
\i_20_fu_102[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_20_fu_102_reg(2),
      I1 => i_20_fu_102_reg(0),
      I2 => i_20_fu_102_reg(1),
      O => add_ln308_fu_411_p2(2)
    );
\i_20_fu_102[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_20_fu_102_reg(3),
      I1 => i_20_fu_102_reg(1),
      I2 => i_20_fu_102_reg(0),
      I3 => i_20_fu_102_reg(2),
      O => add_ln308_fu_411_p2(3)
    );
\i_20_fu_102[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_78(1),
      I2 => i_fu_78(0),
      I3 => i_fu_78(2),
      O => ap_NS_fsm110_out
    );
\i_20_fu_102[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_20_fu_102_reg__0\(4),
      I1 => i_20_fu_102_reg(2),
      I2 => i_20_fu_102_reg(0),
      I3 => i_20_fu_102_reg(1),
      I4 => i_20_fu_102_reg(3),
      O => add_ln308_fu_411_p2(4)
    );
\i_20_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => add_ln308_fu_411_p2(0),
      Q => i_20_fu_102_reg(0),
      R => ap_NS_fsm110_out
    );
\i_20_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => add_ln308_fu_411_p2(1),
      Q => i_20_fu_102_reg(1),
      R => ap_NS_fsm110_out
    );
\i_20_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => add_ln308_fu_411_p2(2),
      Q => i_20_fu_102_reg(2),
      R => ap_NS_fsm110_out
    );
\i_20_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => add_ln308_fu_411_p2(3),
      Q => i_20_fu_102_reg(3),
      R => ap_NS_fsm110_out
    );
\i_20_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => add_ln308_fu_411_p2(4),
      Q => \i_20_fu_102_reg__0\(4),
      R => ap_NS_fsm110_out
    );
\i_21_fu_106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEDEEEEEEEEE"
    )
        port map (
      I0 => \i_21_fu_106_reg_n_32_[0]\,
      I1 => ap_NS_fsm18_out,
      I2 => i_22_reg_227(2),
      I3 => i_22_reg_227(0),
      I4 => i_22_reg_227(1),
      I5 => ap_CS_fsm_state8,
      O => \i_21_fu_106[0]_i_1_n_32\
    );
\i_21_fu_106[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF4700"
    )
        port map (
      I0 => nbrRounds_1_reg_255(0),
      I1 => ap_NS_fsm18_out,
      I2 => \i_21_fu_106_reg_n_32_[0]\,
      I3 => \i_21_fu_106[4]_i_2_n_32\,
      I4 => \i_21_fu_106_reg_n_32_[1]\,
      O => \i_21_fu_106[1]_i_1_n_32\
    );
\i_21_fu_106[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909FFFFF9F900000"
    )
        port map (
      I0 => nbrRounds_1_reg_255(1),
      I1 => nbrRounds_1_reg_255(0),
      I2 => ap_NS_fsm18_out,
      I3 => \i_21_fu_106[2]_i_2_n_32\,
      I4 => \i_21_fu_106[4]_i_2_n_32\,
      I5 => \i_21_fu_106_reg_n_32_[2]\,
      O => \i_21_fu_106[2]_i_1_n_32\
    );
\i_21_fu_106[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_21_fu_106_reg_n_32_[1]\,
      I1 => \i_21_fu_106_reg_n_32_[0]\,
      O => \i_21_fu_106[2]_i_2_n_32\
    );
\i_21_fu_106[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFFFFFEFE00000"
    )
        port map (
      I0 => nbrRounds_1_reg_255(1),
      I1 => nbrRounds_1_reg_255(0),
      I2 => ap_NS_fsm18_out,
      I3 => \i_21_fu_106[3]_i_2_n_32\,
      I4 => \i_21_fu_106[4]_i_2_n_32\,
      I5 => \i_21_fu_106_reg_n_32_[3]\,
      O => \i_21_fu_106[3]_i_1_n_32\
    );
\i_21_fu_106[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \i_21_fu_106_reg_n_32_[0]\,
      I1 => \i_21_fu_106_reg_n_32_[1]\,
      I2 => \i_21_fu_106_reg_n_32_[2]\,
      O => \i_21_fu_106[3]_i_2_n_32\
    );
\i_21_fu_106[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \i_21_fu_106_reg_n_32_[4]\,
      I1 => \i_21_fu_106[4]_i_2_n_32\,
      I2 => \i_21_fu_106[4]_i_3_n_32\,
      I3 => ap_NS_fsm18_out,
      O => \i_21_fu_106[4]_i_1_n_32\
    );
\i_21_fu_106[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => ap_NS_fsm18_out,
      I1 => i_22_reg_227(2),
      I2 => i_22_reg_227(0),
      I3 => i_22_reg_227(1),
      I4 => ap_CS_fsm_state8,
      O => \i_21_fu_106[4]_i_2_n_32\
    );
\i_21_fu_106[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \i_21_fu_106_reg_n_32_[2]\,
      I1 => \i_21_fu_106_reg_n_32_[1]\,
      I2 => \i_21_fu_106_reg_n_32_[0]\,
      I3 => \i_21_fu_106_reg_n_32_[3]\,
      O => \i_21_fu_106[4]_i_3_n_32\
    );
\i_21_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_21_fu_106[0]_i_1_n_32\,
      Q => \i_21_fu_106_reg_n_32_[0]\,
      R => '0'
    );
\i_21_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_21_fu_106[1]_i_1_n_32\,
      Q => \i_21_fu_106_reg_n_32_[1]\,
      R => '0'
    );
\i_21_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_21_fu_106[2]_i_1_n_32\,
      Q => \i_21_fu_106_reg_n_32_[2]\,
      R => '0'
    );
\i_21_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_21_fu_106[3]_i_1_n_32\,
      Q => \i_21_fu_106_reg_n_32_[3]\,
      R => '0'
    );
\i_21_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_21_fu_106[4]_i_1_n_32\,
      Q => \i_21_fu_106_reg_n_32_[4]\,
      R => '0'
    );
\i_22_reg_227[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => i_22_reg_227(0),
      I1 => ap_NS_fsm14_out,
      I2 => add_ln398_3_reg_768(0),
      I3 => ap_NS_fsm17_out,
      O => \i_22_reg_227[0]_i_1_n_32\
    );
\i_22_reg_227[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => i_22_reg_227(1),
      I1 => ap_NS_fsm14_out,
      I2 => add_ln398_3_reg_768(1),
      I3 => ap_NS_fsm17_out,
      O => \i_22_reg_227[1]_i_1_n_32\
    );
\i_22_reg_227[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => i_22_reg_227(2),
      I1 => ap_NS_fsm14_out,
      I2 => add_ln398_3_reg_768(2),
      I3 => ap_NS_fsm17_out,
      O => \i_22_reg_227[2]_i_1_n_32\
    );
\i_22_reg_227[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => tmp2_fu_514_p4(1),
      I2 => tmp2_fu_514_p4(0),
      I3 => tmp2_fu_514_p4(2),
      O => ap_NS_fsm14_out
    );
\i_22_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_22_reg_227[0]_i_1_n_32\,
      Q => i_22_reg_227(0),
      R => '0'
    );
\i_22_reg_227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_22_reg_227[1]_i_1_n_32\,
      Q => i_22_reg_227(1),
      R => '0'
    );
\i_22_reg_227_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_22_reg_227[2]_i_1_n_32\,
      Q => i_22_reg_227(2),
      R => '0'
    );
\i_24_fu_110[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state18,
      I2 => i_28_reg_804(0),
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0,
      O => \i_24_fu_110[0]_i_1_n_32\
    );
\i_24_fu_110[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[1]\,
      I1 => ap_CS_fsm_state18,
      I2 => i_28_reg_804(1),
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0,
      O => \i_24_fu_110[1]_i_1_n_32\
    );
\i_24_fu_110[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[2]\,
      I1 => ap_CS_fsm_state18,
      I2 => i_28_reg_804(2),
      I3 => grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg0,
      O => \i_24_fu_110[2]_i_1_n_32\
    );
\i_24_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_24_fu_110[0]_i_1_n_32\,
      Q => \i_24_fu_110_reg_n_32_[0]\,
      R => '0'
    );
\i_24_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_24_fu_110[1]_i_1_n_32\,
      Q => \i_24_fu_110_reg_n_32_[1]\,
      R => '0'
    );
\i_24_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_24_fu_110[2]_i_1_n_32\,
      Q => \i_24_fu_110_reg_n_32_[2]\,
      R => '0'
    );
\i_26_reg_745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \i_21_fu_106_reg_n_32_[0]\,
      Q => tmp2_fu_514_p4(4),
      R => '0'
    );
\i_26_reg_745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \i_21_fu_106_reg_n_32_[1]\,
      Q => tmp2_fu_514_p4(5),
      R => '0'
    );
\i_26_reg_745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \i_21_fu_106_reg_n_32_[2]\,
      Q => tmp2_fu_514_p4(6),
      R => '0'
    );
\i_26_reg_745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \i_21_fu_106_reg_n_32_[3]\,
      Q => tmp2_fu_514_p4(7),
      R => '0'
    );
\i_28_reg_804[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[0]\,
      O => i_28_fu_568_p2(0)
    );
\i_28_reg_804[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[1]\,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      O => i_28_fu_568_p2(1)
    );
\i_28_reg_804[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[2]\,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      I2 => \i_24_fu_110_reg_n_32_[1]\,
      O => i_28_fu_568_p2(2)
    );
\i_28_reg_804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_28_fu_568_p2(0),
      Q => i_28_reg_804(0),
      R => '0'
    );
\i_28_reg_804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_28_fu_568_p2(1),
      Q => i_28_reg_804(1),
      R => '0'
    );
\i_28_reg_804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_28_fu_568_p2(2),
      Q => i_28_reg_804(2),
      R => '0'
    );
\i_fu_78[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => i_fu_78(0),
      I1 => ap_NS_fsm19_out,
      I2 => add_ln398_reg_690(0),
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => grp_aes_invMain_fu_380_ap_start_reg,
      O => \i_fu_78[0]_i_1_n_32\
    );
\i_fu_78[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => i_fu_78(1),
      I1 => ap_NS_fsm19_out,
      I2 => add_ln398_reg_690(1),
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => grp_aes_invMain_fu_380_ap_start_reg,
      O => \i_fu_78[1]_i_1_n_32\
    );
\i_fu_78[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => i_fu_78(2),
      I1 => ap_NS_fsm19_out,
      I2 => add_ln398_reg_690(2),
      I3 => \ap_CS_fsm_reg_n_32_[0]\,
      I4 => grp_aes_invMain_fu_380_ap_start_reg,
      O => \i_fu_78[2]_i_1_n_32\
    );
\i_fu_78[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp1_fu_352_p4(1),
      I2 => tmp1_fu_352_p4(0),
      I3 => tmp1_fu_352_p4(2),
      O => ap_NS_fsm19_out
    );
\i_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_78[0]_i_1_n_32\,
      Q => i_fu_78(0),
      R => '0'
    );
\i_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_78[1]_i_1_n_32\,
      Q => i_fu_78(1),
      R => '0'
    );
\i_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_78[2]_i_1_n_32\,
      Q => i_fu_78(2),
      R => '0'
    );
\icmp_ln525_reg_825[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57570002"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[1]\,
      I2 => \i_24_fu_110_reg_n_32_[0]\,
      I3 => \i_24_fu_110_reg_n_32_[2]\,
      I4 => icmp_ln525_reg_825,
      O => \icmp_ln525_reg_825[0]_i_1_n_32\
    );
\icmp_ln525_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln525_reg_825[0]_i_1_n_32\,
      Q => icmp_ln525_reg_825,
      R => '0'
    );
\j_1_reg_238[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp2_fu_514_p4(0),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln401_1_reg_781(0),
      I3 => ap_NS_fsm15_out,
      O => \j_1_reg_238[0]_i_1_n_32\
    );
\j_1_reg_238[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp2_fu_514_p4(1),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln401_1_reg_781(1),
      I3 => ap_NS_fsm15_out,
      O => \j_1_reg_238[1]_i_1_n_32\
    );
\j_1_reg_238[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp2_fu_514_p4(2),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln401_1_reg_781(2),
      I3 => ap_NS_fsm15_out,
      O => \j_1_reg_238[2]_i_1_n_32\
    );
\j_1_reg_238[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => i_22_reg_227(1),
      I2 => i_22_reg_227(0),
      I3 => i_22_reg_227(2),
      O => ap_NS_fsm15_out
    );
\j_1_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_1_reg_238[0]_i_1_n_32\,
      Q => tmp2_fu_514_p4(0),
      R => '0'
    );
\j_1_reg_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_1_reg_238[1]_i_1_n_32\,
      Q => tmp2_fu_514_p4(1),
      R => '0'
    );
\j_1_reg_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_1_reg_238[2]_i_1_n_32\,
      Q => tmp2_fu_514_p4(2),
      R => '0'
    );
\j_reg_216[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp1_fu_352_p4(0),
      I1 => ap_CS_fsm_state4,
      I2 => add_ln401_reg_710(0),
      I3 => j_reg_2160,
      O => \j_reg_216[0]_i_1_n_32\
    );
\j_reg_216[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp1_fu_352_p4(1),
      I1 => ap_CS_fsm_state4,
      I2 => add_ln401_reg_710(1),
      I3 => j_reg_2160,
      O => \j_reg_216[1]_i_1_n_32\
    );
\j_reg_216[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp1_fu_352_p4(2),
      I1 => ap_CS_fsm_state4,
      I2 => add_ln401_reg_710(2),
      I3 => j_reg_2160,
      O => \j_reg_216[2]_i_1_n_32\
    );
\j_reg_216[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_78(1),
      I2 => i_fu_78(0),
      I3 => i_fu_78(2),
      O => j_reg_2160
    );
\j_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_reg_216[0]_i_1_n_32\,
      Q => tmp1_fu_352_p4(0),
      R => '0'
    );
\j_reg_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_reg_216[1]_i_1_n_32\,
      Q => tmp1_fu_352_p4(1),
      R => '0'
    );
\j_reg_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_reg_216[2]_i_1_n_32\,
      Q => tmp1_fu_352_p4(2),
      R => '0'
    );
\ram_reg_i_104__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[1]\,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state5,
      O => \ram_reg_i_104__0_n_32\
    );
\ram_reg_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004474"
    )
        port map (
      I0 => state_addr_reg_728(3),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      I3 => i_20_fu_102_reg(3),
      I4 => ap_NS_fsm113_out,
      I5 => \ram_reg_i_165__0_n_32\,
      O => \ram_reg_i_107__0_n_32\
    );
\ram_reg_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004474"
    )
        port map (
      I0 => state_addr_reg_728(2),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      I3 => i_20_fu_102_reg(2),
      I4 => ap_NS_fsm113_out,
      I5 => ram_reg_i_169_n_32,
      O => \ram_reg_i_111__0_n_32\
    );
\ram_reg_i_115__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004474FFFFFFFF"
    )
        port map (
      I0 => state_addr_reg_728(1),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      I3 => i_20_fu_102_reg(1),
      I4 => ap_NS_fsm113_out,
      I5 => \ram_reg_i_41__0_n_32\,
      O => \ram_reg_i_115__0_n_32\
    );
\ram_reg_i_165__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFFFFF8"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state18,
      I4 => ap_CS_fsm_state17,
      I5 => \i_24_fu_110_reg_n_32_[1]\,
      O => \ram_reg_i_165__0_n_32\
    );
ram_reg_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF08"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[1]\,
      I2 => \i_24_fu_110_reg_n_32_[0]\,
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state18,
      I5 => ap_CS_fsm_state17,
      O => ram_reg_i_169_n_32
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => \ram_reg_i_28__0_n_32\
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[1]\,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state17,
      I4 => ap_CS_fsm_state18,
      I5 => ap_CS_fsm_state14,
      O => \ram_reg_i_29__1_n_32\
    );
ram_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_34_n_32,
      CO(3 downto 1) => NLW_ram_reg_i_31_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_i_31_n_35,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp2_fu_514_p4(6),
      O(3 downto 2) => NLW_ram_reg_i_31_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln402_5_fu_524_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp2_fu_514_p4(7 downto 6)
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F0000088F0"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[1]\,
      I1 => ap_CS_fsm_state13,
      I2 => data1(3),
      I3 => \ram_reg_i_94__0_n_32\,
      I4 => ap_CS_fsm_state17,
      I5 => \state_addr_17_reg_829_reg_n_32_[3]\,
      O => \ram_reg_i_33__1_n_32\
    );
ram_reg_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_34_n_32,
      CO(2) => ram_reg_i_34_n_33,
      CO(1) => ram_reg_i_34_n_34,
      CO(0) => ram_reg_i_34_n_35,
      CYINIT => '0',
      DI(3 downto 2) => tmp2_fu_514_p4(5 downto 4),
      DI(1) => '0',
      DI(0) => tmp2_fu_514_p4(2),
      O(3 downto 0) => add_ln402_5_fu_524_p2(5 downto 2),
      S(3 downto 2) => tmp2_fu_514_p4(5 downto 4),
      S(1) => zext_ln401_1_reg_773_reg(1),
      S(0) => \ram_reg_i_71__1_n_32\
    );
\ram_reg_i_36__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ram_reg_i_36__0_CO_UNCONNECTED\(3),
      CO(2) => add_ln402_fu_361_p2(4),
      CO(1) => \NLW_ram_reg_i_36__0_CO_UNCONNECTED\(1),
      CO(0) => \ram_reg_i_36__0_n_35\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp1_fu_352_p4(2),
      O(3 downto 2) => \NLW_ram_reg_i_36__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln402_fu_361_p2(3 downto 2),
      S(3 downto 2) => B"01",
      S(1) => \zext_ln401_reg_695_reg_n_32_[3]\,
      S(0) => \ram_reg_i_75__1_n_32\
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404CCCCC404C"
    )
        port map (
      I0 => \i_24_fu_110_reg_n_32_[0]\,
      I1 => \ram_reg_i_29__1_n_32\,
      I2 => \ram_reg_i_94__0_n_32\,
      I3 => data1(2),
      I4 => ap_CS_fsm_state17,
      I5 => \state_addr_17_reg_829_reg_n_32_[2]\,
      O => \ram_reg_i_38__0_n_32\
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln402_5_fu_524_p2(7),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state3,
      I3 => ram_reg_7(2),
      I4 => grp_expandKey_fu_343_expandedKey_address0(7),
      O => \ap_CS_fsm_reg[8]_0\(7)
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state18,
      I2 => ap_CS_fsm_state17,
      O => \ram_reg_i_41__0_n_32\
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => data0(3),
      I1 => ap_CS_fsm_state18,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state17,
      I4 => data1(3),
      O => \ram_reg_i_44__0_n_32\
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E0E0"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state17,
      I2 => data1(2),
      I3 => data0(2),
      I4 => ap_CS_fsm_state18,
      O => \ram_reg_i_47__1_n_32\
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0FFFFCAC00000"
    )
        port map (
      I0 => nbrRounds_1_reg_255(1),
      I1 => add_ln402_5_fu_524_p2(6),
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state3,
      I4 => ram_reg_7(2),
      I5 => grp_expandKey_fu_343_expandedKey_address0(6),
      O => \ap_CS_fsm_reg[8]_0\(6)
    );
\ram_reg_i_51__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state18,
      O => \ram_reg_i_51__1_n_32\
    );
\ram_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B888FFFFFFFF"
    )
        port map (
      I0 => state_addr_reg_728(0),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      I3 => i_20_fu_102_reg(0),
      I4 => ap_NS_fsm113_out,
      I5 => \ram_reg_i_41__0_n_32\,
      O => \ram_reg_i_53__1_n_32\
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0FFFFCAC00000"
    )
        port map (
      I0 => nbrRounds_1_reg_255(0),
      I1 => add_ln402_5_fu_524_p2(5),
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state3,
      I4 => ram_reg_7(2),
      I5 => grp_expandKey_fu_343_expandedKey_address0(5),
      O => \ap_CS_fsm_reg[8]_0\(5)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => add_ln402_5_fu_524_p2(4),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state3,
      I3 => add_ln402_fu_361_p2(4),
      I4 => ram_reg_7(2),
      I5 => grp_expandKey_fu_343_expandedKey_address0(4),
      O => \ap_CS_fsm_reg[8]_0\(4)
    );
\ram_reg_i_71__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp2_fu_514_p4(2),
      I1 => zext_ln401_1_reg_773_reg(0),
      O => \ram_reg_i_71__1_n_32\
    );
\ram_reg_i_72__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => ap_CS_fsm_state17,
      O => \ram_reg_i_72__1_n_32\
    );
\ram_reg_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp1_fu_352_p4(2),
      I1 => \zext_ln401_reg_695_reg_n_32_[2]\,
      O => \ram_reg_i_75__1_n_32\
    );
\ram_reg_i_94__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => ap_CS_fsm_state14,
      O => \ram_reg_i_94__0_n_32\
    );
roundKey_U: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_28
     port map (
      E(0) => roundKey_ce0,
      Q(3 downto 0) => i_20_fu_102_reg(3 downto 0),
      \add_ln402_6_reg_791_reg[1]\ => roundKey_U_n_33,
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[4]\ => roundKey_U_n_35,
      \ap_CS_fsm_reg[4]_0\ => roundKey_U_n_36,
      \ap_CS_fsm_reg[4]_1\ => roundKey_U_n_37,
      ap_clk => ap_clk,
      \i_20_fu_102_reg[2]\ => roundKey_U_n_34,
      \i_20_fu_102_reg[3]\ => roundKey_U_n_32,
      \p_0_in__0\ => \p_0_in__0\,
      q0(7 downto 0) => \^q0\(7 downto 0),
      \q0_reg[7]_0\(2) => ap_CS_fsm_state10,
      \q0_reg[7]_0\(1) => ap_CS_fsm_state5,
      \q0_reg[7]_0\(0) => ap_CS_fsm_state4,
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \ram_reg_0_15_0_0_i_5__0\(2 downto 0) => add_ln402_4_reg_720(3 downto 1),
      \ram_reg_0_15_0_0_i_5__0_0\(2 downto 0) => add_ln402_6_reg_791(3 downto 1)
    );
rsbox_U: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104/rsbox_U/q0_reg\(7 downto 0),
      Q(0) => ap_CS_fsm_state19,
      \ap_CS_fsm_reg[18]\ => rsbox_U_n_40,
      \ap_CS_fsm_reg[18]_0\ => rsbox_U_n_41,
      \ap_CS_fsm_reg[18]_1\ => rsbox_U_n_42,
      \ap_CS_fsm_reg[18]_2\ => rsbox_U_n_43,
      \ap_CS_fsm_reg[18]_3\ => rsbox_U_n_44,
      \ap_CS_fsm_reg[18]_4\ => rsbox_U_n_45,
      \ap_CS_fsm_reg[18]_5\ => rsbox_U_n_46,
      \ap_CS_fsm_reg[18]_6\ => rsbox_U_n_47,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104/ap_enable_reg_pp0_iter1\,
      rsbox_ce0 => rsbox_ce0
    );
\shl_ln2_reg_809[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[1]\,
      I2 => \i_24_fu_110_reg_n_32_[0]\,
      I3 => \i_24_fu_110_reg_n_32_[2]\,
      I4 => data1(2),
      O => \shl_ln2_reg_809[2]_i_1_n_32\
    );
\shl_ln2_reg_809[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD8888"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[1]\,
      I2 => \i_24_fu_110_reg_n_32_[0]\,
      I3 => \i_24_fu_110_reg_n_32_[2]\,
      I4 => data1(3),
      O => \shl_ln2_reg_809[3]_i_1_n_32\
    );
\shl_ln2_reg_809_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln2_reg_809[2]_i_1_n_32\,
      Q => data1(2),
      R => '0'
    );
\shl_ln2_reg_809_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln2_reg_809[3]_i_1_n_32\,
      Q => data1(3),
      R => '0'
    );
\state_addr_17_reg_829[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      I2 => \i_24_fu_110_reg_n_32_[1]\,
      I3 => \state_addr_17_reg_829_reg_n_32_[2]\,
      O => \state_addr_17_reg_829[2]_i_1_n_32\
    );
\state_addr_17_reg_829[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7A0"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_24_fu_110_reg_n_32_[0]\,
      I2 => \i_24_fu_110_reg_n_32_[1]\,
      I3 => \state_addr_17_reg_829_reg_n_32_[3]\,
      O => \state_addr_17_reg_829[3]_i_1_n_32\
    );
\state_addr_17_reg_829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_17_reg_829[2]_i_1_n_32\,
      Q => \state_addr_17_reg_829_reg_n_32_[2]\,
      R => '0'
    );
\state_addr_17_reg_829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_17_reg_829[3]_i_1_n_32\,
      Q => \state_addr_17_reg_829_reg_n_32_[3]\,
      R => '0'
    );
\state_addr_18_reg_835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => data1(2),
      Q => data0(2),
      R => '0'
    );
\state_addr_18_reg_835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => data1(3),
      Q => data0(3),
      R => '0'
    );
\state_addr_reg_728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => i_20_fu_102_reg(0),
      Q => state_addr_reg_728(0),
      R => '0'
    );
\state_addr_reg_728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => i_20_fu_102_reg(1),
      Q => state_addr_reg_728(1),
      R => '0'
    );
\state_addr_reg_728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => i_20_fu_102_reg(2),
      Q => state_addr_reg_728(2),
      R => '0'
    );
\state_addr_reg_728_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[5]_i_1__2_n_32\,
      D => i_20_fu_102_reg(3),
      Q => state_addr_reg_728(3),
      R => '0'
    );
\state_load_14_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(0),
      Q => state_load_14_reg_840(0),
      R => '0'
    );
\state_load_14_reg_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(1),
      Q => state_load_14_reg_840(1),
      R => '0'
    );
\state_load_14_reg_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(2),
      Q => state_load_14_reg_840(2),
      R => '0'
    );
\state_load_14_reg_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(3),
      Q => state_load_14_reg_840(3),
      R => '0'
    );
\state_load_14_reg_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(4),
      Q => state_load_14_reg_840(4),
      R => '0'
    );
\state_load_14_reg_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(5),
      Q => state_load_14_reg_840(5),
      R => '0'
    );
\state_load_14_reg_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(6),
      Q => state_load_14_reg_840(6),
      R => '0'
    );
\state_load_14_reg_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => DOADO(7),
      Q => state_load_14_reg_840(7),
      R => '0'
    );
\state_load_15_reg_845_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(0),
      Q => state_load_15_reg_845(0),
      R => '0'
    );
\state_load_15_reg_845_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(1),
      Q => state_load_15_reg_845(1),
      R => '0'
    );
\state_load_15_reg_845_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(2),
      Q => state_load_15_reg_845(2),
      R => '0'
    );
\state_load_15_reg_845_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(3),
      Q => state_load_15_reg_845(3),
      R => '0'
    );
\state_load_15_reg_845_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(4),
      Q => state_load_15_reg_845(4),
      R => '0'
    );
\state_load_15_reg_845_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(5),
      Q => state_load_15_reg_845(5),
      R => '0'
    );
\state_load_15_reg_845_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(6),
      Q => state_load_15_reg_845(6),
      R => '0'
    );
\state_load_15_reg_845_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \cpy_4_reg_286_reg[7]\(7),
      Q => state_load_15_reg_845(7),
      R => '0'
    );
\state_load_16_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(0),
      Q => state_load_16_reg_850(0),
      R => '0'
    );
\state_load_16_reg_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(1),
      Q => state_load_16_reg_850(1),
      R => '0'
    );
\state_load_16_reg_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(2),
      Q => state_load_16_reg_850(2),
      R => '0'
    );
\state_load_16_reg_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(3),
      Q => state_load_16_reg_850(3),
      R => '0'
    );
\state_load_16_reg_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(4),
      Q => state_load_16_reg_850(4),
      R => '0'
    );
\state_load_16_reg_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(5),
      Q => state_load_16_reg_850(5),
      R => '0'
    );
\state_load_16_reg_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(6),
      Q => state_load_16_reg_850(6),
      R => '0'
    );
\state_load_16_reg_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \cpy_4_reg_286_reg[7]\(7),
      Q => state_load_16_reg_850(7),
      R => '0'
    );
\state_load_17_reg_855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(0),
      Q => state_load_17_reg_855(0),
      R => '0'
    );
\state_load_17_reg_855_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(1),
      Q => state_load_17_reg_855(1),
      R => '0'
    );
\state_load_17_reg_855_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(2),
      Q => state_load_17_reg_855(2),
      R => '0'
    );
\state_load_17_reg_855_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(3),
      Q => state_load_17_reg_855(3),
      R => '0'
    );
\state_load_17_reg_855_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(4),
      Q => state_load_17_reg_855(4),
      R => '0'
    );
\state_load_17_reg_855_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(5),
      Q => state_load_17_reg_855(5),
      R => '0'
    );
\state_load_17_reg_855_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(6),
      Q => state_load_17_reg_855(6),
      R => '0'
    );
\state_load_17_reg_855_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => DOADO(7),
      Q => state_load_17_reg_855(7),
      R => '0'
    );
\trunc_ln515_reg_796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \i_24_fu_110_reg_n_32_[0]\,
      Q => trunc_ln515_reg_796(0),
      R => '0'
    );
\trunc_ln515_reg_796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \i_24_fu_110_reg_n_32_[1]\,
      Q => trunc_ln515_reg_796(1),
      R => '0'
    );
\zext_ln398_2_reg_760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_22_reg_227(0),
      Q => zext_ln398_2_reg_760(0),
      R => '0'
    );
\zext_ln398_2_reg_760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_22_reg_227(1),
      Q => zext_ln398_2_reg_760(1),
      R => '0'
    );
\zext_ln398_2_reg_760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_22_reg_227(2),
      Q => zext_ln398_2_reg_760(2),
      R => '0'
    );
\zext_ln398_reg_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_78(0),
      Q => zext_ln398_reg_682(0),
      R => '0'
    );
\zext_ln398_reg_682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_78(1),
      Q => zext_ln398_reg_682(1),
      R => '0'
    );
\zext_ln398_reg_682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_78(2),
      Q => zext_ln398_reg_682(2),
      R => '0'
    );
\zext_ln401_1_reg_773[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => i_22_reg_227(1),
      I2 => i_22_reg_227(0),
      I3 => i_22_reg_227(2),
      I4 => zext_ln401_1_reg_773_reg(0),
      O => \zext_ln401_1_reg_773[2]_i_1_n_32\
    );
\zext_ln401_1_reg_773[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD8888"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => i_22_reg_227(1),
      I2 => i_22_reg_227(0),
      I3 => i_22_reg_227(2),
      I4 => zext_ln401_1_reg_773_reg(1),
      O => \zext_ln401_1_reg_773[3]_i_1_n_32\
    );
\zext_ln401_1_reg_773_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln401_1_reg_773[2]_i_1_n_32\,
      Q => zext_ln401_1_reg_773_reg(0),
      R => '0'
    );
\zext_ln401_1_reg_773_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln401_1_reg_773[3]_i_1_n_32\,
      Q => zext_ln401_1_reg_773_reg(1),
      R => '0'
    );
\zext_ln401_reg_695[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_78(1),
      I2 => i_fu_78(0),
      I3 => i_fu_78(2),
      I4 => \zext_ln401_reg_695_reg_n_32_[2]\,
      O => \zext_ln401_reg_695[2]_i_1_n_32\
    );
\zext_ln401_reg_695[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD8888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_78(1),
      I2 => i_fu_78(0),
      I3 => i_fu_78(2),
      I4 => \zext_ln401_reg_695_reg_n_32_[3]\,
      O => \zext_ln401_reg_695[3]_i_1_n_32\
    );
\zext_ln401_reg_695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln401_reg_695[2]_i_1_n_32\,
      Q => \zext_ln401_reg_695_reg_n_32_[2]\,
      R => '0'
    );
\zext_ln401_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln401_reg_695[3]_i_1_n_32\,
      Q => \zext_ln401_reg_695_reg_n_32_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_aes_main is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_main_fu_358_state_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_565_ap_return : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_560_ap_return : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_galois_multiplication_fu_570_ap_return : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_15_reg_333_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    expandedKey_1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    block_1_ce1 : out STD_LOGIC;
    block_1_ce0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[20]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[2]_2\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[3]_2\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[5]_2\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_aes_main_fu_358_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ciphertext_array_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln580_reg_348_reg[0]\ : in STD_LOGIC;
    \xor_ln576_reg_343_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln576_reg_343_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln580_reg_348_reg[3]\ : in STD_LOGIC;
    \xor_ln580_reg_348_reg[5]\ : in STD_LOGIC;
    \tmp_1_reg_316_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln319_fu_86_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_galois_multiplication_fu_565_b : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_expandKey_fu_343_expandedKey_ce0 : in STD_LOGIC;
    grp_expandKey_fu_343_expandedKey_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_310_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    block_1_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 : in STD_LOGIC;
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln584_reg_353_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_310_reg[5]\ : in STD_LOGIC
  );
end AES_Power_Monitor_aes_0_2_aes_aes_main;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_aes_main is
  signal add_ln398_1_fu_321_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln398_1_reg_529 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln401_reg_542 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln401_reg_542[0]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln401_reg_542[1]_i_1_n_32\ : STD_LOGIC;
  signal \add_ln401_reg_542[2]_i_1_n_32\ : STD_LOGIC;
  signal add_ln402_1_reg_265 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal add_ln402_1_reg_293 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln402_2_fu_396_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal add_ln402_2_reg_552 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln402_fu_374_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal add_ln415_fu_343_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[14]_i_2_n_32\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal ap_NS_fsm19_out : STD_LOGIC;
  signal ap_NS_fsm_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal data1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal data2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal empty_48_reg_198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_48_reg_198[0]_i_1_n_32\ : STD_LOGIC;
  signal \empty_48_reg_198[1]_i_1_n_32\ : STD_LOGIC;
  signal \empty_48_reg_198[2]_i_1_n_32\ : STD_LOGIC;
  signal \empty_48_reg_198[3]_i_1_n_32\ : STD_LOGIC;
  signal \empty_48_reg_198[4]_i_1_n_32\ : STD_LOGIC;
  signal \empty_48_reg_198[5]_i_1_n_32\ : STD_LOGIC;
  signal \empty_48_reg_198[6]_i_1_n_32\ : STD_LOGIC;
  signal \empty_48_reg_198[7]_i_1_n_32\ : STD_LOGIC;
  signal empty_49_reg_209 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_49_reg_209[0]_i_1_n_32\ : STD_LOGIC;
  signal \empty_49_reg_209[1]_i_1_n_32\ : STD_LOGIC;
  signal \empty_49_reg_209[2]_i_1_n_32\ : STD_LOGIC;
  signal \empty_49_reg_209[3]_i_1_n_32\ : STD_LOGIC;
  signal \empty_49_reg_209[4]_i_1_n_32\ : STD_LOGIC;
  signal \empty_49_reg_209[5]_i_1_n_32\ : STD_LOGIC;
  signal \empty_49_reg_209[6]_i_1_n_32\ : STD_LOGIC;
  signal \empty_49_reg_209[7]_i_1_n_32\ : STD_LOGIC;
  signal empty_50_reg_221 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_50_reg_221[0]_i_1_n_32\ : STD_LOGIC;
  signal \empty_50_reg_221[1]_i_1_n_32\ : STD_LOGIC;
  signal \empty_50_reg_221[2]_i_1_n_32\ : STD_LOGIC;
  signal \empty_50_reg_221[3]_i_1_n_32\ : STD_LOGIC;
  signal \empty_50_reg_221[4]_i_1_n_32\ : STD_LOGIC;
  signal \empty_50_reg_221[5]_i_1_n_32\ : STD_LOGIC;
  signal \empty_50_reg_221[6]_i_1_n_32\ : STD_LOGIC;
  signal \empty_50_reg_221[7]_i_1_n_32\ : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_32 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_33 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_37 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_40 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_41 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_50 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_41 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_42 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_43 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_44 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_45 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_48 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_49 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_51 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_36 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_37 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_38 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_39 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_42 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_43 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_35 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_41 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_42 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_37 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_40 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_43 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_44 : STD_LOGIC;
  signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0 : STD_LOGIC;
  signal grp_aes_main_fu_358_ap_done : STD_LOGIC;
  signal grp_aes_round_fu_277_ap_start_reg : STD_LOGIC;
  signal grp_aes_round_fu_277_ap_start_reg0 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_106 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_107 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_108 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_109 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_110 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_111 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_112 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_113 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_114 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_32 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_35 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_36 : STD_LOGIC;
  signal grp_aes_round_fu_277_n_42 : STD_LOGIC;
  signal grp_aes_round_fu_277_roundKey_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_11_reg_187 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_11_reg_187[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_11_reg_187[1]_i_1_n_32\ : STD_LOGIC;
  signal i_12_reg_563 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_12_reg_563[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_12_reg_563[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_12_reg_563[2]_i_1_n_32\ : STD_LOGIC;
  signal i_7_fu_80_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_8_reg_165 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_8_reg_165[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_8_reg_165[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_8_reg_165[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_9_fu_88[0]_i_1_n_32\ : STD_LOGIC;
  signal \i_9_fu_88[1]_i_1_n_32\ : STD_LOGIC;
  signal \i_9_fu_88[2]_i_1_n_32\ : STD_LOGIC;
  signal \i_9_fu_88_reg_n_32_[0]\ : STD_LOGIC;
  signal \i_9_fu_88_reg_n_32_[1]\ : STD_LOGIC;
  signal \i_9_fu_88_reg_n_32_[2]\ : STD_LOGIC;
  signal icmp_ln296_reg_579 : STD_LOGIC;
  signal \icmp_ln296_reg_579[0]_i_1_n_32\ : STD_LOGIC;
  signal \j_reg_176[0]_i_1_n_32\ : STD_LOGIC;
  signal \j_reg_176[1]_i_1_n_32\ : STD_LOGIC;
  signal \j_reg_176[2]_i_1_n_32\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_mid2_fu_177_p3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg[0]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[0]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[0]_i_3_n_32\ : STD_LOGIC;
  signal \q0_reg[1]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[1]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[1]_i_3_n_32\ : STD_LOGIC;
  signal \q0_reg[2]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[2]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[2]_i_3_n_32\ : STD_LOGIC;
  signal \q0_reg[3]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[3]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[3]_i_3_n_32\ : STD_LOGIC;
  signal \q0_reg[4]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[4]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[4]_i_3_n_32\ : STD_LOGIC;
  signal \q0_reg[5]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[5]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[5]_i_3_n_32\ : STD_LOGIC;
  signal \q0_reg[6]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[6]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[6]_i_3_n_32\ : STD_LOGIC;
  signal \q0_reg[7]_i_1_n_32\ : STD_LOGIC;
  signal \q0_reg[7]_i_2_n_32\ : STD_LOGIC;
  signal \q0_reg[7]_i_3_n_32\ : STD_LOGIC;
  signal ram_reg_i_100_n_32 : STD_LOGIC;
  signal ram_reg_i_103_n_32 : STD_LOGIC;
  signal ram_reg_i_109_n_32 : STD_LOGIC;
  signal ram_reg_i_110_n_32 : STD_LOGIC;
  signal \ram_reg_i_138__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_13__1_n_35\ : STD_LOGIC;
  signal \ram_reg_i_14__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_14__1_n_33\ : STD_LOGIC;
  signal \ram_reg_i_14__1_n_34\ : STD_LOGIC;
  signal \ram_reg_i_14__1_n_35\ : STD_LOGIC;
  signal \ram_reg_i_20__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_29__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_35__2_n_32\ : STD_LOGIC;
  signal \ram_reg_i_37__2_n_32\ : STD_LOGIC;
  signal \ram_reg_i_39__1_n_32\ : STD_LOGIC;
  signal \ram_reg_i_41__2_n_32\ : STD_LOGIC;
  signal \ram_reg_i_43__1_n_32\ : STD_LOGIC;
  signal ram_reg_i_48_n_32 : STD_LOGIC;
  signal ram_reg_i_49_n_32 : STD_LOGIC;
  signal \ram_reg_i_51__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_55__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_79__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_82__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_85__0_n_32\ : STD_LOGIC;
  signal \ram_reg_i_88__0_n_32\ : STD_LOGIC;
  signal ram_reg_i_91_n_32 : STD_LOGIC;
  signal ram_reg_i_94_n_32 : STD_LOGIC;
  signal ram_reg_i_97_n_32 : STD_LOGIC;
  signal roundKey_ce0 : STD_LOGIC;
  signal select_ln398_reg_240 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \shl_ln1_reg_568[2]_i_1_n_32\ : STD_LOGIC;
  signal \shl_ln1_reg_568[3]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_6_reg_583[2]_i_1_n_32\ : STD_LOGIC;
  signal \state_addr_6_reg_583[3]_i_1_n_32\ : STD_LOGIC;
  signal state_addr_reg_111_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal state_addr_reg_112 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_load_5_reg_603 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_load_reg_598 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp1_fu_365_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_reg_233[0]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233[1]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233[2]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233[3]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233[4]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233[5]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233[6]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233[7]_i_1_n_32\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[0]\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[1]\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[2]\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[3]\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[4]\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[5]\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[6]\ : STD_LOGIC;
  signal \tmp_reg_233_reg_n_32_[7]\ : STD_LOGIC;
  signal zext_ln398_1_fu_198_p1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal zext_ln398_1_reg_521 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zext_ln401_reg_534 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \zext_ln401_reg_534[2]_i_1_n_32\ : STD_LOGIC;
  signal \zext_ln401_reg_534[3]_i_1_n_32\ : STD_LOGIC;
  signal \NLW_ram_reg_i_13__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln398_1_reg_529[1]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \add_ln398_1_reg_529[2]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \add_ln401_reg_542[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_ln402_2_reg_552[2]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \add_ln402_2_reg_552[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair349";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_48_reg_198[0]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \empty_48_reg_198[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \empty_48_reg_198[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \empty_48_reg_198[3]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \empty_48_reg_198[4]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \empty_48_reg_198[5]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \empty_48_reg_198[6]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \empty_48_reg_198[7]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \empty_49_reg_209[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \empty_49_reg_209[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \empty_49_reg_209[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \empty_49_reg_209[3]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \empty_49_reg_209[4]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \empty_49_reg_209[5]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \empty_49_reg_209[6]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \empty_49_reg_209[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \empty_50_reg_221[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \empty_50_reg_221[1]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \empty_50_reg_221[2]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \empty_50_reg_221[3]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \empty_50_reg_221[4]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \empty_50_reg_221[5]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \empty_50_reg_221[6]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \empty_50_reg_221[7]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \i_11_reg_187[0]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \i_11_reg_187[1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \i_12_reg_563[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \i_12_reg_563[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \i_7_fu_80[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \i_7_fu_80[3]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \i_8_reg_165[2]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \i_9_fu_88[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \i_9_fu_88[2]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \j_reg_176[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \j_reg_176[2]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of ram_reg_i_103 : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ram_reg_i_138__0\ : label is "soft_lutpair366";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_i_13__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_14__1\ : label is 35;
  attribute SOFT_HLUTNM of \ram_reg_i_35__2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ram_reg_i_39__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ram_reg_i_43__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of ram_reg_i_48 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of ram_reg_i_49 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ram_reg_i_51__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ram_reg_i_55__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \state_addr_6_reg_583[3]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \tmp_reg_233[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tmp_reg_233[1]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tmp_reg_233[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tmp_reg_233[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tmp_reg_233[4]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tmp_reg_233[5]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tmp_reg_233[6]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \tmp_reg_233[7]_i_1\ : label is "soft_lutpair373";
begin
  q0(7 downto 0) <= \^q0\(7 downto 0);
\add_ln398_1_reg_529[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_8_reg_165(0),
      O => add_ln398_1_fu_321_p2(0)
    );
\add_ln398_1_reg_529[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_8_reg_165(0),
      I1 => i_8_reg_165(1),
      O => add_ln398_1_fu_321_p2(1)
    );
\add_ln398_1_reg_529[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_8_reg_165(2),
      I1 => i_8_reg_165(1),
      I2 => i_8_reg_165(0),
      O => add_ln398_1_fu_321_p2(2)
    );
\add_ln398_1_reg_529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln398_1_fu_321_p2(0),
      Q => add_ln398_1_reg_529(0),
      R => '0'
    );
\add_ln398_1_reg_529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln398_1_fu_321_p2(1),
      Q => add_ln398_1_reg_529(1),
      R => '0'
    );
\add_ln398_1_reg_529_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln398_1_fu_321_p2(2),
      Q => add_ln398_1_reg_529(2),
      R => '0'
    );
\add_ln401_reg_542[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => tmp1_fu_365_p4(0),
      I1 => ap_CS_fsm_state7,
      I2 => add_ln401_reg_542(0),
      O => \add_ln401_reg_542[0]_i_1_n_32\
    );
\add_ln401_reg_542[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => tmp1_fu_365_p4(0),
      I1 => tmp1_fu_365_p4(1),
      I2 => ap_CS_fsm_state7,
      I3 => add_ln401_reg_542(1),
      O => \add_ln401_reg_542[1]_i_1_n_32\
    );
\add_ln401_reg_542[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => tmp1_fu_365_p4(2),
      I1 => tmp1_fu_365_p4(1),
      I2 => tmp1_fu_365_p4(0),
      I3 => ap_CS_fsm_state7,
      I4 => add_ln401_reg_542(2),
      O => \add_ln401_reg_542[2]_i_1_n_32\
    );
\add_ln401_reg_542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_reg_542[0]_i_1_n_32\,
      Q => add_ln401_reg_542(0),
      R => '0'
    );
\add_ln401_reg_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_reg_542[1]_i_1_n_32\,
      Q => add_ln401_reg_542(1),
      R => '0'
    );
\add_ln401_reg_542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln401_reg_542[2]_i_1_n_32\,
      Q => add_ln401_reg_542(2),
      R => '0'
    );
\add_ln402_2_reg_552[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp1_fu_365_p4(0),
      I1 => zext_ln398_1_reg_521(2),
      O => add_ln402_2_fu_396_p2(2)
    );
\add_ln402_2_reg_552[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp1_fu_365_p4(1),
      I1 => zext_ln398_1_reg_521(2),
      I2 => tmp1_fu_365_p4(0),
      O => add_ln402_2_fu_396_p2(3)
    );
\add_ln402_2_reg_552_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => zext_ln398_1_reg_521(0),
      Q => add_ln402_2_reg_552(0),
      R => '0'
    );
\add_ln402_2_reg_552_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => zext_ln398_1_reg_521(1),
      Q => add_ln402_2_reg_552(1),
      R => '0'
    );
\add_ln402_2_reg_552_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => add_ln402_2_fu_396_p2(2),
      Q => add_ln402_2_reg_552(2),
      R => '0'
    );
\add_ln402_2_reg_552_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => add_ln402_2_fu_396_p2(3),
      Q => add_ln402_2_reg_552(3),
      R => '0'
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_9_fu_88_reg_n_32_[1]\,
      I2 => \i_9_fu_88_reg_n_32_[0]\,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => p_0_in,
      O => ap_NS_fsm(13)
    );
\ap_CS_fsm[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => \i_9_fu_88_reg_n_32_[2]\,
      I2 => i_11_reg_187(1),
      I3 => \i_9_fu_88_reg_n_32_[1]\,
      I4 => \i_9_fu_88_reg_n_32_[0]\,
      I5 => i_11_reg_187(0),
      O => p_0_in
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \ap_CS_fsm[14]_i_2_n_32\,
      I1 => ap_CS_fsm_state11,
      I2 => \i_9_fu_88_reg_n_32_[0]\,
      I3 => \i_9_fu_88_reg_n_32_[1]\,
      I4 => \i_9_fu_88_reg_n_32_[2]\,
      O => ap_NS_fsm(14)
    );
\ap_CS_fsm[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => \i_9_fu_88_reg_n_32_[2]\,
      I2 => i_11_reg_187(1),
      I3 => \i_9_fu_88_reg_n_32_[1]\,
      I4 => \i_9_fu_88_reg_n_32_[0]\,
      I5 => i_11_reg_187(0),
      O => \ap_CS_fsm[14]_i_2_n_32\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tmp1_fu_365_p4(2),
      I1 => tmp1_fu_365_p4(1),
      I2 => tmp1_fu_365_p4(0),
      I3 => ap_CS_fsm_state7,
      I4 => ap_NS_fsm16_out,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A222A2A2AA22A2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => i_7_fu_80_reg(3),
      I2 => ram_reg,
      I3 => i_7_fu_80_reg(2),
      I4 => ram_reg_0,
      I5 => i_7_fu_80_reg(1),
      O => ap_NS_fsm16_out
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => i_8_reg_165(2),
      I2 => i_8_reg_165(1),
      I3 => i_8_reg_165(0),
      I4 => ap_CS_fsm_state6,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => tmp1_fu_365_p4(0),
      I2 => tmp1_fu_365_p4(1),
      I3 => tmp1_fu_365_p4(2),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880808008808"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => i_7_fu_80_reg(3),
      I2 => ram_reg,
      I3 => i_7_fu_80_reg(2),
      I4 => ram_reg_0,
      I5 => i_7_fu_80_reg(1),
      O => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_fu_358_ap_done,
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\empty_48_reg_198[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(0),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[0]\,
      O => \empty_48_reg_198[0]_i_1_n_32\
    );
\empty_48_reg_198[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(1),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[1]\,
      O => \empty_48_reg_198[1]_i_1_n_32\
    );
\empty_48_reg_198[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(2),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[2]\,
      O => \empty_48_reg_198[2]_i_1_n_32\
    );
\empty_48_reg_198[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(3),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[3]\,
      O => \empty_48_reg_198[3]_i_1_n_32\
    );
\empty_48_reg_198[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(4),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[4]\,
      O => \empty_48_reg_198[4]_i_1_n_32\
    );
\empty_48_reg_198[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(5),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[5]\,
      O => \empty_48_reg_198[5]_i_1_n_32\
    );
\empty_48_reg_198[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(6),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[6]\,
      O => \empty_48_reg_198[6]_i_1_n_32\
    );
\empty_48_reg_198[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ciphertext_array_d0(7),
      I1 => ap_CS_fsm_state13,
      I2 => \tmp_reg_233_reg_n_32_[7]\,
      O => \empty_48_reg_198[7]_i_1_n_32\
    );
\empty_48_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[0]_i_1_n_32\,
      Q => empty_48_reg_198(0),
      R => '0'
    );
\empty_48_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[1]_i_1_n_32\,
      Q => empty_48_reg_198(1),
      R => '0'
    );
\empty_48_reg_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[2]_i_1_n_32\,
      Q => empty_48_reg_198(2),
      R => '0'
    );
\empty_48_reg_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[3]_i_1_n_32\,
      Q => empty_48_reg_198(3),
      R => '0'
    );
\empty_48_reg_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[4]_i_1_n_32\,
      Q => empty_48_reg_198(4),
      R => '0'
    );
\empty_48_reg_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[5]_i_1_n_32\,
      Q => empty_48_reg_198(5),
      R => '0'
    );
\empty_48_reg_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[6]_i_1_n_32\,
      Q => empty_48_reg_198(6),
      R => '0'
    );
\empty_48_reg_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_48_reg_198[7]_i_1_n_32\,
      Q => empty_48_reg_198(7),
      R => '0'
    );
\empty_49_reg_209[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(0),
      O => \empty_49_reg_209[0]_i_1_n_32\
    );
\empty_49_reg_209[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(1),
      O => \empty_49_reg_209[1]_i_1_n_32\
    );
\empty_49_reg_209[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(2),
      O => \empty_49_reg_209[2]_i_1_n_32\
    );
\empty_49_reg_209[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(3),
      O => \empty_49_reg_209[3]_i_1_n_32\
    );
\empty_49_reg_209[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(4),
      O => \empty_49_reg_209[4]_i_1_n_32\
    );
\empty_49_reg_209[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(5),
      O => \empty_49_reg_209[5]_i_1_n_32\
    );
\empty_49_reg_209[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(6),
      O => \empty_49_reg_209[6]_i_1_n_32\
    );
\empty_49_reg_209[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => ap_CS_fsm_state13,
      I2 => empty_48_reg_198(7),
      O => \empty_49_reg_209[7]_i_1_n_32\
    );
\empty_49_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[0]_i_1_n_32\,
      Q => empty_49_reg_209(0),
      R => '0'
    );
\empty_49_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[1]_i_1_n_32\,
      Q => empty_49_reg_209(1),
      R => '0'
    );
\empty_49_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[2]_i_1_n_32\,
      Q => empty_49_reg_209(2),
      R => '0'
    );
\empty_49_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[3]_i_1_n_32\,
      Q => empty_49_reg_209(3),
      R => '0'
    );
\empty_49_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[4]_i_1_n_32\,
      Q => empty_49_reg_209(4),
      R => '0'
    );
\empty_49_reg_209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[5]_i_1_n_32\,
      Q => empty_49_reg_209(5),
      R => '0'
    );
\empty_49_reg_209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[6]_i_1_n_32\,
      Q => empty_49_reg_209(6),
      R => '0'
    );
\empty_49_reg_209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_49_reg_209[7]_i_1_n_32\,
      Q => empty_49_reg_209(7),
      R => '0'
    );
\empty_50_reg_221[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(0),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(0),
      O => \empty_50_reg_221[0]_i_1_n_32\
    );
\empty_50_reg_221[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(1),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(1),
      O => \empty_50_reg_221[1]_i_1_n_32\
    );
\empty_50_reg_221[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(2),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(2),
      O => \empty_50_reg_221[2]_i_1_n_32\
    );
\empty_50_reg_221[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(3),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(3),
      O => \empty_50_reg_221[3]_i_1_n_32\
    );
\empty_50_reg_221[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(4),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(4),
      O => \empty_50_reg_221[4]_i_1_n_32\
    );
\empty_50_reg_221[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(5),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(5),
      O => \empty_50_reg_221[5]_i_1_n_32\
    );
\empty_50_reg_221[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(6),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(6),
      O => \empty_50_reg_221[6]_i_1_n_32\
    );
\empty_50_reg_221[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_5_reg_603(7),
      I1 => ap_CS_fsm_state13,
      I2 => empty_49_reg_209(7),
      O => \empty_50_reg_221[7]_i_1_n_32\
    );
\empty_50_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[0]_i_1_n_32\,
      Q => empty_50_reg_221(0),
      R => '0'
    );
\empty_50_reg_221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[1]_i_1_n_32\,
      Q => empty_50_reg_221(1),
      R => '0'
    );
\empty_50_reg_221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[2]_i_1_n_32\,
      Q => empty_50_reg_221(2),
      R => '0'
    );
\empty_50_reg_221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[3]_i_1_n_32\,
      Q => empty_50_reg_221(3),
      R => '0'
    );
\empty_50_reg_221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[4]_i_1_n_32\,
      Q => empty_50_reg_221(4),
      R => '0'
    );
\empty_50_reg_221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[5]_i_1_n_32\,
      Q => empty_50_reg_221(5),
      R => '0'
    );
\empty_50_reg_221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[6]_i_1_n_32\,
      Q => empty_50_reg_221(6),
      R => '0'
    );
\empty_50_reg_221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \empty_50_reg_221[7]_i_1_n_32\,
      Q => empty_50_reg_221(7),
      R => '0'
    );
grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_276_1
     port map (
      D(1 downto 0) => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0(1 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      Q(3) => ap_CS_fsm_state16,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter2_reg_0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_40,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_50,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_41,
      grp_aes_main_fu_358_state_address0(0) => grp_aes_main_fu_358_state_address0(0),
      \i_fu_30_reg[0]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_32,
      \i_fu_30_reg[1]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_33,
      \i_fu_30_reg[3]_0\(1 downto 0) => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1(3 downto 2),
      q0(7 downto 0) => \^q0\(7 downto 0),
      \q0_reg[7]\(7) => \q0_reg[7]_i_1_n_32\,
      \q0_reg[7]\(6) => \q0_reg[6]_i_1_n_32\,
      \q0_reg[7]\(5) => \q0_reg[5]_i_1_n_32\,
      \q0_reg[7]\(4) => \q0_reg[4]_i_1_n_32\,
      \q0_reg[7]\(3) => \q0_reg[3]_i_1_n_32\,
      \q0_reg[7]\(2) => \q0_reg[2]_i_1_n_32\,
      \q0_reg[7]\(1) => \q0_reg[1]_i_1_n_32\,
      \q0_reg[7]\(0) => \q0_reg[0]_i_1_n_32\,
      ram_reg => grp_aes_round_fu_277_n_42,
      ram_reg_0(0) => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_51,
      ram_reg_1 => \ram_reg_i_29__0_n_32\,
      ram_reg_10 => grp_aes_round_fu_277_n_112,
      ram_reg_11 => \ram_reg_i_88__0_n_32\,
      ram_reg_12 => grp_aes_round_fu_277_n_111,
      ram_reg_13 => ram_reg_i_91_n_32,
      ram_reg_14 => grp_aes_round_fu_277_n_110,
      ram_reg_15 => ram_reg_i_94_n_32,
      ram_reg_16 => grp_aes_round_fu_277_n_109,
      ram_reg_17 => ram_reg_i_97_n_32,
      ram_reg_18 => grp_aes_round_fu_277_n_108,
      ram_reg_19 => ram_reg_i_100_n_32,
      ram_reg_2 => \ram_reg_i_138__0_n_32\,
      ram_reg_20 => grp_aes_round_fu_277_n_107,
      ram_reg_3 => \ram_reg_i_79__0_n_32\,
      ram_reg_4 => grp_aes_round_fu_277_n_106,
      ram_reg_5(0) => \tmp_1_reg_316_reg[0]\(2),
      ram_reg_6(7 downto 0) => ram_reg_13(7 downto 0),
      ram_reg_7 => \ram_reg_i_82__0_n_32\,
      ram_reg_8 => grp_aes_round_fu_277_n_113,
      ram_reg_9 => \ram_reg_i_85__0_n_32\,
      \ram_reg_i_59__0\(1 downto 0) => state_addr_reg_112(1 downto 0),
      \ram_reg_i_61__0_0\ => \ram_reg_i_35__2_n_32\,
      \state_addr_reg_111_pp0_iter1_reg_reg[1]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_37,
      \state_addr_reg_111_pp0_iter1_reg_reg[3]_0\(1 downto 0) => state_addr_reg_111_pp0_iter1_reg(3 downto 2)
    );
grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_41,
      Q => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_12
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      D(0) => ap_NS_fsm(11),
      Q(7) => ap_CS_fsm_state16,
      Q(6) => ap_CS_fsm_state15,
      Q(5) => ap_CS_fsm_state14,
      Q(4) => ap_CS_fsm_state12,
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \ap_CS_fsm_reg_n_32_[0]\,
      address0(3 downto 0) => address0(3 downto 0),
      \ap_CS_fsm_reg[14]\(1 downto 0) => \ap_CS_fsm_reg[14]_0\(1 downto 0),
      \ap_CS_fsm_reg[15]\ => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_42,
      \ap_CS_fsm_reg[15]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_43,
      \ap_CS_fsm_reg[15]_1\ => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_44,
      \ap_CS_fsm_reg[15]_2\ => \i_9_fu_88_reg_n_32_[2]\,
      \ap_CS_fsm_reg[15]_3\ => \i_9_fu_88_reg_n_32_[1]\,
      \ap_CS_fsm_reg[15]_4\ => \i_9_fu_88_reg_n_32_[0]\,
      \ap_CS_fsm_reg[15]_5\(1 downto 0) => \tmp_1_reg_316_reg[0]\(2 downto 1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_41,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_45,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_48,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_1 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_49,
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_2 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0,
      grp_aes_main_fu_358_ap_start_reg => grp_aes_main_fu_358_ap_start_reg,
      \i_9_fu_88_reg[2]\(1) => ap_NS_fsm(15),
      \i_9_fu_88_reg[2]\(0) => grp_aes_main_fu_358_ap_done,
      \q0_reg[7]\(3 downto 0) => add_ln402_2_reg_552(3 downto 0),
      \q0_reg[7]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_37,
      \q0_reg[7]_1\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_40,
      \q0_reg[7]_2\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_35,
      \q0_reg[7]_3\ => grp_aes_round_fu_277_n_35,
      ram_reg => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_32,
      ram_reg_0 => grp_aes_round_fu_277_n_36,
      ram_reg_0_15_0_0_i_3(1 downto 0) => grp_aes_round_fu_277_roundKey_address0(1 downto 0),
      ram_reg_1 => ram_reg_i_48_n_32,
      ram_reg_2 => ram_reg_i_49_n_32,
      ram_reg_3 => grp_aes_round_fu_277_n_32,
      ram_reg_4 => \ram_reg_i_29__0_n_32\,
      ram_reg_5 => \ram_reg_i_41__2_n_32\,
      \ram_reg_i_52__0\ => \ram_reg_i_37__2_n_32\,
      \state_addr_reg_112_reg[0]_0\(0) => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_51
    );
grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_45,
      Q => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_308_1
     port map (
      D(2) => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0(3),
      D(1 downto 0) => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0(1 downto 0),
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      add_ln402_1_reg_265(1 downto 0) => add_ln402_1_reg_265(3 downto 2),
      add_ln402_1_reg_293(0) => add_ln402_1_reg_293(2),
      \ap_CS_fsm_reg[2]\ => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_43,
      \ap_CS_fsm_reg[4]\(0) => ap_NS_fsm_2(0),
      \ap_CS_fsm_reg[9]\ => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_39,
      \ap_CS_fsm_reg[9]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_42,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(4 downto 3),
      \i_6_fu_30_reg[2]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_37,
      \i_6_fu_30_reg[2]_1\ => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_38,
      \i_6_fu_30_reg[3]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_36,
      \ram_reg_i_40__0\(0) => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1(2),
      \ram_reg_i_52__0\(1 downto 0) => state_addr_reg_111_pp0_iter1_reg(3 downto 2),
      \ram_reg_i_53__0\ => \ram_reg_i_35__2_n_32\,
      \state_addr_reg_112_reg[1]_0\(1 downto 0) => state_addr_reg_112(1 downto 0)
    );
grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_43,
      Q => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21
     port map (
      D(0) => grp_aes_round_fu_277_roundKey_address0(3),
      O(1) => add_ln402_fu_374_p2(4),
      O(0) => add_ln402_fu_374_p2(2),
      Q(4) => ap_CS_fsm_state16,
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state7,
      \add_ln402_1_reg_293_reg[2]_0\(2 downto 0) => add_ln402_1_reg_293(2 downto 0),
      \add_ln402_1_reg_293_reg[3]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_35,
      \ap_CS_fsm_reg[10]\ => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_50,
      \ap_CS_fsm_reg[14]\(1 downto 0) => ap_NS_fsm(10 downto 9),
      \ap_CS_fsm_reg[14]_0\(3) => \ap_CS_fsm_reg[6]_0\(4),
      \ap_CS_fsm_reg[14]_0\(2 downto 0) => \ap_CS_fsm_reg[6]_0\(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_42,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0,
      grp_expandKey_fu_343_expandedKey_address0(3) => grp_expandKey_fu_343_expandedKey_address0(4),
      grp_expandKey_fu_343_expandedKey_address0(2 downto 0) => grp_expandKey_fu_343_expandedKey_address0(2 downto 0),
      p_mid2_fu_177_p3(0) => p_mid2_fu_177_p3(2),
      ram_reg(0) => \tmp_1_reg_316_reg[0]\(2),
      ram_reg_0_15_0_0_i_5 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_36,
      select_ln398_reg_240(2 downto 0) => select_ln398_reg_240(2 downto 0),
      tmp1_fu_365_p4(1 downto 0) => tmp1_fu_365_p4(1 downto 0),
      \trunc_ln398_reg_278_reg[0]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_41,
      \trunc_ln398_reg_278_reg[1]_0\(0) => zext_ln398_1_fu_198_p1(3)
    );
grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_42,
      Q => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
     port map (
      D(1 downto 0) => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0(1 downto 0),
      O(0) => add_ln402_fu_374_p2(3),
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_32_[0]\,
      \add_ln402_1_reg_265_reg[0]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_37,
      \add_ln402_1_reg_265_reg[1]_0\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_40,
      \add_ln402_1_reg_265_reg[3]_0\(1 downto 0) => add_ln402_1_reg_265(3 downto 2),
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(2 downto 1),
      \ap_CS_fsm_reg[6]\(0) => \ap_CS_fsm_reg[6]_0\(3),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      expandedKey_1_ce0 => expandedKey_1_ce0,
      grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_43,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_reg => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_44,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0,
      grp_aes_main_fu_358_ap_start_reg => grp_aes_main_fu_358_ap_start_reg,
      grp_expandKey_fu_343_expandedKey_address0(0) => grp_expandKey_fu_343_expandedKey_address0(3),
      grp_expandKey_fu_343_expandedKey_ce0 => grp_expandKey_fu_343_expandedKey_ce0,
      ram_reg(0) => zext_ln398_1_fu_198_p1(3),
      ram_reg_0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_n_41,
      ram_reg_0_15_0_0_i_3(1 downto 0) => add_ln402_1_reg_293(1 downto 0),
      ram_reg_1(1) => \tmp_1_reg_316_reg[0]\(2),
      ram_reg_1(0) => \tmp_1_reg_316_reg[0]\(0),
      select_ln398_reg_240(2 downto 0) => select_ln398_reg_240(2 downto 0),
      \trunc_ln398_reg_250_reg[0]_0\(0) => p_mid2_fu_177_p3(2)
    );
grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_44,
      Q => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_round_fu_277: entity work.AES_Power_Monitor_aes_0_2_aes_aes_round
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(3 downto 2),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(0) => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0(3),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      E(0) => roundKey_ce0,
      Q(7) => ap_CS_fsm_state16,
      Q(6) => ap_CS_fsm_state15,
      Q(5) => ap_CS_fsm_state14,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[20]\(7 downto 0) => grp_galois_multiplication_fu_560_ap_return(7 downto 0),
      \ap_CS_fsm_reg[20]_0\(7 downto 0) => grp_galois_multiplication_fu_570_ap_return(7 downto 0),
      \ap_CS_fsm_reg[20]_1\(1 downto 0) => \ap_CS_fsm_reg[20]\(1 downto 0),
      \ap_CS_fsm_reg[20]_2\ => \ap_CS_fsm_reg[20]_0\(1),
      \ap_CS_fsm_reg[20]_3\ => \ap_CS_fsm_reg[20]_0\(0),
      \ap_CS_fsm_reg[20]_4\(0) => \ap_CS_fsm_reg[20]_1\(0),
      \ap_CS_fsm_reg[3]_0\ => grp_aes_round_fu_277_n_32,
      \ap_CS_fsm_reg[3]_1\(0) => Q(0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_0\(7 downto 0),
      \ap_CS_fsm_reg[3]_3\(7 downto 0) => grp_galois_multiplication_fu_565_ap_return(7 downto 0),
      \ap_CS_fsm_reg[3]_4\ => \ap_CS_fsm_reg[3]_1\,
      \ap_CS_fsm_reg[7]_0\ => grp_aes_round_fu_277_n_36,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_address0(0) => block_1_address0(0),
      block_1_ce0 => block_1_ce0,
      block_1_ce1 => block_1_ce1,
      ciphertext_array_d0(7 downto 0) => ciphertext_array_d0(7 downto 0),
      \empty_40_reg_110_reg[0]_0\ => grp_aes_round_fu_277_n_107,
      \empty_40_reg_110_reg[1]_0\ => grp_aes_round_fu_277_n_108,
      \empty_40_reg_110_reg[2]_0\ => grp_aes_round_fu_277_n_109,
      \empty_40_reg_110_reg[3]_0\ => grp_aes_round_fu_277_n_110,
      \empty_40_reg_110_reg[4]_0\ => grp_aes_round_fu_277_n_111,
      \empty_40_reg_110_reg[5]_0\ => grp_aes_round_fu_277_n_112,
      \empty_40_reg_110_reg[6]_0\ => grp_aes_round_fu_277_n_113,
      \empty_40_reg_110_reg[7]_0\ => grp_aes_round_fu_277_n_106,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0),
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0,
      grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0,
      grp_aes_main_fu_358_state_address0(0) => grp_aes_main_fu_358_state_address0(1),
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_0 => grp_aes_round_fu_277_n_35,
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_1(0) => ap_NS_fsm_2(0),
      grp_aes_round_Pipeline_VITIS_LOOP_308_1_fu_172_ap_start_reg_reg_2 => grp_aes_round_fu_277_n_114,
      grp_aes_round_fu_277_ap_start_reg => grp_aes_round_fu_277_ap_start_reg,
      grp_aes_round_fu_277_ap_start_reg_reg(0) => grp_aes_round_fu_277_ap_start_reg0,
      grp_galois_multiplication_fu_565_b(0) => grp_galois_multiplication_fu_565_b(0),
      i_8_reg_165(2 downto 0) => i_8_reg_165(2 downto 0),
      \i_8_reg_165_reg[2]\(0) => ap_NS_fsm(8),
      \i_fu_30_reg[3]\(2) => grp_aes_round_fu_277_roundKey_address0(3),
      \i_fu_30_reg[3]\(1 downto 0) => grp_aes_round_fu_277_roundKey_address0(1 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      q0(7 downto 0) => \^q0\(7 downto 0),
      \q0_reg[7]\ => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_n_43,
      \q0_reg[7]_0\(7) => \q0_reg[7]_i_1_n_32\,
      \q0_reg[7]_0\(6) => \q0_reg[6]_i_1_n_32\,
      \q0_reg[7]_0\(5) => \q0_reg[5]_i_1_n_32\,
      \q0_reg[7]_0\(4) => \q0_reg[4]_i_1_n_32\,
      \q0_reg[7]_0\(3) => \q0_reg[3]_i_1_n_32\,
      \q0_reg[7]_0\(2) => \q0_reg[2]_i_1_n_32\,
      \q0_reg[7]_0\(1) => \q0_reg[1]_i_1_n_32\,
      \q0_reg[7]_0\(0) => \q0_reg[0]_i_1_n_32\,
      ram_reg => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_33,
      ram_reg_0 => \ram_reg_i_35__2_n_32\,
      ram_reg_0_15_0_0_i_4 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_38,
      ram_reg_1 => \ram_reg_i_37__2_n_32\,
      ram_reg_10 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_42,
      ram_reg_11 => ram_reg_i_109_n_32,
      ram_reg_12 => ram_reg_i_110_n_32,
      ram_reg_13 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_40,
      ram_reg_14 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_44,
      ram_reg_15 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_n_37,
      ram_reg_16 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_43,
      ram_reg_17 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_39,
      ram_reg_18 => ram_reg_i_103_n_32,
      ram_reg_19(7) => \tmp_reg_233_reg_n_32_[7]\,
      ram_reg_19(6) => \tmp_reg_233_reg_n_32_[6]\,
      ram_reg_19(5) => \tmp_reg_233_reg_n_32_[5]\,
      ram_reg_19(4) => \tmp_reg_233_reg_n_32_[4]\,
      ram_reg_19(3) => \tmp_reg_233_reg_n_32_[3]\,
      ram_reg_19(2) => \tmp_reg_233_reg_n_32_[2]\,
      ram_reg_19(1) => \tmp_reg_233_reg_n_32_[1]\,
      ram_reg_19(0) => \tmp_reg_233_reg_n_32_[0]\,
      ram_reg_2 => \ram_reg_i_29__0_n_32\,
      ram_reg_20(7 downto 0) => empty_49_reg_209(7 downto 0),
      ram_reg_21 => ram_reg_9,
      ram_reg_22 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_42,
      ram_reg_23 => \ram_reg_i_55__0_n_32\,
      ram_reg_24 => ram_reg_10,
      ram_reg_25 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_41,
      ram_reg_26 => ram_reg_11,
      ram_reg_27(0) => ram_reg_12(0),
      ram_reg_28 => \ram_reg_i_51__0_n_32\,
      ram_reg_3 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_48,
      ram_reg_4 => \ram_reg_i_39__1_n_32\,
      ram_reg_5(0) => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1(3),
      ram_reg_6 => \ram_reg_i_41__2_n_32\,
      ram_reg_7 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_n_49,
      ram_reg_8 => \ram_reg_i_43__1_n_32\,
      ram_reg_9 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_n_37,
      select_ln319_fu_86_p3(1 downto 0) => select_ln319_fu_86_p3(1 downto 0),
      \state_addr_reg_111_pp0_iter1_reg_reg[0]\ => grp_aes_round_fu_277_n_42,
      \tmp_15_reg_333_reg[7]\(7 downto 0) => \tmp_15_reg_333_reg[7]\(7 downto 0),
      \tmp_1_reg_316_reg[0]\(2 downto 1) => \tmp_1_reg_316_reg[0]\(3 downto 2),
      \tmp_1_reg_316_reg[0]\(0) => \tmp_1_reg_316_reg[0]\(0),
      \tmp_5_reg_310_reg[5]\ => \tmp_5_reg_310_reg[5]\,
      \tmp_5_reg_310_reg[7]\(0) => \tmp_5_reg_310_reg[7]\(0),
      \xor_ln576_reg_343_reg[7]\(7 downto 0) => \xor_ln576_reg_343_reg[7]\(7 downto 0),
      \xor_ln576_reg_343_reg[7]_0\(7 downto 0) => \xor_ln576_reg_343_reg[7]_0\(7 downto 0),
      \xor_ln580_reg_348_reg[0]\ => \xor_ln580_reg_348_reg[0]\,
      \xor_ln580_reg_348_reg[3]\ => \xor_ln580_reg_348_reg[3]\,
      \xor_ln580_reg_348_reg[5]\ => \xor_ln580_reg_348_reg[5]\,
      \xor_ln580_reg_348_reg[6]\(3 downto 0) => D(3 downto 0),
      \xor_ln584_reg_353_reg[7]\ => \xor_ln584_reg_353_reg[7]\
    );
grp_aes_round_fu_277_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_round_fu_277_n_114,
      Q => grp_aes_round_fu_277_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_11_reg_187[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => i_11_reg_187(0),
      I1 => p_0_in,
      I2 => ap_CS_fsm_state13,
      O => \i_11_reg_187[0]_i_1_n_32\
    );
\i_11_reg_187[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => i_11_reg_187(1),
      I1 => p_0_in,
      I2 => i_11_reg_187(0),
      I3 => ap_CS_fsm_state13,
      O => \i_11_reg_187[1]_i_1_n_32\
    );
\i_11_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_11_reg_187[0]_i_1_n_32\,
      Q => i_11_reg_187(0),
      R => '0'
    );
\i_11_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_11_reg_187[1]_i_1_n_32\,
      Q => i_11_reg_187(1),
      R => '0'
    );
\i_12_reg_563[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \i_9_fu_88_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state11,
      I2 => i_12_reg_563(0),
      O => \i_12_reg_563[0]_i_1_n_32\
    );
\i_12_reg_563[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \i_9_fu_88_reg_n_32_[0]\,
      I1 => \i_9_fu_88_reg_n_32_[1]\,
      I2 => ap_CS_fsm_state11,
      I3 => i_12_reg_563(1),
      O => \i_12_reg_563[1]_i_1_n_32\
    );
\i_12_reg_563[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \i_9_fu_88_reg_n_32_[2]\,
      I1 => \i_9_fu_88_reg_n_32_[1]\,
      I2 => \i_9_fu_88_reg_n_32_[0]\,
      I3 => ap_CS_fsm_state11,
      I4 => i_12_reg_563(2),
      O => \i_12_reg_563[2]_i_1_n_32\
    );
\i_12_reg_563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_12_reg_563[0]_i_1_n_32\,
      Q => i_12_reg_563(0),
      R => '0'
    );
\i_12_reg_563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_12_reg_563[1]_i_1_n_32\,
      Q => i_12_reg_563(1),
      R => '0'
    );
\i_12_reg_563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_12_reg_563[2]_i_1_n_32\,
      Q => i_12_reg_563(2),
      R => '0'
    );
\i_7_fu_80[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_7_fu_80_reg(0),
      O => add_ln415_fu_343_p2(0)
    );
\i_7_fu_80[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_7_fu_80_reg(0),
      I1 => i_7_fu_80_reg(1),
      O => add_ln415_fu_343_p2(1)
    );
\i_7_fu_80[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_7_fu_80_reg(2),
      I1 => i_7_fu_80_reg(1),
      I2 => i_7_fu_80_reg(0),
      O => add_ln415_fu_343_p2(2)
    );
\i_7_fu_80[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_32_[0]\,
      I1 => grp_aes_main_fu_358_ap_start_reg,
      O => ap_NS_fsm19_out
    );
\i_7_fu_80[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_8_reg_165(0),
      I2 => i_8_reg_165(1),
      I3 => i_8_reg_165(2),
      O => grp_aes_round_fu_277_ap_start_reg0
    );
\i_7_fu_80[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_7_fu_80_reg(3),
      I1 => i_7_fu_80_reg(0),
      I2 => i_7_fu_80_reg(1),
      I3 => i_7_fu_80_reg(2),
      O => add_ln415_fu_343_p2(3)
    );
\i_7_fu_80_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => grp_aes_round_fu_277_ap_start_reg0,
      D => add_ln415_fu_343_p2(0),
      Q => i_7_fu_80_reg(0),
      S => ap_NS_fsm19_out
    );
\i_7_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_round_fu_277_ap_start_reg0,
      D => add_ln415_fu_343_p2(1),
      Q => i_7_fu_80_reg(1),
      R => ap_NS_fsm19_out
    );
\i_7_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_round_fu_277_ap_start_reg0,
      D => add_ln415_fu_343_p2(2),
      Q => i_7_fu_80_reg(2),
      R => ap_NS_fsm19_out
    );
\i_7_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_aes_round_fu_277_ap_start_reg0,
      D => add_ln415_fu_343_p2(3),
      Q => i_7_fu_80_reg(3),
      R => ap_NS_fsm19_out
    );
\i_8_reg_165[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => i_8_reg_165(0),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln398_1_reg_529(0),
      I3 => ap_NS_fsm16_out,
      O => \i_8_reg_165[0]_i_1_n_32\
    );
\i_8_reg_165[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => i_8_reg_165(1),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln398_1_reg_529(1),
      I3 => ap_NS_fsm16_out,
      O => \i_8_reg_165[1]_i_1_n_32\
    );
\i_8_reg_165[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => i_8_reg_165(2),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln398_1_reg_529(2),
      I3 => ap_NS_fsm16_out,
      O => \i_8_reg_165[2]_i_1_n_32\
    );
\i_8_reg_165[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => tmp1_fu_365_p4(0),
      I2 => tmp1_fu_365_p4(1),
      I3 => tmp1_fu_365_p4(2),
      O => ap_NS_fsm13_out
    );
\i_8_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_8_reg_165[0]_i_1_n_32\,
      Q => i_8_reg_165(0),
      R => '0'
    );
\i_8_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_8_reg_165[1]_i_1_n_32\,
      Q => i_8_reg_165(1),
      R => '0'
    );
\i_8_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_8_reg_165[2]_i_1_n_32\,
      Q => i_8_reg_165(2),
      R => '0'
    );
\i_9_fu_88[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \i_9_fu_88_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state15,
      I2 => i_12_reg_563(0),
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      O => \i_9_fu_88[0]_i_1_n_32\
    );
\i_9_fu_88[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \i_9_fu_88_reg_n_32_[1]\,
      I1 => ap_CS_fsm_state15,
      I2 => i_12_reg_563(1),
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      O => \i_9_fu_88[1]_i_1_n_32\
    );
\i_9_fu_88[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \i_9_fu_88_reg_n_32_[2]\,
      I1 => ap_CS_fsm_state15,
      I2 => i_12_reg_563(2),
      I3 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg0,
      O => \i_9_fu_88[2]_i_1_n_32\
    );
\i_9_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_9_fu_88[0]_i_1_n_32\,
      Q => \i_9_fu_88_reg_n_32_[0]\,
      R => '0'
    );
\i_9_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_9_fu_88[1]_i_1_n_32\,
      Q => \i_9_fu_88_reg_n_32_[1]\,
      R => '0'
    );
\i_9_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_9_fu_88[2]_i_1_n_32\,
      Q => \i_9_fu_88_reg_n_32_[2]\,
      R => '0'
    );
\i_reg_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_7_fu_80_reg(0),
      Q => tmp1_fu_365_p4(4),
      R => '0'
    );
\i_reg_506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_7_fu_80_reg(1),
      Q => tmp1_fu_365_p4(5),
      R => '0'
    );
\i_reg_506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_7_fu_80_reg(2),
      Q => tmp1_fu_365_p4(6),
      R => '0'
    );
\i_reg_506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_7_fu_80_reg(3),
      Q => tmp1_fu_365_p4(7),
      R => '0'
    );
\icmp_ln296_reg_579[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57570002"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_9_fu_88_reg_n_32_[0]\,
      I2 => \i_9_fu_88_reg_n_32_[1]\,
      I3 => \i_9_fu_88_reg_n_32_[2]\,
      I4 => icmp_ln296_reg_579,
      O => \icmp_ln296_reg_579[0]_i_1_n_32\
    );
\icmp_ln296_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln296_reg_579[0]_i_1_n_32\,
      Q => icmp_ln296_reg_579,
      R => '0'
    );
\j_reg_176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp1_fu_365_p4(0),
      I1 => ap_CS_fsm_state8,
      I2 => add_ln401_reg_542(0),
      I3 => ap_NS_fsm15_out,
      O => \j_reg_176[0]_i_1_n_32\
    );
\j_reg_176[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp1_fu_365_p4(1),
      I1 => ap_CS_fsm_state8,
      I2 => add_ln401_reg_542(1),
      I3 => ap_NS_fsm15_out,
      O => \j_reg_176[1]_i_1_n_32\
    );
\j_reg_176[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp1_fu_365_p4(2),
      I1 => ap_CS_fsm_state8,
      I2 => add_ln401_reg_542(2),
      I3 => ap_NS_fsm15_out,
      O => \j_reg_176[2]_i_1_n_32\
    );
\j_reg_176[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_8_reg_165(0),
      I2 => i_8_reg_165(1),
      I3 => i_8_reg_165(2),
      O => ap_NS_fsm15_out
    );
\j_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_reg_176[0]_i_1_n_32\,
      Q => tmp1_fu_365_p4(0),
      R => '0'
    );
\j_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_reg_176[1]_i_1_n_32\,
      Q => tmp1_fu_365_p4(1),
      R => '0'
    );
\j_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_reg_176[2]_i_1_n_32\,
      Q => tmp1_fu_365_p4(2),
      R => '0'
    );
\q0_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2_n_32\,
      I1 => \q0_reg[0]_i_3_n_32\,
      O => \q0_reg[0]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[0]\,
      I1 => \q0_reg[0]_0\,
      O => \q0_reg[0]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[0]_2\,
      O => \q0_reg[0]_i_3_n_32\,
      S => DOADO(6)
    );
\q0_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[1]_i_2_n_32\,
      I1 => \q0_reg[1]_i_3_n_32\,
      O => \q0_reg[1]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[1]\,
      I1 => \q0_reg[1]_0\,
      O => \q0_reg[1]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[1]_1\,
      I1 => \q0_reg[1]_2\,
      O => \q0_reg[1]_i_3_n_32\,
      S => DOADO(6)
    );
\q0_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[2]_i_2_n_32\,
      I1 => \q0_reg[2]_i_3_n_32\,
      O => \q0_reg[2]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[2]\,
      I1 => \q0_reg[2]_0\,
      O => \q0_reg[2]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[2]_1\,
      I1 => \q0_reg[2]_2\,
      O => \q0_reg[2]_i_3_n_32\,
      S => DOADO(6)
    );
\q0_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[3]_i_2_n_32\,
      I1 => \q0_reg[3]_i_3_n_32\,
      O => \q0_reg[3]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[3]\,
      I1 => \q0_reg[3]_0\,
      O => \q0_reg[3]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[3]_1\,
      I1 => \q0_reg[3]_2\,
      O => \q0_reg[3]_i_3_n_32\,
      S => DOADO(6)
    );
\q0_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[4]_i_2_n_32\,
      I1 => \q0_reg[4]_i_3_n_32\,
      O => \q0_reg[4]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[4]\,
      I1 => \q0_reg[4]_0\,
      O => \q0_reg[4]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[4]_1\,
      I1 => \q0_reg[4]_2\,
      O => \q0_reg[4]_i_3_n_32\,
      S => DOADO(6)
    );
\q0_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[5]_i_2_n_32\,
      I1 => \q0_reg[5]_i_3_n_32\,
      O => \q0_reg[5]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[5]\,
      I1 => \q0_reg[5]_0\,
      O => \q0_reg[5]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[5]_1\,
      I1 => \q0_reg[5]_2\,
      O => \q0_reg[5]_i_3_n_32\,
      S => DOADO(6)
    );
\q0_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[6]_i_2_n_32\,
      I1 => \q0_reg[6]_i_3_n_32\,
      O => \q0_reg[6]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[6]\,
      I1 => \q0_reg[6]_0\,
      O => \q0_reg[6]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[6]_2\,
      O => \q0_reg[6]_i_3_n_32\,
      S => DOADO(6)
    );
\q0_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[7]_i_2_n_32\,
      I1 => \q0_reg[7]_i_3_n_32\,
      O => \q0_reg[7]_i_1_n_32\,
      S => DOADO(7)
    );
\q0_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[7]\,
      I1 => \q0_reg[7]_0\,
      O => \q0_reg[7]_i_2_n_32\,
      S => DOADO(6)
    );
\q0_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[7]_2\,
      O => \q0_reg[7]_i_3_n_32\,
      S => DOADO(6)
    );
ram_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ap_CS_fsm_state16,
      I2 => empty_50_reg_221(0),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(0),
      O => ram_reg_i_100_n_32
    );
ram_reg_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => icmp_ln296_reg_579,
      I1 => ap_CS_fsm_state15,
      I2 => \ap_CS_fsm[14]_i_2_n_32\,
      O => ram_reg_i_103_n_32
    );
ram_reg_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557575775777777"
    )
        port map (
      I0 => ram_reg_i_110_n_32,
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state4,
      I4 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg,
      I5 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg,
      O => ram_reg_i_109_n_32
    );
ram_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570000"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_9_fu_88_reg_n_32_[1]\,
      I2 => \i_9_fu_88_reg_n_32_[0]\,
      I3 => ap_CS_fsm_state12,
      I4 => ram_reg_i_49_n_32,
      I5 => ap_CS_fsm_state16,
      O => ram_reg_i_110_n_32
    );
\ram_reg_i_138__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state14,
      I2 => ap_CS_fsm_state15,
      O => \ram_reg_i_138__0_n_32\
    );
\ram_reg_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_14__1_n_32\,
      CO(3 downto 1) => \NLW_ram_reg_i_13__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_i_13__1_n_35\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp1_fu_365_p4(6),
      O(3 downto 2) => \NLW_ram_reg_i_13__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln402_fu_374_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp1_fu_365_p4(7 downto 6)
    );
\ram_reg_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_14__1_n_32\,
      CO(2) => \ram_reg_i_14__1_n_33\,
      CO(1) => \ram_reg_i_14__1_n_34\,
      CO(0) => \ram_reg_i_14__1_n_35\,
      CYINIT => '0',
      DI(3 downto 2) => tmp1_fu_365_p4(5 downto 4),
      DI(1) => '0',
      DI(0) => tmp1_fu_365_p4(2),
      O(3 downto 0) => add_ln402_fu_374_p2(5 downto 2),
      S(3 downto 2) => tmp1_fu_365_p4(5 downto 4),
      S(1) => zext_ln401_reg_534(3),
      S(0) => \ram_reg_i_20__0_n_32\
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp1_fu_365_p4(2),
      I1 => zext_ln401_reg_534(2),
      O => \ram_reg_i_20__0_n_32\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010111"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state11,
      I3 => \i_9_fu_88_reg_n_32_[1]\,
      I4 => \i_9_fu_88_reg_n_32_[0]\,
      I5 => ap_CS_fsm_state12,
      O => \ram_reg_i_29__0_n_32\
    );
\ram_reg_i_35__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001115"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state11,
      I2 => \i_9_fu_88_reg_n_32_[1]\,
      I3 => \i_9_fu_88_reg_n_32_[0]\,
      I4 => ap_CS_fsm_state12,
      O => \ram_reg_i_35__2_n_32\
    );
\ram_reg_i_37__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => ram_reg_i_49_n_32,
      I1 => ap_CS_fsm_state11,
      I2 => \i_9_fu_88_reg_n_32_[1]\,
      I3 => ap_CS_fsm_state12,
      I4 => data2(3),
      O => \ram_reg_i_37__2_n_32\
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => data0(3),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state14,
      I3 => data2(3),
      O => \ram_reg_i_39__1_n_32\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => add_ln402_fu_374_p2(7),
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state10,
      I3 => \tmp_1_reg_316_reg[0]\(2),
      I4 => grp_expandKey_fu_343_expandedKey_address0(7),
      O => \ap_CS_fsm_reg[6]_0\(7)
    );
\ram_reg_i_41__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => ram_reg_i_49_n_32,
      I1 => ap_CS_fsm_state11,
      I2 => \i_9_fu_88_reg_n_32_[0]\,
      I3 => ap_CS_fsm_state12,
      I4 => data2(2),
      O => \ram_reg_i_41__2_n_32\
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => data0(2),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state14,
      I3 => data2(2),
      O => \ram_reg_i_43__1_n_32\
    );
ram_reg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \i_9_fu_88_reg_n_32_[0]\,
      I2 => \i_9_fu_88_reg_n_32_[1]\,
      I3 => ap_CS_fsm_state11,
      O => ram_reg_i_48_n_32
    );
ram_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state14,
      O => ram_reg_i_49_n_32
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => add_ln402_fu_374_p2(6),
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state10,
      I3 => ram_reg,
      I4 => \tmp_1_reg_316_reg[0]\(2),
      I5 => grp_expandKey_fu_343_expandedKey_address0(6),
      O => \ap_CS_fsm_reg[6]_0\(6)
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => data0(3),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state14,
      I3 => data1(3),
      O => \ram_reg_i_51__0_n_32\
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => data0(2),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state14,
      I3 => data1(2),
      O => \ram_reg_i_55__0_n_32\
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => add_ln402_fu_374_p2(5),
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state10,
      I3 => ram_reg_0,
      I4 => \tmp_1_reg_316_reg[0]\(2),
      I5 => grp_expandKey_fu_343_expandedKey_address0(5),
      O => \ap_CS_fsm_reg[6]_0\(5)
    );
\ram_reg_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ram_reg_1,
      I2 => empty_50_reg_221(7),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(7),
      O => \ram_reg_i_79__0_n_32\
    );
\ram_reg_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_CS_fsm_state16,
      I2 => empty_50_reg_221(6),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(6),
      O => \ram_reg_i_82__0_n_32\
    );
\ram_reg_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ap_CS_fsm_state16,
      I2 => empty_50_reg_221(5),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(5),
      O => \ram_reg_i_85__0_n_32\
    );
\ram_reg_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ap_CS_fsm_state16,
      I2 => empty_50_reg_221(4),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(4),
      O => \ram_reg_i_88__0_n_32\
    );
ram_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_CS_fsm_state16,
      I2 => empty_50_reg_221(3),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(3),
      O => ram_reg_i_91_n_32
    );
ram_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ap_CS_fsm_state16,
      I2 => empty_50_reg_221(2),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(2),
      O => ram_reg_i_94_n_32
    );
ram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ap_CS_fsm_state16,
      I2 => empty_50_reg_221(1),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state15,
      I5 => empty_48_reg_198(1),
      O => ram_reg_i_97_n_32
    );
roundKey_U: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_17
     port map (
      E(0) => roundKey_ce0,
      address0(3 downto 0) => address0(3 downto 0),
      ap_clk => ap_clk,
      \p_0_in__0\ => \p_0_in__0\,
      q0(7 downto 0) => \^q0\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_3\(7 downto 0)
    );
\shl_ln1_reg_568[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD8888"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_9_fu_88_reg_n_32_[0]\,
      I2 => \i_9_fu_88_reg_n_32_[1]\,
      I3 => \i_9_fu_88_reg_n_32_[2]\,
      I4 => data2(2),
      O => \shl_ln1_reg_568[2]_i_1_n_32\
    );
\shl_ln1_reg_568[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_9_fu_88_reg_n_32_[0]\,
      I2 => \i_9_fu_88_reg_n_32_[1]\,
      I3 => \i_9_fu_88_reg_n_32_[2]\,
      I4 => data2(3),
      O => \shl_ln1_reg_568[3]_i_1_n_32\
    );
\shl_ln1_reg_568_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln1_reg_568[2]_i_1_n_32\,
      Q => data2(2),
      R => '0'
    );
\shl_ln1_reg_568_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln1_reg_568[3]_i_1_n_32\,
      Q => data2(3),
      R => '0'
    );
\state_addr_6_reg_583[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7A0"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_9_fu_88_reg_n_32_[1]\,
      I2 => \i_9_fu_88_reg_n_32_[0]\,
      I3 => data1(2),
      O => \state_addr_6_reg_583[2]_i_1_n_32\
    );
\state_addr_6_reg_583[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_9_fu_88_reg_n_32_[1]\,
      I2 => \i_9_fu_88_reg_n_32_[0]\,
      I3 => data1(3),
      O => \state_addr_6_reg_583[3]_i_1_n_32\
    );
\state_addr_6_reg_583_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_6_reg_583[2]_i_1_n_32\,
      Q => data1(2),
      R => '0'
    );
\state_addr_6_reg_583_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_addr_6_reg_583[3]_i_1_n_32\,
      Q => data1(3),
      R => '0'
    );
\state_addr_8_reg_593_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => data2(2),
      Q => data0(2),
      R => '0'
    );
\state_addr_8_reg_593_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => data2(3),
      Q => data0(3),
      R => '0'
    );
\state_load_5_reg_603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(0),
      Q => state_load_5_reg_603(0),
      R => '0'
    );
\state_load_5_reg_603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(1),
      Q => state_load_5_reg_603(1),
      R => '0'
    );
\state_load_5_reg_603_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(2),
      Q => state_load_5_reg_603(2),
      R => '0'
    );
\state_load_5_reg_603_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(3),
      Q => state_load_5_reg_603(3),
      R => '0'
    );
\state_load_5_reg_603_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(4),
      Q => state_load_5_reg_603(4),
      R => '0'
    );
\state_load_5_reg_603_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(5),
      Q => state_load_5_reg_603(5),
      R => '0'
    );
\state_load_5_reg_603_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(6),
      Q => state_load_5_reg_603(6),
      R => '0'
    );
\state_load_5_reg_603_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => ciphertext_array_d0(7),
      Q => state_load_5_reg_603(7),
      R => '0'
    );
\state_load_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(0),
      Q => state_load_reg_598(0),
      R => '0'
    );
\state_load_reg_598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(1),
      Q => state_load_reg_598(1),
      R => '0'
    );
\state_load_reg_598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(2),
      Q => state_load_reg_598(2),
      R => '0'
    );
\state_load_reg_598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(3),
      Q => state_load_reg_598(3),
      R => '0'
    );
\state_load_reg_598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(4),
      Q => state_load_reg_598(4),
      R => '0'
    );
\state_load_reg_598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(5),
      Q => state_load_reg_598(5),
      R => '0'
    );
\state_load_reg_598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(6),
      Q => state_load_reg_598(6),
      R => '0'
    );
\state_load_reg_598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => DOADO(7),
      Q => state_load_reg_598(7),
      R => '0'
    );
\tmp_reg_233[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(0),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(0),
      O => \tmp_reg_233[0]_i_1_n_32\
    );
\tmp_reg_233[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(1),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(1),
      O => \tmp_reg_233[1]_i_1_n_32\
    );
\tmp_reg_233[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(2),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(2),
      O => \tmp_reg_233[2]_i_1_n_32\
    );
\tmp_reg_233[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(3),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(3),
      O => \tmp_reg_233[3]_i_1_n_32\
    );
\tmp_reg_233[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(4),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(4),
      O => \tmp_reg_233[4]_i_1_n_32\
    );
\tmp_reg_233[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(5),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(5),
      O => \tmp_reg_233[5]_i_1_n_32\
    );
\tmp_reg_233[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(6),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(6),
      O => \tmp_reg_233[6]_i_1_n_32\
    );
\tmp_reg_233[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state_load_reg_598(7),
      I1 => ap_CS_fsm_state13,
      I2 => empty_50_reg_221(7),
      O => \tmp_reg_233[7]_i_1_n_32\
    );
\tmp_reg_233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[0]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[0]\,
      R => '0'
    );
\tmp_reg_233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[1]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[1]\,
      R => '0'
    );
\tmp_reg_233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[2]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[2]\,
      R => '0'
    );
\tmp_reg_233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[3]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[3]\,
      R => '0'
    );
\tmp_reg_233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[4]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[4]\,
      R => '0'
    );
\tmp_reg_233_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[5]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[5]\,
      R => '0'
    );
\tmp_reg_233_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[6]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[6]\,
      R => '0'
    );
\tmp_reg_233_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(13),
      D => \tmp_reg_233[7]_i_1_n_32\,
      Q => \tmp_reg_233_reg_n_32_[7]\,
      R => '0'
    );
\zext_ln398_1_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_reg_165(0),
      Q => zext_ln398_1_reg_521(0),
      R => '0'
    );
\zext_ln398_1_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_reg_165(1),
      Q => zext_ln398_1_reg_521(1),
      R => '0'
    );
\zext_ln398_1_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_reg_165(2),
      Q => zext_ln398_1_reg_521(2),
      R => '0'
    );
\zext_ln401_reg_534[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD8888"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_8_reg_165(0),
      I2 => i_8_reg_165(1),
      I3 => i_8_reg_165(2),
      I4 => zext_ln401_reg_534(2),
      O => \zext_ln401_reg_534[2]_i_1_n_32\
    );
\zext_ln401_reg_534[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_8_reg_165(0),
      I2 => i_8_reg_165(1),
      I3 => i_8_reg_165(2),
      I4 => zext_ln401_reg_534(3),
      O => \zext_ln401_reg_534[3]_i_1_n_32\
    );
\zext_ln401_reg_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln401_reg_534[2]_i_1_n_32\,
      Q => zext_ln401_reg_534(2),
      R => '0'
    );
\zext_ln401_reg_534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln401_reg_534[3]_i_1_n_32\,
      Q => zext_ln401_reg_534(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes_expandKey is
  port (
    expandedKey_1_ce1 : out STD_LOGIC;
    expandedKey_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_expandKey_fu_343_key_array128_ce0 : out STD_LOGIC;
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_expandKey_fu_343_key_array128_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_expandKey_fu_343_expandedKey_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_expandKey_fu_343_expandedKey_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_expandKey_fu_343_ap_start_reg0 : in STD_LOGIC;
    grp_expandKey_fu_343_ap_start_reg : in STD_LOGIC;
    expandedKeySize_1_reg_555_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln233_reg_637_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \expandedKey_load_2_reg_673_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cipherkey_size_reg_225 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln233_reg_637_reg[0]_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln263_3_reg_831_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end AES_Power_Monitor_aes_0_2_aes_expandKey;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes_expandKey is
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \cmp17_reg_93[0]_i_1_n_32\ : STD_LOGIC;
  signal \cmp17_reg_93_reg_n_32_[0]\ : STD_LOGIC;
  signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_n_35 : STD_LOGIC;
  signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg : STD_LOGIC;
  signal \^grp_expandkey_pipeline_expandkeyloop_fu_56_ap_start_reg_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_n_38 : STD_LOGIC;
  signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_n_63 : STD_LOGIC;
  signal \^grp_expandkey_fu_343_key_array128_ce0\ : STD_LOGIC;
  signal i_1_reg_132 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg_1(0) <= \^grp_expandkey_pipeline_expandkeyloop_fu_56_ap_start_reg_reg_1\(0);
  grp_expandKey_fu_343_key_array128_ce0 <= \^grp_expandkey_fu_343_key_array128_ce0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_expandkey_pipeline_expandkeyloop_fu_56_ap_start_reg_reg_1\(0),
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\cmp17_reg_93[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222222E2"
    )
        port map (
      I0 => \cmp17_reg_93_reg_n_32_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => cipherkey_size_reg_225(2),
      I3 => cipherkey_size_reg_225(0),
      I4 => cipherkey_size_reg_225(1),
      O => \cmp17_reg_93[0]_i_1_n_32\
    );
\cmp17_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp17_reg_93[0]_i_1_n_32\,
      Q => \cmp17_reg_93_reg_n_32_[0]\,
      R => '0'
    );
grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44: entity work.AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_VITIS_LOOP_227_1
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0(0) => ap_enable_reg_pp0_iter1_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(2 downto 0),
      grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_reg => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_n_35,
      grp_expandKey_fu_343_ap_start_reg => grp_expandKey_fu_343_ap_start_reg,
      grp_expandKey_fu_343_key_array128_address0(5 downto 0) => grp_expandKey_fu_343_key_array128_address0(5 downto 0),
      i_1_reg_132(5 downto 0) => i_1_reg_132(5 downto 0),
      \i_fu_38_reg[0]_0\ => \^grp_expandkey_fu_343_key_array128_ce0\,
      ram_reg(2) => ap_CS_fsm_state4,
      ram_reg(1) => ap_CS_fsm_state2,
      ram_reg(0) => \ap_CS_fsm_reg_n_32_[0]\,
      ram_reg_0 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_n_38
    );
grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_n_35,
      Q => \^grp_expandkey_fu_343_key_array128_ce0\,
      R => ap_rst_n_inv
    );
grp_expandKey_Pipeline_expandKeyLoop_fu_56: entity work.AES_Power_Monitor_aes_0_2_aes_expandKey_Pipeline_expandKeyLoop
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(1) => ap_NS_fsm(3),
      D(0) => \^grp_expandkey_pipeline_expandkeyloop_fu_56_ap_start_reg_reg_1\(0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \and_ln251_reg_743_reg[0]_0\ => \cmp17_reg_93_reg_n_32_[0]\,
      \ap_CS_fsm_reg[2]_0\ => grp_expandKey_Pipeline_expandKeyLoop_fu_56_n_63,
      \ap_CS_fsm_reg[9]_0\ => grp_expandKey_Pipeline_expandKeyLoop_fu_56_n_38,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(2 downto 0),
      expandedKeySize_1_reg_555_reg(1 downto 0) => expandedKeySize_1_reg_555_reg(1 downto 0),
      expandedKey_1_ce1 => expandedKey_1_ce1,
      expandedKey_ce1 => expandedKey_ce1,
      \expandedKey_load_2_reg_673_reg[7]_0\(7 downto 0) => \expandedKey_load_2_reg_673_reg[7]\(7 downto 0),
      \expandedKey_load_reg_722_reg[7]_0\(7 downto 0) => D(7 downto 0),
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg_0,
      grp_expandKey_fu_343_ap_start_reg => grp_expandKey_fu_343_ap_start_reg,
      grp_expandKey_fu_343_ap_start_reg0 => grp_expandKey_fu_343_ap_start_reg0,
      grp_expandKey_fu_343_ap_start_reg_reg(3) => ap_CS_fsm_state4,
      grp_expandKey_fu_343_ap_start_reg_reg(2) => ap_CS_fsm_state3,
      grp_expandKey_fu_343_ap_start_reg_reg(1) => ap_CS_fsm_state2,
      grp_expandKey_fu_343_ap_start_reg_reg(0) => \ap_CS_fsm_reg_n_32_[0]\,
      grp_expandKey_fu_343_expandedKey_address0(7 downto 0) => grp_expandKey_fu_343_expandedKey_address0(7 downto 0),
      grp_expandKey_fu_343_expandedKey_ce0 => grp_expandKey_fu_343_expandedKey_ce0,
      i_1_reg_132(5 downto 0) => i_1_reg_132(5 downto 0),
      \icmp_ln233_reg_637_reg[0]_0\ => \icmp_ln233_reg_637_reg[0]\,
      \icmp_ln233_reg_637_reg[0]_1\ => \icmp_ln233_reg_637_reg[0]_0\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      \xor_ln263_3_reg_831_reg[7]_0\(7 downto 0) => \xor_ln263_3_reg_831_reg[7]\(7 downto 0)
    );
grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_expandKey_Pipeline_expandKeyLoop_fu_56_n_63,
      Q => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2_aes is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    key_and_plaintext_TVALID : in STD_LOGIC;
    key_and_plaintext_TREADY : out STD_LOGIC;
    key_and_plaintext_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ciphertext_and_decryptedtext_TVALID : out STD_LOGIC;
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 5;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 4;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of AES_Power_Monitor_aes_0_2_aes : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b1000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of AES_Power_Monitor_aes_0_2_aes : entity is "28'b0000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of AES_Power_Monitor_aes_0_2_aes : entity is "yes";
end AES_Power_Monitor_aes_0_2_aes;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2_aes is
  signal \<const0>\ : STD_LOGIC;
  signal CTRL_BUS_s_axi_U_n_34 : STD_LOGIC;
  signal CTRL_BUS_s_axi_U_n_35 : STD_LOGIC;
  signal CTRL_BUS_s_axi_U_n_36 : STD_LOGIC;
  signal \ap_CS_fsm[22]_i_3_n_32\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_32_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal block_1_U_n_48 : STD_LOGIC;
  signal block_1_U_n_49 : STD_LOGIC;
  signal block_1_U_n_50 : STD_LOGIC;
  signal block_1_U_n_51 : STD_LOGIC;
  signal block_1_U_n_52 : STD_LOGIC;
  signal block_1_U_n_53 : STD_LOGIC;
  signal block_1_U_n_54 : STD_LOGIC;
  signal block_1_U_n_55 : STD_LOGIC;
  signal block_1_U_n_56 : STD_LOGIC;
  signal block_1_U_n_57 : STD_LOGIC;
  signal block_1_U_n_58 : STD_LOGIC;
  signal block_1_U_n_59 : STD_LOGIC;
  signal block_1_U_n_60 : STD_LOGIC;
  signal block_1_U_n_61 : STD_LOGIC;
  signal block_1_U_n_62 : STD_LOGIC;
  signal block_1_U_n_63 : STD_LOGIC;
  signal block_1_U_n_64 : STD_LOGIC;
  signal block_1_U_n_65 : STD_LOGIC;
  signal block_1_U_n_66 : STD_LOGIC;
  signal block_1_U_n_67 : STD_LOGIC;
  signal block_1_U_n_68 : STD_LOGIC;
  signal block_1_U_n_69 : STD_LOGIC;
  signal block_1_U_n_70 : STD_LOGIC;
  signal block_1_U_n_71 : STD_LOGIC;
  signal block_1_U_n_72 : STD_LOGIC;
  signal block_1_U_n_73 : STD_LOGIC;
  signal block_1_U_n_74 : STD_LOGIC;
  signal block_1_U_n_75 : STD_LOGIC;
  signal block_1_U_n_76 : STD_LOGIC;
  signal block_1_U_n_77 : STD_LOGIC;
  signal block_1_U_n_78 : STD_LOGIC;
  signal block_1_U_n_79 : STD_LOGIC;
  signal block_1_U_n_80 : STD_LOGIC;
  signal block_1_U_n_81 : STD_LOGIC;
  signal block_1_U_n_82 : STD_LOGIC;
  signal block_1_U_n_83 : STD_LOGIC;
  signal block_1_U_n_84 : STD_LOGIC;
  signal block_1_U_n_85 : STD_LOGIC;
  signal block_1_U_n_86 : STD_LOGIC;
  signal block_1_U_n_87 : STD_LOGIC;
  signal block_1_U_n_88 : STD_LOGIC;
  signal block_1_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal block_1_ce0 : STD_LOGIC;
  signal block_1_ce1 : STD_LOGIC;
  signal block_1_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal block_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal block_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal block_1_we0 : STD_LOGIC;
  signal block_1_we1 : STD_LOGIC;
  signal block_U_n_48 : STD_LOGIC;
  signal block_U_n_49 : STD_LOGIC;
  signal block_U_n_50 : STD_LOGIC;
  signal block_U_n_51 : STD_LOGIC;
  signal block_U_n_52 : STD_LOGIC;
  signal block_U_n_53 : STD_LOGIC;
  signal block_U_n_54 : STD_LOGIC;
  signal block_U_n_55 : STD_LOGIC;
  signal block_U_n_56 : STD_LOGIC;
  signal block_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal block_ce0 : STD_LOGIC;
  signal block_ce1 : STD_LOGIC;
  signal block_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal block_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal block_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal block_we0 : STD_LOGIC;
  signal block_we1 : STD_LOGIC;
  signal cipherkey_size_reg_225 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal ciphertext_and_decryptedtext_TDATA_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ciphertext_and_decryptedtext_TREADY_int_regslice : STD_LOGIC;
  signal ciphertext_and_decryptedtext_TVALID_int_regslice : STD_LOGIC;
  signal ciphertext_array_U_n_32 : STD_LOGIC;
  signal ciphertext_array_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ciphertext_array_ce0 : STD_LOGIC;
  signal ciphertext_array_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal decryptedtext_array_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal decryptedtext_array_ce0 : STD_LOGIC;
  signal \expandedKeySize_1_reg_555[5]_i_1_n_32\ : STD_LOGIC;
  signal \expandedKeySize_1_reg_555[6]_i_1_n_32\ : STD_LOGIC;
  signal expandedKeySize_1_reg_555_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \expandedKeySize_reg_550[5]_i_1_n_32\ : STD_LOGIC;
  signal \expandedKeySize_reg_550[6]_i_1_n_32\ : STD_LOGIC;
  signal \expandedKeySize_reg_550_reg_n_32_[5]\ : STD_LOGIC;
  signal \expandedKeySize_reg_550_reg_n_32_[6]\ : STD_LOGIC;
  signal expandedKey_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_1_ce0 : STD_LOGIC;
  signal expandedKey_1_ce1 : STD_LOGIC;
  signal expandedKey_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_1_we0 : STD_LOGIC;
  signal expandedKey_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_ce0 : STD_LOGIC;
  signal expandedKey_ce1 : STD_LOGIC;
  signal expandedKey_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal expandedKey_we0 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_key_array128_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_aes_Pipeline_1_fu_273_n_32 : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_n_35 : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_n_36 : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_n_37 : STD_LOGIC;
  signal grp_aes_Pipeline_1_fu_273_n_38 : STD_LOGIC;
  signal grp_aes_Pipeline_2_fu_279_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_2_fu_279_key_array128_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_aes_Pipeline_2_fu_279_key_array128_we0 : STD_LOGIC;
  signal grp_aes_Pipeline_2_fu_279_n_32 : STD_LOGIC;
  signal grp_aes_Pipeline_2_fu_279_n_33 : STD_LOGIC;
  signal grp_aes_Pipeline_2_fu_279_n_34 : STD_LOGIC;
  signal grp_aes_Pipeline_2_fu_279_n_37 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_key_array128_we0 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_32 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_33 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_34 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_35 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_36 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_37 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_38 : STD_LOGIC;
  signal grp_aes_Pipeline_3_fu_284_n_40 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_n_38 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_n_40 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_block_1_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_32 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_35 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_38 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_46 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_n_34 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_n_38 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_n_37 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_and_plaintext_TREADY : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_34 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_35 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_36 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_39 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_40 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_39 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_40 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_41 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_42 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_49 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_50 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_35 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_36 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_37 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_38 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_39 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_40 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_n_34 : STD_LOGIC;
  signal grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_n_40 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_ap_start_reg : STD_LOGIC;
  signal grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_aes_invMain_fu_380_n_116 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_n_117 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_n_36 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_n_37 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_n_38 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_n_45 : STD_LOGIC;
  signal grp_aes_invMain_fu_380_state_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_invMain_fu_380_state_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/grp_galois_multiplication_fu_94_ap_return\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/tmp_14_reg_328\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/tmp_15_reg_333\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/xor_ln576_fu_207_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/xor_ln580_fu_225_p2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_aes_main_fu_358_ap_start_reg : STD_LOGIC;
  signal grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_aes_main_fu_358_n_125 : STD_LOGIC;
  signal grp_aes_main_fu_358_n_55 : STD_LOGIC;
  signal grp_aes_main_fu_358_n_95 : STD_LOGIC;
  signal grp_aes_main_fu_358_state_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_aes_main_fu_358_state_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_aes_main_fu_358_state_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_expandKey_fu_343_ap_done : STD_LOGIC;
  signal grp_expandKey_fu_343_ap_start_reg : STD_LOGIC;
  signal grp_expandKey_fu_343_ap_start_reg0 : STD_LOGIC;
  signal grp_expandKey_fu_343_expandedKey_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_expandKey_fu_343_expandedKey_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_expandKey_fu_343_expandedKey_ce0 : STD_LOGIC;
  signal grp_expandKey_fu_343_expandedKey_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_expandKey_fu_343_expandedKey_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_expandKey_fu_343_expandedKey_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_expandKey_fu_343_key_array128_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_expandKey_fu_343_key_array128_ce0 : STD_LOGIC;
  signal grp_expandKey_fu_343_n_36 : STD_LOGIC;
  signal grp_galois_multiplication_fu_560_ap_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_galois_multiplication_fu_565/select_ln319_fu_86_p3\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal grp_galois_multiplication_fu_565_a : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_galois_multiplication_fu_565_ap_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_galois_multiplication_fu_565_b : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \grp_galois_multiplication_fu_570/shl_ln322_2_fu_138_p2\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal grp_galois_multiplication_fu_570_a : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal grp_galois_multiplication_fu_570_ap_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal key_and_plaintext_TDATA_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal key_and_plaintext_TDEST_int_regslice : STD_LOGIC;
  signal key_and_plaintext_TID_int_regslice : STD_LOGIC;
  signal key_and_plaintext_TKEEP_int_regslice : STD_LOGIC;
  signal key_and_plaintext_TLAST_int_regslice : STD_LOGIC;
  signal key_and_plaintext_TREADY_int_regslice : STD_LOGIC;
  signal key_and_plaintext_TSTRB_int_regslice : STD_LOGIC;
  signal key_and_plaintext_TUSER_int_regslice : STD_LOGIC;
  signal key_and_plaintext_TVALID_int_regslice : STD_LOGIC;
  signal key_array128_U_n_40 : STD_LOGIC;
  signal key_array128_U_n_41 : STD_LOGIC;
  signal key_array128_U_n_42 : STD_LOGIC;
  signal key_array128_U_n_43 : STD_LOGIC;
  signal key_array128_U_n_44 : STD_LOGIC;
  signal key_array128_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal key_array128_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal key_array128_we0 : STD_LOGIC;
  signal nbrRounds_1_reg_255 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal p_4_0_0_0115_phi_loc_load_reg_540 : STD_LOGIC;
  signal plaintext_array_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plaintext_array_ce0 : STD_LOGIC;
  signal plaintext_array_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk : STD_LOGIC;
  signal regslice_both_key_and_plaintext_V_data_V_U_n_33 : STD_LOGIC;
  signal roundKey_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal roundKey_q0_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_3\ : label is "soft_lutpair463";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \expandedKeySize_1_reg_555[5]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \expandedKeySize_1_reg_555[6]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of grp_expandKey_fu_343_ap_start_reg_i_2 : label is "soft_lutpair463";
begin
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
CTRL_BUS_s_axi_U: entity work.AES_Power_Monitor_aes_0_2_aes_CTRL_BUS_s_axi
     port map (
      D(1) => ap_NS_fsm(27),
      D(0) => ap_NS_fsm(6),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_BUS_WREADY,
      Q(0) => ap_CS_fsm_state28,
      \ap_CS_fsm_reg[27]\ => grp_aes_Pipeline_3_fu_284_n_40,
      \ap_CS_fsm_reg[27]_0\ => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(5 downto 3),
      \int_mode_reg[7]_0\ => CTRL_BUS_s_axi_U_n_34,
      \int_mode_reg[7]_1\ => CTRL_BUS_s_axi_U_n_35,
      \int_mode_reg[7]_2\ => CTRL_BUS_s_axi_U_n_36,
      p_4_0_0_0115_phi_loc_load_reg_540 => p_4_0_0_0115_phi_loc_load_reg_540,
      regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk => regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(31 downto 0) => s_axi_CTRL_BUS_RDATA(31 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(31 downto 0) => s_axi_CTRL_BUS_WDATA(31 downto 0),
      s_axi_CTRL_BUS_WSTRB(3 downto 0) => s_axi_CTRL_BUS_WSTRB(3 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => cipherkey_size_reg_225(5),
      I1 => cipherkey_size_reg_225(3),
      I2 => cipherkey_size_reg_225(4),
      O => \ap_CS_fsm[22]_i_3_n_32\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_32_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => \ap_CS_fsm_reg_n_32_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_32_[24]\,
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \ap_CS_fsm_reg_n_32_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_32_[8]\,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
block_1_U: entity work.AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(3 downto 0) => grp_aes_main_fu_358_state_address1(3 downto 0),
      ADDRBWRADDR(3 downto 0) => block_1_address0(3 downto 0),
      DIADI(7 downto 0) => grp_aes_main_fu_358_state_d1(7 downto 0),
      DIBDI(7 downto 0) => block_1_d0(7 downto 0),
      DOADO(7 downto 0) => block_1_q1(7 downto 0),
      Q(7 downto 0) => roundKey_q0_1(7 downto 0),
      WEA(0) => block_1_we1,
      WEBWE(0) => block_1_we0,
      ap_clk => ap_clk,
      block_1_ce0 => block_1_ce0,
      block_1_ce1 => block_1_ce1,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(5 downto 3),
      \cipherkey_size_reg_225_reg[4]\ => block_1_U_n_88,
      ciphertext_array_d0(7 downto 0) => block_1_q0(7 downto 0),
      ram_reg_0 => block_1_U_n_48,
      ram_reg_1 => block_1_U_n_49,
      ram_reg_10 => block_1_U_n_58,
      ram_reg_11 => block_1_U_n_59,
      ram_reg_12 => block_1_U_n_60,
      ram_reg_13 => block_1_U_n_61,
      ram_reg_14 => block_1_U_n_62,
      ram_reg_15 => block_1_U_n_63,
      ram_reg_16 => block_1_U_n_64,
      ram_reg_17 => block_1_U_n_65,
      ram_reg_18 => block_1_U_n_66,
      ram_reg_19 => block_1_U_n_67,
      ram_reg_2 => block_1_U_n_50,
      ram_reg_20 => block_1_U_n_68,
      ram_reg_21 => block_1_U_n_69,
      ram_reg_22 => block_1_U_n_70,
      ram_reg_23 => block_1_U_n_71,
      ram_reg_24 => block_1_U_n_72,
      ram_reg_25 => block_1_U_n_73,
      ram_reg_26 => block_1_U_n_74,
      ram_reg_27 => block_1_U_n_75,
      ram_reg_28 => block_1_U_n_76,
      ram_reg_29 => block_1_U_n_77,
      ram_reg_3 => block_1_U_n_51,
      ram_reg_30 => block_1_U_n_78,
      ram_reg_31 => block_1_U_n_79,
      ram_reg_32 => block_1_U_n_80,
      ram_reg_33 => block_1_U_n_81,
      ram_reg_34 => block_1_U_n_82,
      ram_reg_35 => block_1_U_n_83,
      ram_reg_36 => block_1_U_n_84,
      ram_reg_37 => block_1_U_n_85,
      ram_reg_38 => block_1_U_n_86,
      ram_reg_39 => block_1_U_n_87,
      ram_reg_4 => block_1_U_n_52,
      ram_reg_40(0) => ap_CS_fsm_state17,
      ram_reg_5 => block_1_U_n_53,
      ram_reg_6 => block_1_U_n_54,
      ram_reg_7 => block_1_U_n_55,
      ram_reg_8 => block_1_U_n_56,
      ram_reg_9 => block_1_U_n_57
    );
block_U: entity work.AES_Power_Monitor_aes_0_2_aes_block_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(3 downto 0) => grp_aes_invMain_fu_380_state_address1(3 downto 0),
      ADDRBWRADDR(3 downto 0) => block_address0(3 downto 0),
      DIADI(7 downto 0) => grp_aes_invMain_fu_380_state_d1(7 downto 0),
      DIBDI(7 downto 0) => block_d0(7 downto 0),
      DOADO(7 downto 0) => block_q1(7 downto 0),
      Q(7 downto 0) => roundKey_q0(7 downto 0),
      WEA(0) => block_we1,
      WEBWE(0) => block_we0,
      \ap_CS_fsm_reg[22]\ => block_U_n_56,
      ap_clk => ap_clk,
      block_ce0 => block_ce0,
      block_ce1 => block_ce1,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(5 downto 3),
      decryptedtext_array_d0(7 downto 0) => block_q0(7 downto 0),
      ram_reg_0 => block_U_n_48,
      ram_reg_1 => block_U_n_49,
      ram_reg_2 => block_U_n_50,
      ram_reg_3 => block_U_n_51,
      ram_reg_4 => block_U_n_52,
      ram_reg_5 => block_U_n_53,
      ram_reg_6 => block_U_n_54,
      ram_reg_7 => block_U_n_55,
      ram_reg_8(0) => ap_CS_fsm_state23
    );
\cipherkey_size_reg_225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => CTRL_BUS_s_axi_U_n_35,
      Q => cipherkey_size_reg_225(3),
      R => '0'
    );
\cipherkey_size_reg_225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => CTRL_BUS_s_axi_U_n_36,
      Q => cipherkey_size_reg_225(4),
      R => '0'
    );
\cipherkey_size_reg_225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => CTRL_BUS_s_axi_U_n_34,
      Q => cipherkey_size_reg_225(5),
      R => '0'
    );
ciphertext_array_U: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W
     port map (
      E(0) => ciphertext_array_ce0,
      Q(1) => ap_CS_fsm_state24,
      Q(0) => ap_CS_fsm_state19,
      \ap_CS_fsm_reg[23]\ => ciphertext_array_U_n_32,
      ap_clk => ap_clk,
      ciphertext_array_address0(3 downto 0) => ciphertext_array_address0(3 downto 0),
      ciphertext_array_d0(7 downto 0) => block_1_q0(7 downto 0),
      \p_0_in__2\ => \p_0_in__2\,
      q0(7 downto 0) => ciphertext_array_q0(7 downto 0)
    );
control_s_axi_U: entity work.AES_Power_Monitor_aes_0_2_aes_control_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      s_axi_control_ARADDR(4 downto 0) => s_axi_control_ARADDR(4 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(4 downto 0) => s_axi_control_AWADDR(4 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
decryptedtext_array_U: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_1
     port map (
      D(7 downto 0) => ciphertext_and_decryptedtext_TDATA_int_regslice(7 downto 0),
      E(0) => decryptedtext_array_ce0,
      Q(0) => ap_CS_fsm_state27,
      ack_in => ciphertext_and_decryptedtext_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      decryptedtext_array_address0(3 downto 0) => decryptedtext_array_address0(3 downto 0),
      decryptedtext_array_d0(7 downto 0) => block_q0(7 downto 0),
      \p_0_in__3\ => \p_0_in__3\,
      q0(7 downto 0) => ciphertext_array_q0(7 downto 0)
    );
\expandedKeySize_1_reg_555[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nbrRounds_1_reg_255(1),
      I1 => ap_CS_fsm_state18,
      I2 => expandedKeySize_1_reg_555_reg(0),
      O => \expandedKeySize_1_reg_555[5]_i_1_n_32\
    );
\expandedKeySize_1_reg_555[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nbrRounds_1_reg_255(2),
      I1 => ap_CS_fsm_state18,
      I2 => expandedKeySize_1_reg_555_reg(1),
      O => \expandedKeySize_1_reg_555[6]_i_1_n_32\
    );
\expandedKeySize_1_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \expandedKeySize_1_reg_555[5]_i_1_n_32\,
      Q => expandedKeySize_1_reg_555_reg(0),
      R => '0'
    );
\expandedKeySize_1_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \expandedKeySize_1_reg_555[6]_i_1_n_32\,
      Q => expandedKeySize_1_reg_555_reg(1),
      R => '0'
    );
\expandedKeySize_reg_550[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0208"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => cipherkey_size_reg_225(4),
      I2 => cipherkey_size_reg_225(3),
      I3 => cipherkey_size_reg_225(5),
      I4 => \expandedKeySize_reg_550_reg_n_32_[5]\,
      O => \expandedKeySize_reg_550[5]_i_1_n_32\
    );
\expandedKeySize_reg_550[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70280"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => cipherkey_size_reg_225(4),
      I2 => cipherkey_size_reg_225(3),
      I3 => cipherkey_size_reg_225(5),
      I4 => \expandedKeySize_reg_550_reg_n_32_[6]\,
      O => \expandedKeySize_reg_550[6]_i_1_n_32\
    );
\expandedKeySize_reg_550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \expandedKeySize_reg_550[5]_i_1_n_32\,
      Q => \expandedKeySize_reg_550_reg_n_32_[5]\,
      R => '0'
    );
\expandedKeySize_reg_550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \expandedKeySize_reg_550[6]_i_1_n_32\,
      Q => \expandedKeySize_reg_550_reg_n_32_[6]\,
      R => '0'
    );
expandedKey_1_U: entity work.AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(7 downto 0) => expandedKey_1_address0(7 downto 0),
      ADDRBWRADDR(7 downto 0) => grp_expandKey_fu_343_expandedKey_address1(7 downto 0),
      DIADI(7 downto 0) => grp_expandKey_fu_343_expandedKey_d0(7 downto 0),
      DOADO(7 downto 0) => expandedKey_1_q0(7 downto 0),
      DOBDO(7 downto 0) => expandedKey_1_q1(7 downto 0),
      WEA(0) => expandedKey_1_we0,
      ap_clk => ap_clk,
      expandedKey_1_ce0 => expandedKey_1_ce0,
      expandedKey_1_ce1 => expandedKey_1_ce1
    );
expandedKey_U: entity work.AES_Power_Monitor_aes_0_2_aes_expandedKey_RAM_AUTO_1R1W_2
     port map (
      ADDRARDADDR(7 downto 0) => expandedKey_address0(7 downto 0),
      ADDRBWRADDR(7 downto 0) => grp_expandKey_fu_343_expandedKey_address1(7 downto 0),
      D(7 downto 0) => grp_expandKey_fu_343_expandedKey_q0(7 downto 0),
      DIADI(7 downto 0) => grp_expandKey_fu_343_expandedKey_d0(7 downto 0),
      DOADO(7 downto 0) => expandedKey_q0(7 downto 0),
      DOBDO(7 downto 0) => expandedKey_1_q1(7 downto 0),
      Q(0) => ap_CS_fsm_state19,
      WEA(0) => expandedKey_we0,
      ap_clk => ap_clk,
      expandedKey_ce0 => expandedKey_ce0,
      expandedKey_ce1 => expandedKey_ce1,
      \expandedKey_load_2_reg_673_reg[7]\(7 downto 0) => expandedKey_1_q0(7 downto 0),
      ram_reg_0(7 downto 0) => grp_expandKey_fu_343_expandedKey_q1(7 downto 0)
    );
grp_aes_Pipeline_1_fu_273: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_1
     port map (
      ADDRARDADDR(1) => grp_aes_Pipeline_1_fu_273_n_36,
      ADDRARDADDR(0) => grp_aes_Pipeline_1_fu_273_n_37,
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      E(0) => grp_aes_Pipeline_2_fu_279_key_array128_we0,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_32_[0]\,
      \ap_CS_fsm_reg[0]\ => grp_aes_Pipeline_1_fu_273_n_38,
      \ap_CS_fsm_reg[1]\ => grp_aes_Pipeline_1_fu_273_n_32,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_Pipeline_1_fu_273_ap_start_reg => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      grp_aes_Pipeline_1_fu_273_ap_start_reg_reg => grp_aes_Pipeline_1_fu_273_n_35,
      grp_aes_Pipeline_1_fu_273_key_array128_address0(1 downto 0) => grp_aes_Pipeline_1_fu_273_key_array128_address0(3 downto 2),
      grp_aes_Pipeline_2_fu_279_key_array128_address0(1) => grp_aes_Pipeline_2_fu_279_key_array128_address0(4),
      grp_aes_Pipeline_2_fu_279_key_array128_address0(0) => grp_aes_Pipeline_2_fu_279_key_array128_address0(1),
      ram_reg => key_array128_U_n_42,
      ram_reg_0 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_36,
      ram_reg_1 => grp_aes_Pipeline_3_fu_284_n_33,
      ram_reg_2 => key_array128_U_n_44,
      ram_reg_3 => grp_aes_Pipeline_3_fu_284_n_36,
      ram_reg_4 => grp_aes_Pipeline_3_fu_284_n_37
    );
grp_aes_Pipeline_1_fu_273_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_1_fu_273_n_38,
      Q => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_2_fu_279: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_2
     port map (
      ADDRARDADDR(2) => grp_aes_Pipeline_2_fu_279_n_32,
      ADDRARDADDR(1) => grp_aes_Pipeline_2_fu_279_n_33,
      ADDRARDADDR(0) => grp_aes_Pipeline_2_fu_279_n_34,
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      E(0) => grp_aes_Pipeline_2_fu_279_key_array128_we0,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_aes_Pipeline_2_fu_279_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_Pipeline_1_fu_273_key_array128_address0(0) => grp_aes_Pipeline_1_fu_273_key_array128_address0(3),
      grp_aes_Pipeline_2_fu_279_ap_start_reg => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      grp_aes_Pipeline_2_fu_279_key_array128_address0(1) => grp_aes_Pipeline_2_fu_279_key_array128_address0(4),
      grp_aes_Pipeline_2_fu_279_key_array128_address0(0) => grp_aes_Pipeline_2_fu_279_key_array128_address0(1),
      ram_reg => key_array128_U_n_44,
      ram_reg_0 => grp_aes_Pipeline_1_fu_273_n_35,
      ram_reg_1 => grp_aes_Pipeline_3_fu_284_n_32,
      ram_reg_2 => grp_aes_Pipeline_3_fu_284_n_35,
      ram_reg_3 => key_array128_U_n_42
    );
grp_aes_Pipeline_2_fu_279_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_2_fu_279_n_37,
      Q => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_3_fu_284: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_3
     port map (
      ADDRARDADDR(0) => grp_aes_Pipeline_3_fu_284_n_34,
      D(0) => ap_NS_fsm(5),
      E(0) => grp_aes_Pipeline_3_fu_284_key_array128_we0,
      Q(4) => ap_CS_fsm_state19,
      Q(3) => ap_CS_fsm_state13,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[5]\ => grp_aes_Pipeline_3_fu_284_n_35,
      \ap_CS_fsm_reg[5]_0\ => grp_aes_Pipeline_3_fu_284_n_36,
      \ap_CS_fsm_reg[5]_1\ => grp_aes_Pipeline_3_fu_284_n_37,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_aes_Pipeline_3_fu_284_n_38,
      ap_loop_init_int_reg_0 => grp_aes_Pipeline_3_fu_284_n_40,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_30_reg[0]_0\ => grp_aes_Pipeline_3_fu_284_n_33,
      \empty_fu_30_reg[2]_0\ => grp_aes_Pipeline_3_fu_284_n_32,
      grp_aes_Pipeline_1_fu_273_key_array128_address0(0) => grp_aes_Pipeline_1_fu_273_key_array128_address0(2),
      grp_aes_Pipeline_3_fu_284_ap_start_reg => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(2 downto 1) => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(4 downto 3),
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(0) => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(1),
      grp_expandKey_fu_343_key_array128_address0(2 downto 1) => grp_expandKey_fu_343_key_array128_address0(4 downto 3),
      grp_expandKey_fu_343_key_array128_address0(0) => grp_expandKey_fu_343_key_array128_address0(1),
      ram_reg => key_array128_U_n_42,
      ram_reg_0 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_35,
      ram_reg_1 => key_array128_U_n_43,
      ram_reg_2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_34,
      ram_reg_3 => key_array128_U_n_41
    );
grp_aes_Pipeline_3_fu_284_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_3_fu_284_n_38,
      Q => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2
     port map (
      D(1 downto 0) => ap_NS_fsm(13 downto 12),
      Q(1) => ap_CS_fsm_state13,
      Q(0) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[12]\ => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_n_38,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_address0(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_address0(3 downto 0),
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(5 downto 3),
      \cipherkey_size_reg_225_reg[5]\ => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_n_40,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0) => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(3),
      grp_expandKey_fu_343_ap_done => grp_expandKey_fu_343_ap_done,
      plaintext_array_address0(3 downto 0) => plaintext_array_address0(3 downto 0),
      \q0_reg[7]\ => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_41,
      \q0_reg[7]_0\ => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_42,
      \q0_reg[7]_1\ => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_40,
      \q0_reg[7]_2\(0) => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_39
    );
grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_n_40,
      Q => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4
     port map (
      ADDRBWRADDR(1 downto 0) => block_1_address0(1 downto 0),
      D(1 downto 0) => ap_NS_fsm(17 downto 16),
      E(0) => ciphertext_array_ce0,
      Q(5) => ap_CS_fsm_state24,
      Q(4) => ap_CS_fsm_state19,
      Q(3) => ap_CS_fsm_state17,
      Q(2) => ap_CS_fsm_state16,
      Q(1) => ap_CS_fsm_state15,
      Q(0) => ap_CS_fsm_state12,
      \add_ln493_1_reg_248_reg[3]_0\(2) => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0(3),
      \add_ln493_1_reg_248_reg[3]_0\(1 downto 0) => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0(1 downto 0),
      \ap_CS_fsm_reg[14]\ => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_38,
      \ap_CS_fsm_reg[16]\ => \ap_CS_fsm[22]_i_3_n_32\,
      \ap_CS_fsm_reg[17]\ => block_1_U_n_88,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_address0(2 downto 0) => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_address0(2 downto 0),
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(5 downto 3),
      \cipherkey_size_reg_225_reg[3]\ => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_35,
      \cipherkey_size_reg_225_reg[4]\ => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_32,
      ciphertext_array_address0(0) => ciphertext_array_address0(2),
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_46,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0,
      grp_aes_main_fu_358_state_address0(1 downto 0) => grp_aes_main_fu_358_state_address0(1 downto 0),
      \j_fu_42_reg[0]_0\(0) => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_block_1_address0(3),
      nbrRounds_1_reg_255(1 downto 0) => nbrRounds_1_reg_255(2 downto 1),
      \q0_reg[7]\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_37,
      \q0_reg[7]_0\ => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_n_34,
      \q0_reg[7]_1\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_35
    );
grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_46,
      Q => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2
     port map (
      D(1 downto 0) => ap_NS_fsm(19 downto 18),
      Q(2) => ap_CS_fsm_state24,
      Q(1) => ap_CS_fsm_state19,
      Q(0) => ap_CS_fsm_state18,
      \ap_CS_fsm_reg[17]\ => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_n_38,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_r_address0(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_address0(3 downto 0),
      ciphertext_array_address0(2) => ciphertext_array_address0(3),
      ciphertext_array_address0(1 downto 0) => ciphertext_array_address0(1 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      grp_expandKey_fu_343_ap_done => grp_expandKey_fu_343_ap_done,
      \j_fu_42_reg[2]_0\ => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_n_34,
      \q0_reg[7]\ => ciphertext_array_U_n_32,
      \q0_reg[7]_0\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_36,
      \q0_reg[7]_1\(1 downto 0) => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0(1 downto 0),
      \q0_reg[7]_2\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_39,
      \q0_reg[7]_3\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_38
    );
grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_n_38,
      Q => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4
     port map (
      D(1 downto 0) => ap_NS_fsm(23 downto 22),
      E(0) => decryptedtext_array_ce0,
      Q(4) => ap_CS_fsm_state27,
      Q(3) => ap_CS_fsm_state24,
      Q(2) => ap_CS_fsm_state23,
      Q(1) => ap_CS_fsm_state22,
      Q(0) => ap_CS_fsm_state17,
      ack_in => ciphertext_and_decryptedtext_TREADY_int_regslice,
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm[22]_i_3_n_32\,
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      decryptedtext_array_address0(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_address0(3 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_n_37,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0,
      grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done,
      grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      \q0_reg[7]\ => block_U_n_56
    );
grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_n_37,
      Q => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_70_2
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      E(0) => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_and_plaintext_TREADY,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      WEA(0) => key_array128_we0,
      \ap_CS_fsm_reg[7]\ => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_34,
      \ap_CS_fsm_reg[7]_0\ => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_35,
      \ap_CS_fsm_reg[7]_1\ => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(5 downto 3),
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_40,
      grp_expandKey_fu_343_key_array128_address0(2) => grp_expandKey_fu_343_key_array128_address0(5),
      grp_expandKey_fu_343_key_array128_address0(1) => grp_expandKey_fu_343_key_array128_address0(2),
      grp_expandKey_fu_343_key_array128_address0(0) => grp_expandKey_fu_343_key_array128_address0(0),
      \i_fu_68_reg[0]_0\ => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_39,
      \i_fu_68_reg[4]_0\(2 downto 1) => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(4 downto 3),
      \i_fu_68_reg[4]_0\(0) => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_array128_address0(1),
      key_and_plaintext_TVALID_int_regslice => key_and_plaintext_TVALID_int_regslice,
      ram_reg(0) => grp_aes_Pipeline_3_fu_284_key_array128_we0,
      ram_reg_0 => grp_aes_Pipeline_1_fu_273_n_32,
      ram_reg_1 => key_array128_U_n_41
    );
grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_40,
      Q => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_75_3
     port map (
      D(1 downto 0) => ap_NS_fsm(11 downto 10),
      E(0) => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_key_and_plaintext_TREADY,
      Q(0) => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_39,
      \ap_CS_fsm_reg[9]\ => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_49,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_42,
      ap_rst_n => ap_rst_n,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg_reg(0) => plaintext_array_ce0,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(0) => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_plaintext_array_address0(3),
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out,
      \i_29_fu_90_reg[1]_0\ => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_41,
      \i_29_fu_90_reg[2]_0\ => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_40,
      key_and_plaintext_TDEST_int_regslice => key_and_plaintext_TDEST_int_regslice,
      key_and_plaintext_TID_int_regslice => key_and_plaintext_TID_int_regslice,
      key_and_plaintext_TKEEP_int_regslice => key_and_plaintext_TKEEP_int_regslice,
      key_and_plaintext_TLAST_int_regslice => key_and_plaintext_TLAST_int_regslice,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TSTRB_int_regslice => key_and_plaintext_TSTRB_int_regslice,
      key_and_plaintext_TUSER_int_regslice => key_and_plaintext_TUSER_int_regslice,
      key_and_plaintext_TVALID_int_regslice => key_and_plaintext_TVALID_int_regslice,
      p_4_0_0_0115_phi_loc_load_reg_540 => p_4_0_0_0115_phi_loc_load_reg_540,
      \q0_reg[7]\(4) => ap_CS_fsm_state13,
      \q0_reg[7]\(3) => ap_CS_fsm_state12,
      \q0_reg[7]\(2) => ap_CS_fsm_state11,
      \q0_reg[7]\(1) => ap_CS_fsm_state10,
      \q0_reg[7]\(0) => ap_CS_fsm_state8,
      \tmp_k_and_p_last_V_fu_74_reg[0]_0\ => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_50
    );
grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_49,
      Q => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_85_4
     port map (
      D(0) => ap_NS_fsm(24),
      Q(1) => ap_CS_fsm_state24,
      Q(0) => ap_CS_fsm_state19,
      ack_in => ciphertext_and_decryptedtext_TREADY_int_regslice,
      \ap_CS_fsm_reg[23]\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_37,
      \ap_CS_fsm_reg[23]_0\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_38,
      \ap_CS_fsm_reg[23]_1\ => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_39,
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_35,
      ap_enable_reg_pp0_iter1_reg_1 => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_40,
      ap_loop_init_int_reg => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_36,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_ce0,
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_done,
      grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      \p_0_in__2\ => \p_0_in__2\,
      \q0_reg[7]\ => block_1_U_n_88,
      \ram_reg_0_15_0_0_i_5__2\(0) => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ciphertext_array_address0(3)
    );
grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_n_40,
      Q => grp_aes_Pipeline_VITIS_LOOP_85_4_fu_396_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420: entity work.AES_Power_Monitor_aes_0_2_aes_aes_Pipeline_VITIS_LOOP_94_5
     port map (
      D(0) => ap_NS_fsm(26),
      Q(2) => ap_CS_fsm_state27,
      Q(1) => ap_CS_fsm_state26,
      Q(0) => ap_CS_fsm_state24,
      ack_in => ciphertext_and_decryptedtext_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_n_34,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice,
      decryptedtext_array_address0(3 downto 0) => decryptedtext_array_address0(3 downto 0),
      grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_reg => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_n_40,
      \q0_reg[7]\(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_address0(3 downto 0)
    );
grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_n_40,
      Q => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_invMain_fu_380: entity work.AES_Power_Monitor_aes_0_2_aes_aes_invMain
     port map (
      ADDRARDADDR(3 downto 0) => grp_aes_invMain_fu_380_state_address1(3 downto 0),
      ADDRBWRADDR(3 downto 0) => block_address0(3 downto 0),
      D(3) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/grp_galois_multiplication_fu_94_ap_return\(6),
      D(2) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/grp_galois_multiplication_fu_94_ap_return\(4),
      D(1 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/grp_galois_multiplication_fu_94_ap_return\(2 downto 1),
      DIADI(7 downto 0) => grp_aes_invMain_fu_380_state_d1(7 downto 0),
      DIBDI(7 downto 0) => block_d0(7 downto 0),
      DOADO(7 downto 0) => block_q1(7 downto 0),
      Q(0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din2(0),
      WEA(0) => block_we1,
      WEBWE(0) => block_we0,
      \ap_CS_fsm_reg[20]_0\(1 downto 0) => ap_NS_fsm(21 downto 20),
      \ap_CS_fsm_reg[20]_1\ => grp_aes_invMain_fu_380_n_116,
      \ap_CS_fsm_reg[3]_0\ => grp_aes_invMain_fu_380_n_37,
      \ap_CS_fsm_reg[4]_0\ => grp_aes_invMain_fu_380_n_38,
      \ap_CS_fsm_reg[4]_1\ => grp_aes_invMain_fu_380_n_45,
      \ap_CS_fsm_reg[8]_0\(7 downto 0) => expandedKey_address0(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_ce0 => block_ce0,
      block_ce1 => block_ce1,
      block_r_address0(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_address0(3 downto 0),
      \cpy_4_reg_286_reg[7]\(7 downto 0) => block_q0(7 downto 0),
      \cpy_5_reg_304_reg[5]\ => grp_aes_invMain_fu_380_n_36,
      expandedKey_ce0 => expandedKey_ce0,
      grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0 => grp_aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2_fu_374_block_r_ce0,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3 downto 0) => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_block_r_address0(3 downto 0),
      grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg_reg_0 => grp_aes_invMain_fu_380_n_117,
      grp_aes_invMain_fu_380_ap_start_reg => grp_aes_invMain_fu_380_ap_start_reg,
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(1),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0),
      grp_expandKey_fu_343_expandedKey_address0(7 downto 0) => grp_expandKey_fu_343_expandedKey_address0(7 downto 0),
      grp_expandKey_fu_343_expandedKey_ce0 => grp_expandKey_fu_343_expandedKey_ce0,
      grp_galois_multiplication_fu_560_ap_return(7 downto 0) => grp_galois_multiplication_fu_560_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_a(1) => grp_galois_multiplication_fu_565_a(4),
      grp_galois_multiplication_fu_565_a(0) => grp_galois_multiplication_fu_565_a(1),
      grp_galois_multiplication_fu_565_ap_return(7 downto 0) => grp_galois_multiplication_fu_565_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_b(0) => grp_galois_multiplication_fu_565_b(1),
      grp_galois_multiplication_fu_570_a(1 downto 0) => grp_galois_multiplication_fu_570_a(5 downto 4),
      grp_galois_multiplication_fu_570_ap_return(7 downto 0) => grp_galois_multiplication_fu_570_ap_return(7 downto 0),
      nbrRounds_1_reg_255(1 downto 0) => nbrRounds_1_reg_255(2 downto 1),
      q0(7 downto 0) => roundKey_q0(7 downto 0),
      \q0_reg[7]\(7 downto 0) => expandedKey_q0(7 downto 0),
      ram_reg => block_U_n_48,
      ram_reg_0 => block_U_n_49,
      ram_reg_1 => block_U_n_50,
      ram_reg_2 => block_U_n_51,
      ram_reg_3 => block_U_n_52,
      ram_reg_4 => block_U_n_53,
      ram_reg_5 => block_U_n_54,
      ram_reg_6 => block_U_n_55,
      ram_reg_7(2) => ap_CS_fsm_state21,
      ram_reg_7(1) => ap_CS_fsm_state20,
      ram_reg_7(0) => ap_CS_fsm_state19,
      ram_reg_8 => block_U_n_56,
      ram_reg_9(7 downto 0) => ciphertext_array_q0(7 downto 0),
      \reg_110_reg[2]\(0) => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din2(0),
      select_ln319_fu_86_p3(1) => \grp_galois_multiplication_fu_565/select_ln319_fu_86_p3\(5),
      select_ln319_fu_86_p3(0) => \grp_galois_multiplication_fu_565/select_ln319_fu_86_p3\(2),
      shl_ln322_2_fu_138_p2(0) => \grp_galois_multiplication_fu_570/shl_ln322_2_fu_138_p2\(5),
      \tmp_14_reg_328_reg[7]\(7 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/tmp_14_reg_328\(7 downto 0),
      \tmp_15_reg_333_reg[7]\(7 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/tmp_15_reg_333\(7 downto 0),
      \xor_ln572_reg_338_reg[4]\ => grp_aes_main_fu_358_n_95,
      \xor_ln576_reg_343_reg[7]\(7 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/xor_ln576_fu_207_p2\(7 downto 0),
      \xor_ln584_reg_353_reg[7]\(7) => grp_aes_main_fu_358_n_55,
      \xor_ln584_reg_353_reg[7]\(6 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/xor_ln580_fu_225_p2\(6 downto 0)
    );
grp_aes_invMain_fu_380_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_invMain_fu_380_n_117,
      Q => grp_aes_invMain_fu_380_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_aes_main_fu_358: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main
     port map (
      ADDRARDADDR(3 downto 0) => grp_aes_main_fu_358_state_address1(3 downto 0),
      ADDRBWRADDR(1 downto 0) => block_1_address0(3 downto 2),
      D(3) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/grp_galois_multiplication_fu_94_ap_return\(6),
      D(2) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/grp_galois_multiplication_fu_94_ap_return\(4),
      D(1 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/grp_galois_multiplication_fu_94_ap_return\(2 downto 1),
      DIADI(7 downto 0) => grp_aes_main_fu_358_state_d1(7 downto 0),
      DIBDI(7 downto 0) => block_1_d0(7 downto 0),
      DOADO(7 downto 0) => block_1_q1(7 downto 0),
      Q(0) => grp_aes_main_fu_358_grp_galois_multiplication_fu_565_p_din2(0),
      WEA(0) => block_1_we1,
      WEBWE(0) => block_1_we0,
      \ap_CS_fsm_reg[14]_0\(1 downto 0) => ap_NS_fsm(15 downto 14),
      \ap_CS_fsm_reg[20]\(1) => grp_galois_multiplication_fu_565_a(4),
      \ap_CS_fsm_reg[20]\(0) => grp_galois_multiplication_fu_565_a(1),
      \ap_CS_fsm_reg[20]_0\(1 downto 0) => grp_galois_multiplication_fu_570_a(5 downto 4),
      \ap_CS_fsm_reg[20]_1\(0) => \grp_galois_multiplication_fu_570/shl_ln322_2_fu_138_p2\(5),
      \ap_CS_fsm_reg[3]_0\(7) => grp_aes_main_fu_358_n_55,
      \ap_CS_fsm_reg[3]_0\(6 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/xor_ln580_fu_225_p2\(6 downto 0),
      \ap_CS_fsm_reg[3]_1\ => grp_aes_main_fu_358_n_95,
      \ap_CS_fsm_reg[6]_0\(7 downto 0) => expandedKey_1_address0(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      block_1_address0(0) => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_address0(3),
      block_1_ce0 => block_1_ce0,
      block_1_ce1 => block_1_ce1,
      ciphertext_array_d0(7 downto 0) => block_1_q0(7 downto 0),
      expandedKey_1_ce0 => expandedKey_1_ce0,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_block_1_ce0,
      grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_ap_start_reg,
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_560_p_din2(1),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_565_p_din1(7 downto 0),
      grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din1(7 downto 0),
      grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_reg_0 => grp_aes_main_fu_358_n_125,
      grp_aes_main_fu_358_ap_start_reg => grp_aes_main_fu_358_ap_start_reg,
      grp_aes_main_fu_358_state_address0(1 downto 0) => grp_aes_main_fu_358_state_address0(1 downto 0),
      grp_expandKey_fu_343_expandedKey_address0(7 downto 0) => grp_expandKey_fu_343_expandedKey_address0(7 downto 0),
      grp_expandKey_fu_343_expandedKey_ce0 => grp_expandKey_fu_343_expandedKey_ce0,
      grp_galois_multiplication_fu_560_ap_return(7 downto 0) => grp_galois_multiplication_fu_560_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_ap_return(7 downto 0) => grp_galois_multiplication_fu_565_ap_return(7 downto 0),
      grp_galois_multiplication_fu_565_b(0) => grp_galois_multiplication_fu_565_b(1),
      grp_galois_multiplication_fu_570_ap_return(7 downto 0) => grp_galois_multiplication_fu_570_ap_return(7 downto 0),
      q0(7 downto 0) => roundKey_q0_1(7 downto 0),
      \q0_reg[0]\ => block_1_U_n_48,
      \q0_reg[0]_0\ => block_1_U_n_56,
      \q0_reg[0]_1\ => block_1_U_n_64,
      \q0_reg[0]_2\ => block_1_U_n_72,
      \q0_reg[1]\ => block_1_U_n_49,
      \q0_reg[1]_0\ => block_1_U_n_57,
      \q0_reg[1]_1\ => block_1_U_n_65,
      \q0_reg[1]_2\ => block_1_U_n_73,
      \q0_reg[2]\ => block_1_U_n_50,
      \q0_reg[2]_0\ => block_1_U_n_58,
      \q0_reg[2]_1\ => block_1_U_n_66,
      \q0_reg[2]_2\ => block_1_U_n_74,
      \q0_reg[3]\ => block_1_U_n_51,
      \q0_reg[3]_0\ => block_1_U_n_59,
      \q0_reg[3]_1\ => block_1_U_n_67,
      \q0_reg[3]_2\ => block_1_U_n_75,
      \q0_reg[4]\ => block_1_U_n_52,
      \q0_reg[4]_0\ => block_1_U_n_60,
      \q0_reg[4]_1\ => block_1_U_n_68,
      \q0_reg[4]_2\ => block_1_U_n_76,
      \q0_reg[5]\ => block_1_U_n_53,
      \q0_reg[5]_0\ => block_1_U_n_61,
      \q0_reg[5]_1\ => block_1_U_n_69,
      \q0_reg[5]_2\ => block_1_U_n_77,
      \q0_reg[6]\ => block_1_U_n_54,
      \q0_reg[6]_0\ => block_1_U_n_62,
      \q0_reg[6]_1\ => block_1_U_n_70,
      \q0_reg[6]_2\ => block_1_U_n_78,
      \q0_reg[7]\ => block_1_U_n_55,
      \q0_reg[7]_0\ => block_1_U_n_63,
      \q0_reg[7]_1\ => block_1_U_n_71,
      \q0_reg[7]_2\ => block_1_U_n_79,
      \q0_reg[7]_3\(7 downto 0) => expandedKey_1_q0(7 downto 0),
      ram_reg => \expandedKeySize_reg_550_reg_n_32_[6]\,
      ram_reg_0 => \expandedKeySize_reg_550_reg_n_32_[5]\,
      ram_reg_1 => block_1_U_n_80,
      ram_reg_10 => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_38,
      ram_reg_11 => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_n_38,
      ram_reg_12(0) => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_block_1_address0(3),
      ram_reg_13(7 downto 0) => plaintext_array_q0(7 downto 0),
      ram_reg_2 => block_1_U_n_81,
      ram_reg_3 => block_1_U_n_82,
      ram_reg_4 => block_1_U_n_83,
      ram_reg_5 => block_1_U_n_84,
      ram_reg_6 => block_1_U_n_85,
      ram_reg_7 => block_1_U_n_86,
      ram_reg_8 => block_1_U_n_87,
      ram_reg_9 => block_1_U_n_88,
      select_ln319_fu_86_p3(1) => \grp_galois_multiplication_fu_565/select_ln319_fu_86_p3\(5),
      select_ln319_fu_86_p3(0) => \grp_galois_multiplication_fu_565/select_ln319_fu_86_p3\(2),
      \tmp_15_reg_333_reg[7]\(7 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/xor_ln576_fu_207_p2\(7 downto 0),
      \tmp_1_reg_316_reg[0]\(3) => ap_CS_fsm_state21,
      \tmp_1_reg_316_reg[0]\(2) => ap_CS_fsm_state15,
      \tmp_1_reg_316_reg[0]\(1) => ap_CS_fsm_state14,
      \tmp_1_reg_316_reg[0]\(0) => ap_CS_fsm_state13,
      \tmp_5_reg_310_reg[5]\ => grp_aes_invMain_fu_380_n_116,
      \tmp_5_reg_310_reg[7]\(0) => grp_aes_invMain_fu_380_grp_galois_multiplication_fu_570_p_din2(0),
      \xor_ln576_reg_343_reg[7]\(7 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/tmp_15_reg_333\(7 downto 0),
      \xor_ln576_reg_343_reg[7]_0\(7 downto 0) => \grp_aes_invRound_fu_256/grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135/tmp_14_reg_328\(7 downto 0),
      \xor_ln580_reg_348_reg[0]\ => grp_aes_invMain_fu_380_n_38,
      \xor_ln580_reg_348_reg[3]\ => grp_aes_invMain_fu_380_n_37,
      \xor_ln580_reg_348_reg[5]\ => grp_aes_invMain_fu_380_n_36,
      \xor_ln584_reg_353_reg[7]\ => grp_aes_invMain_fu_380_n_45
    );
grp_aes_main_fu_358_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_main_fu_358_n_125,
      Q => grp_aes_main_fu_358_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_expandKey_fu_343: entity work.AES_Power_Monitor_aes_0_2_aes_expandKey
     port map (
      ADDRBWRADDR(7 downto 0) => grp_expandKey_fu_343_expandedKey_address1(7 downto 0),
      D(7 downto 0) => grp_expandKey_fu_343_expandedKey_q1(7 downto 0),
      DIADI(7 downto 0) => grp_expandKey_fu_343_expandedKey_d0(7 downto 0),
      DOADO(7 downto 0) => expandedKey_1_q0(7 downto 0),
      Q(1) => ap_CS_fsm_state19,
      Q(0) => ap_CS_fsm_state13,
      WEA(0) => expandedKey_1_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => expandedKey_we0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cipherkey_size_reg_225(2 downto 0) => cipherkey_size_reg_225(5 downto 3),
      expandedKeySize_1_reg_555_reg(1 downto 0) => expandedKeySize_1_reg_555_reg(1 downto 0),
      expandedKey_1_ce1 => expandedKey_1_ce1,
      expandedKey_ce1 => expandedKey_ce1,
      \expandedKey_load_2_reg_673_reg[7]\(7 downto 0) => grp_expandKey_fu_343_expandedKey_q0(7 downto 0),
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg_0 => grp_expandKey_fu_343_n_36,
      grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_reg_1(0) => grp_expandKey_fu_343_ap_done,
      grp_expandKey_fu_343_ap_start_reg => grp_expandKey_fu_343_ap_start_reg,
      grp_expandKey_fu_343_ap_start_reg0 => grp_expandKey_fu_343_ap_start_reg0,
      grp_expandKey_fu_343_expandedKey_address0(7 downto 0) => grp_expandKey_fu_343_expandedKey_address0(7 downto 0),
      grp_expandKey_fu_343_expandedKey_ce0 => grp_expandKey_fu_343_expandedKey_ce0,
      grp_expandKey_fu_343_key_array128_address0(5 downto 0) => grp_expandKey_fu_343_key_array128_address0(5 downto 0),
      grp_expandKey_fu_343_key_array128_ce0 => grp_expandKey_fu_343_key_array128_ce0,
      \icmp_ln233_reg_637_reg[0]\ => \expandedKeySize_reg_550_reg_n_32_[6]\,
      \icmp_ln233_reg_637_reg[0]_0\ => \expandedKeySize_reg_550_reg_n_32_[5]\,
      ram_reg(7 downto 0) => key_array128_q0(7 downto 0),
      \xor_ln263_3_reg_831_reg[7]\(7 downto 0) => expandedKey_q0(7 downto 0)
    );
grp_expandKey_fu_343_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAEAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => cipherkey_size_reg_225(5),
      I2 => cipherkey_size_reg_225(3),
      I3 => cipherkey_size_reg_225(4),
      I4 => ap_CS_fsm_state12,
      O => grp_expandKey_fu_343_ap_start_reg0
    );
grp_expandKey_fu_343_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_expandKey_fu_343_n_36,
      Q => grp_expandKey_fu_343_ap_start_reg,
      R => ap_rst_n_inv
    );
key_array128_U: entity work.AES_Power_Monitor_aes_0_2_aes_key_array128_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(5) => grp_aes_Pipeline_3_fu_284_n_34,
      ADDRARDADDR(4) => grp_aes_Pipeline_1_fu_273_n_36,
      ADDRARDADDR(3) => grp_aes_Pipeline_2_fu_279_n_32,
      ADDRARDADDR(2) => grp_aes_Pipeline_2_fu_279_n_33,
      ADDRARDADDR(1) => grp_aes_Pipeline_1_fu_273_n_37,
      ADDRARDADDR(0) => grp_aes_Pipeline_2_fu_279_n_34,
      DIADI(7 downto 0) => key_array128_d0(7 downto 0),
      Q(5) => ap_CS_fsm_state19,
      Q(4) => ap_CS_fsm_state13,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      WEA(0) => key_array128_we0,
      \ap_CS_fsm_reg[12]\ => key_array128_U_n_41,
      \ap_CS_fsm_reg[12]_0\ => key_array128_U_n_44,
      \ap_CS_fsm_reg[3]\ => key_array128_U_n_42,
      \ap_CS_fsm_reg[5]\ => key_array128_U_n_43,
      ap_clk => ap_clk,
      cipherkey_size_reg_225(1) => cipherkey_size_reg_225(5),
      cipherkey_size_reg_225(0) => cipherkey_size_reg_225(3),
      grp_aes_Pipeline_1_fu_273_ap_start_reg => grp_aes_Pipeline_1_fu_273_ap_start_reg,
      grp_aes_Pipeline_1_fu_273_ap_start_reg_reg => key_array128_U_n_40,
      ram_reg_0(7 downto 0) => key_array128_q0(7 downto 0),
      ram_reg_1 => regslice_both_key_and_plaintext_V_data_V_U_n_33
    );
\nbrRounds_1_reg_255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_32,
      Q => nbrRounds_1_reg_255(1),
      R => '0'
    );
\nbrRounds_1_reg_255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4_fu_368_n_35,
      Q => nbrRounds_1_reg_255(2),
      R => '0'
    );
\p_4_0_0_0115_phi_loc_load_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_n_50,
      Q => p_4_0_0_0115_phi_loc_load_reg_540,
      R => '0'
    );
plaintext_array_U: entity work.AES_Power_Monitor_aes_0_2_aes_aes_main_roundKey_RAM_AUTO_1R1W_3
     port map (
      E(0) => plaintext_array_ce0,
      ap_clk => ap_clk,
      \p_0_in__1\ => \p_0_in__1\,
      plaintext_array_address0(3 downto 0) => plaintext_array_address0(3 downto 0),
      plaintext_array_d0(7 downto 0) => key_and_plaintext_TDATA_int_regslice(7 downto 0),
      q0(7 downto 0) => plaintext_array_q0(7 downto 0)
    );
regslice_both_ciphertext_and_decryptedtext_V_data_V_U: entity work.AES_Power_Monitor_aes_0_2_aes_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[7]_0\(7 downto 0) => ciphertext_and_decryptedtext_TDATA_int_regslice(7 downto 0),
      \B_V_data_1_state_reg[0]_0\ => ciphertext_and_decryptedtext_TVALID,
      D(0) => ap_NS_fsm(0),
      Q(2) => ap_CS_fsm_state28,
      Q(1) => ap_CS_fsm_state27,
      Q(0) => ap_CS_fsm_state24,
      ack_in => ciphertext_and_decryptedtext_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TDATA(7 downto 0) => ciphertext_and_decryptedtext_TDATA(7 downto 0),
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice,
      grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0 => grp_aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4_fu_390_decryptedtext_array_ce0,
      grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_94_5_fu_420_ap_start_reg,
      \p_0_in__3\ => \p_0_in__3\,
      \q0_reg[7]\ => block_U_n_56,
      regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk => regslice_both_ciphertext_and_decryptedtext_V_data_V_U_apdone_blk
    );
regslice_both_ciphertext_and_decryptedtext_V_dest_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TDEST(0) => ciphertext_and_decryptedtext_TDEST(0),
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_dest_V_out
    );
regslice_both_ciphertext_and_decryptedtext_V_id_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_4\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TID(0) => ciphertext_and_decryptedtext_TID(0),
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_id_V_out
    );
regslice_both_ciphertext_and_decryptedtext_V_keep_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_5\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TKEEP(0) => ciphertext_and_decryptedtext_TKEEP(0),
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_keep_V_out
    );
regslice_both_ciphertext_and_decryptedtext_V_last_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_6\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TLAST(0) => ciphertext_and_decryptedtext_TLAST(0),
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice
    );
regslice_both_ciphertext_and_decryptedtext_V_strb_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_7\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TSTRB(0) => ciphertext_and_decryptedtext_TSTRB(0),
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_strb_V_out
    );
regslice_both_ciphertext_and_decryptedtext_V_user_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_8\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TUSER(0) => ciphertext_and_decryptedtext_TUSER(0),
      ciphertext_and_decryptedtext_TVALID_int_regslice => ciphertext_and_decryptedtext_TVALID_int_regslice,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_tmp_user_V_out
    );
regslice_both_key_and_plaintext_V_data_V_U: entity work.AES_Power_Monitor_aes_0_2_aes_regslice_both_9
     port map (
      DIADI(7 downto 0) => key_array128_d0(7 downto 0),
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => ap_CS_fsm_state8,
      ack_in => key_and_plaintext_TREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_aes_Pipeline_2_fu_279_ap_start_reg => grp_aes_Pipeline_2_fu_279_ap_start_reg,
      grp_aes_Pipeline_2_fu_279_ap_start_reg_reg => regslice_both_key_and_plaintext_V_data_V_U_n_33,
      grp_aes_Pipeline_3_fu_284_ap_start_reg => grp_aes_Pipeline_3_fu_284_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2_fu_337_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_ready,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_ap_start_reg,
      grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY => grp_aes_Pipeline_VITIS_LOOP_75_3_fu_312_key_and_plaintext_TREADY,
      grp_expandKey_fu_343_key_array128_ce0 => grp_expandKey_fu_343_key_array128_ce0,
      key_and_plaintext_TDATA(7 downto 0) => key_and_plaintext_TDATA(7 downto 0),
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TVALID => key_and_plaintext_TVALID,
      key_and_plaintext_TVALID_int_regslice => key_and_plaintext_TVALID_int_regslice,
      \p_0_in__1\ => \p_0_in__1\,
      plaintext_array_d0(7 downto 0) => key_and_plaintext_TDATA_int_regslice(7 downto 0),
      ram_reg => key_array128_U_n_44,
      ram_reg_0 => key_array128_U_n_43,
      ram_reg_1 => key_array128_U_n_40,
      ram_reg_2 => grp_aes_Pipeline_VITIS_LOOP_70_2_fu_289_n_39,
      ram_reg_3 => key_array128_U_n_41
    );
regslice_both_key_and_plaintext_V_dest_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_10\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      key_and_plaintext_TDEST(0) => key_and_plaintext_TDEST(0),
      key_and_plaintext_TDEST_int_regslice => key_and_plaintext_TDEST_int_regslice,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TVALID => key_and_plaintext_TVALID
    );
regslice_both_key_and_plaintext_V_id_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_11\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      key_and_plaintext_TID(0) => key_and_plaintext_TID(0),
      key_and_plaintext_TID_int_regslice => key_and_plaintext_TID_int_regslice,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TVALID => key_and_plaintext_TVALID
    );
regslice_both_key_and_plaintext_V_keep_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_12\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      key_and_plaintext_TKEEP(0) => key_and_plaintext_TKEEP(0),
      key_and_plaintext_TKEEP_int_regslice => key_and_plaintext_TKEEP_int_regslice,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TVALID => key_and_plaintext_TVALID
    );
regslice_both_key_and_plaintext_V_last_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_13\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      key_and_plaintext_TLAST(0) => key_and_plaintext_TLAST(0),
      key_and_plaintext_TLAST_int_regslice => key_and_plaintext_TLAST_int_regslice,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TVALID => key_and_plaintext_TVALID
    );
regslice_both_key_and_plaintext_V_strb_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_14\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TSTRB(0) => key_and_plaintext_TSTRB(0),
      key_and_plaintext_TSTRB_int_regslice => key_and_plaintext_TSTRB_int_regslice,
      key_and_plaintext_TVALID => key_and_plaintext_TVALID
    );
regslice_both_key_and_plaintext_V_user_V_U: entity work.\AES_Power_Monitor_aes_0_2_aes_regslice_both__parameterized0_15\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      key_and_plaintext_TREADY_int_regslice => key_and_plaintext_TREADY_int_regslice,
      key_and_plaintext_TUSER(0) => key_and_plaintext_TUSER(0),
      key_and_plaintext_TUSER_int_regslice => key_and_plaintext_TUSER_int_regslice,
      key_and_plaintext_TVALID => key_and_plaintext_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_Power_Monitor_aes_0_2 is
  port (
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    key_and_plaintext_TVALID : in STD_LOGIC;
    key_and_plaintext_TREADY : out STD_LOGIC;
    key_and_plaintext_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    key_and_plaintext_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    key_and_plaintext_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TVALID : out STD_LOGIC;
    ciphertext_and_decryptedtext_TREADY : in STD_LOGIC;
    ciphertext_and_decryptedtext_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ciphertext_and_decryptedtext_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ciphertext_and_decryptedtext_TID : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of AES_Power_Monitor_aes_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of AES_Power_Monitor_aes_0_2 : entity is "AES_Power_Monitor_aes_0_2,aes,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of AES_Power_Monitor_aes_0_2 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of AES_Power_Monitor_aes_0_2 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of AES_Power_Monitor_aes_0_2 : entity is "aes,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of AES_Power_Monitor_aes_0_2 : entity is "yes";
end AES_Power_Monitor_aes_0_2;

architecture STRUCTURE of AES_Power_Monitor_aes_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "28'b0000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "28'b0000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "28'b0000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "28'b0000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "28'b0000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "28'b0000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "28'b0000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "28'b0000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "28'b0000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "28'b0000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "28'b0000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "28'b0000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "28'b0000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "28'b0000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "28'b0000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "28'b0000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "28'b0000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "28'b0001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "28'b0010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "28'b0100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "28'b1000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "28'b0000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "28'b0000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "28'b0000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "28'b0000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "28'b0000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "28'b0000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "28'b0000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL_BUS:s_axi_control:key_and_plaintext:ciphertext_and_decryptedtext, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN AES_Power_Monitor_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TREADY : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TREADY";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TVALID : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TVALID";
  attribute X_INTERFACE_INFO of key_and_plaintext_TREADY : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TREADY";
  attribute X_INTERFACE_INFO of key_and_plaintext_TVALID : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_BUS_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN AES_Power_Monitor_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN AES_Power_Monitor_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TDATA : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TDATA";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TDEST : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TDEST";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TID : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TID";
  attribute X_INTERFACE_PARAMETER of ciphertext_and_decryptedtext_TID : signal is "XIL_INTERFACENAME ciphertext_and_decryptedtext, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN AES_Power_Monitor_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TKEEP : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TKEEP";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TLAST : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TLAST";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TSTRB : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TSTRB";
  attribute X_INTERFACE_INFO of ciphertext_and_decryptedtext_TUSER : signal is "xilinx.com:interface:axis:1.0 ciphertext_and_decryptedtext TUSER";
  attribute X_INTERFACE_INFO of key_and_plaintext_TDATA : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TDATA";
  attribute X_INTERFACE_INFO of key_and_plaintext_TDEST : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TDEST";
  attribute X_INTERFACE_INFO of key_and_plaintext_TID : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TID";
  attribute X_INTERFACE_PARAMETER of key_and_plaintext_TID : signal is "XIL_INTERFACENAME key_and_plaintext, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN AES_Power_Monitor_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of key_and_plaintext_TKEEP : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TKEEP";
  attribute X_INTERFACE_INFO of key_and_plaintext_TLAST : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TLAST";
  attribute X_INTERFACE_INFO of key_and_plaintext_TSTRB : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TSTRB";
  attribute X_INTERFACE_INFO of key_and_plaintext_TUSER : signal is "xilinx.com:interface:axis:1.0 key_and_plaintext TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.AES_Power_Monitor_aes_0_2_aes
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ciphertext_and_decryptedtext_TDATA(7 downto 0) => ciphertext_and_decryptedtext_TDATA(7 downto 0),
      ciphertext_and_decryptedtext_TDEST(0) => ciphertext_and_decryptedtext_TDEST(0),
      ciphertext_and_decryptedtext_TID(0) => ciphertext_and_decryptedtext_TID(0),
      ciphertext_and_decryptedtext_TKEEP(0) => ciphertext_and_decryptedtext_TKEEP(0),
      ciphertext_and_decryptedtext_TLAST(0) => ciphertext_and_decryptedtext_TLAST(0),
      ciphertext_and_decryptedtext_TREADY => ciphertext_and_decryptedtext_TREADY,
      ciphertext_and_decryptedtext_TSTRB(0) => ciphertext_and_decryptedtext_TSTRB(0),
      ciphertext_and_decryptedtext_TUSER(0) => ciphertext_and_decryptedtext_TUSER(0),
      ciphertext_and_decryptedtext_TVALID => ciphertext_and_decryptedtext_TVALID,
      key_and_plaintext_TDATA(7 downto 0) => key_and_plaintext_TDATA(7 downto 0),
      key_and_plaintext_TDEST(0) => key_and_plaintext_TDEST(0),
      key_and_plaintext_TID(0) => key_and_plaintext_TID(0),
      key_and_plaintext_TKEEP(0) => key_and_plaintext_TKEEP(0),
      key_and_plaintext_TLAST(0) => key_and_plaintext_TLAST(0),
      key_and_plaintext_TREADY => key_and_plaintext_TREADY,
      key_and_plaintext_TSTRB(0) => key_and_plaintext_TSTRB(0),
      key_and_plaintext_TUSER(0) => key_and_plaintext_TUSER(0),
      key_and_plaintext_TVALID => key_and_plaintext_TVALID,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARREADY => s_axi_CTRL_BUS_ARREADY,
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWREADY => s_axi_CTRL_BUS_AWREADY,
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(31 downto 0) => s_axi_CTRL_BUS_RDATA(31 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(31 downto 0) => s_axi_CTRL_BUS_WDATA(31 downto 0),
      s_axi_CTRL_BUS_WREADY => s_axi_CTRL_BUS_WREADY,
      s_axi_CTRL_BUS_WSTRB(3 downto 0) => s_axi_CTRL_BUS_WSTRB(3 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID,
      s_axi_control_ARADDR(4 downto 0) => s_axi_control_ARADDR(4 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(4 downto 0) => s_axi_control_AWADDR(4 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
