#-----------------------------------------------------------
# xsim v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Mar  1 00:55:55 2018
# Process ID: 27171
# Current directory: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_mergesort.prj/solution2/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/mergesort/xsim_script.tcl}
# Log file: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_mergesort.prj/solution2/sim/vhdl/xsim.log
# Journal file: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_mergesort.prj/solution2/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/mergesort/xsim_script.tcl
# xsim {mergesort} -autoloadwcfg -tclbatch {mergesort.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source mergesort.tcl
## run all
Note: simulation done!
Time: 2265 ns  Iteration: 1  Process: /apatb_mergesort_top/generate_sim_done_proc  File: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_mergesort.prj/solution2/sim/vhdl/mergesort.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2265 ns  Iteration: 1  Process: /apatb_mergesort_top/generate_sim_done_proc  File: /home/angelo/Desktop/SistemiEmbedded/VivadoHLSProject/ProjectFolder/RTL_mergesort.prj/solution2/sim/vhdl/mergesort.autotb.vhd
$finish called at time : 2265 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar  1 00:56:04 2018...
