# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/Test_Bench.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0019: ALU.vhd : (87, 3): Keyword 'end' expected.
# Error: COMP96_0015: ALU.vhd : (93, 9): ';' expected.
# Error: COMP96_0016: ALU.vhd : (93, 16): Design unit declaration expected.
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Error: COMP96_0078: Instruction_Memory_Unit.vhd : (21, 17): Unknown identifier "text".
# Error: COMP96_0064: Instruction_Memory_Unit.vhd : (21, 17): Unknown type.
# Error: COMP96_0078: Instruction_Memory_Unit.vhd : (22, 25): Unknown identifier "line".
# Error: COMP96_0064: Instruction_Memory_Unit.vhd : (22, 25): Unknown type.
# Error: COMP96_0078: Instruction_Memory_Unit.vhd : (26, 4): Unknown identifier "readline".
# Error: COMP96_0066: Instruction_Memory_Unit.vhd : (26, 4): Cannot find "readline" procedure declaration.
# Error: COMP96_0078: Instruction_Memory_Unit.vhd : (27, 4): Unknown identifier "read".
# Error: COMP96_0066: Instruction_Memory_Unit.vhd : (27, 4): Cannot find "read" procedure declaration.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/Test_Bench.vhd
# Compile Entity "TB"
# Compile Architecture "Behavioral" of Entity "TB"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/Instruction_Memory_Unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6769 kB (elbread=427 elab2=6072 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:29 PM, Sunday, July 7, 2024
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/instruction_memory_unit_tb/UUT/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6769 kB (elbread=427 elab2=6072 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:31 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/DataOut}
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/mem not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/clk not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/MemRead not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/MemWrite not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/Address not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/DataIn not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/DataOut not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/DataOut}
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/mem not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/clk not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/MemRead not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/MemWrite not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/Address not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/DataIn not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/DataOut not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/line__35/DataOut}
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/mem not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/clk not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/MemRead not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/MemWrite not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/Address not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/DataIn not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# Warning: WAVEFORM: Object matching /instruction_memory_unit_tb/UUT/line__35/DataOut not found in E:/My_Designs/project_CA/design_1/src/wave.asdb.
# add wave -noreg {/instruction_memory_unit_tb/UUT/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design_1 -2002  $dsn/src/TestBench/instruction_memory_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Error: COMP96_0029: TestBench/instruction_memory_unit_TB.vhd : (65, 14): Expression expected.
# Error: COMP96_0029: TestBench/instruction_memory_unit_TB.vhd : (70, 14): Expression expected.
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile failure 2 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/Test_Bench.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0019: ALU.vhd : (87, 3): Keyword 'end' expected.
# Error: COMP96_0015: ALU.vhd : (93, 9): ';' expected.
# Error: COMP96_0016: ALU.vhd : (93, 16): Design unit declaration expected.
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/Test_Bench.vhd
# Compile Entity "TB"
# Compile Architecture "Behavioral" of Entity "TB"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.3 [s]
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6770 kB (elbread=427 elab2=6073 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:34 PM, Sunday, July 7, 2024
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/instruction_memory_unit_tb/UUT/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design_1 -2002  $dsn/src/TestBench/instruction_memory_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6770 kB (elbread=427 elab2=6073 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:37 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/instruction_memory_unit_tb/UUT/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6770 kB (elbread=427 elab2=6073 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:39 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6770 kB (elbread=427 elab2=6073 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:39 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/instruction_memory_unit_tb/UUT/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Error: COMP96_0018: ALU.vhd : (15, 5): Identifier expected.
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (24, 10): Unknown identifier "clk".
# Error: COMP96_0348: ALU.vhd : (24, 10): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: ALU.vhd : (26, 7): Unknown identifier "clk".
# Error: COMP96_0133: ALU.vhd : (26, 7): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (26, 21): Unknown identifier "clk".
# Error: COMP96_0133: ALU.vhd : (26, 21): Cannot find object declaration.
# Error: COMP96_0077: ALU.vhd : (26, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ALU.vhd : (30, 9): Unknown identifier "rez".
# Error: COMP96_0133: ALU.vhd : (30, 9): Cannot find object declaration.
# Error: COMP96_0077: ALU.vhd : (30, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ALU.vhd : (31, 7): Unknown identifier "nextZ".
# Error: COMP96_0133: ALU.vhd : (31, 7): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (38, 6): Unknown identifier "nextZ".
# Error: COMP96_0078: ALU.vhd : (38, 15): Unknown identifier "nextZ".
# Error: COMP96_0133: ALU.vhd : (38, 6): Cannot find object declaration.
# Compile failure 16 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (30, 9): Unknown identifier "rez".
# Error: COMP96_0133: ALU.vhd : (30, 9): Cannot find object declaration.
# Error: COMP96_0077: ALU.vhd : (30, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: ALU.vhd : (31, 7): Unknown identifier "nextZ".
# Error: COMP96_0133: ALU.vhd : (31, 7): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (38, 6): Unknown identifier "nextZ".
# Error: COMP96_0078: ALU.vhd : (38, 15): Unknown identifier "nextZ".
# Error: COMP96_0133: ALU.vhd : (38, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (56, 70): Unknown identifier "CarryIn".
# Error: COMP96_0133: ALU.vhd : (56, 70): Cannot find object declaration.
# Error: COMP96_0077: ALU.vhd : (56, 32): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: ALU.vhd : (73, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (73, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (75, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (75, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (77, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (77, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (80, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (80, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (82, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (82, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (84, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (84, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (87, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (87, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (89, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (89, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (91, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (91, 11): Cannot find object declaration.
# Compile failure 29 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (31, 7): Unknown identifier "nextZ".
# Error: COMP96_0133: ALU.vhd : (31, 7): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (38, 6): Unknown identifier "nextZ".
# Error: COMP96_0133: ALU.vhd : (38, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (56, 70): Unknown identifier "CarryIn".
# Error: COMP96_0133: ALU.vhd : (56, 70): Cannot find object declaration.
# Error: COMP96_0077: ALU.vhd : (56, 32): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: ALU.vhd : (73, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (73, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (75, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (75, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (77, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (77, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (80, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (80, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (82, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (82, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (84, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (84, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (87, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (87, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (89, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (89, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (91, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (91, 11): Cannot find object declaration.
# Compile failure 25 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (56, 70): Unknown identifier "CarryIn".
# Error: COMP96_0133: ALU.vhd : (56, 70): Cannot find object declaration.
# Error: COMP96_0077: ALU.vhd : (56, 32): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: ALU.vhd : (73, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (73, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (75, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (75, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (77, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (77, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (80, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (80, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (82, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (82, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (84, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (84, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (87, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (87, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (89, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (89, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (91, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (91, 11): Cannot find object declaration.
# Compile failure 21 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (73, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (73, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (75, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (75, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (77, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (77, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (80, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (80, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (82, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (82, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (84, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (84, 11): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (87, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (87, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (89, 6): Unknown identifier "ZeroOut".
# Error: COMP96_0133: ALU.vhd : (89, 6): Cannot find object declaration.
# Error: COMP96_0078: ALU.vhd : (91, 11): Unknown identifier "SignOut".
# Error: COMP96_0133: ALU.vhd : (91, 11): Cannot find object declaration.
# Compile failure 18 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Error: COMP96_0078: CPU.vhd : (99, 13): Unknown identifier "CarryIn".
# Error: COMP96_0078: CPU.vhd : (101, 13): Unknown identifier "CarryOut".
# Error: COMP96_0078: CPU.vhd : (102, 13): Unknown identifier "ZeroIn".
# Error: COMP96_0078: CPU.vhd : (103, 13): Unknown identifier "SignIn".
# Error: COMP96_0133: CPU.vhd : (99, 13): Cannot find object declaration.
# Error: COMP96_0112: CPU.vhd : (99, 13): "CarryIn" does not match the formal name.
# Error: COMP96_0207: CPU.vhd : (94, 5): No actual specified for local port "clk".
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.8 [s]
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:56 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run
endsim
# KERNEL: stopped at time: 160977474 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_alu testbench_for_alu
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:57 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  5:58 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
run
restart
endsim
# KERNEL: stopped at time: 485452642 ns
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:01 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
run 59 ns
# KERNEL: stopped at time: 59 ns
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:01 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
run 59 ns
# KERNEL: stopped at time: 59 ns
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design_1 -2002  $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:07 PM, Sunday, July 7, 2024
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 59 ns
# KERNEL: stopped at time: 59 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:07 PM, Sunday, July 7, 2024
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
run 59 ns
# KERNEL: stopped at time: 59 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design_1 -2002  $dsn/src/CPU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Error: COMP96_0078: CPU.vhd : (99, 13): Unknown identifier "CarryIn".
# Error: COMP96_0078: CPU.vhd : (101, 13): Unknown identifier "CarryOut".
# Error: COMP96_0078: CPU.vhd : (102, 13): Unknown identifier "ZeroIn".
# Error: COMP96_0078: CPU.vhd : (103, 13): Unknown identifier "SignIn".
# Error: COMP96_0133: CPU.vhd : (99, 13): Cannot find object declaration.
# Error: COMP96_0112: CPU.vhd : (99, 13): "CarryIn" does not match the formal name.
# Error: COMP96_0207: CPU.vhd : (94, 5): No actual specified for local port "clk".
# Compile failure 7 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/CPU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:45 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
run 59 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 59 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:47 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
run 59 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 59 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:48 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:52 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:52 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  6:55 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  7:12 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design_1 -2002  $dsn/src/TestBench/cpu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  7:16 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  7:21 PM, Sunday, July 7, 2024
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 30 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/memory_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/memory_unit_TB.vhd
# Compile Entity "memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
SetActiveLib -work
comp -include "$dsn\src\Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/memory_unit_TB.vhd
# Compile Entity "memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim +access +r TESTBENCH_FOR_memory_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6476 kB (elbread=427 elab2=5909 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  7:28 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/memory_unit_tb/UUT/mem}
# add wave -noreg {/memory_unit_tb/UUT/clk}
# add wave -noreg {/memory_unit_tb/UUT/MemRead}
# add wave -noreg {/memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/memory_unit_tb/UUT/Address}
# add wave -noreg {/memory_unit_tb/UUT/DataIn}
# add wave -noreg {/memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/memory_unit_TB.vhd
# Compile Entity "memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_memory_unit 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6476 kB (elbread=427 elab2=5909 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  7:30 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/memory_unit_tb/UUT/mem}
# add wave -noreg {/memory_unit_tb/UUT/clk}
# add wave -noreg {/memory_unit_tb/UUT/MemRead}
# add wave -noreg {/memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/memory_unit_tb/UUT/Address}
# add wave -noreg {/memory_unit_tb/UUT/DataIn}
# add wave -noreg {/memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  7:35 PM, Sunday, July 7, 2024
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6770 kB (elbread=427 elab2=6073 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  8:20 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6770 kB (elbread=427 elab2=6073 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  8:20 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/instruction_memory_unit_tb/UUT/mem}
# add wave -noreg {/instruction_memory_unit_tb/UUT/clk}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemRead}
# add wave -noreg {/instruction_memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/instruction_memory_unit_tb/UUT/Address}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataIn}
# add wave -noreg {/instruction_memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Error: COMP96_0724: CPU.vhd : (100, 20): ',' or ')' expected.
# Error: COMP96_0015: CPU.vhd : (100, 23): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Error: DO_001 in file E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do line 2
# Error: Cannot run E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  8:39 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 30 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Error: DAGGEN_0004: TestBench/cpu_TB.vhd : (44, 141): Next waveform time expression is equal to or less than the current one.
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile failure 1 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Error: DO_001 in file E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do line 3
# Error: Cannot run E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Error: COMP96_0085: TestBench/cpu_TB.vhd : (44, 141): Time expression expected.
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile failure 1 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Error: DO_001 in file E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do line 3
# Error: Cannot run E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Error: DAGGEN_0004: TestBench/cpu_TB.vhd : (44, 125): Next waveform time expression is equal to or less than the current one.
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile failure 1 Errors 0 Warnings  Analysis time :  79.0 [ms]
# Error: DO_001 in file E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do line 3
# Error: Cannot run E:\My_Designs\project_CA\design_1\src\TestBench\cpu_TB_runtest.do
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  8:45 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6806 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  8:48 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 30 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  9:07 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  9:08 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6471 kB (elbread=427 elab2=5905 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  9:11 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
# add wave -noreg {/alu_tb/UUT/next_z}
# add wave -noreg {/alu_tb/UUT/next_s}
# add wave -noreg {/alu_tb/UUT/next_c}
# add wave -noreg {/alu_tb/UUT/res}
# add wave -noreg {/alu_tb/UUT/clk}
# add wave -noreg {/alu_tb/UUT/A}
# add wave -noreg {/alu_tb/UUT/B}
# add wave -noreg {/alu_tb/UUT/OpCode}
# add wave -noreg {/alu_tb/UUT/Result}
# add wave -noreg {/alu_tb/UUT/Carry}
# add wave -noreg {/alu_tb/UUT/Zero}
# add wave -noreg {/alu_tb/UUT/Sign}
# VSIM: 12 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave -noreg A
wave -noreg B
wave -noreg OpCode
wave -noreg Result
wave -noreg Carry
wave -noreg Zero
wave -noreg Sign
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/A" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/B" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/OpCode" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/Result" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/Carry" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/Zero" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/alu_tb/UUT/Sign" has already been traced.
# VSIM: 0 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6806 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  9:25 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 30 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  9:32 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 30 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  9:34 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 30 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6806 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  9:35 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 30 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# VSIM: 12 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 6 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__45.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/memory_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Error: COMP96_0071: ALU.vhd : (83, 15): Operator "=" is not defined for such operands.
# Error: COMP96_0077: ALU.vhd : (83, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Error: ELAB1_0011: TestBench/pc_unit_TB.vhd : (34, 0): Port "Ubranch" is on entity "PC_Unit" but not on the component declaration.
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# Error: ELAB1_0011: ../src/TestBench/pc_unit_TB.vhd : (34, 0): Port "Ubranch" is on entity "PC_Unit" but not on the component declaration.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/memory_unit_TB.vhd
# Compile Entity "memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_memory_unit"
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/memory_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Error: ELAB1_0011: TestBench/pc_unit_TB.vhd : (34, 0): Port "Ubranch" is on entity "PC_Unit" but not on the component declaration.
# Error: COMP96_0078: TestBench/pc_unit_TB.vhd : (39, 4): Unknown identifier "Ubranch".
# Error: COMP96_0133: TestBench/pc_unit_TB.vhd : (39, 4): Cannot find object declaration.
# Error: COMP96_0112: TestBench/pc_unit_TB.vhd : (39, 4): "Ubranch" does not match the formal name.
# Error: COMP96_0207: TestBench/pc_unit_TB.vhd : (34, 2): No actual specified for local port "offset".
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# Error: ELAB1_0011: ../src/TestBench/pc_unit_TB.vhd : (34, 0): Port "Ubranch" is on entity "PC_Unit" but not on the component declaration.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/memory_unit_TB.vhd
# Compile Entity "memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_memory_unit"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work design_1 -2002  $dsn/src/TestBench/pc_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\PC_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\pc_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_pc_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6463 kB (elbread=427 elab2=5896 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:08 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg branch
wave -noreg offset
wave -noreg PC
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\pc_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_pc_unit 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/pc_unit_tb/UUT/PC_next}
# add wave -noreg {/pc_unit_tb/UUT/clk}
# add wave -noreg {/pc_unit_tb/UUT/reset}
# add wave -noreg {/pc_unit_tb/UUT/branch}
# add wave -noreg {/pc_unit_tb/UUT/Ubranch}
# add wave -noreg {/pc_unit_tb/UUT/offset}
# add wave -noreg {/pc_unit_tb/UUT/PC}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:12 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/UnB}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 31 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/reset" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/IMR" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/IMW" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/INST" has already been traced.
# VSIM: 0 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/UnB}
# VSIM: 13 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/Ubranch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:14 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:17 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:19 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:20 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
acom -O3 -e 100 -work design_1 -2002  $dsn/src/Control_Unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:20 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:22 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:36 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:36 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:40 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:40 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  10:54 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 60 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 68 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 68 ns,  Iteration: 5,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 76 ns,  Iteration: 0,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__25.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 76 ns,  Iteration: 2,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 76 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 84 ns,  Iteration: 0,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__25.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:02 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:02 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 60 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 68 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 68 ns,  Iteration: 5,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 76 ns,  Iteration: 0,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__25.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 84 ns,  Iteration: 0,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__25.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 84 ns,  Iteration: 2,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 84 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:02 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:03 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 60 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 76 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 76 ns,  Iteration: 5,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 84 ns,  Iteration: 0,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__25.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 84 ns,  Iteration: 2,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 84 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 92 ns,  Iteration: 0,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__25.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7504 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:15 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work design_1 -2002  $dsn/src/Memory_Unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "$dsn\src\Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/memory_unit_TB.vhd
# Compile Entity "memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_memory_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6476 kB (elbread=427 elab2=5910 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:20 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
# add wave -noreg {/memory_unit_tb/UUT/mem}
# add wave -noreg {/memory_unit_tb/UUT/clk}
# add wave -noreg {/memory_unit_tb/UUT/MemRead}
# add wave -noreg {/memory_unit_tb/UUT/MemWrite}
# add wave -noreg {/memory_unit_tb/UUT/Address}
# add wave -noreg {/memory_unit_tb/UUT/DataIn}
# add wave -noreg {/memory_unit_tb/UUT/DataOut}
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_memory_unit 
# KERNEL: Warning: KERNEL_0291 Object "/memory_unit_tb/UUT/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/memory_unit_tb/UUT/MemRead" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/memory_unit_tb/UUT/MemWrite" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/memory_unit_tb/UUT/Address" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/memory_unit_tb/UUT/DataIn" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/memory_unit_tb/UUT/DataOut" has already been traced.
# VSIM: 0 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6807 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:21 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# add wave -noreg {/cpu_tb/UUT/PC}
# add wave -noreg {/cpu_tb/UUT/IR}
# add wave -noreg {/cpu_tb/UUT/OpCode}
# add wave -noreg {/cpu_tb/UUT/R1}
# add wave -noreg {/cpu_tb/UUT/R2}
# add wave -noreg {/cpu_tb/UUT/R3}
# add wave -noreg {/cpu_tb/UUT/Reg_2_Read}
# add wave -noreg {/cpu_tb/UUT/xyz}
# add wave -noreg {/cpu_tb/UUT/RD1}
# add wave -noreg {/cpu_tb/UUT/RD2}
# add wave -noreg {/cpu_tb/UUT/RD_2}
# add wave -noreg {/cpu_tb/UUT/Write_Data}
# add wave -noreg {/cpu_tb/UUT/ALUResult}
# add wave -noreg {/cpu_tb/UUT/MemDataOut}
# add wave -noreg {/cpu_tb/UUT/Carry}
# add wave -noreg {/cpu_tb/UUT/Zero}
# add wave -noreg {/cpu_tb/UUT/Sign}
# add wave -noreg {/cpu_tb/UUT/RegWrite}
# add wave -noreg {/cpu_tb/UUT/MemRead}
# add wave -noreg {/cpu_tb/UUT/MemWrite}
# add wave -noreg {/cpu_tb/UUT/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Branch}
# add wave -noreg {/cpu_tb/UUT/UnB}
# add wave -noreg {/cpu_tb/UUT/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/MemToReg}
# add wave -noreg {/cpu_tb/UUT/clk}
# add wave -noreg {/cpu_tb/UUT/reset}
# add wave -noreg {/cpu_tb/UUT/IMR}
# add wave -noreg {/cpu_tb/UUT/IMW}
# add wave -noreg {/cpu_tb/UUT/INST}
# VSIM: 31 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Z}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/S}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUSrc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Branch}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/ALUOp}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/Reg2Loc}
# add wave -noreg {/cpu_tb/UUT/Control_Unit_Unit/MemToReg}
# VSIM: 11 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/Registers}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/RegWrite}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadReg2}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteReg}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/WriteData}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData1}
# add wave -noreg {/cpu_tb/UUT/Register_Bank_Unit/ReadData2}
# VSIM: 9 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_z}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_s}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/next_c}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/res}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/A}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/B}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/OpCode}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Result}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Carry}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Zero}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/Sign}
# add wave -noreg {/cpu_tb/UUT/ALU_Unit/UnB}
# VSIM: 13 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/mem}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemRead}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/MemWrite}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/Address}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataIn}
# add wave -noreg {/cpu_tb/UUT/Instruction_Memory_Unit_Unit/DataOut}
# VSIM: 7 object(s) traced.
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC_next}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/clk}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/reset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/branch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/Ubranch}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/offset}
# add wave -noreg {/cpu_tb/UUT/PC_Unit_Unit/PC}
# VSIM: 7 object(s) traced.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work design_1 -2002  $dsn/src/ALU.vhd $dsn/src/PC_Unit.vhd $dsn/src/Memory_Unit.vhd $dsn/src/Register_Bank.vhd $dsn/src/Control_Unit.vhd $dsn/src/Instruction_Memory_Unit.vhd $dsn/src/CPU.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/instruction_memory_unit_TB.vhd $dsn/src/TestBench/pc_unit_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/memory_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Memory_Unit.vhd
# Compile Entity "Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Register_Bank.vhd
# Compile Entity "Register_Bank"
# Compile Architecture "Behavioral" of Entity "Register_Bank"
# File: E:/My_Designs/project_CA/design_1/src/Control_Unit.vhd
# Compile Entity "Control_Unit"
# Compile Architecture "Behavioral" of Entity "Control_Unit"
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/pc_unit_TB.vhd
# Compile Entity "pc_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_unit_tb"
# Compile Configuration "TESTBENCH_FOR_pc_unit"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: E:/My_Designs/project_CA/design_1/src/TestBench/memory_unit_TB.vhd
# Compile Entity "memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
SetActiveLib -work
comp -include "$dsn\src\Instruction_Memory_Unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/Instruction_Memory_Unit.vhd
# Compile Entity "Instruction_Memory_Unit"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\instruction_memory_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/instruction_memory_unit_TB.vhd
# Compile Entity "instruction_memory_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_memory_unit_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_memory_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_instruction_memory_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6770 kB (elbread=427 elab2=6074 kernel=269 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:25 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg MemRead
wave -noreg MemWrite
wave -noreg Address
wave -noreg DataIn
wave -noreg DataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\instruction_memory_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_instruction_memory_unit 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:25 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
wave 
wave -noreg clk
# VSIM: 85 object(s) traced.
# wave -rec *
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/reset" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/IMR" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/IMW" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/cpu_tb/UUT/INST" has already been traced.
# VSIM: 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:31 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:33 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:36 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:36 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:38 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  11:39 PM, Sunday, July 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7505 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:17 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\CPU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/CPU.vhd
# Compile Entity "CPU"
# Compile Architecture "Behavioral" of Entity "CPU"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\cpu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/TestBench/cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_cpu 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work design_1 -2002  $dsn/src/PC_Unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/My_Designs/project_CA/design_1/src/PC_Unit.vhd
# Compile Entity "PC_Unit"
# Compile Architecture "Behavioral" of Entity "PC_Unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:18 AM, Monday, July 8, 2024
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg IMR
wave -noreg IMW
wave -noreg INST
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
# VSIM: 85 object(s) traced.
# wave -rec *
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:20 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:21 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:22 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:23 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:27 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:29 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7506 kB (elbread=427 elab2=6808 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location E:\My_Designs\project_CA\design_1\src\wave.asdb
#  12:33 AM, Monday, July 8, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/My_Designs/project_CA/design_1/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/ALU_Unit,  Process: line__46.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__33.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  Instance: /cpu_tb/UUT/Register_Bank_Unit,  Process: line__34.
# KERNEL: stopped at time: 100 ns
